Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 12:07:18 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.717        0.000                      0                 1545        0.089        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.717        0.000                      0                 1541        0.089        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.985        0.000                      0                    4        0.761        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.248ns  (logic 60.999ns (59.080%)  route 42.249ns (40.920%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=26 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 f  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 r  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           1.072   105.310    sm/D_states_q[4]_i_26_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.354   105.664 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.433   106.097    sm/D_states_q[2]_i_23_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.326   106.423 f  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.501   106.924    sm/D_states_q[2]_i_9_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.048 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.708   107.757    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.881 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.569   108.449    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.282    
                         clock uncertainty           -0.035   116.247    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.081   116.166    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.166    
                         arrival time                        -108.449    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.822ns  (logic 61.060ns (59.384%)  route 41.762ns (40.616%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 r  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 f  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           0.624   104.862    sm/D_states_q[4]_i_26_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.326   105.188 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.454   105.643    sm/D_states_q[4]_i_17_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124   105.767 f  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.000   105.767    sm/D_states_q[4]_i_7_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.212   105.979 f  sm/D_states_q_reg[4]_i_3/O
                         net (fo=3, routed)           1.075   107.054    sm/D_states_q_reg[4]_i_3_n_0
    SLICE_X57Y28         LUT5 (Prop_lut5_I3_O)        0.327   107.381 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.642   108.023    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X57Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X57Y28         FDRE (Setup_fdre_C_D)       -0.275   115.906    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.906    
                         arrival time                        -108.023    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.020ns  (logic 60.999ns (59.211%)  route 42.021ns (40.789%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=26 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 f  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 r  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           1.072   105.310    sm/D_states_q[4]_i_26_n_0
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.354   105.664 f  sm/D_states_q[2]_i_23/O
                         net (fo=1, routed)           0.433   106.097    sm/D_states_q[2]_i_23_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.326   106.423 f  sm/D_states_q[2]_i_9/O
                         net (fo=1, routed)           0.501   106.924    sm/D_states_q[2]_i_9_n_0
    SLICE_X56Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.048 f  sm/D_states_q[2]_i_2/O
                         net (fo=3, routed)           0.712   107.760    sm/D_states_q[2]_i_2_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124   107.884 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.338   108.221    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.282    
                         clock uncertainty           -0.035   116.247    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.047   116.200    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.200    
                         arrival time                        -108.222    
  -------------------------------------------------------------------
                         slack                                  7.978    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.962ns  (logic 60.893ns (59.141%)  route 42.069ns (40.858%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 r  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 f  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           0.647   104.886    sm/D_states_q[4]_i_26_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.326   105.212 r  sm/D_states_q[1]_i_32/O
                         net (fo=1, routed)           0.444   105.656    sm/D_states_q[1]_i_32_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124   105.780 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.414   106.193    sm/D_states_q[1]_i_23_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   106.317 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.615   106.932    sm/D_states_q[1]_i_17_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.056 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.424   107.481    sm/D_states_q[1]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.605 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.558   108.163    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.295   116.312    
                         clock uncertainty           -0.035   116.277    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)       -0.047   116.230    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.230    
                         arrival time                        -108.163    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.783ns  (logic 60.782ns (59.136%)  route 42.001ns (40.864%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 f  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124   104.244 f  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.709   104.953    sm/D_states_q[4]_i_23_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124   105.077 r  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.452   105.529    sm/D_states_q[0]_i_28_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.653 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.445   106.098    sm/D_states_q[0]_i_21_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.124   106.222 f  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.801   107.024    sm/D_states_q[0]_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124   107.148 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   107.148    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   107.357 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.627   107.984    sm/D_states_d__0[0]
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X60Y27         FDSE (Setup_fdse_C_D)       -0.201   116.057    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.057    
                         arrival time                        -107.984    
  -------------------------------------------------------------------
                         slack                                  8.073    

Slack (MET) :             8.085ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.754ns  (logic 60.782ns (59.153%)  route 41.972ns (40.847%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 f  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124   104.244 f  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.709   104.953    sm/D_states_q[4]_i_23_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124   105.077 r  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.452   105.529    sm/D_states_q[0]_i_28_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.653 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.445   106.098    sm/D_states_q[0]_i_21_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.124   106.222 f  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.801   107.024    sm/D_states_q[0]_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124   107.148 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   107.148    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   107.357 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.598   107.955    sm/D_states_d__0[0]
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X60Y27         FDSE (Setup_fdse_C_D)       -0.218   116.040    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.040    
                         arrival time                        -107.955    
  -------------------------------------------------------------------
                         slack                                  8.085    

Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.608ns  (logic 61.058ns (59.506%)  route 41.550ns (40.494%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 r  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 f  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           0.624   104.862    sm/D_states_q[4]_i_26_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.326   105.188 r  sm/D_states_q[4]_i_17/O
                         net (fo=1, routed)           0.454   105.643    sm/D_states_q[4]_i_17_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.124   105.767 f  sm/D_states_q[4]_i_7/O
                         net (fo=1, routed)           0.000   105.767    sm/D_states_q[4]_i_7_n_0
    SLICE_X59Y30         MUXF7 (Prop_muxf7_I0_O)      0.212   105.979 f  sm/D_states_q_reg[4]_i_3/O
                         net (fo=3, routed)           1.000   106.978    sm/D_states_q_reg[4]_i_3_n_0
    SLICE_X56Y28         LUT5 (Prop_lut5_I3_O)        0.325   107.303 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.506   107.809    sm/D_states_d__0[4]
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)       -0.255   115.926    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.926    
                         arrival time                        -107.809    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.211ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.784ns  (logic 60.893ns (59.244%)  route 41.891ns (40.756%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 r  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I1_O)        0.118   104.238 f  sm/D_states_q[4]_i_26/O
                         net (fo=7, routed)           0.647   104.886    sm/D_states_q[4]_i_26_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I4_O)        0.326   105.212 r  sm/D_states_q[1]_i_32/O
                         net (fo=1, routed)           0.444   105.656    sm/D_states_q[1]_i_32_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I5_O)        0.124   105.780 r  sm/D_states_q[1]_i_23/O
                         net (fo=1, routed)           0.414   106.193    sm/D_states_q[1]_i_23_n_0
    SLICE_X61Y29         LUT6 (Prop_lut6_I0_O)        0.124   106.317 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.615   106.932    sm/D_states_q[1]_i_17_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124   107.056 r  sm/D_states_q[1]_i_7/O
                         net (fo=3, routed)           0.425   107.482    sm/D_states_q[1]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124   107.606 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.985    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.295   116.312    
                         clock uncertainty           -0.035   116.277    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)       -0.081   116.196    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.196    
                         arrival time                        -107.985    
  -------------------------------------------------------------------
                         slack                                  8.211    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.565ns  (logic 60.782ns (59.262%)  route 41.783ns (40.738%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 f  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.189   104.120    sm/M_alum_out[0]
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124   104.244 f  sm/D_states_q[4]_i_23/O
                         net (fo=5, routed)           0.709   104.953    sm/D_states_q[4]_i_23_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124   105.077 r  sm/D_states_q[0]_i_28/O
                         net (fo=1, routed)           0.452   105.529    sm/D_states_q[0]_i_28_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124   105.653 r  sm/D_states_q[0]_i_21/O
                         net (fo=1, routed)           0.445   106.098    sm/D_states_q[0]_i_21_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I3_O)        0.124   106.222 f  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.801   107.024    sm/D_states_q[0]_i_7_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124   107.148 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.000   107.148    sm/D_states_q[0]_i_2_n_0
    SLICE_X60Y27         MUXF7 (Prop_muxf7_I0_O)      0.209   107.357 r  sm/D_states_q_reg[0]_i_1/O
                         net (fo=3, routed)           0.409   107.766    sm/D_states_d__0[0]
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X60Y27         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.273   116.293    
                         clock uncertainty           -0.035   116.258    
    SLICE_X60Y27         FDSE (Setup_fdse_C_D)       -0.201   116.057    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.057    
                         arrival time                        -107.766    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.545ns  (logic 60.801ns (59.292%)  route 41.744ns (40.708%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.419     5.620 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         2.752     8.373    sm/D_states_q_reg[1]_rep_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I2_O)        0.327     8.700 f  sm/ram_reg_i_133/O
                         net (fo=1, routed)           0.436     9.136    sm/ram_reg_i_133_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.326     9.462 r  sm/ram_reg_i_110/O
                         net (fo=1, routed)           0.999    10.461    sm/ram_reg_i_110_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    10.585 r  sm/ram_reg_i_54/O
                         net (fo=33, routed)          1.271    11.856    L_reg/M_sm_ra1[2]
    SLICE_X49Y16         LUT3 (Prop_lut3_I1_O)        0.150    12.006 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=5, routed)           0.927    12.933    sm/M_alum_a[31]
    SLICE_X53Y13         LUT2 (Prop_lut2_I1_O)        0.326    13.259 r  sm/D_registers_q[7][29]_i_169/O
                         net (fo=1, routed)           0.000    13.259    alum/divider/S[0]
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.791 r  alum/divider/D_registers_q_reg[7][29]_i_146/CO[3]
                         net (fo=1, routed)           0.000    13.791    alum/divider/D_registers_q_reg[7][29]_i_146_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.905 r  alum/divider/D_registers_q_reg[7][29]_i_128/CO[3]
                         net (fo=1, routed)           0.000    13.905    alum/divider/D_registers_q_reg[7][29]_i_128_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.019 r  alum/divider/D_registers_q_reg[7][29]_i_106/CO[3]
                         net (fo=1, routed)           0.000    14.019    alum/divider/D_registers_q_reg[7][29]_i_106_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.133 r  alum/divider/D_registers_q_reg[7][29]_i_86/CO[3]
                         net (fo=1, routed)           0.000    14.133    alum/divider/D_registers_q_reg[7][29]_i_86_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.247 r  alum/divider/D_registers_q_reg[7][29]_i_69/CO[3]
                         net (fo=1, routed)           0.000    14.247    alum/divider/D_registers_q_reg[7][29]_i_69_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.361 r  alum/divider/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    14.361    alum/divider/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.475 r  alum/divider/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.475    alum/divider/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.589 r  alum/divider/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.589    alum/divider/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.860 r  alum/divider/D_registers_q_reg[7][31]_i_80/CO[0]
                         net (fo=36, routed)          1.070    15.931    alum/divider/d0_0[31]
    SLICE_X52Y13         LUT3 (Prop_lut3_I0_O)        0.373    16.304 r  alum/divider/D_registers_q[7][29]_i_164/O
                         net (fo=1, routed)           0.000    16.304    alum/divider/D_registers_q[7][29]_i_164_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.837 r  alum/divider/D_registers_q_reg[7][29]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.837    alum/divider/D_registers_q_reg[7][29]_i_141_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.954 r  alum/divider/D_registers_q_reg[7][29]_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.954    alum/divider/D_registers_q_reg[7][29]_i_123_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.071 r  alum/divider/D_registers_q_reg[7][29]_i_101/CO[3]
                         net (fo=1, routed)           0.000    17.071    alum/divider/D_registers_q_reg[7][29]_i_101_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.188 r  alum/divider/D_registers_q_reg[7][29]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.188    alum/divider/D_registers_q_reg[7][29]_i_81_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.305 r  alum/divider/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    17.305    alum/divider/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.422 r  alum/divider/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    17.422    alum/divider/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.539 r  alum/divider/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.539    alum/divider/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.656 r  alum/divider/D_registers_q_reg[7][29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.656    alum/divider/D_registers_q_reg[7][29]_i_15_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.813 r  alum/divider/D_registers_q_reg[7][30]_i_13/CO[1]
                         net (fo=36, routed)          1.008    18.820    alum/divider/d0[30]
    SLICE_X51Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.608 r  alum/divider/D_registers_q_reg[7][29]_i_140/CO[3]
                         net (fo=1, routed)           0.000    19.608    alum/divider/D_registers_q_reg[7][29]_i_140_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.722 r  alum/divider/D_registers_q_reg[7][29]_i_122/CO[3]
                         net (fo=1, routed)           0.000    19.722    alum/divider/D_registers_q_reg[7][29]_i_122_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.836 r  alum/divider/D_registers_q_reg[7][29]_i_100/CO[3]
                         net (fo=1, routed)           0.000    19.836    alum/divider/D_registers_q_reg[7][29]_i_100_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.950 r  alum/divider/D_registers_q_reg[7][29]_i_80/CO[3]
                         net (fo=1, routed)           0.000    19.950    alum/divider/D_registers_q_reg[7][29]_i_80_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.064 r  alum/divider/D_registers_q_reg[7][29]_i_63/CO[3]
                         net (fo=1, routed)           0.000    20.064    alum/divider/D_registers_q_reg[7][29]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.178 r  alum/divider/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.178    alum/divider/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.292 r  alum/divider/D_registers_q_reg[7][29]_i_28/CO[3]
                         net (fo=1, routed)           0.000    20.292    alum/divider/D_registers_q_reg[7][29]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.406 r  alum/divider/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.406    alum/divider/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.563 r  alum/divider/D_registers_q_reg[7][29]_i_6/CO[1]
                         net (fo=36, routed)          1.216    21.779    alum/divider/d0[29]
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.329    22.108 r  alum/divider/D_registers_q[7][28]_i_127/O
                         net (fo=1, routed)           0.000    22.108    alum/divider/D_registers_q[7][28]_i_127_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.641 r  alum/divider/D_registers_q_reg[7][28]_i_113/CO[3]
                         net (fo=1, routed)           0.000    22.641    alum/divider/D_registers_q_reg[7][28]_i_113_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.758 r  alum/divider/D_registers_q_reg[7][28]_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.758    alum/divider/D_registers_q_reg[7][28]_i_98_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.875 r  alum/divider/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.875    alum/divider/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.992 r  alum/divider/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.992    alum/divider/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.109 r  alum/divider/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    23.109    alum/divider/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.226 r  alum/divider/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    23.226    alum/divider/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.343 r  alum/divider/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    23.343    alum/divider/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.460 r  alum/divider/D_registers_q_reg[7][28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.460    alum/divider/D_registers_q_reg[7][28]_i_10_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.617 r  alum/divider/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          0.909    24.527    alum/divider/d0[28]
    SLICE_X50Y16         LUT3 (Prop_lut3_I0_O)        0.332    24.859 r  alum/divider/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    24.859    alum/divider/D_registers_q[7][27]_i_47_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.392 r  alum/divider/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.392    alum/divider/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.509 r  alum/divider/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    25.509    alum/divider/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.626 r  alum/divider/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    25.626    alum/divider/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.743 r  alum/divider/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    25.743    alum/divider/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.860 r  alum/divider/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.860    alum/divider/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.977 r  alum/divider/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.977    alum/divider/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.094 r  alum/divider/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.094    alum/divider/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.211 r  alum/divider/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    26.211    alum/divider/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.368 r  alum/divider/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.139    27.507    alum/divider/d0[27]
    SLICE_X48Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.839 r  alum/divider/D_registers_q[7][26]_i_96/O
                         net (fo=1, routed)           0.000    27.839    alum/divider/D_registers_q[7][26]_i_96_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.389 r  alum/divider/D_registers_q_reg[7][26]_i_84/CO[3]
                         net (fo=1, routed)           0.000    28.389    alum/divider/D_registers_q_reg[7][26]_i_84_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.503 r  alum/divider/D_registers_q_reg[7][26]_i_77/CO[3]
                         net (fo=1, routed)           0.000    28.503    alum/divider/D_registers_q_reg[7][26]_i_77_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.617 r  alum/divider/D_registers_q_reg[7][26]_i_67/CO[3]
                         net (fo=1, routed)           0.000    28.617    alum/divider/D_registers_q_reg[7][26]_i_67_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.731 r  alum/divider/D_registers_q_reg[7][26]_i_57/CO[3]
                         net (fo=1, routed)           0.000    28.731    alum/divider/D_registers_q_reg[7][26]_i_57_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.845 r  alum/divider/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.845    alum/divider/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.959 r  alum/divider/D_registers_q_reg[7][26]_i_34/CO[3]
                         net (fo=1, routed)           0.000    28.959    alum/divider/D_registers_q_reg[7][26]_i_34_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.073 r  alum/divider/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.073    alum/divider/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.187 r  alum/divider/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.187    alum/divider/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.344 r  alum/divider/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          0.952    30.296    alum/divider/d0[26]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    30.625 r  alum/divider/D_registers_q[7][25]_i_83/O
                         net (fo=1, routed)           0.000    30.625    alum/divider/D_registers_q[7][25]_i_83_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.175 r  alum/divider/D_registers_q_reg[7][25]_i_71/CO[3]
                         net (fo=1, routed)           0.000    31.175    alum/divider/D_registers_q_reg[7][25]_i_71_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.289 r  alum/divider/D_registers_q_reg[7][25]_i_64/CO[3]
                         net (fo=1, routed)           0.000    31.289    alum/divider/D_registers_q_reg[7][25]_i_64_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.403 r  alum/divider/D_registers_q_reg[7][25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    31.403    alum/divider/D_registers_q_reg[7][25]_i_54_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.517 r  alum/divider/D_registers_q_reg[7][25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/divider/D_registers_q_reg[7][25]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.631 r  alum/divider/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.631    alum/divider/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.745 r  alum/divider/D_registers_q_reg[7][25]_i_28/CO[3]
                         net (fo=1, routed)           0.000    31.745    alum/divider/D_registers_q_reg[7][25]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.859 r  alum/divider/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.009    31.868    alum/divider/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.982 r  alum/divider/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.982    alum/divider/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.139 r  alum/divider/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.196    33.335    alum/divider/d0[25]
    SLICE_X47Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.120 r  alum/divider/D_registers_q_reg[7][24]_i_117/CO[3]
                         net (fo=1, routed)           0.000    34.120    alum/divider/D_registers_q_reg[7][24]_i_117_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.234 r  alum/divider/D_registers_q_reg[7][24]_i_102/CO[3]
                         net (fo=1, routed)           0.000    34.234    alum/divider/D_registers_q_reg[7][24]_i_102_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.348 r  alum/divider/D_registers_q_reg[7][24]_i_90/CO[3]
                         net (fo=1, routed)           0.000    34.348    alum/divider/D_registers_q_reg[7][24]_i_90_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.462 r  alum/divider/D_registers_q_reg[7][24]_i_78/CO[3]
                         net (fo=1, routed)           0.000    34.462    alum/divider/D_registers_q_reg[7][24]_i_78_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.576 r  alum/divider/D_registers_q_reg[7][24]_i_63/CO[3]
                         net (fo=1, routed)           0.000    34.576    alum/divider/D_registers_q_reg[7][24]_i_63_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.690 r  alum/divider/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.690    alum/divider/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.804 r  alum/divider/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.804    alum/divider/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.918 r  alum/divider/D_registers_q_reg[7][24]_i_10/CO[3]
                         net (fo=1, routed)           0.009    34.927    alum/divider/D_registers_q_reg[7][24]_i_10_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.084 r  alum/divider/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.058    36.141    alum/divider/d0[24]
    SLICE_X45Y16         LUT3 (Prop_lut3_I0_O)        0.329    36.470 r  alum/divider/D_registers_q[7][23]_i_47/O
                         net (fo=1, routed)           0.000    36.470    alum/divider/D_registers_q[7][23]_i_47_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.020 r  alum/divider/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    37.020    alum/divider/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.134 r  alum/divider/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.134    alum/divider/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.248 r  alum/divider/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.248    alum/divider/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.362 r  alum/divider/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.362    alum/divider/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.476 r  alum/divider/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    37.476    alum/divider/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.590 r  alum/divider/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.590    alum/divider/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.704 r  alum/divider/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.704    alum/divider/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.818 r  alum/divider/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.818    alum/divider/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.975 r  alum/divider/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.153    39.128    alum/divider/d0[23]
    SLICE_X46Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.928 r  alum/divider/D_registers_q_reg[7][22]_i_84/CO[3]
                         net (fo=1, routed)           0.000    39.928    alum/divider/D_registers_q_reg[7][22]_i_84_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.045 r  alum/divider/D_registers_q_reg[7][22]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.045    alum/divider/D_registers_q_reg[7][22]_i_77_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.162 r  alum/divider/D_registers_q_reg[7][22]_i_67/CO[3]
                         net (fo=1, routed)           0.000    40.162    alum/divider/D_registers_q_reg[7][22]_i_67_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.279 r  alum/divider/D_registers_q_reg[7][22]_i_57/CO[3]
                         net (fo=1, routed)           0.000    40.279    alum/divider/D_registers_q_reg[7][22]_i_57_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.396 r  alum/divider/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    40.396    alum/divider/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.513 r  alum/divider/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.513    alum/divider/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.630 r  alum/divider/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.630    alum/divider/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.747 r  alum/divider/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.747    alum/divider/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.904 r  alum/divider/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.004    41.908    alum/divider/d0[22]
    SLICE_X42Y15         LUT3 (Prop_lut3_I0_O)        0.332    42.240 r  alum/divider/D_registers_q[7][21]_i_84/O
                         net (fo=1, routed)           0.000    42.240    alum/divider/D_registers_q[7][21]_i_84_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.773 r  alum/divider/D_registers_q_reg[7][21]_i_75/CO[3]
                         net (fo=1, routed)           0.000    42.773    alum/divider/D_registers_q_reg[7][21]_i_75_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.890 r  alum/divider/D_registers_q_reg[7][21]_i_65/CO[3]
                         net (fo=1, routed)           0.000    42.890    alum/divider/D_registers_q_reg[7][21]_i_65_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.007 r  alum/divider/D_registers_q_reg[7][21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    43.007    alum/divider/D_registers_q_reg[7][21]_i_55_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.124 r  alum/divider/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.124    alum/divider/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.241 r  alum/divider/D_registers_q_reg[7][21]_i_37/CO[3]
                         net (fo=1, routed)           0.000    43.241    alum/divider/D_registers_q_reg[7][21]_i_37_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.358 r  alum/divider/D_registers_q_reg[7][21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    43.358    alum/divider/D_registers_q_reg[7][21]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.475 r  alum/divider/D_registers_q_reg[7][21]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.475    alum/divider/D_registers_q_reg[7][21]_i_11_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.592 r  alum/divider/D_registers_q_reg[7][21]_i_7/CO[3]
                         net (fo=1, routed)           0.000    43.592    alum/divider/D_registers_q_reg[7][21]_i_7_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.749 r  alum/divider/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.945    44.694    alum/divider/d0[21]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    45.026 r  alum/divider/D_registers_q[7][20]_i_92/O
                         net (fo=1, routed)           0.000    45.026    alum/divider/D_registers_q[7][20]_i_92_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.576 r  alum/divider/D_registers_q_reg[7][20]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.576    alum/divider/D_registers_q_reg[7][20]_i_83_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  alum/divider/D_registers_q_reg[7][20]_i_73/CO[3]
                         net (fo=1, routed)           0.000    45.690    alum/divider/D_registers_q_reg[7][20]_i_73_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  alum/divider/D_registers_q_reg[7][20]_i_63/CO[3]
                         net (fo=1, routed)           0.000    45.804    alum/divider/D_registers_q_reg[7][20]_i_63_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  alum/divider/D_registers_q_reg[7][20]_i_56/CO[3]
                         net (fo=1, routed)           0.000    45.918    alum/divider/D_registers_q_reg[7][20]_i_56_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.032 r  alum/divider/D_registers_q_reg[7][20]_i_46/CO[3]
                         net (fo=1, routed)           0.000    46.032    alum/divider/D_registers_q_reg[7][20]_i_46_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/divider/D_registers_q_reg[7][20]_i_36/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/divider/D_registers_q_reg[7][20]_i_36_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.260 r  alum/divider/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.260    alum/divider/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.374 r  alum/divider/D_registers_q_reg[7][20]_i_9/CO[3]
                         net (fo=1, routed)           0.000    46.374    alum/divider/D_registers_q_reg[7][20]_i_9_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.531 r  alum/divider/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          0.928    47.459    alum/divider/d0[20]
    SLICE_X37Y15         LUT3 (Prop_lut3_I0_O)        0.329    47.788 r  alum/divider/D_registers_q[7][19]_i_119/O
                         net (fo=1, routed)           0.000    47.788    alum/divider/D_registers_q[7][19]_i_119_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.338 r  alum/divider/D_registers_q_reg[7][19]_i_102/CO[3]
                         net (fo=1, routed)           0.000    48.338    alum/divider/D_registers_q_reg[7][19]_i_102_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.452 r  alum/divider/D_registers_q_reg[7][19]_i_90/CO[3]
                         net (fo=1, routed)           0.000    48.452    alum/divider/D_registers_q_reg[7][19]_i_90_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.566 r  alum/divider/D_registers_q_reg[7][19]_i_78/CO[3]
                         net (fo=1, routed)           0.000    48.566    alum/divider/D_registers_q_reg[7][19]_i_78_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.680 r  alum/divider/D_registers_q_reg[7][19]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.680    alum/divider/D_registers_q_reg[7][19]_i_63_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.794 r  alum/divider/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    48.794    alum/divider/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.908 r  alum/divider/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.908    alum/divider/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.022 r  alum/divider/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.022    alum/divider/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.136 r  alum/divider/D_registers_q_reg[7][19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    49.136    alum/divider/D_registers_q_reg[7][19]_i_9_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.293 r  alum/divider/D_registers_q_reg[7][19]_i_4/CO[1]
                         net (fo=36, routed)          0.831    50.125    alum/divider/d0[19]
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.329    50.454 r  alum/divider/D_registers_q[7][18]_i_53/O
                         net (fo=1, routed)           0.000    50.454    alum/divider/D_registers_q[7][18]_i_53_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.987 r  alum/divider/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.987    alum/divider/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.104 r  alum/divider/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/divider/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.221 r  alum/divider/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.221    alum/divider/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.338 r  alum/divider/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.338    alum/divider/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.455 r  alum/divider/D_registers_q_reg[7][18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    51.455    alum/divider/D_registers_q_reg[7][18]_i_26_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.572 r  alum/divider/D_registers_q_reg[7][18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.572    alum/divider/D_registers_q_reg[7][18]_i_21_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.689 r  alum/divider/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.689    alum/divider/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.806 r  alum/divider/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    51.806    alum/divider/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.963 r  alum/divider/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.001    52.964    alum/divider/d0[18]
    SLICE_X35Y15         LUT3 (Prop_lut3_I0_O)        0.332    53.296 r  alum/divider/D_registers_q[7][17]_i_96/O
                         net (fo=1, routed)           0.000    53.296    alum/divider/D_registers_q[7][17]_i_96_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.846 r  alum/divider/D_registers_q_reg[7][17]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.846    alum/divider/D_registers_q_reg[7][17]_i_87_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.960 r  alum/divider/D_registers_q_reg[7][17]_i_77/CO[3]
                         net (fo=1, routed)           0.000    53.960    alum/divider/D_registers_q_reg[7][17]_i_77_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.074 r  alum/divider/D_registers_q_reg[7][17]_i_67/CO[3]
                         net (fo=1, routed)           0.000    54.074    alum/divider/D_registers_q_reg[7][17]_i_67_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.188 r  alum/divider/D_registers_q_reg[7][17]_i_60/CO[3]
                         net (fo=1, routed)           0.000    54.188    alum/divider/D_registers_q_reg[7][17]_i_60_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.302 r  alum/divider/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.302    alum/divider/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.416 r  alum/divider/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.416    alum/divider/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.530 r  alum/divider/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.530    alum/divider/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.644 r  alum/divider/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    54.644    alum/divider/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.801 r  alum/divider/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.982    55.783    alum/divider/d0[17]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.568 r  alum/divider/D_registers_q_reg[7][16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    56.568    alum/divider/D_registers_q_reg[7][16]_i_72_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.682 r  alum/divider/D_registers_q_reg[7][16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    56.682    alum/divider/D_registers_q_reg[7][16]_i_62_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.796 r  alum/divider/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/divider/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.910 r  alum/divider/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.910    alum/divider/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.024 r  alum/divider/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    57.024    alum/divider/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.138 r  alum/divider/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    57.138    alum/divider/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.252 r  alum/divider/D_registers_q_reg[7][16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.252    alum/divider/D_registers_q_reg[7][16]_i_11_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.366 r  alum/divider/D_registers_q_reg[7][16]_i_7/CO[3]
                         net (fo=1, routed)           0.000    57.366    alum/divider/D_registers_q_reg[7][16]_i_7_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.523 r  alum/divider/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.971    58.494    alum/divider/d0[16]
    SLICE_X30Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    59.294 r  alum/divider/D_registers_q_reg[7][15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/divider/D_registers_q_reg[7][15]_i_81_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.411 r  alum/divider/D_registers_q_reg[7][15]_i_71/CO[3]
                         net (fo=1, routed)           0.000    59.411    alum/divider/D_registers_q_reg[7][15]_i_71_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.528 r  alum/divider/D_registers_q_reg[7][15]_i_64/CO[3]
                         net (fo=1, routed)           0.000    59.528    alum/divider/D_registers_q_reg[7][15]_i_64_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.645 r  alum/divider/D_registers_q_reg[7][15]_i_54/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/divider/D_registers_q_reg[7][15]_i_54_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.762 r  alum/divider/D_registers_q_reg[7][15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    59.762    alum/divider/D_registers_q_reg[7][15]_i_44_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.879 r  alum/divider/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.879    alum/divider/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.996 r  alum/divider/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.005    alum/divider/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.122 r  alum/divider/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    60.122    alum/divider/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.279 r  alum/divider/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.034    61.313    alum/divider/d0[15]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.332    61.645 r  alum/divider/D_registers_q[7][14]_i_112/O
                         net (fo=1, routed)           0.000    61.645    alum/divider/D_registers_q[7][14]_i_112_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.195 r  alum/divider/D_registers_q_reg[7][14]_i_99/CO[3]
                         net (fo=1, routed)           0.000    62.195    alum/divider/D_registers_q_reg[7][14]_i_99_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.309 r  alum/divider/D_registers_q_reg[7][14]_i_87/CO[3]
                         net (fo=1, routed)           0.000    62.309    alum/divider/D_registers_q_reg[7][14]_i_87_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.423 r  alum/divider/D_registers_q_reg[7][14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    62.423    alum/divider/D_registers_q_reg[7][14]_i_72_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.537 r  alum/divider/D_registers_q_reg[7][14]_i_60/CO[3]
                         net (fo=1, routed)           0.000    62.537    alum/divider/D_registers_q_reg[7][14]_i_60_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.651 r  alum/divider/D_registers_q_reg[7][14]_i_48/CO[3]
                         net (fo=1, routed)           0.000    62.651    alum/divider/D_registers_q_reg[7][14]_i_48_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.765 r  alum/divider/D_registers_q_reg[7][14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.765    alum/divider/D_registers_q_reg[7][14]_i_35_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.879 r  alum/divider/D_registers_q_reg[7][14]_i_22/CO[3]
                         net (fo=1, routed)           0.009    62.888    alum/divider/D_registers_q_reg[7][14]_i_22_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.002 r  alum/divider/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    63.002    alum/divider/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.159 r  alum/divider/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.984    64.143    alum/divider/d0[14]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    64.472 r  alum/divider/D_registers_q[7][13]_i_55/O
                         net (fo=1, routed)           0.000    64.472    alum/divider/D_registers_q[7][13]_i_55_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.022 r  alum/divider/D_registers_q_reg[7][13]_i_48/CO[3]
                         net (fo=1, routed)           0.000    65.022    alum/divider/D_registers_q_reg[7][13]_i_48_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.136 r  alum/divider/D_registers_q_reg[7][13]_i_43/CO[3]
                         net (fo=1, routed)           0.000    65.136    alum/divider/D_registers_q_reg[7][13]_i_43_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.250 r  alum/divider/D_registers_q_reg[7][13]_i_38/CO[3]
                         net (fo=1, routed)           0.000    65.250    alum/divider/D_registers_q_reg[7][13]_i_38_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.364 r  alum/divider/D_registers_q_reg[7][13]_i_33/CO[3]
                         net (fo=1, routed)           0.000    65.364    alum/divider/D_registers_q_reg[7][13]_i_33_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.478 r  alum/divider/D_registers_q_reg[7][13]_i_28/CO[3]
                         net (fo=1, routed)           0.000    65.478    alum/divider/D_registers_q_reg[7][13]_i_28_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.592 r  alum/divider/D_registers_q_reg[7][13]_i_23/CO[3]
                         net (fo=1, routed)           0.000    65.592    alum/divider/D_registers_q_reg[7][13]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.706 r  alum/divider/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.706    alum/divider/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.820 r  alum/divider/D_registers_q_reg[7][13]_i_8/CO[3]
                         net (fo=1, routed)           0.000    65.820    alum/divider/D_registers_q_reg[7][13]_i_8_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.977 r  alum/divider/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          1.221    67.198    alum/divider/d0[13]
    SLICE_X31Y6          LUT3 (Prop_lut3_I0_O)        0.329    67.527 r  alum/divider/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    67.527    alum/divider/D_registers_q[7][12]_i_82_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.077 r  alum/divider/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    68.077    alum/divider/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.191 r  alum/divider/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    68.191    alum/divider/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.305 r  alum/divider/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.305    alum/divider/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.419 r  alum/divider/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.419    alum/divider/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.533 r  alum/divider/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.533    alum/divider/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.647 r  alum/divider/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    68.647    alum/divider/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.761 r  alum/divider/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    68.761    alum/divider/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.875 r  alum/divider/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    68.875    alum/divider/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.032 r  alum/divider/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.562    69.594    alum/divider/d0[12]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.329    69.923 r  alum/divider/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    69.923    alum/divider/D_registers_q[7][11]_i_81_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.473 r  alum/divider/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    70.473    alum/divider/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.587 r  alum/divider/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.587    alum/divider/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.701 r  alum/divider/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.701    alum/divider/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.815 r  alum/divider/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.815    alum/divider/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.929 r  alum/divider/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    70.929    alum/divider/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.043 r  alum/divider/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    71.043    alum/divider/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.157 r  alum/divider/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.157    alum/divider/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.271 r  alum/divider/D_registers_q_reg[7][11]_i_8/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/divider/D_registers_q_reg[7][11]_i_8_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.428 r  alum/divider/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.035    72.463    alum/divider/d0[11]
    SLICE_X28Y12         LUT3 (Prop_lut3_I0_O)        0.329    72.792 r  alum/divider/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    72.792    alum/divider/D_registers_q[7][10]_i_73_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.342 r  alum/divider/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    73.342    alum/divider/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.456 r  alum/divider/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    73.456    alum/divider/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.570 r  alum/divider/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    73.570    alum/divider/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.684 r  alum/divider/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    73.684    alum/divider/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.798 r  alum/divider/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    73.798    alum/divider/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.912 r  alum/divider/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    73.912    alum/divider/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.026 r  alum/divider/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.026    alum/divider/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.140 r  alum/divider/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    74.140    alum/divider/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.297 r  alum/divider/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.118    75.415    alum/divider/d0[10]
    SLICE_X30Y10         LUT3 (Prop_lut3_I0_O)        0.329    75.744 r  alum/divider/D_registers_q[7][9]_i_67/O
                         net (fo=1, routed)           0.000    75.744    alum/divider/D_registers_q[7][9]_i_67_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    76.277 r  alum/divider/D_registers_q_reg[7][9]_i_59/CO[3]
                         net (fo=1, routed)           0.000    76.277    alum/divider/D_registers_q_reg[7][9]_i_59_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.394 r  alum/divider/D_registers_q_reg[7][9]_i_54/CO[3]
                         net (fo=1, routed)           0.000    76.394    alum/divider/D_registers_q_reg[7][9]_i_54_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.511 r  alum/divider/D_registers_q_reg[7][9]_i_48/CO[3]
                         net (fo=1, routed)           0.000    76.511    alum/divider/D_registers_q_reg[7][9]_i_48_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.628 r  alum/divider/D_registers_q_reg[7][9]_i_38/CO[3]
                         net (fo=1, routed)           0.000    76.628    alum/divider/D_registers_q_reg[7][9]_i_38_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.745 r  alum/divider/D_registers_q_reg[7][9]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.745    alum/divider/D_registers_q_reg[7][9]_i_28_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.862 r  alum/divider/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.862    alum/divider/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.979 r  alum/divider/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    76.979    alum/divider/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.136 r  alum/divider/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.782    77.918    alum/divider/d0[9]
    SLICE_X34Y12         LUT3 (Prop_lut3_I0_O)        0.332    78.250 r  alum/divider/D_registers_q[7][8]_i_72/O
                         net (fo=1, routed)           0.000    78.250    alum/divider/D_registers_q[7][8]_i_72_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.783 r  alum/divider/D_registers_q_reg[7][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    78.783    alum/divider/D_registers_q_reg[7][8]_i_65_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.900 r  alum/divider/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.900    alum/divider/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.017 r  alum/divider/D_registers_q_reg[7][8]_i_55/CO[3]
                         net (fo=1, routed)           0.000    79.017    alum/divider/D_registers_q_reg[7][8]_i_55_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.134 r  alum/divider/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    79.134    alum/divider/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.251 r  alum/divider/D_registers_q_reg[7][8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    79.251    alum/divider/D_registers_q_reg[7][8]_i_39_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.368 r  alum/divider/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    79.368    alum/divider/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.485 r  alum/divider/D_registers_q_reg[7][8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.485    alum/divider/D_registers_q_reg[7][8]_i_20_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.602 r  alum/divider/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    79.602    alum/divider/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.759 r  alum/divider/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          0.914    80.673    alum/divider/d0[8]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.005 r  alum/divider/D_registers_q[7][7]_i_75/O
                         net (fo=1, routed)           0.000    81.005    alum/divider/D_registers_q[7][7]_i_75_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.555 r  alum/divider/D_registers_q_reg[7][7]_i_68/CO[3]
                         net (fo=1, routed)           0.000    81.555    alum/divider/D_registers_q_reg[7][7]_i_68_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.669 r  alum/divider/D_registers_q_reg[7][7]_i_63/CO[3]
                         net (fo=1, routed)           0.000    81.669    alum/divider/D_registers_q_reg[7][7]_i_63_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.783 r  alum/divider/D_registers_q_reg[7][7]_i_58/CO[3]
                         net (fo=1, routed)           0.000    81.783    alum/divider/D_registers_q_reg[7][7]_i_58_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.897 r  alum/divider/D_registers_q_reg[7][7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.897    alum/divider/D_registers_q_reg[7][7]_i_53_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.011 r  alum/divider/D_registers_q_reg[7][7]_i_45/CO[3]
                         net (fo=1, routed)           0.000    82.011    alum/divider/D_registers_q_reg[7][7]_i_45_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.125 r  alum/divider/D_registers_q_reg[7][7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.125    alum/divider/D_registers_q_reg[7][7]_i_35_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.239 r  alum/divider/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.239    alum/divider/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.353 r  alum/divider/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.353    alum/divider/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.510 r  alum/divider/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.069    83.578    alum/divider/d0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.907 r  alum/divider/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    83.907    alum/divider/D_registers_q[7][6]_i_47_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    84.440 r  alum/divider/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    84.440    alum/divider/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.557 r  alum/divider/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    84.557    alum/divider/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.674 r  alum/divider/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    84.674    alum/divider/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.791 r  alum/divider/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.791    alum/divider/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.908 r  alum/divider/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.908    alum/divider/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.025 r  alum/divider/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.025    alum/divider/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.142 r  alum/divider/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.142    alum/divider/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.259 r  alum/divider/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    85.259    alum/divider/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.416 r  alum/divider/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.670    86.087    alum/divider/d0[6]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.332    86.419 r  alum/divider/D_registers_q[7][5]_i_59/O
                         net (fo=1, routed)           0.000    86.419    alum/divider/D_registers_q[7][5]_i_59_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.969 r  alum/divider/D_registers_q_reg[7][5]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.969    alum/divider/D_registers_q_reg[7][5]_i_52_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.083 r  alum/divider/D_registers_q_reg[7][5]_i_47/CO[3]
                         net (fo=1, routed)           0.000    87.083    alum/divider/D_registers_q_reg[7][5]_i_47_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.197 r  alum/divider/D_registers_q_reg[7][5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    87.197    alum/divider/D_registers_q_reg[7][5]_i_42_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.311 r  alum/divider/D_registers_q_reg[7][5]_i_37/CO[3]
                         net (fo=1, routed)           0.000    87.311    alum/divider/D_registers_q_reg[7][5]_i_37_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.425 r  alum/divider/D_registers_q_reg[7][5]_i_32/CO[3]
                         net (fo=1, routed)           0.000    87.425    alum/divider/D_registers_q_reg[7][5]_i_32_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.539 r  alum/divider/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    87.539    alum/divider/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.653 r  alum/divider/D_registers_q_reg[7][5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    87.653    alum/divider/D_registers_q_reg[7][5]_i_18_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.767 r  alum/divider/D_registers_q_reg[7][5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    87.767    alum/divider/D_registers_q_reg[7][5]_i_8_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.924 r  alum/divider/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          1.140    89.064    alum/divider/d0[5]
    SLICE_X41Y6          LUT3 (Prop_lut3_I0_O)        0.329    89.393 r  alum/divider/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    89.393    alum/divider/D_registers_q[7][4]_i_52_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.943 r  alum/divider/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.943    alum/divider/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.057 r  alum/divider/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    90.057    alum/divider/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.171 r  alum/divider/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.171    alum/divider/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.285 r  alum/divider/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.285    alum/divider/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.399 r  alum/divider/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    90.399    alum/divider/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.513 r  alum/divider/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.513    alum/divider/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.627 r  alum/divider/D_registers_q_reg[7][4]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.627    alum/divider/D_registers_q_reg[7][4]_i_14_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.741 r  alum/divider/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    90.741    alum/divider/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.898 r  alum/divider/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          0.710    91.608    alum/divider/d0[4]
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.329    91.937 r  alum/divider/D_registers_q[7][3]_i_54/O
                         net (fo=1, routed)           0.000    91.937    alum/divider/D_registers_q[7][3]_i_54_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.487 r  alum/divider/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.487    alum/divider/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.601 r  alum/divider/D_registers_q_reg[7][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.601    alum/divider/D_registers_q_reg[7][3]_i_42_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.715 r  alum/divider/D_registers_q_reg[7][3]_i_37/CO[3]
                         net (fo=1, routed)           0.000    92.715    alum/divider/D_registers_q_reg[7][3]_i_37_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.829 r  alum/divider/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.829    alum/divider/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.943 r  alum/divider/D_registers_q_reg[7][3]_i_27/CO[3]
                         net (fo=1, routed)           0.000    92.943    alum/divider/D_registers_q_reg[7][3]_i_27_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.057 r  alum/divider/D_registers_q_reg[7][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    93.057    alum/divider/D_registers_q_reg[7][3]_i_22_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.171 r  alum/divider/D_registers_q_reg[7][3]_i_16/CO[3]
                         net (fo=1, routed)           0.009    93.180    alum/divider/D_registers_q_reg[7][3]_i_16_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.294 r  alum/divider/D_registers_q_reg[7][3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    93.294    alum/divider/D_registers_q_reg[7][3]_i_8_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.451 r  alum/divider/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          0.946    94.397    alum/divider/d0[3]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.329    94.726 r  alum/divider/D_registers_q[7][2]_i_47/O
                         net (fo=1, routed)           0.000    94.726    alum/divider/D_registers_q[7][2]_i_47_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.276 r  alum/divider/D_registers_q_reg[7][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/divider/D_registers_q_reg[7][2]_i_40_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/divider/D_registers_q_reg[7][2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/divider/D_registers_q_reg[7][2]_i_35_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/divider/D_registers_q_reg[7][2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/divider/D_registers_q_reg[7][2]_i_30_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/divider/D_registers_q_reg[7][2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/divider/D_registers_q_reg[7][2]_i_25_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/divider/D_registers_q_reg[7][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/divider/D_registers_q_reg[7][2]_i_20_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.846 r  alum/divider/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.846    alum/divider/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.960 r  alum/divider/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.009    95.969    alum/divider/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.083 r  alum/divider/D_registers_q_reg[7][2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    96.083    alum/divider/D_registers_q_reg[7][2]_i_7_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.240 r  alum/divider/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.023    97.264    alum/divider/d0[2]
    SLICE_X44Y16         LUT3 (Prop_lut3_I0_O)        0.329    97.593 r  alum/divider/D_registers_q[7][1]_i_49/O
                         net (fo=1, routed)           0.000    97.593    alum/divider/D_registers_q[7][1]_i_49_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.143 r  alum/divider/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.143    alum/divider/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.257 r  alum/divider/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.257    alum/divider/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.371 r  alum/divider/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.371    alum/divider/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.485 r  alum/divider/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.485    alum/divider/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.599 r  alum/divider/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.599    alum/divider/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.713 r  alum/divider/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.713    alum/divider/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.827 r  alum/divider/D_registers_q_reg[7][1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    98.827    alum/divider/D_registers_q_reg[7][1]_i_12_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.941 r  alum/divider/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    98.941    alum/divider/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.098 r  alum/divider/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.351   100.449    alum/divider/d0[1]
    SLICE_X43Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   101.234 r  alum/divider/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.234    alum/divider/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.348 r  alum/divider/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.348    alum/divider/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.462 r  alum/divider/D_registers_q_reg[7][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000   101.462    alum/divider/D_registers_q_reg[7][0]_i_38_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.576 r  alum/divider/D_registers_q_reg[7][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000   101.576    alum/divider/D_registers_q_reg[7][0]_i_30_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.690 r  alum/divider/D_registers_q_reg[7][0]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.690    alum/divider/D_registers_q_reg[7][0]_i_24_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.804 r  alum/divider/D_registers_q_reg[7][0]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.804    alum/divider/D_registers_q_reg[7][0]_i_18_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.918 r  alum/divider/D_registers_q_reg[7][0]_i_11/CO[3]
                         net (fo=1, routed)           0.000   101.918    alum/divider/D_registers_q_reg[7][0]_i_11_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.032 r  alum/divider/D_registers_q_reg[7][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000   102.032    alum/divider/D_registers_q_reg[7][0]_i_7_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.189 r  alum/divider/D_registers_q_reg[7][0]_i_4/CO[1]
                         net (fo=1, routed)           0.414   102.602    sm/d0[0]
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.329   102.931 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=11, routed)          1.593   104.524    sm/M_alum_out[0]
    SLICE_X55Y25         LUT2 (Prop_lut2_I1_O)        0.150   104.674 f  sm/D_states_q[6]_i_12/O
                         net (fo=2, routed)           0.307   104.980    sm/D_states_q[6]_i_12_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.326   105.306 r  sm/D_states_q[6]_i_6/O
                         net (fo=3, routed)           0.634   105.941    sm/D_states_q[6]_i_6_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.124   106.065 r  sm/D_states_q[3]_i_12/O
                         net (fo=1, routed)           0.502   106.567    sm/D_states_q[3]_i_12_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I4_O)        0.124   106.691 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.591   107.282    sm/D_states_q[3]_i_4_n_0
    SLICE_X55Y27         LUT6 (Prop_lut6_I2_O)        0.124   107.406 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.340   107.746    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X55Y27         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.438   115.954    sm/clk_IBUF_BUFG
    SLICE_X55Y27         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.259   116.213    
                         clock uncertainty           -0.035   116.178    
    SLICE_X55Y27         FDRE (Setup_fdre_C_D)       -0.047   116.131    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -107.746    
  -------------------------------------------------------------------
                         slack                                  8.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.186%)  route 0.271ns (65.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.186%)  route 0.271ns (65.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.186%)  route 0.271ns (65.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.186%)  route 0.271ns (65.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sr2/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.941    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y22         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.097%)  route 0.137ns (26.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1202902859[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.137     1.839    forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.995 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.996    forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.049    forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.052    forLoop_idx_0_1202902859[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.161%)  route 0.270ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.928    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.161%)  route 0.270ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.928    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.818    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.161%)  route 0.270ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.928    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.818    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.161%)  route 0.270ns (67.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.128     1.658 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.928    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y20         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.818    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.971%)  route 0.329ns (70.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    sr3/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     1.999    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y21         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.852     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y21         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.872    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y14   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y10   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y9    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y9    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y9    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y20   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y22   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.985ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.704ns (19.007%)  route 3.000ns (80.993%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.092     6.756    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.372     8.252    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.376 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     8.912    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.502   116.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y25         FDPE (Recov_fdpe_C_PRE)     -0.359   115.897    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                106.985    

Slack (MET) :             106.985ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.704ns (19.007%)  route 3.000ns (80.993%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.092     6.756    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.372     8.252    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.376 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     8.912    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.502   116.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y25         FDPE (Recov_fdpe_C_PRE)     -0.359   115.897    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                106.985    

Slack (MET) :             106.985ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.704ns (19.007%)  route 3.000ns (80.993%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.092     6.756    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.372     8.252    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.376 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     8.912    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.502   116.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y25         FDPE (Recov_fdpe_C_PRE)     -0.359   115.897    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                106.985    

Slack (MET) :             106.985ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.704ns (19.007%)  route 3.000ns (80.993%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 116.018 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=126, routed)         1.092     6.756    sm/D_states_q_reg[2]_rep__0_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.880 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.372     8.252    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.376 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.536     8.912    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.502   116.018    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.273   116.291    
                         clock uncertainty           -0.035   116.256    
    SLICE_X63Y25         FDPE (Recov_fdpe_C_PRE)     -0.359   115.897    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.897    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                106.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.827%)  route 0.492ns (70.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.311     2.000    sm/D_states_q[7]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.225    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X63Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.465    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.827%)  route 0.492ns (70.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.311     2.000    sm/D_states_q[7]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.225    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X63Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.465    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.827%)  route 0.492ns (70.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.311     2.000    sm/D_states_q[7]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.225    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X63Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.465    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.827%)  route 0.492ns (70.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.311     2.000    sm/D_states_q[7]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.045 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.180     2.225    fifo_reset_cond/AS[0]
    SLICE_X63Y25         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X63Y25         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X63Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.465    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.761    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.522ns  (logic 11.398ns (29.588%)  route 27.124ns (70.412%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.526    35.669    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.150    35.819 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.082    39.901    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.674 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.674    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.507ns  (logic 11.386ns (29.568%)  route 27.121ns (70.432%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.528    35.671    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.148    35.819 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.077    39.896    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.659 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.659    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.330ns  (logic 11.155ns (29.102%)  route 27.175ns (70.898%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.677    35.820    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.124    35.944 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.982    39.927    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.482 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.482    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.259ns  (logic 11.152ns (29.149%)  route 27.107ns (70.851%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.696    35.839    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.124    35.963 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.895    39.858    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    43.412 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    43.412    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.069ns  (logic 11.143ns (29.271%)  route 26.926ns (70.729%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.526    35.669    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I1_O)        0.124    35.793 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.884    39.677    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.221 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.221    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.011ns  (logic 11.382ns (29.945%)  route 26.628ns (70.055%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.677    35.820    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.153    35.973 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.436    39.409    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    43.163 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    43.163    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.563ns  (logic 11.150ns (29.682%)  route 26.413ns (70.318%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X49Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          2.136     7.745    L_reg/M_sm_timer[9]
    SLICE_X55Y5          LUT5 (Prop_lut5_I2_O)        0.124     7.869 f  L_reg/L_1116ba04_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.629     8.498    L_reg/L_1116ba04_remainder0_carry_i_24__1_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I3_O)        0.124     8.622 f  L_reg/L_1116ba04_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.254     9.876    L_reg/L_1116ba04_remainder0_carry_i_12__1_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.152    10.028 f  L_reg/L_1116ba04_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.711    L_reg/L_1116ba04_remainder0_carry_i_20__1_n_0
    SLICE_X54Y3          LUT5 (Prop_lut5_I4_O)        0.374    11.085 r  L_reg/L_1116ba04_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.848    11.934    L_reg/L_1116ba04_remainder0_carry_i_10__1_n_0
    SLICE_X53Y3          LUT4 (Prop_lut4_I1_O)        0.328    12.262 r  L_reg/L_1116ba04_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.262    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.902 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.721    13.622    L_reg/L_1116ba04_remainder0_3[3]
    SLICE_X53Y6          LUT4 (Prop_lut4_I1_O)        0.306    13.928 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.864    15.793    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X47Y5          LUT2 (Prop_lut2_I1_O)        0.124    15.917 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.016    16.933    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.057 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.444    17.501    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X48Y7          LUT3 (Prop_lut3_I1_O)        0.150    17.651 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           1.146    18.797    L_reg/i__carry_i_20__4_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I1_O)        0.354    19.151 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.320    20.471    L_reg/i__carry_i_11__3_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.797 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.644    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X48Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.948 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.948    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.062    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.375 f  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.003    23.378    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.306    23.684 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.536    24.220    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    24.344 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.085    25.429    L_reg/i__carry_i_14__1_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I0_O)        0.124    25.553 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.799    26.352    L_reg/i__carry_i_25__3_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.124    26.476 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           1.009    27.485    L_reg/i__carry_i_20__3_n_0
    SLICE_X52Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.609 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.809    28.418    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.152    28.570 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.677    29.247    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    29.579 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.579    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.129 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.129    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.243 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.243    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.577 r  timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.812    31.389    timerseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.303    31.692 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.444    32.136    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    32.260 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    33.105    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    33.229 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    34.019    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.124    34.143 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.528    35.671    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X60Y17         LUT4 (Prop_lut4_I0_O)        0.124    35.795 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.370    39.165    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.715 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.715    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.725ns  (logic 12.110ns (33.898%)  route 23.615ns (66.102%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.560     7.232    L_reg/M_sm_pbc[13]
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.382 f  L_reg/L_1116ba04_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.820     8.201    L_reg/L_1116ba04_remainder0_carry_i_23__0_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.328     8.529 f  L_reg/L_1116ba04_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.879     9.408    L_reg/L_1116ba04_remainder0_carry_i_12__0_n_0
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.560 f  L_reg/L_1116ba04_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.243    L_reg/L_1116ba04_remainder0_carry_i_20__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    10.603 r  L_reg/L_1116ba04_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.404    L_reg/L_1116ba04_remainder0_carry_i_10__0_n_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I1_O)        0.326    11.730 r  L_reg/L_1116ba04_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.730    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.280 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.614 f  bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.727    13.341    L_reg/L_1116ba04_remainder0_1[5]
    SLICE_X61Y11         LUT3 (Prop_lut3_I2_O)        0.303    13.644 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.222    14.866    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.990 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.432    15.422    L_reg/i__carry_i_26__2_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.546 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.119    16.665    L_reg/i__carry_i_24__2_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I2_O)        0.148    16.813 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    17.659    L_reg/i__carry_i_19__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.356    18.015 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.018    19.033    L_reg/i__carry_i_11__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    20.043    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.550 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.664 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.664    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.998 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.936    21.935    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.238 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.035    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.159 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.842    24.001    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.125 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.853    24.978    L_reg/i__carry_i_13__1_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.146    25.124 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.638    25.762    L_reg/i__carry_i_18__1_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.328    26.090 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.839    26.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.081 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.813    27.894    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.226 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.226    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.776 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.776    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.890 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.890    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.004 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.004    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.226 f  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.012    30.239    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.299    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.316    30.854    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    30.978 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.806    31.784    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.908 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.946    32.854    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.978 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.175    34.153    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y14         LUT4 (Prop_lut4_I3_O)        0.153    34.306 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.871    37.177    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.879 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.879    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.612ns  (logic 11.757ns (33.013%)  route 23.855ns (66.987%))
  Logic Levels:           30  (CARRY4=6 LUT2=3 LUT3=5 LUT4=4 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X51Y10         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          1.642     7.251    L_reg/M_sm_pac[12]
    SLICE_X58Y7          LUT2 (Prop_lut2_I0_O)        0.152     7.403 r  L_reg/L_1116ba04_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.821     8.224    L_reg/L_1116ba04_remainder0_carry_i_23_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.550 f  L_reg/L_1116ba04_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.820     9.370    L_reg/L_1116ba04_remainder0_carry_i_18_n_0
    SLICE_X59Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.522 f  L_reg/L_1116ba04_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.669    10.191    L_reg/L_1116ba04_remainder0_carry_i_20_n_0
    SLICE_X59Y7          LUT5 (Prop_lut5_I4_O)        0.360    10.551 r  L_reg/L_1116ba04_remainder0_carry_i_10/O
                         net (fo=3, routed)           1.290    11.841    L_reg/L_1116ba04_remainder0_carry_i_10_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.167 r  L_reg/L_1116ba04_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.167    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.807 f  aseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/O[3]
                         net (fo=1, routed)           0.861    13.668    L_reg/L_1116ba04_remainder0[3]
    SLICE_X59Y4          LUT4 (Prop_lut4_I1_O)        0.306    13.974 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.153    15.126    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X59Y5          LUT4 (Prop_lut4_I3_O)        0.152    15.278 f  L_reg/i__carry__0_i_17/O
                         net (fo=1, routed)           0.749    16.027    L_reg/i__carry__0_i_17_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.326    16.353 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.468    16.821    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I2_O)        0.150    16.971 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.960    17.931    L_reg/i__carry_i_20__0_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.354    18.285 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.917    19.202    L_reg/i__carry_i_11_n_0
    SLICE_X64Y3          LUT2 (Prop_lut2_I1_O)        0.326    19.528 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.343    19.871    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.378 r  aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.378    aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.492    aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.731 r  aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.975    21.706    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2[2]
    SLICE_X64Y3          LUT5 (Prop_lut5_I1_O)        0.302    22.008 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    22.474    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.598 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    23.598    aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_0
    SLICE_X65Y2          LUT2 (Prop_lut2_I0_O)        0.124    23.722 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.359    25.081    L_reg/i__carry_i_13_0
    SLICE_X64Y1          LUT5 (Prop_lut5_I0_O)        0.146    25.227 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.452    25.679    L_reg/i__carry_i_23_n_0
    SLICE_X64Y1          LUT6 (Prop_lut6_I0_O)        0.328    26.007 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.815    26.823    L_reg/i__carry_i_13_n_0
    SLICE_X62Y1          LUT3 (Prop_lut3_I1_O)        0.154    26.977 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.493    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y1          LUT5 (Prop_lut5_I0_O)        0.327    27.820 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.820    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.370 r  aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.370    aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.609 f  aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.425    aseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X62Y3          LUT6 (Prop_lut6_I4_O)        0.302    29.727 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.430    30.157    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.281 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.958    31.239    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.363 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.809    32.172    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.296 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.418    32.713    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X59Y4          LUT4 (Prop_lut4_I2_O)        0.119    32.832 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.149    36.982    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.784    40.765 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.765    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.299ns  (logic 11.890ns (33.684%)  route 23.409ns (66.316%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X50Y10         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y10         FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.560     7.232    L_reg/M_sm_pbc[13]
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.150     7.382 f  L_reg/L_1116ba04_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.820     8.201    L_reg/L_1116ba04_remainder0_carry_i_23__0_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I2_O)        0.328     8.529 f  L_reg/L_1116ba04_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.879     9.408    L_reg/L_1116ba04_remainder0_carry_i_12__0_n_0
    SLICE_X58Y11         LUT3 (Prop_lut3_I0_O)        0.152     9.560 f  L_reg/L_1116ba04_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.243    L_reg/L_1116ba04_remainder0_carry_i_20__0_n_0
    SLICE_X58Y11         LUT5 (Prop_lut5_I4_O)        0.360    10.603 r  L_reg/L_1116ba04_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.404    L_reg/L_1116ba04_remainder0_carry_i_10__0_n_0
    SLICE_X59Y10         LUT4 (Prop_lut4_I1_O)        0.326    11.730 r  L_reg/L_1116ba04_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.730    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X59Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.280 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.280    bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.614 f  bseg_driver/decimal_renderer/L_1116ba04_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.727    13.341    L_reg/L_1116ba04_remainder0_1[5]
    SLICE_X61Y11         LUT3 (Prop_lut3_I2_O)        0.303    13.644 f  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.222    14.866    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I2_O)        0.124    14.990 f  L_reg/i__carry_i_26__2/O
                         net (fo=1, routed)           0.432    15.422    L_reg/i__carry_i_26__2_n_0
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.546 f  L_reg/i__carry_i_24__2/O
                         net (fo=2, routed)           1.119    16.665    L_reg/i__carry_i_24__2_n_0
    SLICE_X64Y12         LUT5 (Prop_lut5_I2_O)        0.148    16.813 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.845    17.659    L_reg/i__carry_i_19__1_n_0
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.356    18.015 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.018    19.033    L_reg/i__carry_i_11__1_n_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I1_O)        0.348    19.381 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.663    20.043    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X63Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.550 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.664 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.664    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.998 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.936    21.935    L_reg/L_1116ba04_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.303    22.238 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.797    23.035    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.159 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.842    24.001    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y9          LUT2 (Prop_lut2_I0_O)        0.124    24.125 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.853    24.978    L_reg/i__carry_i_13__1_0
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.146    25.124 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.638    25.762    L_reg/i__carry_i_18__1_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.328    26.090 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.839    26.929    L_reg/i__carry_i_13__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.152    27.081 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.813    27.894    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X62Y8          LUT5 (Prop_lut5_I0_O)        0.332    28.226 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.226    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.776 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.776    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.890 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.890    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.004 r  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.004    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.226 f  bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.012    30.239    bseg_driver/decimal_renderer/L_1116ba04_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X61Y10         LUT6 (Prop_lut6_I5_O)        0.299    30.538 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.316    30.854    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I1_O)        0.124    30.978 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.806    31.784    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y9          LUT6 (Prop_lut6_I1_O)        0.124    31.908 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.946    32.854    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.124    32.978 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.194    34.172    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I2_O)        0.124    34.296 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.646    36.942    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.452 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.452    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1202902859[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.431ns (72.841%)  route 0.534ns (27.159%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1202902859[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_1202902859[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1202902859[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.105     1.805    forLoop_idx_0_1202902859[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.850 r  forLoop_idx_0_1202902859[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.428     2.278    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.501 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2075846431[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.466ns (72.600%)  route 0.553ns (27.400%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_2075846431[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.758    forLoop_idx_0_2075846431[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.863    forLoop_idx_0_2075846431[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X62Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.908 r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=21, routed)          0.414     2.322    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.556 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.556    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1202902859[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.409ns (68.787%)  route 0.639ns (31.213%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.536    forLoop_idx_0_1202902859[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_1202902859[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1202902859[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.250     1.927    forLoop_idx_0_1202902859[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X63Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.972 r  forLoop_idx_0_1202902859[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.390     2.361    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.584 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.584    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2075846431[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.483ns (70.872%)  route 0.610ns (29.128%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    forLoop_idx_0_2075846431[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.157     1.859    forLoop_idx_0_2075846431[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.904 r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.956    forLoop_idx_0_2075846431[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y53         LUT4 (Prop_lut4_I3_O)        0.045     2.001 r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=13, routed)          0.401     2.401    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.631 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.631    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1202902859[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.412ns (66.893%)  route 0.699ns (33.107%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.537    forLoop_idx_0_1202902859[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  forLoop_idx_0_1202902859[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1202902859[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.120     1.798    forLoop_idx_0_1202902859[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  forLoop_idx_0_1202902859[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.579     2.421    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.647 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.647    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.350ns (62.538%)  route 0.808ns (37.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.808     2.483    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.692 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.692    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.396ns (63.204%)  route 0.813ns (36.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.667 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.813     2.480    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.712 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.712    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.481ns (64.069%)  route 0.830ns (35.931%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.595     1.539    forLoop_idx_0_1202902859[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.072     1.775    forLoop_idx_0_1202902859[1].cond_butt_dirs/D_ctr_q_reg[10]
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.926    forLoop_idx_0_1202902859[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X61Y48         LUT4 (Prop_lut4_I0_O)        0.045     1.971 r  forLoop_idx_0_1202902859[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.652     2.623    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.850 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.454ns (62.271%)  route 0.881ns (37.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.538    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.321     2.022    bseg_driver/ctr/S[1]
    SLICE_X65Y16         LUT2 (Prop_lut2_I1_O)        0.045     2.067 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.560     2.628    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.872 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.872    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.407ns (57.577%)  route 1.037ns (42.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X53Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.037     2.683    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.950 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.950    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 1.488ns (30.715%)  route 3.355ns (69.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.355     4.843    forLoop_idx_0_1202902859[3].cond_butt_dirs/sync/D[0]
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_1202902859[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.507     4.911    forLoop_idx_0_1202902859[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_1202902859[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.634ns  (logic 1.500ns (32.368%)  route 3.134ns (67.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.134     4.634    forLoop_idx_0_1202902859[1].cond_butt_dirs/sync/D[0]
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519     4.924    forLoop_idx_0_1202902859[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  forLoop_idx_0_1202902859[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.550ns  (logic 1.502ns (33.019%)  route 3.047ns (66.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.047     4.550    forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.444     4.848    forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.526ns  (logic 1.490ns (32.915%)  route 3.036ns (67.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.036     4.526    forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D[0]
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.444     4.848    forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 1.493ns (34.560%)  route 2.828ns (65.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.828     4.321    cond_butt_next_play/sync/D[0]
    SLICE_X54Y34         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.496ns (36.267%)  route 2.628ns (63.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.628     4.124    reset_cond/AS[0]
    SLICE_X55Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.496ns (36.267%)  route 2.628ns (63.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.628     4.124    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.496ns (36.267%)  route 2.628ns (63.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.628     4.124    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.496ns (36.267%)  route 2.628ns (63.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.628     4.124    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 1.496ns (36.267%)  route 2.628ns (63.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.628     4.124    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2075846431[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.230ns (33.452%)  route 0.457ns (66.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.457     0.687    forLoop_idx_0_2075846431[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y56         FDRE                                         r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.053    forLoop_idx_0_2075846431[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  forLoop_idx_0_2075846431[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2075846431[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.236ns (29.665%)  route 0.559ns (70.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.559     0.795    forLoop_idx_0_2075846431[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.864     2.054    forLoop_idx_0_2075846431[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  forLoop_idx_0_2075846431[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.263ns (19.951%)  route 1.056ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.319    reset_cond/AS[0]
    SLICE_X55Y31         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y31         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.263ns (19.951%)  route 1.056ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.319    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.263ns (19.951%)  route 1.056ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.319    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.263ns (19.951%)  route 1.056ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.319    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.263ns (19.951%)  route 1.056ns (80.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.319    reset_cond/AS[0]
    SLICE_X54Y31         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.828     2.018    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y31         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.261ns (17.812%)  route 1.205ns (82.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.205     1.466    cond_butt_next_play/sync/D[0]
    SLICE_X54Y34         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     2.021    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.257ns (15.540%)  route 1.399ns (84.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.399     1.657    forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D[0]
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  forLoop_idx_0_1202902859[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.678ns  (logic 0.270ns (16.080%)  route 1.408ns (83.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.408     1.678    forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.835     2.025    forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_1202902859[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





