# 3x1-Router-Verilog-

Yash Motagi uni: Esigelec(Rouen) France, email:motagiyash@gmail.com

3x1 Router RTL Design in Verilog.

The overall design is working perfectly.
individual files are working perfectly.
