Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/arithmetic_logic_unit_tb_isim_beh.exe -prj /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/arithmetic_logic_unit_tb_beh.prj work.arithmetic_logic_unit_tb 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Components/arithmetic_logic_unit.vhd" into library work
Parsing VHDL file "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Testbenches/arithmetic_logic_unit_tb.vhd" into library work
WARNING:HDLCompiler:1369 - "/home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/Testbenches/arithmetic_logic_unit_tb.vhd" Line 60: Possible infinite loop; process does not have a wait statement
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96388 KB
Fuse CPU Usage: 930 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity arithmetic_logic_unit [\arithmetic_logic_unit(8)\]
Compiling architecture behavior of entity arithmetic_logic_unit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable /home/dandin/Bureau/4_IR I/Semestre 2/Projet systeme info/c-compiler-and-processor/processor/arithmetic_logic_unit_tb_isim_beh.exe
Fuse Memory Usage: 667916 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 390 ms
