Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 19 16:46:39 2024
| Host         : eecs-digital-12 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/character_image/BRAM_reg_1_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.431ns  (logic 9.474ns (65.650%)  route 4.957ns (34.350%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 11.895 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=110, estimated)      1.571    -1.019    mvg/clk_pixel
    SLICE_X55Y9          FDRE                                         r  mvg/vcount_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.563 r  mvg/vcount_out_reg[1]_replica/Q
                         net (fo=2, estimated)        0.439    -0.124    mvg/vcount[1]_repN
    SLICE_X54Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.000 r  mvg/image_addr1_i_13/O
                         net (fo=1, routed)           0.000     0.000    mvg/image_addr1_i_13_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.533 r  mvg/image_addr1_i_3/CO[3]
                         net (fo=1, estimated)        0.000     0.533    mvg/image_addr1_i_3_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.650 r  mvg/image_addr1_i_2/CO[3]
                         net (fo=1, estimated)        0.000     0.650    mvg/image_addr1_i_2_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.973 r  mvg/image_addr1_i_1/O[1]
                         net (fo=1, estimated)        0.573     1.546    com_sprite_m/A[9]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[9]_P[12])
                                                      4.023     5.569 r  com_sprite_m/image_addr1/P[12]
                         net (fo=1, estimated)        0.788     6.357    com_sprite_m/image_addr1_n_93
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_C[12]_P[1])
                                                      1.820     8.177 r  com_sprite_m/image_addr/P[1]
                         net (fo=1, estimated)        0.969     9.146    mvg/P[1]
    SLICE_X45Y15         LUT2 (Prop_lut2_I1_O)        0.124     9.270 r  mvg/BRAM_reg_0_0_i_24/O
                         net (fo=1, routed)           0.000     9.270    mvg/BRAM_reg_0_0_i_24_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.820 r  mvg/BRAM_reg_0_0_i_5/CO[3]
                         net (fo=1, estimated)        0.000     9.820    mvg/BRAM_reg_0_0_i_5_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.059 r  mvg/BRAM_reg_0_0_i_13/O[2]
                         net (fo=2, estimated)        0.466    10.525    mvg/com_sprite_m/PCOUT[6]
    SLICE_X43Y17         LUT3 (Prop_lut3_I2_O)        0.302    10.827 r  mvg/BRAM_reg_0_0_i_16/O
                         net (fo=1, routed)           0.000    10.827    mvg/BRAM_reg_0_0_i_16_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.377 r  mvg/BRAM_reg_0_0_i_3/CO[3]
                         net (fo=1, estimated)        0.000    11.377    mvg/BRAM_reg_0_0_i_3_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.690 r  mvg/BRAM_reg_0_0_i_2/O[3]
                         net (fo=16, estimated)       1.722    13.412    com_sprite_m/character_image/ADDRARDADDR[12]
    RAMB36_X2Y7          RAMB36E1                                     r  com_sprite_m/character_image/BRAM_reg_1_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=110, estimated)      1.490    11.895    com_sprite_m/character_image/clk_pixel
    RAMB36_X2Y7          RAMB36E1                                     r  com_sprite_m/character_image/BRAM_reg_1_3/CLKARDCLK
                         clock pessimism              0.553    12.448    
                         clock uncertainty           -0.168    12.279    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    11.531    com_sprite_m/character_image/BRAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                         -13.412    
  -------------------------------------------------------------------
                         slack                                 -1.881    




