Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Mar 14 23:58:16 2025
| Host         : DESKTOP-VV48MO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_module_timing_summary_routed.rpt -pb SPI_module_timing_summary_routed.pb -rpx SPI_module_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_module
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SPI_Slave_interface_inst/FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SPI_Slave_interface_inst/FSM_sequential_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SPI_Slave_interface_inst/FSM_sequential_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.907        0.000                      0                  213        0.102        0.000                      0                  213        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.907        0.000                      0                  213        0.102        0.000                      0                  213        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.948ns (41.013%)  route 2.802ns (58.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          1.137     9.894    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 1.948ns (41.013%)  route 2.802ns (58.987%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          1.137     9.894    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.948ns (40.770%)  route 2.830ns (59.230%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          1.166     9.922    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    14.837    SPI_Slave_interface_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.948ns (40.770%)  route 2.830ns (59.230%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          1.166     9.922    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    14.837    SPI_Slave_interface_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.948ns (40.770%)  route 2.830ns (59.230%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          1.166     9.922    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X8Y31          FDRE (Setup_fdre_C_CE)      -0.169    14.837    SPI_Slave_interface_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.948ns (42.451%)  route 2.641ns (57.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          0.977     9.733    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.948ns (42.451%)  route 2.641ns (57.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          0.977     9.733    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.948ns (42.451%)  route 2.641ns (57.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          0.977     9.733    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterS2P_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.948ns (42.451%)  route 2.641ns (57.549%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.623     5.144    SPI_Slave_interface_inst/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_Slave_interface_inst/CounterS2P_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.662 f  SPI_Slave_interface_inst/CounterS2P_reg[5]/Q
                         net (fo=2, routed)           0.855     6.517    SPI_Slave_interface_inst/CounterS2P_reg_n_0_[5]
    SLICE_X6Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.641 r  SPI_Slave_interface_inst/MISO1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.641    SPI_Slave_interface_inst/MISO1_carry_i_4_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.174 r  SPI_Slave_interface_inst/MISO1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    SPI_Slave_interface_inst/MISO1_carry_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.291 r  SPI_Slave_interface_inst/MISO1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    SPI_Slave_interface_inst/MISO1_carry__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  SPI_Slave_interface_inst/MISO1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.408    SPI_Slave_interface_inst/MISO1_carry__1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.637 f  SPI_Slave_interface_inst/MISO1_carry__2/CO[2]
                         net (fo=3, routed)           0.810     8.446    SPI_Slave_interface_inst/MISO1
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.310     8.756 r  SPI_Slave_interface_inst/CounterP2S[31]_i_1/O
                         net (fo=42, routed)          0.977     9.733    SPI_Slave_interface_inst/CounterP2S[31]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    14.781    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[9]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.801    SPI_Slave_interface_inst/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.111ns  (required time - arrival time)
  Source:                 SPI_Slave_interface_inst/CounterP2S_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_Slave_interface_inst/rx_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.720ns (35.510%)  route 3.124ns (64.490%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.625     5.146    SPI_Slave_interface_inst/CLK
    SLICE_X3Y29          FDRE                                         r  SPI_Slave_interface_inst/CounterP2S_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  SPI_Slave_interface_inst/CounterP2S_reg[3]/Q
                         net (fo=4, routed)           0.819     6.421    SPI_Slave_interface_inst/CounterP2S_reg_n_0_[3]
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  SPI_Slave_interface_inst/rx_data0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.545    SPI_Slave_interface_inst/rx_data0_carry_i_5_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.095 r  SPI_Slave_interface_inst/rx_data0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.095    SPI_Slave_interface_inst/rx_data0_carry_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  SPI_Slave_interface_inst/rx_data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.209    SPI_Slave_interface_inst/rx_data0_carry__0_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  SPI_Slave_interface_inst/rx_data0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.323    SPI_Slave_interface_inst/rx_data0_carry__1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 f  SPI_Slave_interface_inst/rx_data0_carry__2/CO[3]
                         net (fo=5, routed)           1.496     8.933    SPI_Slave_interface_inst/rx_data0
    SLICE_X4Y30          LUT6 (Prop_lut6_I3_O)        0.124     9.057 r  SPI_Slave_interface_inst/Data_ADD_FLAG_i_4/O
                         net (fo=2, routed)           0.809     9.866    SPI_Slave_interface_inst/Data_ADD_FLAG_i_4_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.990 r  SPI_Slave_interface_inst/rx_valid_i_1/O
                         net (fo=1, routed)           0.000     9.990    SPI_Slave_interface_inst/rx_valid_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  SPI_Slave_interface_inst/rx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.506    14.847    SPI_Slave_interface_inst/CLK
    SLICE_X4Y29          FDRE                                         r  SPI_Slave_interface_inst/rx_valid_reg/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X4Y29          FDRE (Setup_fdre_C_D)        0.029    15.101    SPI_Slave_interface_inst/rx_valid_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 SPI_Slave_interface_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.750%)  route 0.174ns (55.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SPI_Slave_interface_inst/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.174     1.757    SPR_RAM_inst/D[5]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.656    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SPI_Slave_interface_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.577%)  route 0.198ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    SPI_Slave_interface_inst/CLK
    SLICE_X9Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SPI_Slave_interface_inst/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.198     1.781    SPR_RAM_inst/D[1]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.656    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 SPR_RAM_inst/addr_rd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.257%)  route 0.207ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SPR_RAM_inst/CLK
    SLICE_X9Y30          FDRE                                         r  SPR_RAM_inst/addr_rd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     1.569 r  SPR_RAM_inst/addr_rd_reg[5]/Q
                         net (fo=1, routed)           0.207     1.776    SPR_RAM_inst/addr_rd[5]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.997    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.130     1.629    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SPI_Slave_interface_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.095%)  route 0.200ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.559     1.442    SPI_Slave_interface_inst/CLK
    SLICE_X8Y31          FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  SPI_Slave_interface_inst/rx_data_reg[2]/Q
                         net (fo=4, routed)           0.200     1.806    SPR_RAM_inst/D[2]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.656    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 SPR_RAM_inst/addr_wr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    SPR_RAM_inst/CLK
    SLICE_X9Y29          FDRE                                         r  SPR_RAM_inst/addr_wr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SPR_RAM_inst/addr_wr_reg[6]/Q
                         net (fo=1, routed)           0.255     1.836    SPR_RAM_inst/addr_wr[6]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.684    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SPR_RAM_inst/addr_wr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.760%)  route 0.215ns (59.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SPR_RAM_inst/CLK
    SLICE_X10Y30         FDRE                                         r  SPR_RAM_inst/addr_wr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  SPR_RAM_inst/addr_wr_reg[5]/Q
                         net (fo=1, routed)           0.215     1.804    SPR_RAM_inst/addr_wr[5]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     1.651    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SPI_Slave_interface_inst/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.146%)  route 0.249ns (63.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SPI_Slave_interface_inst/CLK
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SPI_Slave_interface_inst/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.249     1.831    SPR_RAM_inst/D[6]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.521    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.676    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SPR_RAM_inst/addr_wr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.319%)  route 0.258ns (64.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.557     1.440    SPR_RAM_inst/CLK
    SLICE_X9Y29          FDRE                                         r  SPR_RAM_inst/addr_wr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SPR_RAM_inst/addr_wr_reg[3]/Q
                         net (fo=1, routed)           0.258     1.839    SPR_RAM_inst/addr_wr[3]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.871     1.999    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.501    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.684    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SPI_Slave_interface_inst/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/addr_rd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SPI_Slave_interface_inst/CLK
    SLICE_X11Y30         FDRE                                         r  SPI_Slave_interface_inst/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SPI_Slave_interface_inst/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.129     1.711    SPR_RAM_inst/D[7]
    SLICE_X9Y30          FDRE                                         r  SPR_RAM_inst/addr_rd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.826     1.953    SPR_RAM_inst/CLK
    SLICE_X9Y30          FDRE                                         r  SPR_RAM_inst/addr_rd_reg[7]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.076     1.551    SPR_RAM_inst/addr_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SPR_RAM_inst/addr_rd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPR_RAM_inst/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.016%)  route 0.262ns (64.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.558     1.441    SPR_RAM_inst/CLK
    SLICE_X9Y30          FDRE                                         r  SPR_RAM_inst/addr_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SPR_RAM_inst/addr_rd_reg[1]/Q
                         net (fo=1, routed)           0.262     1.844    SPR_RAM_inst/addr_rd[1]
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     1.997    SPR_RAM_inst/CLK
    RAMB18_X0Y12         RAMB18E1                                     r  SPR_RAM_inst/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.682    SPR_RAM_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y12   SPR_RAM_inst/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   SPR_RAM_inst/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y32    SPI_Slave_interface_inst/CounterP2S_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y32    SPI_Slave_interface_inst/CounterP2S_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y32    SPI_Slave_interface_inst/CounterP2S_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y32    SPI_Slave_interface_inst/CounterP2S_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y33    SPI_Slave_interface_inst/CounterP2S_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y29    SPI_Slave_interface_inst/CounterP2S_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y34    SPI_Slave_interface_inst/CounterP2S_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y34    SPI_Slave_interface_inst/CounterP2S_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    SPI_Slave_interface_inst/CounterP2S_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    SPI_Slave_interface_inst/CounterP2S_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y34    SPI_Slave_interface_inst/CounterP2S_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y34    SPI_Slave_interface_inst/CounterP2S_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y34    SPI_Slave_interface_inst/CounterP2S_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y30    SPI_Slave_interface_inst/CounterS2P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y36    SPI_Slave_interface_inst/CounterS2P_reg[19]/C



