lbl_805DF250:
/* 805DF250 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 805DF254 00000004  7C 08 02 A6 */	mflr r0
/* 805DF258 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 805DF25C 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 805DF260 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 805DF264 00000014  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 805DF268 00000018  F3 C1 00 68 */	psq_st f30, 104(r1), 0, 0 /* qr0 */
/* 805DF26C 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 805DF270 00000004  4B D8 2F 68 */	b _savegpr_28
/* 805DF274 00000008  7C 7D 1B 78 */	mr r29, r3
/* 805DF278 0000000C  7C BE 2B 78 */	mr r30, r5
/* 805DF27C 00000010  7C DC 33 78 */	mr r28, r6
/* 805DF280 00000014  FF C0 08 90 */	fmr f30, f1
/* 805DF284 00000018  3C 60 80 5F */	lis r3, lit_3911@ha
/* 805DF288 0000001C  3B E3 D0 60 */	addi r31, r3, lit_3911@l
/* 805DF28C 00000020  7F 83 E3 78 */	mr r3, r28
/* 805DF290 00000024  4B D6 7E A8 */	b PSVECSquareMag
/* 805DF294 00000028  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF298 00000048  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF29C 00000000  40 81 00 58 */	ble lbl_805DF2F4
/* 805DF2A0 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF2A4 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF2A8 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF2AC 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF2B0 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF2B4 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF2B8 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF2BC 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF2C0 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF2C4 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF2C8 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF2CC 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF2D0 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF2D4 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF2D8 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF2DC 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF2E0 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF2E4 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF2E8 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 805DF2EC 00000050  FC 20 08 18 */	frsp f1, f1
/* 805DF2F0 00000054  48 00 00 88 */	b lbl_805DF378
lbl_805DF2F4:
/* 805DF2F4 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF2F8 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF2FC 00000000  40 80 00 10 */	bge lbl_805DF30C
/* 805DF300 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF304 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 805DF308 0000000C  48 00 00 70 */	b lbl_805DF378
lbl_805DF30C:
/* 805DF30C 00000000  D0 21 00 20 */	stfs f1, 0x20(r1)
/* 805DF310 00000004  80 81 00 20 */	lwz r4, 0x20(r1)
/* 805DF314 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF318 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF31C 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF320 00000014  41 82 00 14 */	beq lbl_805DF334
/* 805DF324 00000018  40 80 00 40 */	bge lbl_805DF364
/* 805DF328 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF32C 00000020  41 82 00 20 */	beq lbl_805DF34C
/* 805DF330 00000024  48 00 00 34 */	b lbl_805DF364
lbl_805DF334:
/* 805DF334 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF338 00000004  41 82 00 0C */	beq lbl_805DF344
/* 805DF33C 00000008  38 00 00 01 */	li r0, 1
/* 805DF340 0000000C  48 00 00 28 */	b lbl_805DF368
lbl_805DF344:
/* 805DF344 00000000  38 00 00 02 */	li r0, 2
/* 805DF348 00000004  48 00 00 20 */	b lbl_805DF368
lbl_805DF34C:
/* 805DF34C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF350 00000004  41 82 00 0C */	beq lbl_805DF35C
/* 805DF354 00000008  38 00 00 05 */	li r0, 5
/* 805DF358 0000000C  48 00 00 10 */	b lbl_805DF368
lbl_805DF35C:
/* 805DF35C 00000000  38 00 00 03 */	li r0, 3
/* 805DF360 00000004  48 00 00 08 */	b lbl_805DF368
lbl_805DF364:
/* 805DF364 00000000  38 00 00 04 */	li r0, 4
lbl_805DF368:
/* 805DF368 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF36C 00000004  40 82 00 0C */	bne lbl_805DF378
/* 805DF370 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF374 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_805DF378:
/* 805DF378 00000000  C0 1C 00 00 */	lfs f0, 0(r28)
/* 805DF37C 00000004  EC 00 08 24 */	fdivs f0, f0, f1
/* 805DF380 00000008  D0 01 00 3C */	stfs f0, 0x3c(r1)
/* 805DF384 0000000C  C0 1C 00 04 */	lfs f0, 4(r28)
/* 805DF388 00000010  EC 00 08 24 */	fdivs f0, f0, f1
/* 805DF38C 00000014  D0 01 00 40 */	stfs f0, 0x40(r1)
/* 805DF390 00000018  C0 1C 00 08 */	lfs f0, 8(r28)
/* 805DF394 0000001C  EC 00 08 24 */	fdivs f0, f0, f1
/* 805DF398 00000020  D0 01 00 44 */	stfs f0, 0x44(r1)
/* 805DF39C 00000024  38 61 00 24 */	addi r3, r1, 0x24
/* 805DF3A0 00000028  7F C4 F3 78 */	mr r4, r30
/* 805DF3A4 0000002C  7C 65 1B 78 */	mr r5, r3
/* 805DF3A8 00000030  4B D6 7D 0C */	b PSVECSubtract
/* 805DF3AC 00000034  38 61 00 24 */	addi r3, r1, 0x24
/* 805DF3B0 00000038  7F 84 E3 78 */	mr r4, r28
/* 805DF3B4 0000003C  4B D6 7D E0 */	b PSVECDotProduct
/* 805DF3B8 00000040  38 61 00 3C */	addi r3, r1, 0x3c
/* 805DF3BC 00000044  7C 64 1B 78 */	mr r4, r3
/* 805DF3C0 00000048  C0 1F 01 74 */	lfs f0, 0x174(r31)	/* effective address: 805ED1D4 */
/* 805DF3C4 0000004C  EC 20 00 72 */	fmuls f1, f0, f1
/* 805DF3C8 00000050  4B D6 7D 10 */	b PSVECScale
/* 805DF3CC 00000054  38 61 00 3C */	addi r3, r1, 0x3c
/* 805DF3D0 00000058  7F C4 F3 78 */	mr r4, r30
/* 805DF3D4 0000005C  7C 65 1B 78 */	mr r5, r3
/* 805DF3D8 00000060  4B D6 7C B8 */	b PSVECAdd
/* 805DF3DC 00000064  7F C3 F3 78 */	mr r3, r30
/* 805DF3E0 00000068  4B D6 7D 58 */	b PSVECSquareMag
/* 805DF3E4 0000006C  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF3E8 00000070  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF3EC 00000000  40 81 00 58 */	ble lbl_805DF444
/* 805DF3F0 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF3F4 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF3F8 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF3FC 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF400 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF404 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF408 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF40C 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF410 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF414 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF418 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF41C 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF420 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF424 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF428 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF42C 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF430 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF434 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF438 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 805DF43C 00000050  FC 20 08 18 */	frsp f1, f1
/* 805DF440 00000054  48 00 00 88 */	b lbl_805DF4C8
lbl_805DF444:
/* 805DF444 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF448 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF44C 00000000  40 80 00 10 */	bge lbl_805DF45C
/* 805DF450 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF454 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 805DF458 0000000C  48 00 00 70 */	b lbl_805DF4C8
lbl_805DF45C:
/* 805DF45C 00000000  D0 21 00 1C */	stfs f1, 0x1c(r1)
/* 805DF460 00000004  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 805DF464 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF468 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF46C 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF470 00000014  41 82 00 14 */	beq lbl_805DF484
/* 805DF474 00000018  40 80 00 40 */	bge lbl_805DF4B4
/* 805DF478 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF47C 00000020  41 82 00 20 */	beq lbl_805DF49C
/* 805DF480 00000024  48 00 00 34 */	b lbl_805DF4B4
lbl_805DF484:
/* 805DF484 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF488 00000004  41 82 00 0C */	beq lbl_805DF494
/* 805DF48C 00000008  38 00 00 01 */	li r0, 1
/* 805DF490 0000000C  48 00 00 28 */	b lbl_805DF4B8
lbl_805DF494:
/* 805DF494 00000000  38 00 00 02 */	li r0, 2
/* 805DF498 00000004  48 00 00 20 */	b lbl_805DF4B8
lbl_805DF49C:
/* 805DF49C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF4A0 00000004  41 82 00 0C */	beq lbl_805DF4AC
/* 805DF4A4 00000008  38 00 00 05 */	li r0, 5
/* 805DF4A8 0000000C  48 00 00 10 */	b lbl_805DF4B8
lbl_805DF4AC:
/* 805DF4AC 00000000  38 00 00 03 */	li r0, 3
/* 805DF4B0 00000004  48 00 00 08 */	b lbl_805DF4B8
lbl_805DF4B4:
/* 805DF4B4 00000000  38 00 00 04 */	li r0, 4
lbl_805DF4B8:
/* 805DF4B8 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF4BC 00000004  40 82 00 0C */	bne lbl_805DF4C8
/* 805DF4C0 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF4C4 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_805DF4C8:
/* 805DF4C8 00000000  EF DE 00 72 */	fmuls f30, f30, f1
/* 805DF4CC 00000004  38 61 00 3C */	addi r3, r1, 0x3c
/* 805DF4D0 00000008  4B D6 7C 68 */	b PSVECSquareMag
/* 805DF4D4 0000000C  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF4D8 00000010  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF4DC 00000000  40 81 00 58 */	ble lbl_805DF534
/* 805DF4E0 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF4E4 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF4E8 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF4EC 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF4F0 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF4F4 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF4F8 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF4FC 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF500 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF504 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF508 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF50C 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF510 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF514 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF518 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF51C 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF520 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF524 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF528 0000004C  FF E1 00 32 */	fmul f31, f1, f0
/* 805DF52C 00000050  FF E0 F8 18 */	frsp f31, f31
/* 805DF530 00000054  48 00 00 90 */	b lbl_805DF5C0
lbl_805DF534:
/* 805DF534 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF538 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF53C 00000000  40 80 00 10 */	bge lbl_805DF54C
/* 805DF540 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF544 00000008  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 805DF548 0000000C  48 00 00 78 */	b lbl_805DF5C0
lbl_805DF54C:
/* 805DF54C 00000000  D0 21 00 18 */	stfs f1, 0x18(r1)
/* 805DF550 00000004  80 81 00 18 */	lwz r4, 0x18(r1)
/* 805DF554 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF558 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF55C 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF560 00000014  41 82 00 14 */	beq lbl_805DF574
/* 805DF564 00000018  40 80 00 40 */	bge lbl_805DF5A4
/* 805DF568 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF56C 00000020  41 82 00 20 */	beq lbl_805DF58C
/* 805DF570 00000024  48 00 00 34 */	b lbl_805DF5A4
lbl_805DF574:
/* 805DF574 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF578 00000004  41 82 00 0C */	beq lbl_805DF584
/* 805DF57C 00000008  38 00 00 01 */	li r0, 1
/* 805DF580 0000000C  48 00 00 28 */	b lbl_805DF5A8
lbl_805DF584:
/* 805DF584 00000000  38 00 00 02 */	li r0, 2
/* 805DF588 00000004  48 00 00 20 */	b lbl_805DF5A8
lbl_805DF58C:
/* 805DF58C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF590 00000004  41 82 00 0C */	beq lbl_805DF59C
/* 805DF594 00000008  38 00 00 05 */	li r0, 5
/* 805DF598 0000000C  48 00 00 10 */	b lbl_805DF5A8
lbl_805DF59C:
/* 805DF59C 00000000  38 00 00 03 */	li r0, 3
/* 805DF5A0 00000004  48 00 00 08 */	b lbl_805DF5A8
lbl_805DF5A4:
/* 805DF5A4 00000000  38 00 00 04 */	li r0, 4
lbl_805DF5A8:
/* 805DF5A8 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF5AC 00000004  40 82 00 10 */	bne lbl_805DF5BC
/* 805DF5B0 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF5B4 0000000C  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 805DF5B8 00000010  48 00 00 08 */	b lbl_805DF5C0
lbl_805DF5BC:
/* 805DF5BC 00000000  FF E0 08 90 */	fmr f31, f1
lbl_805DF5C0:
/* 805DF5C0 00000000  7F C3 F3 78 */	mr r3, r30
/* 805DF5C4 00000004  4B D6 7B 74 */	b PSVECSquareMag
/* 805DF5C8 00000008  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF5CC 0000000C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF5D0 00000000  40 81 00 58 */	ble lbl_805DF628
/* 805DF5D4 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF5D8 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF5DC 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF5E0 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF5E4 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF5E8 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF5EC 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF5F0 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF5F4 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF5F8 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF5FC 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF600 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF604 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF608 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF60C 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF610 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF614 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF618 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF61C 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 805DF620 00000050  FC 20 08 18 */	frsp f1, f1
/* 805DF624 00000054  48 00 00 88 */	b lbl_805DF6AC
lbl_805DF628:
/* 805DF628 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF62C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF630 00000000  40 80 00 10 */	bge lbl_805DF640
/* 805DF634 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF638 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 805DF63C 0000000C  48 00 00 70 */	b lbl_805DF6AC
lbl_805DF640:
/* 805DF640 00000000  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 805DF644 00000004  80 81 00 14 */	lwz r4, 0x14(r1)
/* 805DF648 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF64C 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF650 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF654 00000014  41 82 00 14 */	beq lbl_805DF668
/* 805DF658 00000018  40 80 00 40 */	bge lbl_805DF698
/* 805DF65C 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF660 00000020  41 82 00 20 */	beq lbl_805DF680
/* 805DF664 00000024  48 00 00 34 */	b lbl_805DF698
lbl_805DF668:
/* 805DF668 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF66C 00000004  41 82 00 0C */	beq lbl_805DF678
/* 805DF670 00000008  38 00 00 01 */	li r0, 1
/* 805DF674 0000000C  48 00 00 28 */	b lbl_805DF69C
lbl_805DF678:
/* 805DF678 00000000  38 00 00 02 */	li r0, 2
/* 805DF67C 00000004  48 00 00 20 */	b lbl_805DF69C
lbl_805DF680:
/* 805DF680 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF684 00000004  41 82 00 0C */	beq lbl_805DF690
/* 805DF688 00000008  38 00 00 05 */	li r0, 5
/* 805DF68C 0000000C  48 00 00 10 */	b lbl_805DF69C
lbl_805DF690:
/* 805DF690 00000000  38 00 00 03 */	li r0, 3
/* 805DF694 00000004  48 00 00 08 */	b lbl_805DF69C
lbl_805DF698:
/* 805DF698 00000000  38 00 00 04 */	li r0, 4
lbl_805DF69C:
/* 805DF69C 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF6A0 00000004  40 82 00 0C */	bne lbl_805DF6AC
/* 805DF6A4 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF6A8 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_805DF6AC:
/* 805DF6AC 00000000  C0 5F 00 2C */	lfs f2, 0x2c(r31)	/* effective address: 805ED08C */
/* 805DF6B0 00000004  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 805DF6B4 00000008  EC 00 F8 24 */	fdivs f0, f0, f31
/* 805DF6B8 0000000C  EC 00 00 72 */	fmuls f0, f0, f1
/* 805DF6BC 00000010  EC 02 00 32 */	fmuls f0, f2, f0
/* 805DF6C0 00000014  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 805DF6C4 00000018  38 61 00 3C */	addi r3, r1, 0x3c
/* 805DF6C8 0000001C  4B D6 7A 70 */	b PSVECSquareMag
/* 805DF6CC 00000020  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF6D0 00000024  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF6D4 00000000  40 81 00 58 */	ble lbl_805DF72C
/* 805DF6D8 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF6DC 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF6E0 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF6E4 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF6E8 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF6EC 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF6F0 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF6F4 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF6F8 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF6FC 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF700 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF704 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF708 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF70C 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF710 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF714 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF718 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF71C 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF720 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 805DF724 00000050  FC 20 08 18 */	frsp f1, f1
/* 805DF728 00000054  48 00 00 88 */	b lbl_805DF7B0
lbl_805DF72C:
/* 805DF72C 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF730 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF734 00000000  40 80 00 10 */	bge lbl_805DF744
/* 805DF738 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF73C 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 805DF740 0000000C  48 00 00 70 */	b lbl_805DF7B0
lbl_805DF744:
/* 805DF744 00000000  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 805DF748 00000004  80 81 00 10 */	lwz r4, 0x10(r1)
/* 805DF74C 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF750 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF754 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF758 00000014  41 82 00 14 */	beq lbl_805DF76C
/* 805DF75C 00000018  40 80 00 40 */	bge lbl_805DF79C
/* 805DF760 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF764 00000020  41 82 00 20 */	beq lbl_805DF784
/* 805DF768 00000024  48 00 00 34 */	b lbl_805DF79C
lbl_805DF76C:
/* 805DF76C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF770 00000004  41 82 00 0C */	beq lbl_805DF77C
/* 805DF774 00000008  38 00 00 01 */	li r0, 1
/* 805DF778 0000000C  48 00 00 28 */	b lbl_805DF7A0
lbl_805DF77C:
/* 805DF77C 00000000  38 00 00 02 */	li r0, 2
/* 805DF780 00000004  48 00 00 20 */	b lbl_805DF7A0
lbl_805DF784:
/* 805DF784 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF788 00000004  41 82 00 0C */	beq lbl_805DF794
/* 805DF78C 00000008  38 00 00 05 */	li r0, 5
/* 805DF790 0000000C  48 00 00 10 */	b lbl_805DF7A0
lbl_805DF794:
/* 805DF794 00000000  38 00 00 03 */	li r0, 3
/* 805DF798 00000004  48 00 00 08 */	b lbl_805DF7A0
lbl_805DF79C:
/* 805DF79C 00000000  38 00 00 04 */	li r0, 4
lbl_805DF7A0:
/* 805DF7A0 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF7A4 00000004  40 82 00 0C */	bne lbl_805DF7B0
/* 805DF7A8 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF7AC 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_805DF7B0:
/* 805DF7B0 00000000  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 805DF7B4 00000004  EC 00 08 24 */	fdivs f0, f0, f1
/* 805DF7B8 00000008  EC 1E 00 32 */	fmuls f0, f30, f0
/* 805DF7BC 0000000C  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 805DF7C0 00000010  38 61 00 3C */	addi r3, r1, 0x3c
/* 805DF7C4 00000014  4B D6 79 74 */	b PSVECSquareMag
/* 805DF7C8 00000018  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF7CC 0000001C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF7D0 00000000  40 81 00 58 */	ble lbl_805DF828
/* 805DF7D4 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF7D8 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF7DC 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF7E0 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF7E4 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF7E8 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF7EC 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF7F0 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF7F4 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF7F8 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF7FC 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF800 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF804 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF808 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF80C 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF810 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF814 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF818 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF81C 0000004C  FF E1 00 32 */	fmul f31, f1, f0
/* 805DF820 00000050  FF E0 F8 18 */	frsp f31, f31
/* 805DF824 00000054  48 00 00 90 */	b lbl_805DF8B4
lbl_805DF828:
/* 805DF828 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF82C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF830 00000000  40 80 00 10 */	bge lbl_805DF840
/* 805DF834 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF838 00000008  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 805DF83C 0000000C  48 00 00 78 */	b lbl_805DF8B4
lbl_805DF840:
/* 805DF840 00000000  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 805DF844 00000004  80 81 00 0C */	lwz r4, 0xc(r1)
/* 805DF848 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF84C 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF850 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF854 00000014  41 82 00 14 */	beq lbl_805DF868
/* 805DF858 00000018  40 80 00 40 */	bge lbl_805DF898
/* 805DF85C 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF860 00000020  41 82 00 20 */	beq lbl_805DF880
/* 805DF864 00000024  48 00 00 34 */	b lbl_805DF898
lbl_805DF868:
/* 805DF868 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF86C 00000004  41 82 00 0C */	beq lbl_805DF878
/* 805DF870 00000008  38 00 00 01 */	li r0, 1
/* 805DF874 0000000C  48 00 00 28 */	b lbl_805DF89C
lbl_805DF878:
/* 805DF878 00000000  38 00 00 02 */	li r0, 2
/* 805DF87C 00000004  48 00 00 20 */	b lbl_805DF89C
lbl_805DF880:
/* 805DF880 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF884 00000004  41 82 00 0C */	beq lbl_805DF890
/* 805DF888 00000008  38 00 00 05 */	li r0, 5
/* 805DF88C 0000000C  48 00 00 10 */	b lbl_805DF89C
lbl_805DF890:
/* 805DF890 00000000  38 00 00 03 */	li r0, 3
/* 805DF894 00000004  48 00 00 08 */	b lbl_805DF89C
lbl_805DF898:
/* 805DF898 00000000  38 00 00 04 */	li r0, 4
lbl_805DF89C:
/* 805DF89C 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF8A0 00000004  40 82 00 10 */	bne lbl_805DF8B0
/* 805DF8A4 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF8A8 0000000C  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 805DF8AC 00000010  48 00 00 08 */	b lbl_805DF8B4
lbl_805DF8B0:
/* 805DF8B0 00000000  FF E0 08 90 */	fmr f31, f1
lbl_805DF8B4:
/* 805DF8B4 00000000  7F C3 F3 78 */	mr r3, r30
/* 805DF8B8 00000004  4B D6 78 80 */	b PSVECSquareMag
/* 805DF8BC 00000008  C0 1F 00 04 */	lfs f0, 4(r31)	/* effective address: 805ED064 */
/* 805DF8C0 0000000C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF8C4 00000000  40 81 00 58 */	ble lbl_805DF91C
/* 805DF8C8 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 805DF8CC 00000008  C8 9F 00 10 */	lfd f4, 0x10(r31)	/* effective address: 805ED070 */
/* 805DF8D0 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF8D4 00000010  C8 7F 00 18 */	lfd f3, 0x18(r31)	/* effective address: 805ED078 */
/* 805DF8D8 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF8DC 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF8E0 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF8E4 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF8E8 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF8EC 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF8F0 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF8F4 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF8F8 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF8FC 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 805DF900 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 805DF904 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 805DF908 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 805DF90C 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 805DF910 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 805DF914 00000050  FC 20 08 18 */	frsp f1, f1
/* 805DF918 00000054  48 00 00 88 */	b lbl_805DF9A0
lbl_805DF91C:
/* 805DF91C 00000000  C8 1F 00 20 */	lfd f0, 0x20(r31)	/* effective address: 805ED080 */
/* 805DF920 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 805DF924 00000000  40 80 00 10 */	bge lbl_805DF934
/* 805DF928 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF92C 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 805DF930 0000000C  48 00 00 70 */	b lbl_805DF9A0
lbl_805DF934:
/* 805DF934 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 805DF938 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 805DF93C 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 805DF940 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 805DF944 00000010  7C 03 00 00 */	cmpw r3, r0
/* 805DF948 00000014  41 82 00 14 */	beq lbl_805DF95C
/* 805DF94C 00000018  40 80 00 40 */	bge lbl_805DF98C
/* 805DF950 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 805DF954 00000020  41 82 00 20 */	beq lbl_805DF974
/* 805DF958 00000024  48 00 00 34 */	b lbl_805DF98C
lbl_805DF95C:
/* 805DF95C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF960 00000004  41 82 00 0C */	beq lbl_805DF96C
/* 805DF964 00000008  38 00 00 01 */	li r0, 1
/* 805DF968 0000000C  48 00 00 28 */	b lbl_805DF990
lbl_805DF96C:
/* 805DF96C 00000000  38 00 00 02 */	li r0, 2
/* 805DF970 00000004  48 00 00 20 */	b lbl_805DF990
lbl_805DF974:
/* 805DF974 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 805DF978 00000004  41 82 00 0C */	beq lbl_805DF984
/* 805DF97C 00000008  38 00 00 05 */	li r0, 5
/* 805DF980 0000000C  48 00 00 10 */	b lbl_805DF990
lbl_805DF984:
/* 805DF984 00000000  38 00 00 03 */	li r0, 3
/* 805DF988 00000004  48 00 00 08 */	b lbl_805DF990
lbl_805DF98C:
/* 805DF98C 00000000  38 00 00 04 */	li r0, 4
lbl_805DF990:
/* 805DF990 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 805DF994 00000004  40 82 00 0C */	bne lbl_805DF9A0
/* 805DF998 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 805DF99C 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_805DF9A0:
/* 805DF9A0 00000000  C0 5F 00 2C */	lfs f2, 0x2c(r31)	/* effective address: 805ED08C */
/* 805DF9A4 00000004  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 805DF9A8 00000008  EC 00 F8 24 */	fdivs f0, f0, f31
/* 805DF9AC 0000000C  EC 00 00 72 */	fmuls f0, f0, f1
/* 805DF9B0 00000010  EC 22 00 32 */	fmuls f1, f2, f0
/* 805DF9B4 00000014  D0 21 00 38 */	stfs f1, 0x38(r1)
/* 805DF9B8 00000018  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 805DF9BC 0000001C  D0 1D 00 00 */	stfs f0, 0(r29)
/* 805DF9C0 00000020  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 805DF9C4 00000024  D0 1D 00 04 */	stfs f0, 4(r29)
/* 805DF9C8 00000028  D0 3D 00 08 */	stfs f1, 8(r29)
/* 805DF9CC 0000002C  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 805DF9D0 00000000  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 805DF9D4 00000034  E3 C1 00 68 */	psq_l f30, 104(r1), 0, 0 /* qr0 */
/* 805DF9D8 00000000  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 805DF9DC 00000004  39 61 00 60 */	addi r11, r1, 0x60
/* 805DF9E0 00000008  4B D8 28 44 */	b _restgpr_28
/* 805DF9E4 0000000C  80 01 00 84 */	lwz r0, 0x84(r1)
/* 805DF9E8 00000010  7C 08 03 A6 */	mtlr r0
/* 805DF9EC 00000014  38 21 00 80 */	addi r1, r1, 0x80
/* 805DF9F0 00000018  4E 80 00 20 */	blr 
