#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000222dfebe0e0 .scope module, "not_gate" "not_gate" 2 1;
 .timescale 0 0;
v00000222dfed27a0_0 .var "a", 0 0;
v00000222dfed2840_0 .net "y", 0 0, L_00000222dff4bc40;  1 drivers
S_00000222dfed24d0 .scope module, "not_gate" "notgate" 2 4, 3 1 0, S_00000222dfebe0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
v00000222dfed2660_0 .net "a", 0 0, v00000222dfed27a0_0;  1 drivers
v00000222dfed2700_0 .net "y", 0 0, L_00000222dff4bc40;  alias, 1 drivers
L_00000222dff4bc40 .reduce/nor v00000222dfed27a0_0;
    .scope S_00000222dfebe0e0;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000222dfed27a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000222dfed27a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000222dfebe0e0;
T_1 ;
    %vpi_call 2 10 "$monitor", $time, "a = %b, y = %b", v00000222dfed27a0_0, v00000222dfed2840_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000222dfebe0e0;
T_2 ;
    %vpi_call 2 13 "$dumpfile", "not_gate.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000222dfed24d0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nottb.v";
    "not.v";
