Generating HDL for page 11.10.33.1 LOGIC GATE MIX at 6/10/2020 7:37:21 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_11_10_33_1_LOGIC_GATE_MIX_tb.vhdl, generating default test bench code.
Removed 1 outputs from Dot Function at 1C to ignored block(s)
Removed 1 outputs from Dot Function at 1E to ignored block(s)
Generating Statement for block at 3C with output pin(s) of OUT_3C_D
	and inputs of MS_LOGIC_GATE_S
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_F
	and inputs of MS_LOGIC_GATE_T
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_LOGIC_GATE_U
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_R
	and inputs of MS_LOGIC_GATE_V
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_B
	and inputs of MS_LOGIC_GATE_W
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_3C_D,OUT_3D_F
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_C,OUT_3F_R,OUT_3G_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_S_OR_T
	from gate output OUT_DOT_1C
Generating output sheet edge signal assignment to 
	signal PS_LOGIC_GATE_U_OR_V_OR_W
	from gate output OUT_DOT_1E
