// Autogenerated using stratification.
requires "x86-configuration.k"
requires "x86-flag-checks.k"
module VPMAXUW-YMM-YMM-YMM
  imports X86-CONFIGURATION
  imports X86-FLAG-CHECKS
  rule <k>
    execinstr (vpmaxuw R1:Ymm, R2:Ymm, R3:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 0, 16), extractMInt( getParentValue(R1, RSMap), 0, 16)) #then extractMInt( getParentValue(R2, RSMap), 0, 16) #else extractMInt( getParentValue(R1, RSMap), 0, 16) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 16, 32), extractMInt( getParentValue(R1, RSMap), 16, 32)) #then extractMInt( getParentValue(R2, RSMap), 16, 32) #else extractMInt( getParentValue(R1, RSMap), 16, 32) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 32, 48), extractMInt( getParentValue(R1, RSMap), 32, 48)) #then extractMInt( getParentValue(R2, RSMap), 32, 48) #else extractMInt( getParentValue(R1, RSMap), 32, 48) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 48, 64), extractMInt( getParentValue(R1, RSMap), 48, 64)) #then extractMInt( getParentValue(R2, RSMap), 48, 64) #else extractMInt( getParentValue(R1, RSMap), 48, 64) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 64, 80), extractMInt( getParentValue(R1, RSMap), 64, 80)) #then extractMInt( getParentValue(R2, RSMap), 64, 80) #else extractMInt( getParentValue(R1, RSMap), 64, 80) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 80, 96), extractMInt( getParentValue(R1, RSMap), 80, 96)) #then extractMInt( getParentValue(R2, RSMap), 80, 96) #else extractMInt( getParentValue(R1, RSMap), 80, 96) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 96, 112), extractMInt( getParentValue(R1, RSMap), 96, 112)) #then extractMInt( getParentValue(R2, RSMap), 96, 112) #else extractMInt( getParentValue(R1, RSMap), 96, 112) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 112, 128), extractMInt( getParentValue(R1, RSMap), 112, 128)) #then extractMInt( getParentValue(R2, RSMap), 112, 128) #else extractMInt( getParentValue(R1, RSMap), 112, 128) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 128, 144), extractMInt( getParentValue(R1, RSMap), 128, 144)) #then extractMInt( getParentValue(R2, RSMap), 128, 144) #else extractMInt( getParentValue(R1, RSMap), 128, 144) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 144, 160), extractMInt( getParentValue(R1, RSMap), 144, 160)) #then extractMInt( getParentValue(R2, RSMap), 144, 160) #else extractMInt( getParentValue(R1, RSMap), 144, 160) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 160, 176), extractMInt( getParentValue(R1, RSMap), 160, 176)) #then extractMInt( getParentValue(R2, RSMap), 160, 176) #else extractMInt( getParentValue(R1, RSMap), 160, 176) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 176, 192), extractMInt( getParentValue(R1, RSMap), 176, 192)) #then extractMInt( getParentValue(R2, RSMap), 176, 192) #else extractMInt( getParentValue(R1, RSMap), 176, 192) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 192, 208), extractMInt( getParentValue(R1, RSMap), 192, 208)) #then extractMInt( getParentValue(R2, RSMap), 192, 208) #else extractMInt( getParentValue(R1, RSMap), 192, 208) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 208, 224), extractMInt( getParentValue(R1, RSMap), 208, 224)) #then extractMInt( getParentValue(R2, RSMap), 208, 224) #else extractMInt( getParentValue(R1, RSMap), 208, 224) #fi), concatenateMInt( (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 224, 240), extractMInt( getParentValue(R1, RSMap), 224, 240)) #then extractMInt( getParentValue(R2, RSMap), 224, 240) #else extractMInt( getParentValue(R1, RSMap), 224, 240) #fi), (#ifMInt ugtMInt( extractMInt( getParentValue(R2, RSMap), 240, 256), extractMInt( getParentValue(R1, RSMap), 240, 256)) #then extractMInt( getParentValue(R2, RSMap), 240, 256) #else extractMInt( getParentValue(R1, RSMap), 240, 256) #fi))))))))))))))))
)

    </regstate>
    
endmodule

module VPMAXUW-YMM-YMM-YMM-SEMANTICS
  imports VPMAXUW-YMM-YMM-YMM
endmodule
