
bdm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000046c4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08004784  08004784  00014784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048f4  080048f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080048f4  080048f4  000148f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048fc  080048fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048fc  080048fc  000148fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004900  08004900  00014900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004904  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000070  08004974  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08004974  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010018  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ac2  00000000  00000000  000300b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  00031b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b60  00000000  00000000  00032770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014887  00000000  00000000  000332d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b8d6  00000000  00000000  00047b57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080231  00000000  00000000  0005342d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d365e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f80  00000000  00000000  000d36b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800476c 	.word	0x0800476c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800476c 	.word	0x0800476c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	1c08      	adds	r0, r1, #0
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	; (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			; (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f82e 	bl	80002d4 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_lmul>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	0415      	lsls	r5, r2, #16
 8000288:	0c2d      	lsrs	r5, r5, #16
 800028a:	000f      	movs	r7, r1
 800028c:	0001      	movs	r1, r0
 800028e:	002e      	movs	r6, r5
 8000290:	46c6      	mov	lr, r8
 8000292:	4684      	mov	ip, r0
 8000294:	0400      	lsls	r0, r0, #16
 8000296:	0c14      	lsrs	r4, r2, #16
 8000298:	0c00      	lsrs	r0, r0, #16
 800029a:	0c09      	lsrs	r1, r1, #16
 800029c:	4346      	muls	r6, r0
 800029e:	434d      	muls	r5, r1
 80002a0:	4360      	muls	r0, r4
 80002a2:	4361      	muls	r1, r4
 80002a4:	1940      	adds	r0, r0, r5
 80002a6:	0c34      	lsrs	r4, r6, #16
 80002a8:	1824      	adds	r4, r4, r0
 80002aa:	b500      	push	{lr}
 80002ac:	42a5      	cmp	r5, r4
 80002ae:	d903      	bls.n	80002b8 <__aeabi_lmul+0x34>
 80002b0:	2080      	movs	r0, #128	; 0x80
 80002b2:	0240      	lsls	r0, r0, #9
 80002b4:	4680      	mov	r8, r0
 80002b6:	4441      	add	r1, r8
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	186d      	adds	r5, r5, r1
 80002bc:	4661      	mov	r1, ip
 80002be:	4359      	muls	r1, r3
 80002c0:	437a      	muls	r2, r7
 80002c2:	0430      	lsls	r0, r6, #16
 80002c4:	1949      	adds	r1, r1, r5
 80002c6:	0424      	lsls	r4, r4, #16
 80002c8:	0c00      	lsrs	r0, r0, #16
 80002ca:	1820      	adds	r0, r4, r0
 80002cc:	1889      	adds	r1, r1, r2
 80002ce:	bc80      	pop	{r7}
 80002d0:	46b8      	mov	r8, r7
 80002d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002d4 <__udivmoddi4>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	4657      	mov	r7, sl
 80002d8:	464e      	mov	r6, r9
 80002da:	4645      	mov	r5, r8
 80002dc:	46de      	mov	lr, fp
 80002de:	b5e0      	push	{r5, r6, r7, lr}
 80002e0:	0004      	movs	r4, r0
 80002e2:	000d      	movs	r5, r1
 80002e4:	4692      	mov	sl, r2
 80002e6:	4699      	mov	r9, r3
 80002e8:	b083      	sub	sp, #12
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d830      	bhi.n	8000350 <__udivmoddi4+0x7c>
 80002ee:	d02d      	beq.n	800034c <__udivmoddi4+0x78>
 80002f0:	4649      	mov	r1, r9
 80002f2:	4650      	mov	r0, sl
 80002f4:	f000 f8d8 	bl	80004a8 <__clzdi2>
 80002f8:	0029      	movs	r1, r5
 80002fa:	0006      	movs	r6, r0
 80002fc:	0020      	movs	r0, r4
 80002fe:	f000 f8d3 	bl	80004a8 <__clzdi2>
 8000302:	1a33      	subs	r3, r6, r0
 8000304:	4698      	mov	r8, r3
 8000306:	3b20      	subs	r3, #32
 8000308:	469b      	mov	fp, r3
 800030a:	d433      	bmi.n	8000374 <__udivmoddi4+0xa0>
 800030c:	465a      	mov	r2, fp
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	4642      	mov	r2, r8
 8000314:	001f      	movs	r7, r3
 8000316:	4653      	mov	r3, sl
 8000318:	4093      	lsls	r3, r2
 800031a:	001e      	movs	r6, r3
 800031c:	42af      	cmp	r7, r5
 800031e:	d83a      	bhi.n	8000396 <__udivmoddi4+0xc2>
 8000320:	42af      	cmp	r7, r5
 8000322:	d100      	bne.n	8000326 <__udivmoddi4+0x52>
 8000324:	e078      	b.n	8000418 <__udivmoddi4+0x144>
 8000326:	465b      	mov	r3, fp
 8000328:	1ba4      	subs	r4, r4, r6
 800032a:	41bd      	sbcs	r5, r7
 800032c:	2b00      	cmp	r3, #0
 800032e:	da00      	bge.n	8000332 <__udivmoddi4+0x5e>
 8000330:	e075      	b.n	800041e <__udivmoddi4+0x14a>
 8000332:	2200      	movs	r2, #0
 8000334:	2300      	movs	r3, #0
 8000336:	9200      	str	r2, [sp, #0]
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	465a      	mov	r2, fp
 800033e:	4093      	lsls	r3, r2
 8000340:	9301      	str	r3, [sp, #4]
 8000342:	2301      	movs	r3, #1
 8000344:	4642      	mov	r2, r8
 8000346:	4093      	lsls	r3, r2
 8000348:	9300      	str	r3, [sp, #0]
 800034a:	e028      	b.n	800039e <__udivmoddi4+0xca>
 800034c:	4282      	cmp	r2, r0
 800034e:	d9cf      	bls.n	80002f0 <__udivmoddi4+0x1c>
 8000350:	2200      	movs	r2, #0
 8000352:	2300      	movs	r3, #0
 8000354:	9200      	str	r2, [sp, #0]
 8000356:	9301      	str	r3, [sp, #4]
 8000358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <__udivmoddi4+0x8e>
 800035e:	601c      	str	r4, [r3, #0]
 8000360:	605d      	str	r5, [r3, #4]
 8000362:	9800      	ldr	r0, [sp, #0]
 8000364:	9901      	ldr	r1, [sp, #4]
 8000366:	b003      	add	sp, #12
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	46bb      	mov	fp, r7
 800036c:	46b2      	mov	sl, r6
 800036e:	46a9      	mov	r9, r5
 8000370:	46a0      	mov	r8, r4
 8000372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000374:	4642      	mov	r2, r8
 8000376:	2320      	movs	r3, #32
 8000378:	1a9b      	subs	r3, r3, r2
 800037a:	4652      	mov	r2, sl
 800037c:	40da      	lsrs	r2, r3
 800037e:	4641      	mov	r1, r8
 8000380:	0013      	movs	r3, r2
 8000382:	464a      	mov	r2, r9
 8000384:	408a      	lsls	r2, r1
 8000386:	0017      	movs	r7, r2
 8000388:	4642      	mov	r2, r8
 800038a:	431f      	orrs	r7, r3
 800038c:	4653      	mov	r3, sl
 800038e:	4093      	lsls	r3, r2
 8000390:	001e      	movs	r6, r3
 8000392:	42af      	cmp	r7, r5
 8000394:	d9c4      	bls.n	8000320 <__udivmoddi4+0x4c>
 8000396:	2200      	movs	r2, #0
 8000398:	2300      	movs	r3, #0
 800039a:	9200      	str	r2, [sp, #0]
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	4643      	mov	r3, r8
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d0d9      	beq.n	8000358 <__udivmoddi4+0x84>
 80003a4:	07fb      	lsls	r3, r7, #31
 80003a6:	0872      	lsrs	r2, r6, #1
 80003a8:	431a      	orrs	r2, r3
 80003aa:	4646      	mov	r6, r8
 80003ac:	087b      	lsrs	r3, r7, #1
 80003ae:	e00e      	b.n	80003ce <__udivmoddi4+0xfa>
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	d101      	bne.n	80003b8 <__udivmoddi4+0xe4>
 80003b4:	42a2      	cmp	r2, r4
 80003b6:	d80c      	bhi.n	80003d2 <__udivmoddi4+0xfe>
 80003b8:	1aa4      	subs	r4, r4, r2
 80003ba:	419d      	sbcs	r5, r3
 80003bc:	2001      	movs	r0, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2100      	movs	r1, #0
 80003c4:	3e01      	subs	r6, #1
 80003c6:	1824      	adds	r4, r4, r0
 80003c8:	414d      	adcs	r5, r1
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d006      	beq.n	80003dc <__udivmoddi4+0x108>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	d9ee      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80003d2:	3e01      	subs	r6, #1
 80003d4:	1924      	adds	r4, r4, r4
 80003d6:	416d      	adcs	r5, r5
 80003d8:	2e00      	cmp	r6, #0
 80003da:	d1f8      	bne.n	80003ce <__udivmoddi4+0xfa>
 80003dc:	9800      	ldr	r0, [sp, #0]
 80003de:	9901      	ldr	r1, [sp, #4]
 80003e0:	465b      	mov	r3, fp
 80003e2:	1900      	adds	r0, r0, r4
 80003e4:	4169      	adcs	r1, r5
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db24      	blt.n	8000434 <__udivmoddi4+0x160>
 80003ea:	002b      	movs	r3, r5
 80003ec:	465a      	mov	r2, fp
 80003ee:	4644      	mov	r4, r8
 80003f0:	40d3      	lsrs	r3, r2
 80003f2:	002a      	movs	r2, r5
 80003f4:	40e2      	lsrs	r2, r4
 80003f6:	001c      	movs	r4, r3
 80003f8:	465b      	mov	r3, fp
 80003fa:	0015      	movs	r5, r2
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	db2a      	blt.n	8000456 <__udivmoddi4+0x182>
 8000400:	0026      	movs	r6, r4
 8000402:	409e      	lsls	r6, r3
 8000404:	0033      	movs	r3, r6
 8000406:	0026      	movs	r6, r4
 8000408:	4647      	mov	r7, r8
 800040a:	40be      	lsls	r6, r7
 800040c:	0032      	movs	r2, r6
 800040e:	1a80      	subs	r0, r0, r2
 8000410:	4199      	sbcs	r1, r3
 8000412:	9000      	str	r0, [sp, #0]
 8000414:	9101      	str	r1, [sp, #4]
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x84>
 8000418:	42a3      	cmp	r3, r4
 800041a:	d8bc      	bhi.n	8000396 <__udivmoddi4+0xc2>
 800041c:	e783      	b.n	8000326 <__udivmoddi4+0x52>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	2100      	movs	r1, #0
 8000424:	1a9b      	subs	r3, r3, r2
 8000426:	2200      	movs	r2, #0
 8000428:	9100      	str	r1, [sp, #0]
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	2201      	movs	r2, #1
 800042e:	40da      	lsrs	r2, r3
 8000430:	9201      	str	r2, [sp, #4]
 8000432:	e786      	b.n	8000342 <__udivmoddi4+0x6e>
 8000434:	4642      	mov	r2, r8
 8000436:	2320      	movs	r3, #32
 8000438:	1a9b      	subs	r3, r3, r2
 800043a:	002a      	movs	r2, r5
 800043c:	4646      	mov	r6, r8
 800043e:	409a      	lsls	r2, r3
 8000440:	0023      	movs	r3, r4
 8000442:	40f3      	lsrs	r3, r6
 8000444:	4644      	mov	r4, r8
 8000446:	4313      	orrs	r3, r2
 8000448:	002a      	movs	r2, r5
 800044a:	40e2      	lsrs	r2, r4
 800044c:	001c      	movs	r4, r3
 800044e:	465b      	mov	r3, fp
 8000450:	0015      	movs	r5, r2
 8000452:	2b00      	cmp	r3, #0
 8000454:	dad4      	bge.n	8000400 <__udivmoddi4+0x12c>
 8000456:	4642      	mov	r2, r8
 8000458:	002f      	movs	r7, r5
 800045a:	2320      	movs	r3, #32
 800045c:	0026      	movs	r6, r4
 800045e:	4097      	lsls	r7, r2
 8000460:	1a9b      	subs	r3, r3, r2
 8000462:	40de      	lsrs	r6, r3
 8000464:	003b      	movs	r3, r7
 8000466:	4333      	orrs	r3, r6
 8000468:	e7cd      	b.n	8000406 <__udivmoddi4+0x132>
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <__clzdi2>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d103      	bne.n	80004b6 <__clzdi2+0xe>
 80004ae:	f7ff ffdd 	bl	800046c <__clzsi2>
 80004b2:	3020      	adds	r0, #32
 80004b4:	e002      	b.n	80004bc <__clzdi2+0x14>
 80004b6:	1c08      	adds	r0, r1, #0
 80004b8:	f7ff ffd8 	bl	800046c <__clzsi2>
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			; (mov r8, r8)

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c4:	f001 f838 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c8:	f000 f842 	bl	8000550 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004cc:	f000 f8fc 	bl	80006c8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004d0:	f000 f892 	bl	80005f8 <MX_SPI1_Init>
  MX_USART5_UART_Init();
 80004d4:	f000 f8c8 	bl	8000668 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */
	iis2dlpc_ctx.write_reg = platform_write;
 80004d8:	4b16      	ldr	r3, [pc, #88]	; (8000534 <main+0x74>)
 80004da:	4a17      	ldr	r2, [pc, #92]	; (8000538 <main+0x78>)
 80004dc:	601a      	str	r2, [r3, #0]
	iis2dlpc_ctx.read_reg = platform_read;
 80004de:	4b15      	ldr	r3, [pc, #84]	; (8000534 <main+0x74>)
 80004e0:	4a16      	ldr	r2, [pc, #88]	; (800053c <main+0x7c>)
 80004e2:	605a      	str	r2, [r3, #4]
	iis2dlpc_ctx.handle = &IIS2DLPC_BUS;
 80004e4:	4b13      	ldr	r3, [pc, #76]	; (8000534 <main+0x74>)
 80004e6:	4a16      	ldr	r2, [pc, #88]	; (8000540 <main+0x80>)
 80004e8:	609a      	str	r2, [r3, #8]

	iis2dlpc_conf_set ();
 80004ea:	f000 fa0f 	bl	800090c <iis2dlpc_conf_set>

	/* get IIS2DLPC raw temp */
	iis2dlpc_temperature_raw_get ( &iis2dlpc_ctx , &iis2dlpc_temp_reg ) ;
 80004ee:	4a15      	ldr	r2, [pc, #84]	; (8000544 <main+0x84>)
 80004f0:	4b10      	ldr	r3, [pc, #64]	; (8000534 <main+0x74>)
 80004f2:	0011      	movs	r1, r2
 80004f4:	0018      	movs	r0, r3
 80004f6:	f000 fe0e 	bl	8001116 <iis2dlpc_temperature_raw_get>
	sprintf ( (char *)dbg_tx_buff , "IIS2DLPC temp is %d\r\n" , iis2dlpc_temp_reg ) ;
 80004fa:	4b12      	ldr	r3, [pc, #72]	; (8000544 <main+0x84>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	5e9b      	ldrsh	r3, [r3, r2]
 8000500:	001a      	movs	r2, r3
 8000502:	4911      	ldr	r1, [pc, #68]	; (8000548 <main+0x88>)
 8000504:	4b11      	ldr	r3, [pc, #68]	; (800054c <main+0x8c>)
 8000506:	0018      	movs	r0, r3
 8000508:	f003 fd0a 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 800050c:	4b0f      	ldr	r3, [pc, #60]	; (800054c <main+0x8c>)
 800050e:	0018      	movs	r0, r3
 8000510:	f7ff fdfa 	bl	8000108 <strlen>
 8000514:	0003      	movs	r3, r0
 8000516:	b29a      	uxth	r2, r3
 8000518:	4b0c      	ldr	r3, [pc, #48]	; (800054c <main+0x8c>)
 800051a:	0011      	movs	r1, r2
 800051c:	0018      	movs	r0, r3
 800051e:	f000 fb45 	bl	8000bac <dbg_tx>

	iis2dlpc_int_notification_set ( &iis2dlpc_ctx , IIS2DLPC_LIR ) ;
 8000522:	4b04      	ldr	r3, [pc, #16]	; (8000534 <main+0x74>)
 8000524:	2101      	movs	r1, #1
 8000526:	0018      	movs	r0, r3
 8000528:	f000 fed3 	bl	80012d2 <iis2dlpc_int_notification_set>

	iis2dlpc_conf_print ();
 800052c:	f000 fa5a 	bl	80009e4 <iis2dlpc_conf_print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000530:	e7fe      	b.n	8000530 <main+0x70>
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	200001c0 	.word	0x200001c0
 8000538:	080007c5 	.word	0x080007c5
 800053c:	08000835 	.word	0x08000835
 8000540:	20000268 	.word	0x20000268
 8000544:	20000090 	.word	0x20000090
 8000548:	08004784 	.word	0x08004784
 800054c:	20000094 	.word	0x20000094

08000550 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000550:	b590      	push	{r4, r7, lr}
 8000552:	b095      	sub	sp, #84	; 0x54
 8000554:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000556:	2418      	movs	r4, #24
 8000558:	193b      	adds	r3, r7, r4
 800055a:	0018      	movs	r0, r3
 800055c:	2338      	movs	r3, #56	; 0x38
 800055e:	001a      	movs	r2, r3
 8000560:	2100      	movs	r1, #0
 8000562:	f003 fcd5 	bl	8003f10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	0018      	movs	r0, r3
 800056a:	2314      	movs	r3, #20
 800056c:	001a      	movs	r2, r3
 800056e:	2100      	movs	r1, #0
 8000570:	f003 fcce 	bl	8003f10 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000574:	4b1e      	ldr	r3, [pc, #120]	; (80005f0 <SystemClock_Config+0xa0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a1e      	ldr	r2, [pc, #120]	; (80005f4 <SystemClock_Config+0xa4>)
 800057a:	401a      	ands	r2, r3
 800057c:	4b1c      	ldr	r3, [pc, #112]	; (80005f0 <SystemClock_Config+0xa0>)
 800057e:	2180      	movs	r1, #128	; 0x80
 8000580:	0109      	lsls	r1, r1, #4
 8000582:	430a      	orrs	r2, r1
 8000584:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000586:	0021      	movs	r1, r4
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2210      	movs	r2, #16
 800058c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2201      	movs	r2, #1
 8000592:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800059a:	187b      	adds	r3, r7, r1
 800059c:	22a0      	movs	r2, #160	; 0xa0
 800059e:	0212      	lsls	r2, r2, #8
 80005a0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	0018      	movs	r0, r3
 80005ac:	f001 fb0a 	bl	8001bc4 <HAL_RCC_OscConfig>
 80005b0:	1e03      	subs	r3, r0, #0
 80005b2:	d001      	beq.n	80005b8 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80005b4:	f000 fb3e 	bl	8000c34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	220f      	movs	r2, #15
 80005bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2200      	movs	r2, #0
 80005c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c4:	1d3b      	adds	r3, r7, #4
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2200      	movs	r2, #0
 80005ce:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d6:	1d3b      	adds	r3, r7, #4
 80005d8:	2100      	movs	r1, #0
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 fec6 	bl	800236c <HAL_RCC_ClockConfig>
 80005e0:	1e03      	subs	r3, r0, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80005e4:	f000 fb26 	bl	8000c34 <Error_Handler>
  }
}
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	b015      	add	sp, #84	; 0x54
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	40007000 	.word	0x40007000
 80005f4:	ffffe7ff 	.word	0xffffe7ff

080005f8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80005fc:	4b18      	ldr	r3, [pc, #96]	; (8000660 <MX_SPI1_Init+0x68>)
 80005fe:	4a19      	ldr	r2, [pc, #100]	; (8000664 <MX_SPI1_Init+0x6c>)
 8000600:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000602:	4b17      	ldr	r3, [pc, #92]	; (8000660 <MX_SPI1_Init+0x68>)
 8000604:	2282      	movs	r2, #130	; 0x82
 8000606:	0052      	lsls	r2, r2, #1
 8000608:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800060a:	4b15      	ldr	r3, [pc, #84]	; (8000660 <MX_SPI1_Init+0x68>)
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000610:	4b13      	ldr	r3, [pc, #76]	; (8000660 <MX_SPI1_Init+0x68>)
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <MX_SPI1_Init+0x68>)
 8000618:	2200      	movs	r2, #0
 800061a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <MX_SPI1_Init+0x68>)
 800061e:	2200      	movs	r2, #0
 8000620:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000622:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_SPI1_Init+0x68>)
 8000624:	2280      	movs	r2, #128	; 0x80
 8000626:	0092      	lsls	r2, r2, #2
 8000628:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800062a:	4b0d      	ldr	r3, [pc, #52]	; (8000660 <MX_SPI1_Init+0x68>)
 800062c:	2200      	movs	r2, #0
 800062e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000630:	4b0b      	ldr	r3, [pc, #44]	; (8000660 <MX_SPI1_Init+0x68>)
 8000632:	2200      	movs	r2, #0
 8000634:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000636:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <MX_SPI1_Init+0x68>)
 8000638:	2200      	movs	r2, #0
 800063a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800063c:	4b08      	ldr	r3, [pc, #32]	; (8000660 <MX_SPI1_Init+0x68>)
 800063e:	2200      	movs	r2, #0
 8000640:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000642:	4b07      	ldr	r3, [pc, #28]	; (8000660 <MX_SPI1_Init+0x68>)
 8000644:	2207      	movs	r2, #7
 8000646:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000648:	4b05      	ldr	r3, [pc, #20]	; (8000660 <MX_SPI1_Init+0x68>)
 800064a:	0018      	movs	r0, r3
 800064c:	f002 f8b2 	bl	80027b4 <HAL_SPI_Init>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d001      	beq.n	8000658 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000654:	f000 faee 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000658:	46c0      	nop			; (mov r8, r8)
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	20000268 	.word	0x20000268
 8000664:	40013000 	.word	0x40013000

08000668 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 800066c:	4b14      	ldr	r3, [pc, #80]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 800066e:	4a15      	ldr	r2, [pc, #84]	; (80006c4 <MX_USART5_UART_Init+0x5c>)
 8000670:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8000672:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 8000674:	2296      	movs	r2, #150	; 0x96
 8000676:	0192      	lsls	r2, r2, #6
 8000678:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800067a:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000680:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 8000682:	2200      	movs	r2, #0
 8000684:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 8000688:	2200      	movs	r2, #0
 800068a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800068c:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 800068e:	220c      	movs	r2, #12
 8000690:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 8000694:	2200      	movs	r2, #0
 8000696:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 800069a:	2200      	movs	r2, #0
 800069c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80006aa:	4b05      	ldr	r3, [pc, #20]	; (80006c0 <MX_USART5_UART_Init+0x58>)
 80006ac:	0018      	movs	r0, r3
 80006ae:	f002 fe8b 	bl	80033c8 <HAL_UART_Init>
 80006b2:	1e03      	subs	r3, r0, #0
 80006b4:	d001      	beq.n	80006ba <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 80006b6:	f000 fabd 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	200001e4 	.word	0x200001e4
 80006c4:	40005000 	.word	0x40005000

080006c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b089      	sub	sp, #36	; 0x24
 80006cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ce:	240c      	movs	r4, #12
 80006d0:	193b      	adds	r3, r7, r4
 80006d2:	0018      	movs	r0, r3
 80006d4:	2314      	movs	r3, #20
 80006d6:	001a      	movs	r2, r3
 80006d8:	2100      	movs	r1, #0
 80006da:	f003 fc19 	bl	8003f10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b37      	ldr	r3, [pc, #220]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e2:	4b36      	ldr	r3, [pc, #216]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006e4:	2101      	movs	r1, #1
 80006e6:	430a      	orrs	r2, r1
 80006e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ea:	4b34      	ldr	r3, [pc, #208]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006ee:	2201      	movs	r2, #1
 80006f0:	4013      	ands	r3, r2
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006f6:	4b31      	ldr	r3, [pc, #196]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006fa:	4b30      	ldr	r3, [pc, #192]	; (80007bc <MX_GPIO_Init+0xf4>)
 80006fc:	2102      	movs	r1, #2
 80006fe:	430a      	orrs	r2, r1
 8000700:	62da      	str	r2, [r3, #44]	; 0x2c
 8000702:	4b2e      	ldr	r3, [pc, #184]	; (80007bc <MX_GPIO_Init+0xf4>)
 8000704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000706:	2202      	movs	r2, #2
 8000708:	4013      	ands	r3, r2
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IIS2DLPC_CS_GPIO_Port, IIS2DLPC_CS_Pin, GPIO_PIN_RESET);
 800070e:	2380      	movs	r3, #128	; 0x80
 8000710:	011b      	lsls	r3, r3, #4
 8000712:	482b      	ldr	r0, [pc, #172]	; (80007c0 <MX_GPIO_Init+0xf8>)
 8000714:	2200      	movs	r2, #0
 8000716:	0019      	movs	r1, r3
 8000718:	f001 fa1b 	bl	8001b52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IIS2DLPC_SHDN_GPIO_Port, IIS2DLPC_SHDN_Pin, GPIO_PIN_RESET);
 800071c:	2380      	movs	r3, #128	; 0x80
 800071e:	0059      	lsls	r1, r3, #1
 8000720:	23a0      	movs	r3, #160	; 0xa0
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	2200      	movs	r2, #0
 8000726:	0018      	movs	r0, r3
 8000728:	f001 fa13 	bl	8001b52 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IIS2DLPC_CS_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_CS_Pin;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2280      	movs	r2, #128	; 0x80
 8000730:	0112      	lsls	r2, r2, #4
 8000732:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	193b      	adds	r3, r7, r4
 8000736:	2201      	movs	r2, #1
 8000738:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	193b      	adds	r3, r7, r4
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000740:	193b      	adds	r3, r7, r4
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(IIS2DLPC_CS_GPIO_Port, &GPIO_InitStruct);
 8000746:	193b      	adds	r3, r7, r4
 8000748:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <MX_GPIO_Init+0xf8>)
 800074a:	0019      	movs	r1, r3
 800074c:	0010      	movs	r0, r2
 800074e:	f001 f865 	bl	800181c <HAL_GPIO_Init>

  /*Configure GPIO pin : IIS2DLPC_SHDN_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_SHDN_Pin;
 8000752:	0021      	movs	r1, r4
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2280      	movs	r2, #128	; 0x80
 8000758:	0052      	lsls	r2, r2, #1
 800075a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075c:	000c      	movs	r4, r1
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2201      	movs	r2, #1
 8000762:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076a:	193b      	adds	r3, r7, r4
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(IIS2DLPC_SHDN_GPIO_Port, &GPIO_InitStruct);
 8000770:	193a      	adds	r2, r7, r4
 8000772:	23a0      	movs	r3, #160	; 0xa0
 8000774:	05db      	lsls	r3, r3, #23
 8000776:	0011      	movs	r1, r2
 8000778:	0018      	movs	r0, r3
 800077a:	f001 f84f 	bl	800181c <HAL_GPIO_Init>

  /*Configure GPIO pin : IIS2DLPC_INT1_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_INT1_Pin;
 800077e:	0021      	movs	r1, r4
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2280      	movs	r2, #128	; 0x80
 8000784:	0052      	lsls	r2, r2, #1
 8000786:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2288      	movs	r2, #136	; 0x88
 800078c:	0352      	lsls	r2, r2, #13
 800078e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IIS2DLPC_INT1_GPIO_Port, &GPIO_InitStruct);
 8000796:	187b      	adds	r3, r7, r1
 8000798:	4a09      	ldr	r2, [pc, #36]	; (80007c0 <MX_GPIO_Init+0xf8>)
 800079a:	0019      	movs	r1, r3
 800079c:	0010      	movs	r0, r2
 800079e:	f001 f83d 	bl	800181c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2100      	movs	r1, #0
 80007a6:	2007      	movs	r0, #7
 80007a8:	f001 f806 	bl	80017b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80007ac:	2007      	movs	r0, #7
 80007ae:	f001 f818 	bl	80017e2 <HAL_NVIC_EnableIRQ>

}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b009      	add	sp, #36	; 0x24
 80007b8:	bd90      	pop	{r4, r7, pc}
 80007ba:	46c0      	nop			; (mov r8, r8)
 80007bc:	40021000 	.word	0x40021000
 80007c0:	50000400 	.word	0x50000400

080007c4 <platform_write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 80007c4:	b5b0      	push	{r4, r5, r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	60f8      	str	r0, [r7, #12]
 80007cc:	0008      	movs	r0, r1
 80007ce:	607a      	str	r2, [r7, #4]
 80007d0:	0019      	movs	r1, r3
 80007d2:	240b      	movs	r4, #11
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	1c02      	adds	r2, r0, #0
 80007d8:	701a      	strb	r2, [r3, #0]
 80007da:	2508      	movs	r5, #8
 80007dc:	197b      	adds	r3, r7, r5
 80007de:	1c0a      	adds	r2, r1, #0
 80007e0:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_RESET ) ;
 80007e2:	2380      	movs	r3, #128	; 0x80
 80007e4:	011b      	lsls	r3, r3, #4
 80007e6:	4812      	ldr	r0, [pc, #72]	; (8000830 <platform_write+0x6c>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	0019      	movs	r1, r3
 80007ec:	f001 f9b1 	bl	8001b52 <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 80007f0:	2014      	movs	r0, #20
 80007f2:	f000 ff11 	bl	8001618 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 80007f6:	23fa      	movs	r3, #250	; 0xfa
 80007f8:	009b      	lsls	r3, r3, #2
 80007fa:	1939      	adds	r1, r7, r4
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	2201      	movs	r2, #1
 8000800:	f002 f86c 	bl	80028dc <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 8000804:	23fa      	movs	r3, #250	; 0xfa
 8000806:	009c      	lsls	r4, r3, #2
 8000808:	197b      	adds	r3, r7, r5
 800080a:	881a      	ldrh	r2, [r3, #0]
 800080c:	6879      	ldr	r1, [r7, #4]
 800080e:	68f8      	ldr	r0, [r7, #12]
 8000810:	0023      	movs	r3, r4
 8000812:	f002 f863 	bl	80028dc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_SET) ;
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	011b      	lsls	r3, r3, #4
 800081a:	4805      	ldr	r0, [pc, #20]	; (8000830 <platform_write+0x6c>)
 800081c:	2201      	movs	r2, #1
 800081e:	0019      	movs	r1, r3
 8000820:	f001 f997 	bl	8001b52 <HAL_GPIO_WritePin>

	return 0;
 8000824:	2300      	movs	r3, #0
}
 8000826:	0018      	movs	r0, r3
 8000828:	46bd      	mov	sp, r7
 800082a:	b004      	add	sp, #16
 800082c:	bdb0      	pop	{r4, r5, r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	50000400 	.word	0x50000400

08000834 <platform_read>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 8000834:	b5b0      	push	{r4, r5, r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	0008      	movs	r0, r1
 800083e:	607a      	str	r2, [r7, #4]
 8000840:	0019      	movs	r1, r3
 8000842:	240b      	movs	r4, #11
 8000844:	193b      	adds	r3, r7, r4
 8000846:	1c02      	adds	r2, r0, #0
 8000848:	701a      	strb	r2, [r3, #0]
 800084a:	2508      	movs	r5, #8
 800084c:	197b      	adds	r3, r7, r5
 800084e:	1c0a      	adds	r2, r1, #0
 8000850:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2280      	movs	r2, #128	; 0x80
 8000858:	4252      	negs	r2, r2
 800085a:	4313      	orrs	r3, r2
 800085c:	b2da      	uxtb	r2, r3
 800085e:	193b      	adds	r3, r7, r4
 8000860:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_RESET) ;
 8000862:	2380      	movs	r3, #128	; 0x80
 8000864:	011b      	lsls	r3, r3, #4
 8000866:	4812      	ldr	r0, [pc, #72]	; (80008b0 <platform_read+0x7c>)
 8000868:	2200      	movs	r2, #0
 800086a:	0019      	movs	r1, r3
 800086c:	f001 f971 	bl	8001b52 <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8000870:	2014      	movs	r0, #20
 8000872:	f000 fed1 	bl	8001618 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 8000876:	23fa      	movs	r3, #250	; 0xfa
 8000878:	009b      	lsls	r3, r3, #2
 800087a:	1939      	adds	r1, r7, r4
 800087c:	68f8      	ldr	r0, [r7, #12]
 800087e:	2201      	movs	r2, #1
 8000880:	f002 f82c 	bl	80028dc <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 8000884:	23fa      	movs	r3, #250	; 0xfa
 8000886:	009c      	lsls	r4, r3, #2
 8000888:	197b      	adds	r3, r7, r5
 800088a:	881a      	ldrh	r2, [r3, #0]
 800088c:	6879      	ldr	r1, [r7, #4]
 800088e:	68f8      	ldr	r0, [r7, #12]
 8000890:	0023      	movs	r3, r4
 8000892:	f002 f979 	bl	8002b88 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_SET) ;
 8000896:	2380      	movs	r3, #128	; 0x80
 8000898:	011b      	lsls	r3, r3, #4
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <platform_read+0x7c>)
 800089c:	2201      	movs	r2, #1
 800089e:	0019      	movs	r1, r3
 80008a0:	f001 f957 	bl	8001b52 <HAL_GPIO_WritePin>

	return 0;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	0018      	movs	r0, r3
 80008a8:	46bd      	mov	sp, r7
 80008aa:	b004      	add	sp, #16
 80008ac:	bdb0      	pop	{r4, r5, r7, pc}
 80008ae:	46c0      	nop			; (mov r8, r8)
 80008b0:	50000400 	.word	0x50000400

080008b4 <iis2dlpc_int1_print>:

static void iis2dlpc_int1_print (void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	HAL_GPIO_ReadPin ( IIS2DLPC_INT1_GPIO_Port , IIS2DLPC_INT1_Pin ) ;
 80008b8:	2380      	movs	r3, #128	; 0x80
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	4a10      	ldr	r2, [pc, #64]	; (8000900 <iis2dlpc_int1_print+0x4c>)
 80008be:	0019      	movs	r1, r3
 80008c0:	0010      	movs	r0, r2
 80008c2:	f001 f929 	bl	8001b18 <HAL_GPIO_ReadPin>
	sprintf ( (char *)dbg_tx_buff , "IIS2DLPC_INT1_Pin is: %d\r\n" , (uint8_t)HAL_GPIO_ReadPin ( IIS2DLPC_INT1_GPIO_Port , IIS2DLPC_INT1_Pin ) ) ;
 80008c6:	2380      	movs	r3, #128	; 0x80
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4a0d      	ldr	r2, [pc, #52]	; (8000900 <iis2dlpc_int1_print+0x4c>)
 80008cc:	0019      	movs	r1, r3
 80008ce:	0010      	movs	r0, r2
 80008d0:	f001 f922 	bl	8001b18 <HAL_GPIO_ReadPin>
 80008d4:	0003      	movs	r3, r0
 80008d6:	001a      	movs	r2, r3
 80008d8:	490a      	ldr	r1, [pc, #40]	; (8000904 <iis2dlpc_int1_print+0x50>)
 80008da:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <iis2dlpc_int1_print+0x54>)
 80008dc:	0018      	movs	r0, r3
 80008de:	f003 fb1f 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <iis2dlpc_int1_print+0x54>)
 80008e4:	0018      	movs	r0, r3
 80008e6:	f7ff fc0f 	bl	8000108 <strlen>
 80008ea:	0003      	movs	r3, r0
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	4b06      	ldr	r3, [pc, #24]	; (8000908 <iis2dlpc_int1_print+0x54>)
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 f95a 	bl	8000bac <dbg_tx>
}
 80008f8:	46c0      	nop			; (mov r8, r8)
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	50000400 	.word	0x50000400
 8000904:	0800479c 	.word	0x0800479c
 8000908:	20000094 	.word	0x20000094

0800090c <iis2dlpc_conf_set>:

static void	iis2dlpc_conf_set ( void )
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
	iis2dlpc_device_id_get ( &iis2dlpc_ctx , &iis2dlpc_whoami_reg ) ;
 8000910:	4a2e      	ldr	r2, [pc, #184]	; (80009cc <iis2dlpc_conf_set+0xc0>)
 8000912:	4b2f      	ldr	r3, [pc, #188]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 8000914:	0011      	movs	r1, r2
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fc24 	bl	8001164 <iis2dlpc_device_id_get>
	if ( iis2dlpc_whoami_reg == IIS2DLPC_ID )
 800091c:	4b2b      	ldr	r3, [pc, #172]	; (80009cc <iis2dlpc_conf_set+0xc0>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	2b44      	cmp	r3, #68	; 0x44
 8000922:	d112      	bne.n	800094a <iis2dlpc_conf_set+0x3e>
	{
		sprintf ( (char*)dbg_tx_buff , "Hello! My name is %d\n", iis2dlpc_whoami_reg ) ;
 8000924:	4b29      	ldr	r3, [pc, #164]	; (80009cc <iis2dlpc_conf_set+0xc0>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	001a      	movs	r2, r3
 800092a:	492a      	ldr	r1, [pc, #168]	; (80009d4 <iis2dlpc_conf_set+0xc8>)
 800092c:	4b2a      	ldr	r3, [pc, #168]	; (80009d8 <iis2dlpc_conf_set+0xcc>)
 800092e:	0018      	movs	r0, r3
 8000930:	f003 faf6 	bl	8003f20 <siprintf>
		dbg_tx ( dbg_tx_buff, strlen ( (char const*)dbg_tx_buff) ) ;
 8000934:	4b28      	ldr	r3, [pc, #160]	; (80009d8 <iis2dlpc_conf_set+0xcc>)
 8000936:	0018      	movs	r0, r3
 8000938:	f7ff fbe6 	bl	8000108 <strlen>
 800093c:	0003      	movs	r3, r0
 800093e:	b29a      	uxth	r2, r3
 8000940:	4b25      	ldr	r3, [pc, #148]	; (80009d8 <iis2dlpc_conf_set+0xcc>)
 8000942:	0011      	movs	r1, r2
 8000944:	0018      	movs	r0, r3
 8000946:	f000 f931 	bl	8000bac <dbg_tx>
	else
	{
		/* manage here device not found */
	}
	/*Restore default configuration */
	iis2dlpc_reset_set ( &iis2dlpc_ctx , PROPERTY_ENABLE ) ;
 800094a:	4b21      	ldr	r3, [pc, #132]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 800094c:	2101      	movs	r1, #1
 800094e:	0018      	movs	r0, r3
 8000950:	f000 fc1a 	bl	8001188 <iis2dlpc_reset_set>
	do {
		iis2dlpc_reset_get ( &iis2dlpc_ctx, &rst ) ;
 8000954:	4a21      	ldr	r2, [pc, #132]	; (80009dc <iis2dlpc_conf_set+0xd0>)
 8000956:	4b1e      	ldr	r3, [pc, #120]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 8000958:	0011      	movs	r1, r2
 800095a:	0018      	movs	r0, r3
 800095c:	f000 fc44 	bl	80011e8 <iis2dlpc_reset_get>
	} while ( rst ) ;
 8000960:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <iis2dlpc_conf_set+0xd0>)
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d1f5      	bne.n	8000954 <iis2dlpc_conf_set+0x48>
	/*Set full scale */
	iis2dlpc_full_scale_set ( &iis2dlpc_ctx , IIS2DLPC_2g ) ;
 8000968:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 800096a:	2100      	movs	r1, #0
 800096c:	0018      	movs	r0, r3
 800096e:	f000 fb90 	bl	8001092 <iis2dlpc_full_scale_set>
	/*Configure power mode */
	iis2dlpc_power_mode_set ( &iis2dlpc_ctx , IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit ) ;
 8000972:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 8000974:	2110      	movs	r1, #16
 8000976:	0018      	movs	r0, r3
 8000978:	f000 fac7 	bl	8000f0a <iis2dlpc_power_mode_set>
	/*Set Output Data Rate */
	iis2dlpc_data_rate_set ( &iis2dlpc_ctx , IIS2DLPC_XL_ODR_200Hz );
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 800097e:	2106      	movs	r1, #6
 8000980:	0018      	movs	r0, r3
 8000982:	f000 fb2e 	bl	8000fe2 <iis2dlpc_data_rate_set>
	/*Apply high-pass digital filter on Wake-Up function */
	iis2dlpc_filter_path_set ( &iis2dlpc_ctx , IIS2DLPC_HIGH_PASS_ON_OUT ) ;
 8000986:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 8000988:	2110      	movs	r1, #16
 800098a:	0018      	movs	r0, r3
 800098c:	f000 fc47 	bl	800121e <iis2dlpc_filter_path_set>
	 * is generated for each X,Y,Z filtered data exceeding the
	 * configured threshold
	*/
	// default iis2dlpc_wkup_dur_set(&dev_ctx, 0);
	// range is 0-3
	iis2dlpc_wkup_dur_set ( &iis2dlpc_ctx , IIS2DLPC_WAKEUP_DUR ) ;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 8000992:	2100      	movs	r1, #0
 8000994:	0018      	movs	r0, r3
 8000996:	f000 fd9e 	bl	80014d6 <iis2dlpc_wkup_dur_set>
	/* Set wake-up threshold
	 * Set Wake-Up threshold: 1 LSb corresponds to FS_XL/2^6
	 */
	// default iis2dlpc_wkup_threshold_set ( &iis2dlpc_ctx , 2 ) ;
	// range is 0-63
	iis2dlpc_wkup_threshold_set ( &iis2dlpc_ctx , IIS2DLPC_WAKEUP_THS ) ;
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 800099c:	2101      	movs	r1, #1
 800099e:	0018      	movs	r0, r3
 80009a0:	f000 fd4e 	bl	8001440 <iis2dlpc_wkup_threshold_set>
	/*Enable interrupt generation on Wake-Up INT1 pin */
	iis2dlpc_pin_int1_route_get ( &iis2dlpc_ctx , &iis2dlpc_int_route.ctrl4_int1_pad_ctrl ) ;
 80009a4:	4a0e      	ldr	r2, [pc, #56]	; (80009e0 <iis2dlpc_conf_set+0xd4>)
 80009a6:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fd36 	bl	800141c <iis2dlpc_pin_int1_route_get>
	iis2dlpc_int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE ;
 80009b0:	4b0b      	ldr	r3, [pc, #44]	; (80009e0 <iis2dlpc_conf_set+0xd4>)
 80009b2:	781a      	ldrb	r2, [r3, #0]
 80009b4:	2120      	movs	r1, #32
 80009b6:	430a      	orrs	r2, r1
 80009b8:	701a      	strb	r2, [r3, #0]
	iis2dlpc_pin_int1_route_set ( &iis2dlpc_ctx , &iis2dlpc_int_route.ctrl4_int1_pad_ctrl ) ;
 80009ba:	4a09      	ldr	r2, [pc, #36]	; (80009e0 <iis2dlpc_conf_set+0xd4>)
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <iis2dlpc_conf_set+0xc4>)
 80009be:	0011      	movs	r1, r2
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fcb6 	bl	8001332 <iis2dlpc_pin_int1_route_set>
}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	200001c0 	.word	0x200001c0
 80009d4:	080047b8 	.word	0x080047b8
 80009d8:	20000094 	.word	0x20000094
 80009dc:	2000008d 	.word	0x2000008d
 80009e0:	200001cc 	.word	0x200001cc

080009e4 <iis2dlpc_conf_print>:

static void	iis2dlpc_conf_print	( void )
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	iis2dlpc_wkup_threshold_get ( &iis2dlpc_ctx , &reg8bit ) ;
 80009e8:	4a65      	ldr	r2, [pc, #404]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 80009ea:	4b66      	ldr	r3, [pc, #408]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 80009ec:	0011      	movs	r1, r2
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 fd56 	bl	80014a0 <iis2dlpc_wkup_threshold_get>
	sprintf ( (char *)dbg_tx_buff , "WAKE_UP_THS: %d\r\n" , reg8bit ) ;
 80009f4:	4b62      	ldr	r3, [pc, #392]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	001a      	movs	r2, r3
 80009fa:	4963      	ldr	r1, [pc, #396]	; (8000b88 <iis2dlpc_conf_print+0x1a4>)
 80009fc:	4b63      	ldr	r3, [pc, #396]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f003 fa8e 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000a04:	4b61      	ldr	r3, [pc, #388]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a06:	0018      	movs	r0, r3
 8000a08:	f7ff fb7e 	bl	8000108 <strlen>
 8000a0c:	0003      	movs	r3, r0
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	4b5e      	ldr	r3, [pc, #376]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a12:	0011      	movs	r1, r2
 8000a14:	0018      	movs	r0, r3
 8000a16:	f000 f8c9 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL1 , &reg8bit , 1 ) ;
 8000a1a:	4a59      	ldr	r2, [pc, #356]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a1c:	4859      	ldr	r0, [pc, #356]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000a1e:	2301      	movs	r3, #1
 8000a20:	2120      	movs	r1, #32
 8000a22:	f000 fa30 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "CTRL1: %d\r\n" , reg8bit ) ;
 8000a26:	4b56      	ldr	r3, [pc, #344]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a28:	781b      	ldrb	r3, [r3, #0]
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	4958      	ldr	r1, [pc, #352]	; (8000b90 <iis2dlpc_conf_print+0x1ac>)
 8000a2e:	4b57      	ldr	r3, [pc, #348]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a30:	0018      	movs	r0, r3
 8000a32:	f003 fa75 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000a36:	4b55      	ldr	r3, [pc, #340]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f7ff fb65 	bl	8000108 <strlen>
 8000a3e:	0003      	movs	r3, r0
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	4b52      	ldr	r3, [pc, #328]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a44:	0011      	movs	r1, r2
 8000a46:	0018      	movs	r0, r3
 8000a48:	f000 f8b0 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL3 , &reg8bit , 1 ) ;
 8000a4c:	4a4c      	ldr	r2, [pc, #304]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a4e:	484d      	ldr	r0, [pc, #308]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000a50:	2301      	movs	r3, #1
 8000a52:	2122      	movs	r1, #34	; 0x22
 8000a54:	f000 fa17 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "CTRL3: %d\r\n" , reg8bit ) ;
 8000a58:	4b49      	ldr	r3, [pc, #292]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	494d      	ldr	r1, [pc, #308]	; (8000b94 <iis2dlpc_conf_print+0x1b0>)
 8000a60:	4b4a      	ldr	r3, [pc, #296]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a62:	0018      	movs	r0, r3
 8000a64:	f003 fa5c 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000a68:	4b48      	ldr	r3, [pc, #288]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f7ff fb4c 	bl	8000108 <strlen>
 8000a70:	0003      	movs	r3, r0
 8000a72:	b29a      	uxth	r2, r3
 8000a74:	4b45      	ldr	r3, [pc, #276]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f000 f897 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL4_INT1_PAD_CTRL , &reg8bit , 1 ) ;
 8000a7e:	4a40      	ldr	r2, [pc, #256]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a80:	4840      	ldr	r0, [pc, #256]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000a82:	2301      	movs	r3, #1
 8000a84:	2123      	movs	r1, #35	; 0x23
 8000a86:	f000 f9fe 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "CTRL4: %d\r\n" , reg8bit ) ;
 8000a8a:	4b3d      	ldr	r3, [pc, #244]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	001a      	movs	r2, r3
 8000a90:	4941      	ldr	r1, [pc, #260]	; (8000b98 <iis2dlpc_conf_print+0x1b4>)
 8000a92:	4b3e      	ldr	r3, [pc, #248]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a94:	0018      	movs	r0, r3
 8000a96:	f003 fa43 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000a9a:	4b3c      	ldr	r3, [pc, #240]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f7ff fb33 	bl	8000108 <strlen>
 8000aa2:	0003      	movs	r3, r0
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	4b39      	ldr	r3, [pc, #228]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000aa8:	0011      	movs	r1, r2
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 f87e 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL5_INT2_PAD_CTRL , &reg8bit , 1 ) ;
 8000ab0:	4a33      	ldr	r2, [pc, #204]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000ab2:	4834      	ldr	r0, [pc, #208]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	2124      	movs	r1, #36	; 0x24
 8000ab8:	f000 f9e5 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "CTRL5: %d\r\n" , reg8bit ) ;
 8000abc:	4b30      	ldr	r3, [pc, #192]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	001a      	movs	r2, r3
 8000ac2:	4936      	ldr	r1, [pc, #216]	; (8000b9c <iis2dlpc_conf_print+0x1b8>)
 8000ac4:	4b31      	ldr	r3, [pc, #196]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f003 fa2a 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000acc:	4b2f      	ldr	r3, [pc, #188]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f7ff fb1a 	bl	8000108 <strlen>
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	4b2c      	ldr	r3, [pc, #176]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000ada:	0011      	movs	r1, r2
 8000adc:	0018      	movs	r0, r3
 8000ade:	f000 f865 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL6 , &reg8bit , 1 ) ;
 8000ae2:	4a27      	ldr	r2, [pc, #156]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000ae4:	4827      	ldr	r0, [pc, #156]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	2125      	movs	r1, #37	; 0x25
 8000aea:	f000 f9cc 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "CTRL6: %d\r\n" , reg8bit ) ;
 8000aee:	4b24      	ldr	r3, [pc, #144]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	001a      	movs	r2, r3
 8000af4:	492a      	ldr	r1, [pc, #168]	; (8000ba0 <iis2dlpc_conf_print+0x1bc>)
 8000af6:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000af8:	0018      	movs	r0, r3
 8000afa:	f003 fa11 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000afe:	4b23      	ldr	r3, [pc, #140]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b00:	0018      	movs	r0, r3
 8000b02:	f7ff fb01 	bl	8000108 <strlen>
 8000b06:	0003      	movs	r3, r0
 8000b08:	b29a      	uxth	r2, r3
 8000b0a:	4b20      	ldr	r3, [pc, #128]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b0c:	0011      	movs	r1, r2
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 f84c 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_STATUS , &reg8bit , 1 ) ;
 8000b14:	4a1a      	ldr	r2, [pc, #104]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000b16:	481b      	ldr	r0, [pc, #108]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000b18:	2301      	movs	r3, #1
 8000b1a:	2127      	movs	r1, #39	; 0x27
 8000b1c:	f000 f9b3 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "STATUS: %d\r\n" , reg8bit ) ;
 8000b20:	4b17      	ldr	r3, [pc, #92]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	001a      	movs	r2, r3
 8000b26:	491f      	ldr	r1, [pc, #124]	; (8000ba4 <iis2dlpc_conf_print+0x1c0>)
 8000b28:	4b18      	ldr	r3, [pc, #96]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f003 f9f8 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000b30:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b32:	0018      	movs	r0, r3
 8000b34:	f7ff fae8 	bl	8000108 <strlen>
 8000b38:	0003      	movs	r3, r0
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	4b13      	ldr	r3, [pc, #76]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b3e:	0011      	movs	r1, r2
 8000b40:	0018      	movs	r0, r3
 8000b42:	f000 f833 	bl	8000bac <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_WAKE_UP_SRC , &reg8bit , 1 ) ;
 8000b46:	4a0e      	ldr	r2, [pc, #56]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000b48:	480e      	ldr	r0, [pc, #56]	; (8000b84 <iis2dlpc_conf_print+0x1a0>)
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	2138      	movs	r1, #56	; 0x38
 8000b4e:	f000 f99a 	bl	8000e86 <iis2dlpc_read_reg>
	sprintf ( (char *)dbg_tx_buff , "WAKE_UP_SRC: %d\r\n" , reg8bit ) ;
 8000b52:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <iis2dlpc_conf_print+0x19c>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	001a      	movs	r2, r3
 8000b58:	4913      	ldr	r1, [pc, #76]	; (8000ba8 <iis2dlpc_conf_print+0x1c4>)
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f003 f9df 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff , strlen ( (char const*)dbg_tx_buff ) ) ;
 8000b62:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b64:	0018      	movs	r0, r3
 8000b66:	f7ff facf 	bl	8000108 <strlen>
 8000b6a:	0003      	movs	r3, r0
 8000b6c:	b29a      	uxth	r2, r3
 8000b6e:	4b07      	ldr	r3, [pc, #28]	; (8000b8c <iis2dlpc_conf_print+0x1a8>)
 8000b70:	0011      	movs	r1, r2
 8000b72:	0018      	movs	r0, r3
 8000b74:	f000 f81a 	bl	8000bac <dbg_tx>
}
 8000b78:	46c0      	nop			; (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	46c0      	nop			; (mov r8, r8)
 8000b80:	2000008e 	.word	0x2000008e
 8000b84:	200001c0 	.word	0x200001c0
 8000b88:	080047d0 	.word	0x080047d0
 8000b8c:	20000094 	.word	0x20000094
 8000b90:	080047e4 	.word	0x080047e4
 8000b94:	080047f0 	.word	0x080047f0
 8000b98:	080047fc 	.word	0x080047fc
 8000b9c:	08004808 	.word	0x08004808
 8000ba0:	08004814 	.word	0x08004814
 8000ba4:	08004820 	.word	0x08004820
 8000ba8:	08004830 	.word	0x08004830

08000bac <dbg_tx>:
 *
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void dbg_tx ( uint8_t* tx_buff , uint16_t len ) {
 8000bac:	b590      	push	{r4, r7, lr}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	000a      	movs	r2, r1
 8000bb6:	1cbb      	adds	r3, r7, #2
 8000bb8:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &DBG , tx_buff , len , 1000 ); }
 8000bba:	23fa      	movs	r3, #250	; 0xfa
 8000bbc:	009c      	lsls	r4, r3, #2
 8000bbe:	1cbb      	adds	r3, r7, #2
 8000bc0:	881a      	ldrh	r2, [r3, #0]
 8000bc2:	6879      	ldr	r1, [r7, #4]
 8000bc4:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <dbg_tx+0x28>)
 8000bc6:	0023      	movs	r3, r4
 8000bc8:	f002 fc52 	bl	8003470 <HAL_UART_Transmit>
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b003      	add	sp, #12
 8000bd2:	bd90      	pop	{r4, r7, pc}
 8000bd4:	200001e4 	.word	0x200001e4

08000bd8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	0002      	movs	r2, r0
 8000be0:	1dbb      	adds	r3, r7, #6
 8000be2:	801a      	strh	r2, [r3, #0]
	iis2dlpc_int1_print();
 8000be4:	f7ff fe66 	bl	80008b4 <iis2dlpc_int1_print>
	iis2dlpc_all_sources_get ( &iis2dlpc_ctx , &all_source ) ;
 8000be8:	4a0e      	ldr	r2, [pc, #56]	; (8000c24 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000bea:	4b0f      	ldr	r3, [pc, #60]	; (8000c28 <HAL_GPIO_EXTI_Callback+0x50>)
 8000bec:	0011      	movs	r1, r2
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 fa7f 	bl	80010f2 <iis2dlpc_all_sources_get>
	iis2dlpc_int1_print();
 8000bf4:	f7ff fe5e 	bl	80008b4 <iis2dlpc_int1_print>

	sprintf ( (char*)dbg_tx_buff , "INT1 happened!\n" ) ;
 8000bf8:	4a0c      	ldr	r2, [pc, #48]	; (8000c2c <HAL_GPIO_EXTI_Callback+0x54>)
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	; (8000c30 <HAL_GPIO_EXTI_Callback+0x58>)
 8000bfc:	0011      	movs	r1, r2
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f003 f98e 	bl	8003f20 <siprintf>
	dbg_tx ( dbg_tx_buff, strlen ( (char const*)dbg_tx_buff) ) ;
 8000c04:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <HAL_GPIO_EXTI_Callback+0x58>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f7ff fa7e 	bl	8000108 <strlen>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <HAL_GPIO_EXTI_Callback+0x58>)
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff ffc9 	bl	8000bac <dbg_tx>
}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b002      	add	sp, #8
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	200001d0 	.word	0x200001d0
 8000c28:	200001c0 	.word	0x200001c0
 8000c2c:	08004844 	.word	0x08004844
 8000c30:	20000094 	.word	0x20000094

08000c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
}
 8000c3a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <Error_Handler+0x8>
	...

08000c40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c44:	4b07      	ldr	r3, [pc, #28]	; (8000c64 <HAL_MspInit+0x24>)
 8000c46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <HAL_MspInit+0x24>)
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c50:	4b04      	ldr	r3, [pc, #16]	; (8000c64 <HAL_MspInit+0x24>)
 8000c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c54:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <HAL_MspInit+0x24>)
 8000c56:	2180      	movs	r1, #128	; 0x80
 8000c58:	0549      	lsls	r1, r1, #21
 8000c5a:	430a      	orrs	r2, r1
 8000c5c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40021000 	.word	0x40021000

08000c68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b089      	sub	sp, #36	; 0x24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c70:	240c      	movs	r4, #12
 8000c72:	193b      	adds	r3, r7, r4
 8000c74:	0018      	movs	r0, r3
 8000c76:	2314      	movs	r3, #20
 8000c78:	001a      	movs	r2, r3
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	f003 f948 	bl	8003f10 <memset>
  if(hspi->Instance==SPI1)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a18      	ldr	r2, [pc, #96]	; (8000ce8 <HAL_SPI_MspInit+0x80>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d129      	bne.n	8000cde <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <HAL_SPI_MspInit+0x84>)
 8000c8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c8e:	4b17      	ldr	r3, [pc, #92]	; (8000cec <HAL_SPI_MspInit+0x84>)
 8000c90:	2180      	movs	r1, #128	; 0x80
 8000c92:	0149      	lsls	r1, r1, #5
 8000c94:	430a      	orrs	r2, r1
 8000c96:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c98:	4b14      	ldr	r3, [pc, #80]	; (8000cec <HAL_SPI_MspInit+0x84>)
 8000c9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c9c:	4b13      	ldr	r3, [pc, #76]	; (8000cec <HAL_SPI_MspInit+0x84>)
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <HAL_SPI_MspInit+0x84>)
 8000ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4013      	ands	r3, r2
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000cb0:	0021      	movs	r1, r4
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	22e0      	movs	r2, #224	; 0xe0
 8000cb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	2202      	movs	r2, #2
 8000cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	187b      	adds	r3, r7, r1
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	2203      	movs	r2, #3
 8000cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd0:	187a      	adds	r2, r7, r1
 8000cd2:	23a0      	movs	r3, #160	; 0xa0
 8000cd4:	05db      	lsls	r3, r3, #23
 8000cd6:	0011      	movs	r1, r2
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f000 fd9f 	bl	800181c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	b009      	add	sp, #36	; 0x24
 8000ce4:	bd90      	pop	{r4, r7, pc}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	40013000 	.word	0x40013000
 8000cec:	40021000 	.word	0x40021000

08000cf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cf0:	b590      	push	{r4, r7, lr}
 8000cf2:	b089      	sub	sp, #36	; 0x24
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf8:	240c      	movs	r4, #12
 8000cfa:	193b      	adds	r3, r7, r4
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	2314      	movs	r3, #20
 8000d00:	001a      	movs	r2, r3
 8000d02:	2100      	movs	r1, #0
 8000d04:	f003 f904 	bl	8003f10 <memset>
  if(huart->Instance==USART5)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a17      	ldr	r2, [pc, #92]	; (8000d6c <HAL_UART_MspInit+0x7c>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d128      	bne.n	8000d64 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART5_MspInit 0 */

  /* USER CODE END USART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART5_CLK_ENABLE();
 8000d12:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <HAL_UART_MspInit+0x80>)
 8000d14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <HAL_UART_MspInit+0x80>)
 8000d18:	2180      	movs	r1, #128	; 0x80
 8000d1a:	0349      	lsls	r1, r1, #13
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <HAL_UART_MspInit+0x80>)
 8000d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d24:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <HAL_UART_MspInit+0x80>)
 8000d26:	2102      	movs	r1, #2
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d2c:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <HAL_UART_MspInit+0x80>)
 8000d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d30:	2202      	movs	r2, #2
 8000d32:	4013      	ands	r3, r2
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
    /**USART5 GPIO Configuration
    PB3     ------> USART5_TX
    PB4     ------> USART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000d38:	0021      	movs	r1, r4
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2218      	movs	r2, #24
 8000d3e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2202      	movs	r2, #2
 8000d44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	2203      	movs	r2, #3
 8000d50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8000d52:	187b      	adds	r3, r7, r1
 8000d54:	2206      	movs	r2, #6
 8000d56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d58:	187b      	adds	r3, r7, r1
 8000d5a:	4a06      	ldr	r2, [pc, #24]	; (8000d74 <HAL_UART_MspInit+0x84>)
 8000d5c:	0019      	movs	r1, r3
 8000d5e:	0010      	movs	r0, r2
 8000d60:	f000 fd5c 	bl	800181c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b009      	add	sp, #36	; 0x24
 8000d6a:	bd90      	pop	{r4, r7, pc}
 8000d6c:	40005000 	.word	0x40005000
 8000d70:	40021000 	.word	0x40021000
 8000d74:	50000400 	.word	0x50000400

08000d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <NMI_Handler+0x4>

08000d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d82:	e7fe      	b.n	8000d82 <HardFault_Handler+0x4>

08000d84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d88:	46c0      	nop			; (mov r8, r8)
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bd80      	pop	{r7, pc}

08000d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d9c:	f000 fc20 	bl	80015e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000daa:	2380      	movs	r3, #128	; 0x80
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	0018      	movs	r0, r3
 8000db0:	f000 feec 	bl	8001b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	; (8000e18 <_sbrk+0x5c>)
 8000dc6:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <_sbrk+0x60>)
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd0:	4b13      	ldr	r3, [pc, #76]	; (8000e20 <_sbrk+0x64>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <_sbrk+0x64>)
 8000dda:	4a12      	ldr	r2, [pc, #72]	; (8000e24 <_sbrk+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dde:	4b10      	ldr	r3, [pc, #64]	; (8000e20 <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d207      	bcs.n	8000dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dec:	f003 f866 	bl	8003ebc <__errno>
 8000df0:	0003      	movs	r3, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df6:	2301      	movs	r3, #1
 8000df8:	425b      	negs	r3, r3
 8000dfa:	e009      	b.n	8000e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e02:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	18d2      	adds	r2, r2, r3
 8000e0a:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <_sbrk+0x64>)
 8000e0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b006      	add	sp, #24
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20005000 	.word	0x20005000
 8000e1c:	00000400 	.word	0x00000400
 8000e20:	200001d8 	.word	0x200001d8
 8000e24:	200002d8 	.word	0x200002d8

08000e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	46c0      	nop			; (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000e34:	480d      	ldr	r0, [pc, #52]	; (8000e6c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000e36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e38:	480d      	ldr	r0, [pc, #52]	; (8000e70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e3a:	490e      	ldr	r1, [pc, #56]	; (8000e74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e3c:	4a0e      	ldr	r2, [pc, #56]	; (8000e78 <LoopForever+0xe>)
  movs r3, #0
 8000e3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e40:	e002      	b.n	8000e48 <LoopCopyDataInit>

08000e42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e46:	3304      	adds	r3, #4

08000e48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e4c:	d3f9      	bcc.n	8000e42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e4e:	4a0b      	ldr	r2, [pc, #44]	; (8000e7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e50:	4c0b      	ldr	r4, [pc, #44]	; (8000e80 <LoopForever+0x16>)
  movs r3, #0
 8000e52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e54:	e001      	b.n	8000e5a <LoopFillZerobss>

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e58:	3204      	adds	r2, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e5e:	f7ff ffe3 	bl	8000e28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e62:	f003 f831 	bl	8003ec8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e66:	f7ff fb2b 	bl	80004c0 <main>

08000e6a <LoopForever>:

LoopForever:
    b LoopForever
 8000e6a:	e7fe      	b.n	8000e6a <LoopForever>
   ldr   r0, =_estack
 8000e6c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e78:	08004904 	.word	0x08004904
  ldr r2, =_sbss
 8000e7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e80:	200002d4 	.word	0x200002d4

08000e84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e84:	e7fe      	b.n	8000e84 <ADC1_COMP_IRQHandler>

08000e86 <iis2dlpc_read_reg>:
  *
  */
int32_t iis2dlpc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8000e86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e88:	b087      	sub	sp, #28
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	0008      	movs	r0, r1
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	0019      	movs	r1, r3
 8000e94:	260b      	movs	r6, #11
 8000e96:	19bb      	adds	r3, r7, r6
 8000e98:	1c02      	adds	r2, r0, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
 8000e9c:	2508      	movs	r5, #8
 8000e9e:	197b      	adds	r3, r7, r5
 8000ea0:	1c0a      	adds	r2, r1, #0
 8000ea2:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	685c      	ldr	r4, [r3, #4]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	6898      	ldr	r0, [r3, #8]
 8000eac:	197b      	adds	r3, r7, r5
 8000eae:	881d      	ldrh	r5, [r3, #0]
 8000eb0:	687a      	ldr	r2, [r7, #4]
 8000eb2:	19bb      	adds	r3, r7, r6
 8000eb4:	7819      	ldrb	r1, [r3, #0]
 8000eb6:	002b      	movs	r3, r5
 8000eb8:	47a0      	blx	r4
 8000eba:	0003      	movs	r3, r0
 8000ebc:	617b      	str	r3, [r7, #20]

  return ret;
 8000ebe:	697b      	ldr	r3, [r7, #20]
}
 8000ec0:	0018      	movs	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b007      	add	sp, #28
 8000ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000ec8 <iis2dlpc_write_reg>:
  *
  */
int32_t iis2dlpc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 8000ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000eca:	b087      	sub	sp, #28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	0008      	movs	r0, r1
 8000ed2:	607a      	str	r2, [r7, #4]
 8000ed4:	0019      	movs	r1, r3
 8000ed6:	260b      	movs	r6, #11
 8000ed8:	19bb      	adds	r3, r7, r6
 8000eda:	1c02      	adds	r2, r0, #0
 8000edc:	701a      	strb	r2, [r3, #0]
 8000ede:	2508      	movs	r5, #8
 8000ee0:	197b      	adds	r3, r7, r5
 8000ee2:	1c0a      	adds	r2, r1, #0
 8000ee4:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	681c      	ldr	r4, [r3, #0]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6898      	ldr	r0, [r3, #8]
 8000eee:	197b      	adds	r3, r7, r5
 8000ef0:	881d      	ldrh	r5, [r3, #0]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	19bb      	adds	r3, r7, r6
 8000ef6:	7819      	ldrb	r1, [r3, #0]
 8000ef8:	002b      	movs	r3, r5
 8000efa:	47a0      	blx	r4
 8000efc:	0003      	movs	r3, r0
 8000efe:	617b      	str	r3, [r7, #20]

  return ret;
 8000f00:	697b      	ldr	r3, [r7, #20]
}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b007      	add	sp, #28
 8000f08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f0a <iis2dlpc_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_set(stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t val)
{
 8000f0a:	b590      	push	{r4, r7, lr}
 8000f0c:	b087      	sub	sp, #28
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
 8000f12:	000a      	movs	r2, r1
 8000f14:	1cfb      	adds	r3, r7, #3
 8000f16:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8000f18:	2410      	movs	r4, #16
 8000f1a:	193a      	adds	r2, r7, r4
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	2301      	movs	r3, #1
 8000f20:	2120      	movs	r1, #32
 8000f22:	f7ff ffb0 	bl	8000e86 <iis2dlpc_read_reg>
 8000f26:	0003      	movs	r3, r0
 8000f28:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d129      	bne.n	8000f84 <iis2dlpc_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8000f30:	1cfb      	adds	r3, r7, #3
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	1c1a      	adds	r2, r3, #0
 8000f38:	2303      	movs	r3, #3
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	b2da      	uxtb	r2, r3
 8000f3e:	193b      	adds	r3, r7, r4
 8000f40:	2103      	movs	r1, #3
 8000f42:	400a      	ands	r2, r1
 8000f44:	0090      	lsls	r0, r2, #2
 8000f46:	781a      	ldrb	r2, [r3, #0]
 8000f48:	210c      	movs	r1, #12
 8000f4a:	438a      	bics	r2, r1
 8000f4c:	1c11      	adds	r1, r2, #0
 8000f4e:	1c02      	adds	r2, r0, #0
 8000f50:	430a      	orrs	r2, r1
 8000f52:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8000f54:	1cfb      	adds	r3, r7, #3
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2203      	movs	r2, #3
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	b2da      	uxtb	r2, r3
 8000f5e:	193b      	adds	r3, r7, r4
 8000f60:	2103      	movs	r1, #3
 8000f62:	400a      	ands	r2, r1
 8000f64:	0010      	movs	r0, r2
 8000f66:	781a      	ldrb	r2, [r3, #0]
 8000f68:	2103      	movs	r1, #3
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	1c11      	adds	r1, r2, #0
 8000f6e:	1c02      	adds	r2, r0, #0
 8000f70:	430a      	orrs	r2, r1
 8000f72:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8000f74:	193a      	adds	r2, r7, r4
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	2301      	movs	r3, #1
 8000f7a:	2120      	movs	r1, #32
 8000f7c:	f7ff ffa4 	bl	8000ec8 <iis2dlpc_write_reg>
 8000f80:	0003      	movs	r3, r0
 8000f82:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d108      	bne.n	8000f9c <iis2dlpc_power_mode_set+0x92>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8000f8a:	230c      	movs	r3, #12
 8000f8c:	18fa      	adds	r2, r7, r3
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	2301      	movs	r3, #1
 8000f92:	2125      	movs	r1, #37	; 0x25
 8000f94:	f7ff ff77 	bl	8000e86 <iis2dlpc_read_reg>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d11a      	bne.n	8000fd8 <iis2dlpc_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 8000fa2:	1cfb      	adds	r3, r7, #3
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	091b      	lsrs	r3, r3, #4
 8000fa8:	1c1a      	adds	r2, r3, #0
 8000faa:	2301      	movs	r3, #1
 8000fac:	4013      	ands	r3, r2
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	240c      	movs	r4, #12
 8000fb2:	193b      	adds	r3, r7, r4
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	400a      	ands	r2, r1
 8000fb8:	0090      	lsls	r0, r2, #2
 8000fba:	781a      	ldrb	r2, [r3, #0]
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	438a      	bics	r2, r1
 8000fc0:	1c11      	adds	r1, r2, #0
 8000fc2:	1c02      	adds	r2, r0, #0
 8000fc4:	430a      	orrs	r2, r1
 8000fc6:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8000fc8:	193a      	adds	r2, r7, r4
 8000fca:	6878      	ldr	r0, [r7, #4]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	2125      	movs	r1, #37	; 0x25
 8000fd0:	f7ff ff7a 	bl	8000ec8 <iis2dlpc_write_reg>
 8000fd4:	0003      	movs	r3, r0
 8000fd6:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8000fd8:	697b      	ldr	r3, [r7, #20]
}
 8000fda:	0018      	movs	r0, r3
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	b007      	add	sp, #28
 8000fe0:	bd90      	pop	{r4, r7, pc}

08000fe2 <iis2dlpc_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_set(stmdev_ctx_t *ctx, iis2dlpc_odr_t val)
{
 8000fe2:	b590      	push	{r4, r7, lr}
 8000fe4:	b087      	sub	sp, #28
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	000a      	movs	r2, r1
 8000fec:	1cfb      	adds	r3, r7, #3
 8000fee:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8000ff0:	2410      	movs	r4, #16
 8000ff2:	193a      	adds	r2, r7, r4
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	2120      	movs	r1, #32
 8000ffa:	f7ff ff44 	bl	8000e86 <iis2dlpc_read_reg>
 8000ffe:	0003      	movs	r3, r0
 8001000:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d115      	bne.n	8001034 <iis2dlpc_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 8001008:	1cfb      	adds	r3, r7, #3
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	220f      	movs	r2, #15
 800100e:	4013      	ands	r3, r2
 8001010:	b2da      	uxtb	r2, r3
 8001012:	193b      	adds	r3, r7, r4
 8001014:	0110      	lsls	r0, r2, #4
 8001016:	781a      	ldrb	r2, [r3, #0]
 8001018:	210f      	movs	r1, #15
 800101a:	400a      	ands	r2, r1
 800101c:	1c11      	adds	r1, r2, #0
 800101e:	1c02      	adds	r2, r0, #0
 8001020:	430a      	orrs	r2, r1
 8001022:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8001024:	193a      	adds	r2, r7, r4
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	2301      	movs	r3, #1
 800102a:	2120      	movs	r1, #32
 800102c:	f7ff ff4c 	bl	8000ec8 <iis2dlpc_write_reg>
 8001030:	0003      	movs	r3, r0
 8001032:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d108      	bne.n	800104c <iis2dlpc_data_rate_set+0x6a>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 800103a:	230c      	movs	r3, #12
 800103c:	18fa      	adds	r2, r7, r3
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	2301      	movs	r3, #1
 8001042:	2122      	movs	r1, #34	; 0x22
 8001044:	f7ff ff1f 	bl	8000e86 <iis2dlpc_read_reg>
 8001048:	0003      	movs	r3, r0
 800104a:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d11a      	bne.n	8001088 <iis2dlpc_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8001052:	1cfb      	adds	r3, r7, #3
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	091b      	lsrs	r3, r3, #4
 8001058:	1c1a      	adds	r2, r3, #0
 800105a:	2303      	movs	r3, #3
 800105c:	4013      	ands	r3, r2
 800105e:	b2da      	uxtb	r2, r3
 8001060:	240c      	movs	r4, #12
 8001062:	193b      	adds	r3, r7, r4
 8001064:	2103      	movs	r1, #3
 8001066:	400a      	ands	r2, r1
 8001068:	0010      	movs	r0, r2
 800106a:	781a      	ldrb	r2, [r3, #0]
 800106c:	2103      	movs	r1, #3
 800106e:	438a      	bics	r2, r1
 8001070:	1c11      	adds	r1, r2, #0
 8001072:	1c02      	adds	r2, r0, #0
 8001074:	430a      	orrs	r2, r1
 8001076:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8001078:	193a      	adds	r2, r7, r4
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	2301      	movs	r3, #1
 800107e:	2122      	movs	r1, #34	; 0x22
 8001080:	f7ff ff22 	bl	8000ec8 <iis2dlpc_write_reg>
 8001084:	0003      	movs	r3, r0
 8001086:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8001088:	697b      	ldr	r3, [r7, #20]
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b007      	add	sp, #28
 8001090:	bd90      	pop	{r4, r7, pc}

08001092 <iis2dlpc_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_set(stmdev_ctx_t *ctx, iis2dlpc_fs_t val)
{
 8001092:	b590      	push	{r4, r7, lr}
 8001094:	b085      	sub	sp, #20
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	000a      	movs	r2, r1
 800109c:	1cfb      	adds	r3, r7, #3
 800109e:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 80010a0:	2408      	movs	r4, #8
 80010a2:	193a      	adds	r2, r7, r4
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	2301      	movs	r3, #1
 80010a8:	2125      	movs	r1, #37	; 0x25
 80010aa:	f7ff feec 	bl	8000e86 <iis2dlpc_read_reg>
 80010ae:	0003      	movs	r3, r0
 80010b0:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d117      	bne.n	80010e8 <iis2dlpc_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80010b8:	1cfb      	adds	r3, r7, #3
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2203      	movs	r2, #3
 80010be:	4013      	ands	r3, r2
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	193b      	adds	r3, r7, r4
 80010c4:	2103      	movs	r1, #3
 80010c6:	400a      	ands	r2, r1
 80010c8:	0110      	lsls	r0, r2, #4
 80010ca:	781a      	ldrb	r2, [r3, #0]
 80010cc:	2130      	movs	r1, #48	; 0x30
 80010ce:	438a      	bics	r2, r1
 80010d0:	1c11      	adds	r1, r2, #0
 80010d2:	1c02      	adds	r2, r0, #0
 80010d4:	430a      	orrs	r2, r1
 80010d6:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 80010d8:	193a      	adds	r2, r7, r4
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	2301      	movs	r3, #1
 80010de:	2125      	movs	r1, #37	; 0x25
 80010e0:	f7ff fef2 	bl	8000ec8 <iis2dlpc_write_reg>
 80010e4:	0003      	movs	r3, r0
 80010e6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80010e8:	68fb      	ldr	r3, [r7, #12]
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b005      	add	sp, #20
 80010f0:	bd90      	pop	{r4, r7, pc}

080010f2 <iis2dlpc_all_sources_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_all_sources_get(stmdev_ctx_t *ctx,
                                 iis2dlpc_all_sources_t *val)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
 80010fa:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_STATUS_DUP, (uint8_t *) val, 5);
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	2305      	movs	r3, #5
 8001102:	2137      	movs	r1, #55	; 0x37
 8001104:	f7ff febf 	bl	8000e86 <iis2dlpc_read_reg>
 8001108:	0003      	movs	r3, r0
 800110a:	60fb      	str	r3, [r7, #12]

  return ret;
 800110c:	68fb      	ldr	r3, [r7, #12]
}
 800110e:	0018      	movs	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	b004      	add	sp, #16
 8001114:	bd80      	pop	{r7, pc}

08001116 <iis2dlpc_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001116:	b590      	push	{r4, r7, lr}
 8001118:	b085      	sub	sp, #20
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_OUT_T_L, buff, 2);
 8001120:	2408      	movs	r4, #8
 8001122:	193a      	adds	r2, r7, r4
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	2302      	movs	r3, #2
 8001128:	210d      	movs	r1, #13
 800112a:	f7ff feac 	bl	8000e86 <iis2dlpc_read_reg>
 800112e:	0003      	movs	r3, r0
 8001130:	60fb      	str	r3, [r7, #12]
  *val = (int16_t)buff[1];
 8001132:	0021      	movs	r1, r4
 8001134:	187b      	adds	r3, r7, r1
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	b21a      	sxth	r2, r3
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	2200      	movs	r2, #0
 8001142:	5e9b      	ldrsh	r3, [r3, r2]
 8001144:	b29b      	uxth	r3, r3
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	b29a      	uxth	r2, r3
 800114a:	187b      	adds	r3, r7, r1
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	18d3      	adds	r3, r2, r3
 8001152:	b29b      	uxth	r3, r3
 8001154:	b21a      	sxth	r2, r3
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	801a      	strh	r2, [r3, #0]

  return ret;
 800115a:	68fb      	ldr	r3, [r7, #12]
}
 800115c:	0018      	movs	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	b005      	add	sp, #20
 8001162:	bd90      	pop	{r4, r7, pc}

08001164 <iis2dlpc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WHO_AM_I, buff, 1);
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	2301      	movs	r3, #1
 8001174:	210f      	movs	r1, #15
 8001176:	f7ff fe86 	bl	8000e86 <iis2dlpc_read_reg>
 800117a:	0003      	movs	r3, r0
 800117c:	60fb      	str	r3, [r7, #12]

  return ret;
 800117e:	68fb      	ldr	r3, [r7, #12]
}
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b004      	add	sp, #16
 8001186:	bd80      	pop	{r7, pc}

08001188 <iis2dlpc_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	000a      	movs	r2, r1
 8001192:	1cfb      	adds	r3, r7, #3
 8001194:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8001196:	2408      	movs	r4, #8
 8001198:	193a      	adds	r2, r7, r4
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	2301      	movs	r3, #1
 800119e:	2121      	movs	r1, #33	; 0x21
 80011a0:	f7ff fe71 	bl	8000e86 <iis2dlpc_read_reg>
 80011a4:	0003      	movs	r3, r0
 80011a6:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d117      	bne.n	80011de <iis2dlpc_reset_set+0x56>
  {
    reg.soft_reset = val;
 80011ae:	1cfb      	adds	r3, r7, #3
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2201      	movs	r2, #1
 80011b4:	4013      	ands	r3, r2
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	193b      	adds	r3, r7, r4
 80011ba:	2101      	movs	r1, #1
 80011bc:	400a      	ands	r2, r1
 80011be:	0190      	lsls	r0, r2, #6
 80011c0:	781a      	ldrb	r2, [r3, #0]
 80011c2:	2140      	movs	r1, #64	; 0x40
 80011c4:	438a      	bics	r2, r1
 80011c6:	1c11      	adds	r1, r2, #0
 80011c8:	1c02      	adds	r2, r0, #0
 80011ca:	430a      	orrs	r2, r1
 80011cc:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 80011ce:	193a      	adds	r2, r7, r4
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	2301      	movs	r3, #1
 80011d4:	2121      	movs	r1, #33	; 0x21
 80011d6:	f7ff fe77 	bl	8000ec8 <iis2dlpc_write_reg>
 80011da:	0003      	movs	r3, r0
 80011dc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	0018      	movs	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	b005      	add	sp, #20
 80011e6:	bd90      	pop	{r4, r7, pc}

080011e8 <iis2dlpc_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b085      	sub	sp, #20
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 80011f2:	2408      	movs	r4, #8
 80011f4:	193a      	adds	r2, r7, r4
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	2301      	movs	r3, #1
 80011fa:	2121      	movs	r1, #33	; 0x21
 80011fc:	f7ff fe43 	bl	8000e86 <iis2dlpc_read_reg>
 8001200:	0003      	movs	r3, r0
 8001202:	60fb      	str	r3, [r7, #12]
  *val = reg.soft_reset;
 8001204:	193b      	adds	r3, r7, r4
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	065b      	lsls	r3, r3, #25
 800120a:	0fdb      	lsrs	r3, r3, #31
 800120c:	b2db      	uxtb	r3, r3
 800120e:	001a      	movs	r2, r3
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	701a      	strb	r2, [r3, #0]

  return ret;
 8001214:	68fb      	ldr	r3, [r7, #12]
}
 8001216:	0018      	movs	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	b005      	add	sp, #20
 800121c:	bd90      	pop	{r4, r7, pc}

0800121e <iis2dlpc_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_filter_path_set(stmdev_ctx_t *ctx,
                                 iis2dlpc_fds_t val)
{
 800121e:	b590      	push	{r4, r7, lr}
 8001220:	b087      	sub	sp, #28
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
 8001226:	000a      	movs	r2, r1
 8001228:	1cfb      	adds	r3, r7, #3
 800122a:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl6_t ctrl6;
  iis2dlpc_ctrl7_t ctrl_reg7;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 800122c:	2410      	movs	r4, #16
 800122e:	193a      	adds	r2, r7, r4
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	2301      	movs	r3, #1
 8001234:	2125      	movs	r1, #37	; 0x25
 8001236:	f7ff fe26 	bl	8000e86 <iis2dlpc_read_reg>
 800123a:	0003      	movs	r3, r0
 800123c:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d119      	bne.n	8001278 <iis2dlpc_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8001244:	1cfb      	adds	r3, r7, #3
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	091b      	lsrs	r3, r3, #4
 800124a:	1c1a      	adds	r2, r3, #0
 800124c:	2301      	movs	r3, #1
 800124e:	4013      	ands	r3, r2
 8001250:	b2da      	uxtb	r2, r3
 8001252:	193b      	adds	r3, r7, r4
 8001254:	2101      	movs	r1, #1
 8001256:	400a      	ands	r2, r1
 8001258:	00d0      	lsls	r0, r2, #3
 800125a:	781a      	ldrb	r2, [r3, #0]
 800125c:	2108      	movs	r1, #8
 800125e:	438a      	bics	r2, r1
 8001260:	1c11      	adds	r1, r2, #0
 8001262:	1c02      	adds	r2, r0, #0
 8001264:	430a      	orrs	r2, r1
 8001266:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8001268:	193a      	adds	r2, r7, r4
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	2301      	movs	r3, #1
 800126e:	2125      	movs	r1, #37	; 0x25
 8001270:	f7ff fe2a 	bl	8000ec8 <iis2dlpc_write_reg>
 8001274:	0003      	movs	r3, r0
 8001276:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d108      	bne.n	8001290 <iis2dlpc_filter_path_set+0x72>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &ctrl_reg7, 1);
 800127e:	230c      	movs	r3, #12
 8001280:	18fa      	adds	r2, r7, r3
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	2301      	movs	r3, #1
 8001286:	213f      	movs	r1, #63	; 0x3f
 8001288:	f7ff fdfd 	bl	8000e86 <iis2dlpc_read_reg>
 800128c:	0003      	movs	r3, r0
 800128e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001290:	697b      	ldr	r3, [r7, #20]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d118      	bne.n	80012c8 <iis2dlpc_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 8001296:	1cfb      	adds	r3, r7, #3
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2201      	movs	r2, #1
 800129c:	4013      	ands	r3, r2
 800129e:	b2da      	uxtb	r2, r3
 80012a0:	240c      	movs	r4, #12
 80012a2:	193b      	adds	r3, r7, r4
 80012a4:	2101      	movs	r1, #1
 80012a6:	400a      	ands	r2, r1
 80012a8:	0110      	lsls	r0, r2, #4
 80012aa:	781a      	ldrb	r2, [r3, #0]
 80012ac:	2110      	movs	r1, #16
 80012ae:	438a      	bics	r2, r1
 80012b0:	1c11      	adds	r1, r2, #0
 80012b2:	1c02      	adds	r2, r0, #0
 80012b4:	430a      	orrs	r2, r1
 80012b6:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &ctrl_reg7, 1);
 80012b8:	193a      	adds	r2, r7, r4
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	2301      	movs	r3, #1
 80012be:	213f      	movs	r1, #63	; 0x3f
 80012c0:	f7ff fe02 	bl	8000ec8 <iis2dlpc_write_reg>
 80012c4:	0003      	movs	r3, r0
 80012c6:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 80012c8:	697b      	ldr	r3, [r7, #20]
}
 80012ca:	0018      	movs	r0, r3
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b007      	add	sp, #28
 80012d0:	bd90      	pop	{r4, r7, pc}

080012d2 <iis2dlpc_int_notification_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_int_notification_set(stmdev_ctx_t *ctx,
                                      iis2dlpc_lir_t val)
{
 80012d2:	b590      	push	{r4, r7, lr}
 80012d4:	b085      	sub	sp, #20
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	000a      	movs	r2, r1
 80012dc:	1cfb      	adds	r3, r7, #3
 80012de:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl3_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &reg, 1);
 80012e0:	2408      	movs	r4, #8
 80012e2:	193a      	adds	r2, r7, r4
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	2301      	movs	r3, #1
 80012e8:	2122      	movs	r1, #34	; 0x22
 80012ea:	f7ff fdcc 	bl	8000e86 <iis2dlpc_read_reg>
 80012ee:	0003      	movs	r3, r0
 80012f0:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d117      	bne.n	8001328 <iis2dlpc_int_notification_set+0x56>
  {
    reg.lir = (uint8_t) val;
 80012f8:	1cfb      	adds	r3, r7, #3
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	2201      	movs	r2, #1
 80012fe:	4013      	ands	r3, r2
 8001300:	b2da      	uxtb	r2, r3
 8001302:	193b      	adds	r3, r7, r4
 8001304:	2101      	movs	r1, #1
 8001306:	400a      	ands	r2, r1
 8001308:	0110      	lsls	r0, r2, #4
 800130a:	781a      	ldrb	r2, [r3, #0]
 800130c:	2110      	movs	r1, #16
 800130e:	438a      	bics	r2, r1
 8001310:	1c11      	adds	r1, r2, #0
 8001312:	1c02      	adds	r2, r0, #0
 8001314:	430a      	orrs	r2, r1
 8001316:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &reg, 1);
 8001318:	193a      	adds	r2, r7, r4
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	2301      	movs	r3, #1
 800131e:	2122      	movs	r1, #34	; 0x22
 8001320:	f7ff fdd2 	bl	8000ec8 <iis2dlpc_write_reg>
 8001324:	0003      	movs	r3, r0
 8001326:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001328:	68fb      	ldr	r3, [r7, #12]
}
 800132a:	0018      	movs	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	b005      	add	sp, #20
 8001330:	bd90      	pop	{r4, r7, pc}

08001332 <iis2dlpc_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_pin_int1_route_set(stmdev_ctx_t *ctx,
                                    iis2dlpc_ctrl4_int1_pad_ctrl_t *val)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b086      	sub	sp, #24
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  iis2dlpc_ctrl7_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL5_INT2_PAD_CTRL,
 800133c:	2310      	movs	r3, #16
 800133e:	18fa      	adds	r2, r7, r3
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	2301      	movs	r3, #1
 8001344:	2124      	movs	r1, #36	; 0x24
 8001346:	f7ff fd9e 	bl	8000e86 <iis2dlpc_read_reg>
 800134a:	0003      	movs	r3, r0
 800134c:	617b      	str	r3, [r7, #20]
                          (uint8_t *) &ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d108      	bne.n	8001366 <iis2dlpc_pin_int1_route_set+0x34>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &reg, 1);
 8001354:	230c      	movs	r3, #12
 8001356:	18fa      	adds	r2, r7, r3
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	2301      	movs	r3, #1
 800135c:	213f      	movs	r1, #63	; 0x3f
 800135e:	f7ff fd92 	bl	8000e86 <iis2dlpc_read_reg>
 8001362:	0003      	movs	r3, r0
 8001364:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d146      	bne.n	80013fa <iis2dlpc_pin_int1_route_set+0xc8>
  {
    if ((ctrl5_int2_pad_ctrl.int2_sleep_state
 800136c:	2110      	movs	r1, #16
 800136e:	187b      	adds	r3, r7, r1
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	061b      	lsls	r3, r3, #24
 8001374:	0fdb      	lsrs	r3, r3, #31
 8001376:	b2da      	uxtb	r2, r3
         | ctrl5_int2_pad_ctrl.int2_sleep_chg
 8001378:	187b      	adds	r3, r7, r1
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	065b      	lsls	r3, r3, #25
 800137e:	0fdb      	lsrs	r3, r3, #31
 8001380:	b2db      	uxtb	r3, r3
 8001382:	4313      	orrs	r3, r2
 8001384:	b2da      	uxtb	r2, r3
         | val->int1_tap
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	071b      	lsls	r3, r3, #28
 800138c:	0fdb      	lsrs	r3, r3, #31
 800138e:	b2db      	uxtb	r3, r3
 8001390:	4313      	orrs	r3, r2
 8001392:	b2da      	uxtb	r2, r3
         | val->int1_ff
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	06db      	lsls	r3, r3, #27
 800139a:	0fdb      	lsrs	r3, r3, #31
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4313      	orrs	r3, r2
 80013a0:	b2da      	uxtb	r2, r3
         | val->int1_wu
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	069b      	lsls	r3, r3, #26
 80013a8:	0fdb      	lsrs	r3, r3, #31
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b2da      	uxtb	r2, r3
         | val->int1_single_tap
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	065b      	lsls	r3, r3, #25
 80013b6:	0fdb      	lsrs	r3, r3, #31
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	4313      	orrs	r3, r2
 80013bc:	b2da      	uxtb	r2, r3
         | val->int1_6d) != PROPERTY_DISABLE)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	061b      	lsls	r3, r3, #24
 80013c4:	0fdb      	lsrs	r3, r3, #31
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b2db      	uxtb	r3, r3
    if ((ctrl5_int2_pad_ctrl.int2_sleep_state
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d006      	beq.n	80013de <iis2dlpc_pin_int1_route_set+0xac>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 80013d0:	230c      	movs	r3, #12
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	781a      	ldrb	r2, [r3, #0]
 80013d6:	2120      	movs	r1, #32
 80013d8:	430a      	orrs	r2, r1
 80013da:	701a      	strb	r2, [r3, #0]
 80013dc:	e005      	b.n	80013ea <iis2dlpc_pin_int1_route_set+0xb8>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 80013de:	230c      	movs	r3, #12
 80013e0:	18fb      	adds	r3, r7, r3
 80013e2:	781a      	ldrb	r2, [r3, #0]
 80013e4:	2120      	movs	r1, #32
 80013e6:	438a      	bics	r2, r1
 80013e8:	701a      	strb	r2, [r3, #0]
    }

    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL4_INT1_PAD_CTRL,
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	2301      	movs	r3, #1
 80013f0:	2123      	movs	r1, #35	; 0x23
 80013f2:	f7ff fd69 	bl	8000ec8 <iis2dlpc_write_reg>
 80013f6:	0003      	movs	r3, r0
 80013f8:	617b      	str	r3, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d108      	bne.n	8001412 <iis2dlpc_pin_int1_route_set+0xe0>
  {
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &reg, 1);
 8001400:	230c      	movs	r3, #12
 8001402:	18fa      	adds	r2, r7, r3
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	2301      	movs	r3, #1
 8001408:	213f      	movs	r1, #63	; 0x3f
 800140a:	f7ff fd5d 	bl	8000ec8 <iis2dlpc_write_reg>
 800140e:	0003      	movs	r3, r0
 8001410:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8001412:	697b      	ldr	r3, [r7, #20]
}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b006      	add	sp, #24
 800141a:	bd80      	pop	{r7, pc}

0800141c <iis2dlpc_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_pin_int1_route_get(stmdev_ctx_t *ctx,
                                    iis2dlpc_ctrl4_int1_pad_ctrl_t *val)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL4_INT1_PAD_CTRL,
 8001426:	683a      	ldr	r2, [r7, #0]
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	2301      	movs	r3, #1
 800142c:	2123      	movs	r1, #35	; 0x23
 800142e:	f7ff fd2a 	bl	8000e86 <iis2dlpc_read_reg>
 8001432:	0003      	movs	r3, r0
 8001434:	60fb      	str	r3, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 8001436:	68fb      	ldr	r3, [r7, #12]
}
 8001438:	0018      	movs	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	b004      	add	sp, #16
 800143e:	bd80      	pop	{r7, pc}

08001440 <iis2dlpc_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001440:	b590      	push	{r4, r7, lr}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	000a      	movs	r2, r1
 800144a:	1cfb      	adds	r3, r7, #3
 800144c:	701a      	strb	r2, [r3, #0]
  iis2dlpc_wake_up_ths_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 800144e:	2408      	movs	r4, #8
 8001450:	193a      	adds	r2, r7, r4
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	2301      	movs	r3, #1
 8001456:	2134      	movs	r1, #52	; 0x34
 8001458:	f7ff fd15 	bl	8000e86 <iis2dlpc_read_reg>
 800145c:	0003      	movs	r3, r0
 800145e:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d117      	bne.n	8001496 <iis2dlpc_wkup_threshold_set+0x56>
  {
    reg.wk_ths = val;
 8001466:	1cfb      	adds	r3, r7, #3
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	223f      	movs	r2, #63	; 0x3f
 800146c:	4013      	ands	r3, r2
 800146e:	b2da      	uxtb	r2, r3
 8001470:	193b      	adds	r3, r7, r4
 8001472:	213f      	movs	r1, #63	; 0x3f
 8001474:	400a      	ands	r2, r1
 8001476:	0010      	movs	r0, r2
 8001478:	781a      	ldrb	r2, [r3, #0]
 800147a:	213f      	movs	r1, #63	; 0x3f
 800147c:	438a      	bics	r2, r1
 800147e:	1c11      	adds	r1, r2, #0
 8001480:	1c02      	adds	r2, r0, #0
 8001482:	430a      	orrs	r2, r1
 8001484:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001486:	193a      	adds	r2, r7, r4
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	2301      	movs	r3, #1
 800148c:	2134      	movs	r1, #52	; 0x34
 800148e:	f7ff fd1b 	bl	8000ec8 <iis2dlpc_write_reg>
 8001492:	0003      	movs	r3, r0
 8001494:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	0018      	movs	r0, r3
 800149a:	46bd      	mov	sp, r7
 800149c:	b005      	add	sp, #20
 800149e:	bd90      	pop	{r4, r7, pc}

080014a0 <iis2dlpc_wkup_threshold_get>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  iis2dlpc_wake_up_ths_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 80014aa:	2408      	movs	r4, #8
 80014ac:	193a      	adds	r2, r7, r4
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	2301      	movs	r3, #1
 80014b2:	2134      	movs	r1, #52	; 0x34
 80014b4:	f7ff fce7 	bl	8000e86 <iis2dlpc_read_reg>
 80014b8:	0003      	movs	r3, r0
 80014ba:	60fb      	str	r3, [r7, #12]
  *val = reg.wk_ths;
 80014bc:	193b      	adds	r3, r7, r4
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	069b      	lsls	r3, r3, #26
 80014c2:	0e9b      	lsrs	r3, r3, #26
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	001a      	movs	r2, r3
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	701a      	strb	r2, [r3, #0]

  return ret;
 80014cc:	68fb      	ldr	r3, [r7, #12]
}
 80014ce:	0018      	movs	r0, r3
 80014d0:	46bd      	mov	sp, r7
 80014d2:	b005      	add	sp, #20
 80014d4:	bd90      	pop	{r4, r7, pc}

080014d6 <iis2dlpc_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_dur_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80014d6:	b590      	push	{r4, r7, lr}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	000a      	movs	r2, r1
 80014e0:	1cfb      	adds	r3, r7, #3
 80014e2:	701a      	strb	r2, [r3, #0]
  iis2dlpc_wake_up_dur_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 80014e4:	2408      	movs	r4, #8
 80014e6:	193a      	adds	r2, r7, r4
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	2301      	movs	r3, #1
 80014ec:	2135      	movs	r1, #53	; 0x35
 80014ee:	f7ff fcca 	bl	8000e86 <iis2dlpc_read_reg>
 80014f2:	0003      	movs	r3, r0
 80014f4:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d117      	bne.n	800152c <iis2dlpc_wkup_dur_set+0x56>
  {
    reg.wake_dur = val;
 80014fc:	1cfb      	adds	r3, r7, #3
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2203      	movs	r2, #3
 8001502:	4013      	ands	r3, r2
 8001504:	b2da      	uxtb	r2, r3
 8001506:	193b      	adds	r3, r7, r4
 8001508:	2103      	movs	r1, #3
 800150a:	400a      	ands	r2, r1
 800150c:	0150      	lsls	r0, r2, #5
 800150e:	781a      	ldrb	r2, [r3, #0]
 8001510:	2160      	movs	r1, #96	; 0x60
 8001512:	438a      	bics	r2, r1
 8001514:	1c11      	adds	r1, r2, #0
 8001516:	1c02      	adds	r2, r0, #0
 8001518:	430a      	orrs	r2, r1
 800151a:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 800151c:	193a      	adds	r2, r7, r4
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	2301      	movs	r3, #1
 8001522:	2135      	movs	r1, #53	; 0x35
 8001524:	f7ff fcd0 	bl	8000ec8 <iis2dlpc_write_reg>
 8001528:	0003      	movs	r3, r0
 800152a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800152c:	68fb      	ldr	r3, [r7, #12]
}
 800152e:	0018      	movs	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	b005      	add	sp, #20
 8001534:	bd90      	pop	{r4, r7, pc}
	...

08001538 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800153e:	1dfb      	adds	r3, r7, #7
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001544:	4b0b      	ldr	r3, [pc, #44]	; (8001574 <HAL_Init+0x3c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4b0a      	ldr	r3, [pc, #40]	; (8001574 <HAL_Init+0x3c>)
 800154a:	2140      	movs	r1, #64	; 0x40
 800154c:	430a      	orrs	r2, r1
 800154e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001550:	2003      	movs	r0, #3
 8001552:	f000 f811 	bl	8001578 <HAL_InitTick>
 8001556:	1e03      	subs	r3, r0, #0
 8001558:	d003      	beq.n	8001562 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800155a:	1dfb      	adds	r3, r7, #7
 800155c:	2201      	movs	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
 8001560:	e001      	b.n	8001566 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001562:	f7ff fb6d 	bl	8000c40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	781b      	ldrb	r3, [r3, #0]
}
 800156a:	0018      	movs	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	b002      	add	sp, #8
 8001570:	bd80      	pop	{r7, pc}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	40022000 	.word	0x40022000

08001578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <HAL_InitTick+0x5c>)
 8001582:	681c      	ldr	r4, [r3, #0]
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <HAL_InitTick+0x60>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	0019      	movs	r1, r3
 800158a:	23fa      	movs	r3, #250	; 0xfa
 800158c:	0098      	lsls	r0, r3, #2
 800158e:	f7fe fdcd 	bl	800012c <__udivsi3>
 8001592:	0003      	movs	r3, r0
 8001594:	0019      	movs	r1, r3
 8001596:	0020      	movs	r0, r4
 8001598:	f7fe fdc8 	bl	800012c <__udivsi3>
 800159c:	0003      	movs	r3, r0
 800159e:	0018      	movs	r0, r3
 80015a0:	f000 f92f 	bl	8001802 <HAL_SYSTICK_Config>
 80015a4:	1e03      	subs	r3, r0, #0
 80015a6:	d001      	beq.n	80015ac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e00f      	b.n	80015cc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b03      	cmp	r3, #3
 80015b0:	d80b      	bhi.n	80015ca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	2301      	movs	r3, #1
 80015b6:	425b      	negs	r3, r3
 80015b8:	2200      	movs	r2, #0
 80015ba:	0018      	movs	r0, r3
 80015bc:	f000 f8fc 	bl	80017b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c0:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_InitTick+0x64>)
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
 80015c8:	e000      	b.n	80015cc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
}
 80015cc:	0018      	movs	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b003      	add	sp, #12
 80015d2:	bd90      	pop	{r4, r7, pc}
 80015d4:	20000000 	.word	0x20000000
 80015d8:	20000008 	.word	0x20000008
 80015dc:	20000004 	.word	0x20000004

080015e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_IncTick+0x1c>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	001a      	movs	r2, r3
 80015ea:	4b05      	ldr	r3, [pc, #20]	; (8001600 <HAL_IncTick+0x20>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	18d2      	adds	r2, r2, r3
 80015f0:	4b03      	ldr	r3, [pc, #12]	; (8001600 <HAL_IncTick+0x20>)
 80015f2:	601a      	str	r2, [r3, #0]
}
 80015f4:	46c0      	nop			; (mov r8, r8)
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	46c0      	nop			; (mov r8, r8)
 80015fc:	20000008 	.word	0x20000008
 8001600:	200002c0 	.word	0x200002c0

08001604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  return uwTick;
 8001608:	4b02      	ldr	r3, [pc, #8]	; (8001614 <HAL_GetTick+0x10>)
 800160a:	681b      	ldr	r3, [r3, #0]
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	200002c0 	.word	0x200002c0

08001618 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001620:	f7ff fff0 	bl	8001604 <HAL_GetTick>
 8001624:	0003      	movs	r3, r0
 8001626:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	3301      	adds	r3, #1
 8001630:	d005      	beq.n	800163e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001632:	4b0a      	ldr	r3, [pc, #40]	; (800165c <HAL_Delay+0x44>)
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	001a      	movs	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	189b      	adds	r3, r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	f7ff ffe0 	bl	8001604 <HAL_GetTick>
 8001644:	0002      	movs	r2, r0
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	429a      	cmp	r2, r3
 800164e:	d8f7      	bhi.n	8001640 <HAL_Delay+0x28>
  {
  }
}
 8001650:	46c0      	nop			; (mov r8, r8)
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	46bd      	mov	sp, r7
 8001656:	b004      	add	sp, #16
 8001658:	bd80      	pop	{r7, pc}
 800165a:	46c0      	nop			; (mov r8, r8)
 800165c:	20000008 	.word	0x20000008

08001660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	0002      	movs	r2, r0
 8001668:	1dfb      	adds	r3, r7, #7
 800166a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800166c:	1dfb      	adds	r3, r7, #7
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b7f      	cmp	r3, #127	; 0x7f
 8001672:	d809      	bhi.n	8001688 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001674:	1dfb      	adds	r3, r7, #7
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	001a      	movs	r2, r3
 800167a:	231f      	movs	r3, #31
 800167c:	401a      	ands	r2, r3
 800167e:	4b04      	ldr	r3, [pc, #16]	; (8001690 <__NVIC_EnableIRQ+0x30>)
 8001680:	2101      	movs	r1, #1
 8001682:	4091      	lsls	r1, r2
 8001684:	000a      	movs	r2, r1
 8001686:	601a      	str	r2, [r3, #0]
  }
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	b002      	add	sp, #8
 800168e:	bd80      	pop	{r7, pc}
 8001690:	e000e100 	.word	0xe000e100

08001694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001694:	b590      	push	{r4, r7, lr}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	0002      	movs	r2, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	1dfb      	adds	r3, r7, #7
 80016a0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016a2:	1dfb      	adds	r3, r7, #7
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b7f      	cmp	r3, #127	; 0x7f
 80016a8:	d828      	bhi.n	80016fc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016aa:	4a2f      	ldr	r2, [pc, #188]	; (8001768 <__NVIC_SetPriority+0xd4>)
 80016ac:	1dfb      	adds	r3, r7, #7
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	b25b      	sxtb	r3, r3
 80016b2:	089b      	lsrs	r3, r3, #2
 80016b4:	33c0      	adds	r3, #192	; 0xc0
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	589b      	ldr	r3, [r3, r2]
 80016ba:	1dfa      	adds	r2, r7, #7
 80016bc:	7812      	ldrb	r2, [r2, #0]
 80016be:	0011      	movs	r1, r2
 80016c0:	2203      	movs	r2, #3
 80016c2:	400a      	ands	r2, r1
 80016c4:	00d2      	lsls	r2, r2, #3
 80016c6:	21ff      	movs	r1, #255	; 0xff
 80016c8:	4091      	lsls	r1, r2
 80016ca:	000a      	movs	r2, r1
 80016cc:	43d2      	mvns	r2, r2
 80016ce:	401a      	ands	r2, r3
 80016d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	019b      	lsls	r3, r3, #6
 80016d6:	22ff      	movs	r2, #255	; 0xff
 80016d8:	401a      	ands	r2, r3
 80016da:	1dfb      	adds	r3, r7, #7
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	0018      	movs	r0, r3
 80016e0:	2303      	movs	r3, #3
 80016e2:	4003      	ands	r3, r0
 80016e4:	00db      	lsls	r3, r3, #3
 80016e6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016e8:	481f      	ldr	r0, [pc, #124]	; (8001768 <__NVIC_SetPriority+0xd4>)
 80016ea:	1dfb      	adds	r3, r7, #7
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b25b      	sxtb	r3, r3
 80016f0:	089b      	lsrs	r3, r3, #2
 80016f2:	430a      	orrs	r2, r1
 80016f4:	33c0      	adds	r3, #192	; 0xc0
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80016fa:	e031      	b.n	8001760 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016fc:	4a1b      	ldr	r2, [pc, #108]	; (800176c <__NVIC_SetPriority+0xd8>)
 80016fe:	1dfb      	adds	r3, r7, #7
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	0019      	movs	r1, r3
 8001704:	230f      	movs	r3, #15
 8001706:	400b      	ands	r3, r1
 8001708:	3b08      	subs	r3, #8
 800170a:	089b      	lsrs	r3, r3, #2
 800170c:	3306      	adds	r3, #6
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	18d3      	adds	r3, r2, r3
 8001712:	3304      	adds	r3, #4
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	1dfa      	adds	r2, r7, #7
 8001718:	7812      	ldrb	r2, [r2, #0]
 800171a:	0011      	movs	r1, r2
 800171c:	2203      	movs	r2, #3
 800171e:	400a      	ands	r2, r1
 8001720:	00d2      	lsls	r2, r2, #3
 8001722:	21ff      	movs	r1, #255	; 0xff
 8001724:	4091      	lsls	r1, r2
 8001726:	000a      	movs	r2, r1
 8001728:	43d2      	mvns	r2, r2
 800172a:	401a      	ands	r2, r3
 800172c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	019b      	lsls	r3, r3, #6
 8001732:	22ff      	movs	r2, #255	; 0xff
 8001734:	401a      	ands	r2, r3
 8001736:	1dfb      	adds	r3, r7, #7
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	0018      	movs	r0, r3
 800173c:	2303      	movs	r3, #3
 800173e:	4003      	ands	r3, r0
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001744:	4809      	ldr	r0, [pc, #36]	; (800176c <__NVIC_SetPriority+0xd8>)
 8001746:	1dfb      	adds	r3, r7, #7
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	001c      	movs	r4, r3
 800174c:	230f      	movs	r3, #15
 800174e:	4023      	ands	r3, r4
 8001750:	3b08      	subs	r3, #8
 8001752:	089b      	lsrs	r3, r3, #2
 8001754:	430a      	orrs	r2, r1
 8001756:	3306      	adds	r3, #6
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	18c3      	adds	r3, r0, r3
 800175c:	3304      	adds	r3, #4
 800175e:	601a      	str	r2, [r3, #0]
}
 8001760:	46c0      	nop			; (mov r8, r8)
 8001762:	46bd      	mov	sp, r7
 8001764:	b003      	add	sp, #12
 8001766:	bd90      	pop	{r4, r7, pc}
 8001768:	e000e100 	.word	0xe000e100
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	1e5a      	subs	r2, r3, #1
 800177c:	2380      	movs	r3, #128	; 0x80
 800177e:	045b      	lsls	r3, r3, #17
 8001780:	429a      	cmp	r2, r3
 8001782:	d301      	bcc.n	8001788 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001784:	2301      	movs	r3, #1
 8001786:	e010      	b.n	80017aa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001788:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <SysTick_Config+0x44>)
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	3a01      	subs	r2, #1
 800178e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001790:	2301      	movs	r3, #1
 8001792:	425b      	negs	r3, r3
 8001794:	2103      	movs	r1, #3
 8001796:	0018      	movs	r0, r3
 8001798:	f7ff ff7c 	bl	8001694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <SysTick_Config+0x44>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <SysTick_Config+0x44>)
 80017a4:	2207      	movs	r2, #7
 80017a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	0018      	movs	r0, r3
 80017ac:	46bd      	mov	sp, r7
 80017ae:	b002      	add	sp, #8
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	46c0      	nop			; (mov r8, r8)
 80017b4:	e000e010 	.word	0xe000e010

080017b8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60b9      	str	r1, [r7, #8]
 80017c0:	607a      	str	r2, [r7, #4]
 80017c2:	210f      	movs	r1, #15
 80017c4:	187b      	adds	r3, r7, r1
 80017c6:	1c02      	adds	r2, r0, #0
 80017c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80017ca:	68ba      	ldr	r2, [r7, #8]
 80017cc:	187b      	adds	r3, r7, r1
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	b25b      	sxtb	r3, r3
 80017d2:	0011      	movs	r1, r2
 80017d4:	0018      	movs	r0, r3
 80017d6:	f7ff ff5d 	bl	8001694 <__NVIC_SetPriority>
}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	46bd      	mov	sp, r7
 80017de:	b004      	add	sp, #16
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	0002      	movs	r2, r0
 80017ea:	1dfb      	adds	r3, r7, #7
 80017ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017ee:	1dfb      	adds	r3, r7, #7
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	0018      	movs	r0, r3
 80017f6:	f7ff ff33 	bl	8001660 <__NVIC_EnableIRQ>
}
 80017fa:	46c0      	nop			; (mov r8, r8)
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b002      	add	sp, #8
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b082      	sub	sp, #8
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	0018      	movs	r0, r3
 800180e:	f7ff ffaf 	bl	8001770 <SysTick_Config>
 8001812:	0003      	movs	r3, r0
}
 8001814:	0018      	movs	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	b002      	add	sp, #8
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800182e:	2300      	movs	r3, #0
 8001830:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001832:	e155      	b.n	8001ae0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2101      	movs	r1, #1
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	4091      	lsls	r1, r2
 800183e:	000a      	movs	r2, r1
 8001840:	4013      	ands	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d100      	bne.n	800184c <HAL_GPIO_Init+0x30>
 800184a:	e146      	b.n	8001ada <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	2203      	movs	r2, #3
 8001852:	4013      	ands	r3, r2
 8001854:	2b01      	cmp	r3, #1
 8001856:	d005      	beq.n	8001864 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2203      	movs	r2, #3
 800185e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001860:	2b02      	cmp	r3, #2
 8001862:	d130      	bne.n	80018c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	2203      	movs	r2, #3
 8001870:	409a      	lsls	r2, r3
 8001872:	0013      	movs	r3, r2
 8001874:	43da      	mvns	r2, r3
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	4013      	ands	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	68da      	ldr	r2, [r3, #12]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	409a      	lsls	r2, r3
 8001886:	0013      	movs	r3, r2
 8001888:	693a      	ldr	r2, [r7, #16]
 800188a:	4313      	orrs	r3, r2
 800188c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800189a:	2201      	movs	r2, #1
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	409a      	lsls	r2, r3
 80018a0:	0013      	movs	r3, r2
 80018a2:	43da      	mvns	r2, r3
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	091b      	lsrs	r3, r3, #4
 80018b0:	2201      	movs	r2, #1
 80018b2:	401a      	ands	r2, r3
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	409a      	lsls	r2, r3
 80018b8:	0013      	movs	r3, r2
 80018ba:	693a      	ldr	r2, [r7, #16]
 80018bc:	4313      	orrs	r3, r2
 80018be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2203      	movs	r2, #3
 80018cc:	4013      	ands	r3, r2
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d017      	beq.n	8001902 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	2203      	movs	r2, #3
 80018de:	409a      	lsls	r2, r3
 80018e0:	0013      	movs	r3, r2
 80018e2:	43da      	mvns	r2, r3
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	4013      	ands	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	689a      	ldr	r2, [r3, #8]
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	409a      	lsls	r2, r3
 80018f4:	0013      	movs	r3, r2
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2203      	movs	r2, #3
 8001908:	4013      	ands	r3, r2
 800190a:	2b02      	cmp	r3, #2
 800190c:	d123      	bne.n	8001956 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	08da      	lsrs	r2, r3, #3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3208      	adds	r2, #8
 8001916:	0092      	lsls	r2, r2, #2
 8001918:	58d3      	ldr	r3, [r2, r3]
 800191a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	2207      	movs	r2, #7
 8001920:	4013      	ands	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	220f      	movs	r2, #15
 8001926:	409a      	lsls	r2, r3
 8001928:	0013      	movs	r3, r2
 800192a:	43da      	mvns	r2, r3
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	691a      	ldr	r2, [r3, #16]
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	2107      	movs	r1, #7
 800193a:	400b      	ands	r3, r1
 800193c:	009b      	lsls	r3, r3, #2
 800193e:	409a      	lsls	r2, r3
 8001940:	0013      	movs	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	08da      	lsrs	r2, r3, #3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3208      	adds	r2, #8
 8001950:	0092      	lsls	r2, r2, #2
 8001952:	6939      	ldr	r1, [r7, #16]
 8001954:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	2203      	movs	r2, #3
 8001962:	409a      	lsls	r2, r3
 8001964:	0013      	movs	r3, r2
 8001966:	43da      	mvns	r2, r3
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	4013      	ands	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2203      	movs	r2, #3
 8001974:	401a      	ands	r2, r3
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	409a      	lsls	r2, r3
 800197c:	0013      	movs	r3, r2
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	23c0      	movs	r3, #192	; 0xc0
 8001990:	029b      	lsls	r3, r3, #10
 8001992:	4013      	ands	r3, r2
 8001994:	d100      	bne.n	8001998 <HAL_GPIO_Init+0x17c>
 8001996:	e0a0      	b.n	8001ada <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001998:	4b57      	ldr	r3, [pc, #348]	; (8001af8 <HAL_GPIO_Init+0x2dc>)
 800199a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800199c:	4b56      	ldr	r3, [pc, #344]	; (8001af8 <HAL_GPIO_Init+0x2dc>)
 800199e:	2101      	movs	r1, #1
 80019a0:	430a      	orrs	r2, r1
 80019a2:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80019a4:	4a55      	ldr	r2, [pc, #340]	; (8001afc <HAL_GPIO_Init+0x2e0>)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	3302      	adds	r3, #2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	589b      	ldr	r3, [r3, r2]
 80019b0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	2203      	movs	r2, #3
 80019b6:	4013      	ands	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	220f      	movs	r2, #15
 80019bc:	409a      	lsls	r2, r3
 80019be:	0013      	movs	r3, r2
 80019c0:	43da      	mvns	r2, r3
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	4013      	ands	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	23a0      	movs	r3, #160	; 0xa0
 80019cc:	05db      	lsls	r3, r3, #23
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d01f      	beq.n	8001a12 <HAL_GPIO_Init+0x1f6>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a4a      	ldr	r2, [pc, #296]	; (8001b00 <HAL_GPIO_Init+0x2e4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d019      	beq.n	8001a0e <HAL_GPIO_Init+0x1f2>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a49      	ldr	r2, [pc, #292]	; (8001b04 <HAL_GPIO_Init+0x2e8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d013      	beq.n	8001a0a <HAL_GPIO_Init+0x1ee>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a48      	ldr	r2, [pc, #288]	; (8001b08 <HAL_GPIO_Init+0x2ec>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d00d      	beq.n	8001a06 <HAL_GPIO_Init+0x1ea>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a47      	ldr	r2, [pc, #284]	; (8001b0c <HAL_GPIO_Init+0x2f0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d007      	beq.n	8001a02 <HAL_GPIO_Init+0x1e6>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a46      	ldr	r2, [pc, #280]	; (8001b10 <HAL_GPIO_Init+0x2f4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d101      	bne.n	80019fe <HAL_GPIO_Init+0x1e2>
 80019fa:	2305      	movs	r3, #5
 80019fc:	e00a      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 80019fe:	2306      	movs	r3, #6
 8001a00:	e008      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 8001a02:	2304      	movs	r3, #4
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e004      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_GPIO_Init+0x1f8>
 8001a12:	2300      	movs	r3, #0
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	2103      	movs	r1, #3
 8001a18:	400a      	ands	r2, r1
 8001a1a:	0092      	lsls	r2, r2, #2
 8001a1c:	4093      	lsls	r3, r2
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a24:	4935      	ldr	r1, [pc, #212]	; (8001afc <HAL_GPIO_Init+0x2e0>)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a32:	4b38      	ldr	r3, [pc, #224]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	43da      	mvns	r2, r3
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685a      	ldr	r2, [r3, #4]
 8001a46:	2380      	movs	r3, #128	; 0x80
 8001a48:	025b      	lsls	r3, r3, #9
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d003      	beq.n	8001a56 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a56:	4b2f      	ldr	r3, [pc, #188]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001a58:	693a      	ldr	r2, [r7, #16]
 8001a5a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a5c:	4b2d      	ldr	r3, [pc, #180]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	43da      	mvns	r2, r3
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685a      	ldr	r2, [r3, #4]
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	029b      	lsls	r3, r3, #10
 8001a74:	4013      	ands	r3, r2
 8001a76:	d003      	beq.n	8001a80 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a80:	4b24      	ldr	r3, [pc, #144]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a86:	4b23      	ldr	r3, [pc, #140]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	43da      	mvns	r2, r3
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	2380      	movs	r3, #128	; 0x80
 8001a9c:	035b      	lsls	r3, r3, #13
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001aaa:	4b1a      	ldr	r3, [pc, #104]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001aac:	693a      	ldr	r2, [r7, #16]
 8001aae:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ab0:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	43da      	mvns	r2, r3
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4013      	ands	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	2380      	movs	r3, #128	; 0x80
 8001ac6:	039b      	lsls	r3, r3, #14
 8001ac8:	4013      	ands	r3, r2
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ad4:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3301      	adds	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	40da      	lsrs	r2, r3
 8001ae8:	1e13      	subs	r3, r2, #0
 8001aea:	d000      	beq.n	8001aee <HAL_GPIO_Init+0x2d2>
 8001aec:	e6a2      	b.n	8001834 <HAL_GPIO_Init+0x18>
  }
}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	46c0      	nop			; (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b006      	add	sp, #24
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40010000 	.word	0x40010000
 8001b00:	50000400 	.word	0x50000400
 8001b04:	50000800 	.word	0x50000800
 8001b08:	50000c00 	.word	0x50000c00
 8001b0c:	50001000 	.word	0x50001000
 8001b10:	50001c00 	.word	0x50001c00
 8001b14:	40010400 	.word	0x40010400

08001b18 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	000a      	movs	r2, r1
 8001b22:	1cbb      	adds	r3, r7, #2
 8001b24:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	691b      	ldr	r3, [r3, #16]
 8001b2a:	1cba      	adds	r2, r7, #2
 8001b2c:	8812      	ldrh	r2, [r2, #0]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d004      	beq.n	8001b3c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001b32:	230f      	movs	r3, #15
 8001b34:	18fb      	adds	r3, r7, r3
 8001b36:	2201      	movs	r2, #1
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e003      	b.n	8001b44 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001b44:	230f      	movs	r3, #15
 8001b46:	18fb      	adds	r3, r7, r3
 8001b48:	781b      	ldrb	r3, [r3, #0]
}
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	b004      	add	sp, #16
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	0008      	movs	r0, r1
 8001b5c:	0011      	movs	r1, r2
 8001b5e:	1cbb      	adds	r3, r7, #2
 8001b60:	1c02      	adds	r2, r0, #0
 8001b62:	801a      	strh	r2, [r3, #0]
 8001b64:	1c7b      	adds	r3, r7, #1
 8001b66:	1c0a      	adds	r2, r1, #0
 8001b68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b6a:	1c7b      	adds	r3, r7, #1
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d004      	beq.n	8001b7c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b72:	1cbb      	adds	r3, r7, #2
 8001b74:	881a      	ldrh	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001b7a:	e003      	b.n	8001b84 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001b7c:	1cbb      	adds	r3, r7, #2
 8001b7e:	881a      	ldrh	r2, [r3, #0]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b84:	46c0      	nop			; (mov r8, r8)
 8001b86:	46bd      	mov	sp, r7
 8001b88:	b002      	add	sp, #8
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	0002      	movs	r2, r0
 8001b94:	1dbb      	adds	r3, r7, #6
 8001b96:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001b9a:	695b      	ldr	r3, [r3, #20]
 8001b9c:	1dba      	adds	r2, r7, #6
 8001b9e:	8812      	ldrh	r2, [r2, #0]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	d008      	beq.n	8001bb6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001ba6:	1dba      	adds	r2, r7, #6
 8001ba8:	8812      	ldrh	r2, [r2, #0]
 8001baa:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bac:	1dbb      	adds	r3, r7, #6
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f7ff f811 	bl	8000bd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	b002      	add	sp, #8
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	40010400 	.word	0x40010400

08001bc4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001bc4:	b5b0      	push	{r4, r5, r7, lr}
 8001bc6:	b08a      	sub	sp, #40	; 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d102      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	f000 fbbf 	bl	8002356 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd8:	4bc9      	ldr	r3, [pc, #804]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	220c      	movs	r2, #12
 8001bde:	4013      	ands	r3, r2
 8001be0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001be2:	4bc7      	ldr	r3, [pc, #796]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001be4:	68da      	ldr	r2, [r3, #12]
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	025b      	lsls	r3, r3, #9
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d100      	bne.n	8001bfa <HAL_RCC_OscConfig+0x36>
 8001bf8:	e07e      	b.n	8001cf8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d007      	beq.n	8001c10 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c00:	69fb      	ldr	r3, [r7, #28]
 8001c02:	2b0c      	cmp	r3, #12
 8001c04:	d112      	bne.n	8001c2c <HAL_RCC_OscConfig+0x68>
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	2380      	movs	r3, #128	; 0x80
 8001c0a:	025b      	lsls	r3, r3, #9
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d10d      	bne.n	8001c2c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c10:	4bbb      	ldr	r3, [pc, #748]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	029b      	lsls	r3, r3, #10
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d100      	bne.n	8001c1e <HAL_RCC_OscConfig+0x5a>
 8001c1c:	e06b      	b.n	8001cf6 <HAL_RCC_OscConfig+0x132>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d167      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	f000 fb95 	bl	8002356 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	685a      	ldr	r2, [r3, #4]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	025b      	lsls	r3, r3, #9
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d107      	bne.n	8001c48 <HAL_RCC_OscConfig+0x84>
 8001c38:	4bb1      	ldr	r3, [pc, #708]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4bb0      	ldr	r3, [pc, #704]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c3e:	2180      	movs	r1, #128	; 0x80
 8001c40:	0249      	lsls	r1, r1, #9
 8001c42:	430a      	orrs	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	e027      	b.n	8001c98 <HAL_RCC_OscConfig+0xd4>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	23a0      	movs	r3, #160	; 0xa0
 8001c4e:	02db      	lsls	r3, r3, #11
 8001c50:	429a      	cmp	r2, r3
 8001c52:	d10e      	bne.n	8001c72 <HAL_RCC_OscConfig+0xae>
 8001c54:	4baa      	ldr	r3, [pc, #680]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4ba9      	ldr	r3, [pc, #676]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c5a:	2180      	movs	r1, #128	; 0x80
 8001c5c:	02c9      	lsls	r1, r1, #11
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	4ba7      	ldr	r3, [pc, #668]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	4ba6      	ldr	r3, [pc, #664]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c68:	2180      	movs	r1, #128	; 0x80
 8001c6a:	0249      	lsls	r1, r1, #9
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e012      	b.n	8001c98 <HAL_RCC_OscConfig+0xd4>
 8001c72:	4ba3      	ldr	r3, [pc, #652]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	4ba2      	ldr	r3, [pc, #648]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c78:	49a2      	ldr	r1, [pc, #648]	; (8001f04 <HAL_RCC_OscConfig+0x340>)
 8001c7a:	400a      	ands	r2, r1
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	4ba0      	ldr	r3, [pc, #640]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	025b      	lsls	r3, r3, #9
 8001c86:	4013      	ands	r3, r2
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4b9c      	ldr	r3, [pc, #624]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b9b      	ldr	r3, [pc, #620]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001c92:	499d      	ldr	r1, [pc, #628]	; (8001f08 <HAL_RCC_OscConfig+0x344>)
 8001c94:	400a      	ands	r2, r1
 8001c96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d015      	beq.n	8001ccc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca0:	f7ff fcb0 	bl	8001604 <HAL_GetTick>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ca8:	e009      	b.n	8001cbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001caa:	f7ff fcab 	bl	8001604 <HAL_GetTick>
 8001cae:	0002      	movs	r2, r0
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b64      	cmp	r3, #100	; 0x64
 8001cb6:	d902      	bls.n	8001cbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	f000 fb4c 	bl	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cbe:	4b90      	ldr	r3, [pc, #576]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	2380      	movs	r3, #128	; 0x80
 8001cc4:	029b      	lsls	r3, r3, #10
 8001cc6:	4013      	ands	r3, r2
 8001cc8:	d0ef      	beq.n	8001caa <HAL_RCC_OscConfig+0xe6>
 8001cca:	e015      	b.n	8001cf8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ccc:	f7ff fc9a 	bl	8001604 <HAL_GetTick>
 8001cd0:	0003      	movs	r3, r0
 8001cd2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001cd4:	e008      	b.n	8001ce8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cd6:	f7ff fc95 	bl	8001604 <HAL_GetTick>
 8001cda:	0002      	movs	r2, r0
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	1ad3      	subs	r3, r2, r3
 8001ce0:	2b64      	cmp	r3, #100	; 0x64
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e336      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ce8:	4b85      	ldr	r3, [pc, #532]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	029b      	lsls	r3, r3, #10
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d1f0      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x112>
 8001cf4:	e000      	b.n	8001cf8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	4013      	ands	r3, r2
 8001d00:	d100      	bne.n	8001d04 <HAL_RCC_OscConfig+0x140>
 8001d02:	e099      	b.n	8001e38 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0c:	2220      	movs	r2, #32
 8001d0e:	4013      	ands	r3, r2
 8001d10:	d009      	beq.n	8001d26 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001d12:	4b7b      	ldr	r3, [pc, #492]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b7a      	ldr	r3, [pc, #488]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d18:	2120      	movs	r1, #32
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d20:	2220      	movs	r2, #32
 8001d22:	4393      	bics	r3, r2
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d005      	beq.n	8001d38 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	2b0c      	cmp	r3, #12
 8001d30:	d13e      	bne.n	8001db0 <HAL_RCC_OscConfig+0x1ec>
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d13b      	bne.n	8001db0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001d38:	4b71      	ldr	r3, [pc, #452]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d004      	beq.n	8001d4c <HAL_RCC_OscConfig+0x188>
 8001d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e304      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d4c:	4b6c      	ldr	r3, [pc, #432]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	4a6e      	ldr	r2, [pc, #440]	; (8001f0c <HAL_RCC_OscConfig+0x348>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	691b      	ldr	r3, [r3, #16]
 8001d5a:	021a      	lsls	r2, r3, #8
 8001d5c:	4b68      	ldr	r3, [pc, #416]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001d62:	4b67      	ldr	r3, [pc, #412]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2209      	movs	r2, #9
 8001d68:	4393      	bics	r3, r2
 8001d6a:	0019      	movs	r1, r3
 8001d6c:	4b64      	ldr	r3, [pc, #400]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d70:	430a      	orrs	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d74:	f000 fc42 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 8001d78:	0001      	movs	r1, r0
 8001d7a:	4b61      	ldr	r3, [pc, #388]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	091b      	lsrs	r3, r3, #4
 8001d80:	220f      	movs	r2, #15
 8001d82:	4013      	ands	r3, r2
 8001d84:	4a62      	ldr	r2, [pc, #392]	; (8001f10 <HAL_RCC_OscConfig+0x34c>)
 8001d86:	5cd3      	ldrb	r3, [r2, r3]
 8001d88:	000a      	movs	r2, r1
 8001d8a:	40da      	lsrs	r2, r3
 8001d8c:	4b61      	ldr	r3, [pc, #388]	; (8001f14 <HAL_RCC_OscConfig+0x350>)
 8001d8e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001d90:	4b61      	ldr	r3, [pc, #388]	; (8001f18 <HAL_RCC_OscConfig+0x354>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2513      	movs	r5, #19
 8001d96:	197c      	adds	r4, r7, r5
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f7ff fbed 	bl	8001578 <HAL_InitTick>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001da2:	197b      	adds	r3, r7, r5
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d046      	beq.n	8001e38 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8001daa:	197b      	adds	r3, r7, r5
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	e2d2      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d027      	beq.n	8001e06 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001db6:	4b52      	ldr	r3, [pc, #328]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2209      	movs	r2, #9
 8001dbc:	4393      	bics	r3, r2
 8001dbe:	0019      	movs	r1, r3
 8001dc0:	4b4f      	ldr	r3, [pc, #316]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fc1c 	bl	8001604 <HAL_GetTick>
 8001dcc:	0003      	movs	r3, r0
 8001dce:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dd2:	f7ff fc17 	bl	8001604 <HAL_GetTick>
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e2b8      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001de4:	4b46      	ldr	r3, [pc, #280]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2204      	movs	r2, #4
 8001dea:	4013      	ands	r3, r2
 8001dec:	d0f1      	beq.n	8001dd2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dee:	4b44      	ldr	r3, [pc, #272]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	4a46      	ldr	r2, [pc, #280]	; (8001f0c <HAL_RCC_OscConfig+0x348>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	0019      	movs	r1, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
 8001dfc:	021a      	lsls	r2, r3, #8
 8001dfe:	4b40      	ldr	r3, [pc, #256]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e00:	430a      	orrs	r2, r1
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	e018      	b.n	8001e38 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e06:	4b3e      	ldr	r3, [pc, #248]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	4b3d      	ldr	r3, [pc, #244]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	438a      	bics	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e12:	f7ff fbf7 	bl	8001604 <HAL_GetTick>
 8001e16:	0003      	movs	r3, r0
 8001e18:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e1c:	f7ff fbf2 	bl	8001604 <HAL_GetTick>
 8001e20:	0002      	movs	r2, r0
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e293      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001e2e:	4b34      	ldr	r3, [pc, #208]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2204      	movs	r2, #4
 8001e34:	4013      	ands	r3, r2
 8001e36:	d1f1      	bne.n	8001e1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2210      	movs	r2, #16
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d100      	bne.n	8001e44 <HAL_RCC_OscConfig+0x280>
 8001e42:	e0a2      	b.n	8001f8a <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e44:	69fb      	ldr	r3, [r7, #28]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d140      	bne.n	8001ecc <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e4a:	4b2d      	ldr	r3, [pc, #180]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4013      	ands	r3, r2
 8001e54:	d005      	beq.n	8001e62 <HAL_RCC_OscConfig+0x29e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69db      	ldr	r3, [r3, #28]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e279      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e62:	4b27      	ldr	r3, [pc, #156]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4a2d      	ldr	r2, [pc, #180]	; (8001f1c <HAL_RCC_OscConfig+0x358>)
 8001e68:	4013      	ands	r3, r2
 8001e6a:	0019      	movs	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e70:	4b23      	ldr	r3, [pc, #140]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e72:	430a      	orrs	r2, r1
 8001e74:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e76:	4b22      	ldr	r3, [pc, #136]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	021b      	lsls	r3, r3, #8
 8001e7c:	0a19      	lsrs	r1, r3, #8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	061a      	lsls	r2, r3, #24
 8001e84:	4b1e      	ldr	r3, [pc, #120]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e86:	430a      	orrs	r2, r1
 8001e88:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	0b5b      	lsrs	r3, r3, #13
 8001e90:	3301      	adds	r3, #1
 8001e92:	2280      	movs	r2, #128	; 0x80
 8001e94:	0212      	lsls	r2, r2, #8
 8001e96:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001e98:	4b19      	ldr	r3, [pc, #100]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	091b      	lsrs	r3, r3, #4
 8001e9e:	210f      	movs	r1, #15
 8001ea0:	400b      	ands	r3, r1
 8001ea2:	491b      	ldr	r1, [pc, #108]	; (8001f10 <HAL_RCC_OscConfig+0x34c>)
 8001ea4:	5ccb      	ldrb	r3, [r1, r3]
 8001ea6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001ea8:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <HAL_RCC_OscConfig+0x350>)
 8001eaa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001eac:	4b1a      	ldr	r3, [pc, #104]	; (8001f18 <HAL_RCC_OscConfig+0x354>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2513      	movs	r5, #19
 8001eb2:	197c      	adds	r4, r7, r5
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	f7ff fb5f 	bl	8001578 <HAL_InitTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001ebe:	197b      	adds	r3, r7, r5
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d061      	beq.n	8001f8a <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8001ec6:	197b      	adds	r3, r7, r5
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	e244      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	69db      	ldr	r3, [r3, #28]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d040      	beq.n	8001f56 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001ed4:	4b0a      	ldr	r3, [pc, #40]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <HAL_RCC_OscConfig+0x33c>)
 8001eda:	2180      	movs	r1, #128	; 0x80
 8001edc:	0049      	lsls	r1, r1, #1
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fb8f 	bl	8001604 <HAL_GetTick>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001eea:	e019      	b.n	8001f20 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eec:	f7ff fb8a 	bl	8001604 <HAL_GetTick>
 8001ef0:	0002      	movs	r2, r0
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d912      	bls.n	8001f20 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e22b      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
 8001efe:	46c0      	nop			; (mov r8, r8)
 8001f00:	40021000 	.word	0x40021000
 8001f04:	fffeffff 	.word	0xfffeffff
 8001f08:	fffbffff 	.word	0xfffbffff
 8001f0c:	ffffe0ff 	.word	0xffffe0ff
 8001f10:	08004854 	.word	0x08004854
 8001f14:	20000000 	.word	0x20000000
 8001f18:	20000004 	.word	0x20000004
 8001f1c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001f20:	4bca      	ldr	r3, [pc, #808]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	2380      	movs	r3, #128	; 0x80
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4013      	ands	r3, r2
 8001f2a:	d0df      	beq.n	8001eec <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f2c:	4bc7      	ldr	r3, [pc, #796]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	4ac7      	ldr	r2, [pc, #796]	; (8002250 <HAL_RCC_OscConfig+0x68c>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f3a:	4bc4      	ldr	r3, [pc, #784]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f40:	4bc2      	ldr	r3, [pc, #776]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	021b      	lsls	r3, r3, #8
 8001f46:	0a19      	lsrs	r1, r3, #8
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	061a      	lsls	r2, r3, #24
 8001f4e:	4bbf      	ldr	r3, [pc, #764]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f50:	430a      	orrs	r2, r1
 8001f52:	605a      	str	r2, [r3, #4]
 8001f54:	e019      	b.n	8001f8a <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001f56:	4bbd      	ldr	r3, [pc, #756]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	4bbc      	ldr	r3, [pc, #752]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f5c:	49bd      	ldr	r1, [pc, #756]	; (8002254 <HAL_RCC_OscConfig+0x690>)
 8001f5e:	400a      	ands	r2, r1
 8001f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f62:	f7ff fb4f 	bl	8001604 <HAL_GetTick>
 8001f66:	0003      	movs	r3, r0
 8001f68:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f6c:	f7ff fb4a 	bl	8001604 <HAL_GetTick>
 8001f70:	0002      	movs	r2, r0
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e1eb      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001f7e:	4bb3      	ldr	r3, [pc, #716]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	2380      	movs	r3, #128	; 0x80
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4013      	ands	r3, r2
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2208      	movs	r2, #8
 8001f90:	4013      	ands	r3, r2
 8001f92:	d036      	beq.n	8002002 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d019      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f9c:	4bab      	ldr	r3, [pc, #684]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001f9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fa0:	4baa      	ldr	r3, [pc, #680]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001fa2:	2101      	movs	r1, #1
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fa8:	f7ff fb2c 	bl	8001604 <HAL_GetTick>
 8001fac:	0003      	movs	r3, r0
 8001fae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fb2:	f7ff fb27 	bl	8001604 <HAL_GetTick>
 8001fb6:	0002      	movs	r2, r0
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e1c8      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001fc4:	4ba1      	ldr	r3, [pc, #644]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001fc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fc8:	2202      	movs	r2, #2
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d0f1      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x3ee>
 8001fce:	e018      	b.n	8002002 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fd0:	4b9e      	ldr	r3, [pc, #632]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001fd2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001fd4:	4b9d      	ldr	r3, [pc, #628]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	438a      	bics	r2, r1
 8001fda:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fdc:	f7ff fb12 	bl	8001604 <HAL_GetTick>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fe6:	f7ff fb0d 	bl	8001604 <HAL_GetTick>
 8001fea:	0002      	movs	r2, r0
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1ae      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ff8:	4b94      	ldr	r3, [pc, #592]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8001ffa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ffc:	2202      	movs	r2, #2
 8001ffe:	4013      	ands	r3, r2
 8002000:	d1f1      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2204      	movs	r2, #4
 8002008:	4013      	ands	r3, r2
 800200a:	d100      	bne.n	800200e <HAL_RCC_OscConfig+0x44a>
 800200c:	e0ae      	b.n	800216c <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200e:	2023      	movs	r0, #35	; 0x23
 8002010:	183b      	adds	r3, r7, r0
 8002012:	2200      	movs	r2, #0
 8002014:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002016:	4b8d      	ldr	r3, [pc, #564]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800201a:	2380      	movs	r3, #128	; 0x80
 800201c:	055b      	lsls	r3, r3, #21
 800201e:	4013      	ands	r3, r2
 8002020:	d109      	bne.n	8002036 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002022:	4b8a      	ldr	r3, [pc, #552]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002024:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002026:	4b89      	ldr	r3, [pc, #548]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002028:	2180      	movs	r1, #128	; 0x80
 800202a:	0549      	lsls	r1, r1, #21
 800202c:	430a      	orrs	r2, r1
 800202e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002030:	183b      	adds	r3, r7, r0
 8002032:	2201      	movs	r2, #1
 8002034:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002036:	4b88      	ldr	r3, [pc, #544]	; (8002258 <HAL_RCC_OscConfig+0x694>)
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	2380      	movs	r3, #128	; 0x80
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	4013      	ands	r3, r2
 8002040:	d11a      	bne.n	8002078 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002042:	4b85      	ldr	r3, [pc, #532]	; (8002258 <HAL_RCC_OscConfig+0x694>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	4b84      	ldr	r3, [pc, #528]	; (8002258 <HAL_RCC_OscConfig+0x694>)
 8002048:	2180      	movs	r1, #128	; 0x80
 800204a:	0049      	lsls	r1, r1, #1
 800204c:	430a      	orrs	r2, r1
 800204e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002050:	f7ff fad8 	bl	8001604 <HAL_GetTick>
 8002054:	0003      	movs	r3, r0
 8002056:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205a:	f7ff fad3 	bl	8001604 <HAL_GetTick>
 800205e:	0002      	movs	r2, r0
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b64      	cmp	r3, #100	; 0x64
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e174      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	4b7a      	ldr	r3, [pc, #488]	; (8002258 <HAL_RCC_OscConfig+0x694>)
 800206e:	681a      	ldr	r2, [r3, #0]
 8002070:	2380      	movs	r3, #128	; 0x80
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	4013      	ands	r3, r2
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	2380      	movs	r3, #128	; 0x80
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	429a      	cmp	r2, r3
 8002082:	d107      	bne.n	8002094 <HAL_RCC_OscConfig+0x4d0>
 8002084:	4b71      	ldr	r3, [pc, #452]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002086:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002088:	4b70      	ldr	r3, [pc, #448]	; (800224c <HAL_RCC_OscConfig+0x688>)
 800208a:	2180      	movs	r1, #128	; 0x80
 800208c:	0049      	lsls	r1, r1, #1
 800208e:	430a      	orrs	r2, r1
 8002090:	651a      	str	r2, [r3, #80]	; 0x50
 8002092:	e031      	b.n	80020f8 <HAL_RCC_OscConfig+0x534>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d10c      	bne.n	80020b6 <HAL_RCC_OscConfig+0x4f2>
 800209c:	4b6b      	ldr	r3, [pc, #428]	; (800224c <HAL_RCC_OscConfig+0x688>)
 800209e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020a0:	4b6a      	ldr	r3, [pc, #424]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020a2:	496c      	ldr	r1, [pc, #432]	; (8002254 <HAL_RCC_OscConfig+0x690>)
 80020a4:	400a      	ands	r2, r1
 80020a6:	651a      	str	r2, [r3, #80]	; 0x50
 80020a8:	4b68      	ldr	r3, [pc, #416]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020aa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020ac:	4b67      	ldr	r3, [pc, #412]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020ae:	496b      	ldr	r1, [pc, #428]	; (800225c <HAL_RCC_OscConfig+0x698>)
 80020b0:	400a      	ands	r2, r1
 80020b2:	651a      	str	r2, [r3, #80]	; 0x50
 80020b4:	e020      	b.n	80020f8 <HAL_RCC_OscConfig+0x534>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	689a      	ldr	r2, [r3, #8]
 80020ba:	23a0      	movs	r3, #160	; 0xa0
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	429a      	cmp	r2, r3
 80020c0:	d10e      	bne.n	80020e0 <HAL_RCC_OscConfig+0x51c>
 80020c2:	4b62      	ldr	r3, [pc, #392]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020c6:	4b61      	ldr	r3, [pc, #388]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020c8:	2180      	movs	r1, #128	; 0x80
 80020ca:	00c9      	lsls	r1, r1, #3
 80020cc:	430a      	orrs	r2, r1
 80020ce:	651a      	str	r2, [r3, #80]	; 0x50
 80020d0:	4b5e      	ldr	r3, [pc, #376]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020d4:	4b5d      	ldr	r3, [pc, #372]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020d6:	2180      	movs	r1, #128	; 0x80
 80020d8:	0049      	lsls	r1, r1, #1
 80020da:	430a      	orrs	r2, r1
 80020dc:	651a      	str	r2, [r3, #80]	; 0x50
 80020de:	e00b      	b.n	80020f8 <HAL_RCC_OscConfig+0x534>
 80020e0:	4b5a      	ldr	r3, [pc, #360]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020e4:	4b59      	ldr	r3, [pc, #356]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020e6:	495b      	ldr	r1, [pc, #364]	; (8002254 <HAL_RCC_OscConfig+0x690>)
 80020e8:	400a      	ands	r2, r1
 80020ea:	651a      	str	r2, [r3, #80]	; 0x50
 80020ec:	4b57      	ldr	r3, [pc, #348]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020ee:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020f0:	4b56      	ldr	r3, [pc, #344]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80020f2:	495a      	ldr	r1, [pc, #360]	; (800225c <HAL_RCC_OscConfig+0x698>)
 80020f4:	400a      	ands	r2, r1
 80020f6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d015      	beq.n	800212c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002100:	f7ff fa80 	bl	8001604 <HAL_GetTick>
 8002104:	0003      	movs	r3, r0
 8002106:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002108:	e009      	b.n	800211e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800210a:	f7ff fa7b 	bl	8001604 <HAL_GetTick>
 800210e:	0002      	movs	r2, r0
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	4a52      	ldr	r2, [pc, #328]	; (8002260 <HAL_RCC_OscConfig+0x69c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d901      	bls.n	800211e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800211a:	2303      	movs	r3, #3
 800211c:	e11b      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800211e:	4b4b      	ldr	r3, [pc, #300]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002120:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4013      	ands	r3, r2
 8002128:	d0ef      	beq.n	800210a <HAL_RCC_OscConfig+0x546>
 800212a:	e014      	b.n	8002156 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800212c:	f7ff fa6a 	bl	8001604 <HAL_GetTick>
 8002130:	0003      	movs	r3, r0
 8002132:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002134:	e009      	b.n	800214a <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002136:	f7ff fa65 	bl	8001604 <HAL_GetTick>
 800213a:	0002      	movs	r2, r0
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	4a47      	ldr	r2, [pc, #284]	; (8002260 <HAL_RCC_OscConfig+0x69c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e105      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800214a:	4b40      	ldr	r3, [pc, #256]	; (800224c <HAL_RCC_OscConfig+0x688>)
 800214c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800214e:	2380      	movs	r3, #128	; 0x80
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4013      	ands	r3, r2
 8002154:	d1ef      	bne.n	8002136 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002156:	2323      	movs	r3, #35	; 0x23
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d105      	bne.n	800216c <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002160:	4b3a      	ldr	r3, [pc, #232]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002162:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002164:	4b39      	ldr	r3, [pc, #228]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002166:	493f      	ldr	r1, [pc, #252]	; (8002264 <HAL_RCC_OscConfig+0x6a0>)
 8002168:	400a      	ands	r2, r1
 800216a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2220      	movs	r2, #32
 8002172:	4013      	ands	r3, r2
 8002174:	d049      	beq.n	800220a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	699b      	ldr	r3, [r3, #24]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d026      	beq.n	80021cc <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800217e:	4b33      	ldr	r3, [pc, #204]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	4b32      	ldr	r3, [pc, #200]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002184:	2101      	movs	r1, #1
 8002186:	430a      	orrs	r2, r1
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	4b30      	ldr	r3, [pc, #192]	; (800224c <HAL_RCC_OscConfig+0x688>)
 800218c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800218e:	4b2f      	ldr	r3, [pc, #188]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002190:	2101      	movs	r1, #1
 8002192:	430a      	orrs	r2, r1
 8002194:	635a      	str	r2, [r3, #52]	; 0x34
 8002196:	4b34      	ldr	r3, [pc, #208]	; (8002268 <HAL_RCC_OscConfig+0x6a4>)
 8002198:	6a1a      	ldr	r2, [r3, #32]
 800219a:	4b33      	ldr	r3, [pc, #204]	; (8002268 <HAL_RCC_OscConfig+0x6a4>)
 800219c:	2180      	movs	r1, #128	; 0x80
 800219e:	0189      	lsls	r1, r1, #6
 80021a0:	430a      	orrs	r2, r1
 80021a2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a4:	f7ff fa2e 	bl	8001604 <HAL_GetTick>
 80021a8:	0003      	movs	r3, r0
 80021aa:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021ac:	e008      	b.n	80021c0 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021ae:	f7ff fa29 	bl	8001604 <HAL_GetTick>
 80021b2:	0002      	movs	r2, r0
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d901      	bls.n	80021c0 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80021bc:	2303      	movs	r3, #3
 80021be:	e0ca      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021c0:	4b22      	ldr	r3, [pc, #136]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	2202      	movs	r2, #2
 80021c6:	4013      	ands	r3, r2
 80021c8:	d0f1      	beq.n	80021ae <HAL_RCC_OscConfig+0x5ea>
 80021ca:	e01e      	b.n	800220a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80021cc:	4b1f      	ldr	r3, [pc, #124]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	4b1e      	ldr	r3, [pc, #120]	; (800224c <HAL_RCC_OscConfig+0x688>)
 80021d2:	2101      	movs	r1, #1
 80021d4:	438a      	bics	r2, r1
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	4b23      	ldr	r3, [pc, #140]	; (8002268 <HAL_RCC_OscConfig+0x6a4>)
 80021da:	6a1a      	ldr	r2, [r3, #32]
 80021dc:	4b22      	ldr	r3, [pc, #136]	; (8002268 <HAL_RCC_OscConfig+0x6a4>)
 80021de:	4923      	ldr	r1, [pc, #140]	; (800226c <HAL_RCC_OscConfig+0x6a8>)
 80021e0:	400a      	ands	r2, r1
 80021e2:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7ff fa0e 	bl	8001604 <HAL_GetTick>
 80021e8:	0003      	movs	r3, r0
 80021ea:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021ee:	f7ff fa09 	bl	8001604 <HAL_GetTick>
 80021f2:	0002      	movs	r2, r0
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e0aa      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002200:	4b12      	ldr	r3, [pc, #72]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2202      	movs	r2, #2
 8002206:	4013      	ands	r3, r2
 8002208:	d1f1      	bne.n	80021ee <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	2b00      	cmp	r3, #0
 8002210:	d100      	bne.n	8002214 <HAL_RCC_OscConfig+0x650>
 8002212:	e09f      	b.n	8002354 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	2b0c      	cmp	r3, #12
 8002218:	d100      	bne.n	800221c <HAL_RCC_OscConfig+0x658>
 800221a:	e078      	b.n	800230e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002220:	2b02      	cmp	r3, #2
 8002222:	d159      	bne.n	80022d8 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002224:	4b09      	ldr	r3, [pc, #36]	; (800224c <HAL_RCC_OscConfig+0x688>)
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	4b08      	ldr	r3, [pc, #32]	; (800224c <HAL_RCC_OscConfig+0x688>)
 800222a:	4911      	ldr	r1, [pc, #68]	; (8002270 <HAL_RCC_OscConfig+0x6ac>)
 800222c:	400a      	ands	r2, r1
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff f9e8 	bl	8001604 <HAL_GetTick>
 8002234:	0003      	movs	r3, r0
 8002236:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002238:	e01c      	b.n	8002274 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800223a:	f7ff f9e3 	bl	8001604 <HAL_GetTick>
 800223e:	0002      	movs	r2, r0
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d915      	bls.n	8002274 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e084      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
 800224c:	40021000 	.word	0x40021000
 8002250:	ffff1fff 	.word	0xffff1fff
 8002254:	fffffeff 	.word	0xfffffeff
 8002258:	40007000 	.word	0x40007000
 800225c:	fffffbff 	.word	0xfffffbff
 8002260:	00001388 	.word	0x00001388
 8002264:	efffffff 	.word	0xefffffff
 8002268:	40010000 	.word	0x40010000
 800226c:	ffffdfff 	.word	0xffffdfff
 8002270:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002274:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	049b      	lsls	r3, r3, #18
 800227c:	4013      	ands	r3, r2
 800227e:	d1dc      	bne.n	800223a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002280:	4b37      	ldr	r3, [pc, #220]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	4a37      	ldr	r2, [pc, #220]	; (8002364 <HAL_RCC_OscConfig+0x7a0>)
 8002286:	4013      	ands	r3, r2
 8002288:	0019      	movs	r1, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002298:	431a      	orrs	r2, r3
 800229a:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 800229c:	430a      	orrs	r2, r1
 800229e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a0:	4b2f      	ldr	r3, [pc, #188]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	4b2e      	ldr	r3, [pc, #184]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 80022a6:	2180      	movs	r1, #128	; 0x80
 80022a8:	0449      	lsls	r1, r1, #17
 80022aa:	430a      	orrs	r2, r1
 80022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ae:	f7ff f9a9 	bl	8001604 <HAL_GetTick>
 80022b2:	0003      	movs	r3, r0
 80022b4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022b6:	e008      	b.n	80022ca <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022b8:	f7ff f9a4 	bl	8001604 <HAL_GetTick>
 80022bc:	0002      	movs	r2, r0
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e045      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80022ca:	4b25      	ldr	r3, [pc, #148]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	2380      	movs	r3, #128	; 0x80
 80022d0:	049b      	lsls	r3, r3, #18
 80022d2:	4013      	ands	r3, r2
 80022d4:	d0f0      	beq.n	80022b8 <HAL_RCC_OscConfig+0x6f4>
 80022d6:	e03d      	b.n	8002354 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d8:	4b21      	ldr	r3, [pc, #132]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b20      	ldr	r3, [pc, #128]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 80022de:	4922      	ldr	r1, [pc, #136]	; (8002368 <HAL_RCC_OscConfig+0x7a4>)
 80022e0:	400a      	ands	r2, r1
 80022e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e4:	f7ff f98e 	bl	8001604 <HAL_GetTick>
 80022e8:	0003      	movs	r3, r0
 80022ea:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80022ec:	e008      	b.n	8002300 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ee:	f7ff f989 	bl	8001604 <HAL_GetTick>
 80022f2:	0002      	movs	r2, r0
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	1ad3      	subs	r3, r2, r3
 80022f8:	2b02      	cmp	r3, #2
 80022fa:	d901      	bls.n	8002300 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80022fc:	2303      	movs	r3, #3
 80022fe:	e02a      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002300:	4b17      	ldr	r3, [pc, #92]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	049b      	lsls	r3, r3, #18
 8002308:	4013      	ands	r3, r2
 800230a:	d1f0      	bne.n	80022ee <HAL_RCC_OscConfig+0x72a>
 800230c:	e022      	b.n	8002354 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002312:	2b01      	cmp	r3, #1
 8002314:	d101      	bne.n	800231a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e01d      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800231a:	4b11      	ldr	r3, [pc, #68]	; (8002360 <HAL_RCC_OscConfig+0x79c>)
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	2380      	movs	r3, #128	; 0x80
 8002324:	025b      	lsls	r3, r3, #9
 8002326:	401a      	ands	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800232c:	429a      	cmp	r2, r3
 800232e:	d10f      	bne.n	8002350 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002330:	69ba      	ldr	r2, [r7, #24]
 8002332:	23f0      	movs	r3, #240	; 0xf0
 8002334:	039b      	lsls	r3, r3, #14
 8002336:	401a      	ands	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233c:	429a      	cmp	r2, r3
 800233e:	d107      	bne.n	8002350 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	23c0      	movs	r3, #192	; 0xc0
 8002344:	041b      	lsls	r3, r3, #16
 8002346:	401a      	ands	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800234c:	429a      	cmp	r2, r3
 800234e:	d001      	beq.n	8002354 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e000      	b.n	8002356 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	0018      	movs	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	b00a      	add	sp, #40	; 0x28
 800235c:	bdb0      	pop	{r4, r5, r7, pc}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	40021000 	.word	0x40021000
 8002364:	ff02ffff 	.word	0xff02ffff
 8002368:	feffffff 	.word	0xfeffffff

0800236c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800236c:	b5b0      	push	{r4, r5, r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e128      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b96      	ldr	r3, [pc, #600]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2201      	movs	r2, #1
 8002386:	4013      	ands	r3, r2
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d91e      	bls.n	80023cc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b93      	ldr	r3, [pc, #588]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	2201      	movs	r2, #1
 8002394:	4393      	bics	r3, r2
 8002396:	0019      	movs	r1, r3
 8002398:	4b90      	ldr	r3, [pc, #576]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	430a      	orrs	r2, r1
 800239e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023a0:	f7ff f930 	bl	8001604 <HAL_GetTick>
 80023a4:	0003      	movs	r3, r0
 80023a6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a8:	e009      	b.n	80023be <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023aa:	f7ff f92b 	bl	8001604 <HAL_GetTick>
 80023ae:	0002      	movs	r2, r0
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	4a8a      	ldr	r2, [pc, #552]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e109      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023be:	4b87      	ldr	r3, [pc, #540]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2201      	movs	r2, #1
 80023c4:	4013      	ands	r3, r2
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d1ee      	bne.n	80023aa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2202      	movs	r2, #2
 80023d2:	4013      	ands	r3, r2
 80023d4:	d009      	beq.n	80023ea <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d6:	4b83      	ldr	r3, [pc, #524]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	22f0      	movs	r2, #240	; 0xf0
 80023dc:	4393      	bics	r3, r2
 80023de:	0019      	movs	r1, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	4b7f      	ldr	r3, [pc, #508]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 80023e6:	430a      	orrs	r2, r1
 80023e8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2201      	movs	r2, #1
 80023f0:	4013      	ands	r3, r2
 80023f2:	d100      	bne.n	80023f6 <HAL_RCC_ClockConfig+0x8a>
 80023f4:	e089      	b.n	800250a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d107      	bne.n	800240e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023fe:	4b79      	ldr	r3, [pc, #484]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	2380      	movs	r3, #128	; 0x80
 8002404:	029b      	lsls	r3, r3, #10
 8002406:	4013      	ands	r3, r2
 8002408:	d120      	bne.n	800244c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e0e1      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b03      	cmp	r3, #3
 8002414:	d107      	bne.n	8002426 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002416:	4b73      	ldr	r3, [pc, #460]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	2380      	movs	r3, #128	; 0x80
 800241c:	049b      	lsls	r3, r3, #18
 800241e:	4013      	ands	r3, r2
 8002420:	d114      	bne.n	800244c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e0d5      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d106      	bne.n	800243c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800242e:	4b6d      	ldr	r3, [pc, #436]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2204      	movs	r2, #4
 8002434:	4013      	ands	r3, r2
 8002436:	d109      	bne.n	800244c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0ca      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800243c:	4b69      	ldr	r3, [pc, #420]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	2380      	movs	r3, #128	; 0x80
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4013      	ands	r3, r2
 8002446:	d101      	bne.n	800244c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e0c2      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244c:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2203      	movs	r2, #3
 8002452:	4393      	bics	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	4b62      	ldr	r3, [pc, #392]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 800245c:	430a      	orrs	r2, r1
 800245e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002460:	f7ff f8d0 	bl	8001604 <HAL_GetTick>
 8002464:	0003      	movs	r3, r0
 8002466:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b02      	cmp	r3, #2
 800246e:	d111      	bne.n	8002494 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002470:	e009      	b.n	8002486 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002472:	f7ff f8c7 	bl	8001604 <HAL_GetTick>
 8002476:	0002      	movs	r2, r0
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	4a58      	ldr	r2, [pc, #352]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e0a5      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002486:	4b57      	ldr	r3, [pc, #348]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	220c      	movs	r2, #12
 800248c:	4013      	ands	r3, r2
 800248e:	2b08      	cmp	r3, #8
 8002490:	d1ef      	bne.n	8002472 <HAL_RCC_ClockConfig+0x106>
 8002492:	e03a      	b.n	800250a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b03      	cmp	r3, #3
 800249a:	d111      	bne.n	80024c0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800249c:	e009      	b.n	80024b2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800249e:	f7ff f8b1 	bl	8001604 <HAL_GetTick>
 80024a2:	0002      	movs	r2, r0
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	4a4d      	ldr	r2, [pc, #308]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e08f      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024b2:	4b4c      	ldr	r3, [pc, #304]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	220c      	movs	r2, #12
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d1ef      	bne.n	800249e <HAL_RCC_ClockConfig+0x132>
 80024be:	e024      	b.n	800250a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d11b      	bne.n	8002500 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024c8:	e009      	b.n	80024de <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ca:	f7ff f89b 	bl	8001604 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4a42      	ldr	r2, [pc, #264]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e079      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80024de:	4b41      	ldr	r3, [pc, #260]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	220c      	movs	r2, #12
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b04      	cmp	r3, #4
 80024e8:	d1ef      	bne.n	80024ca <HAL_RCC_ClockConfig+0x15e>
 80024ea:	e00e      	b.n	800250a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ec:	f7ff f88a 	bl	8001604 <HAL_GetTick>
 80024f0:	0002      	movs	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	4a3a      	ldr	r2, [pc, #232]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d901      	bls.n	8002500 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e068      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002500:	4b38      	ldr	r3, [pc, #224]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	220c      	movs	r2, #12
 8002506:	4013      	ands	r3, r2
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800250a:	4b34      	ldr	r3, [pc, #208]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	2201      	movs	r2, #1
 8002510:	4013      	ands	r3, r2
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	429a      	cmp	r2, r3
 8002516:	d21e      	bcs.n	8002556 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002518:	4b30      	ldr	r3, [pc, #192]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2201      	movs	r2, #1
 800251e:	4393      	bics	r3, r2
 8002520:	0019      	movs	r1, r3
 8002522:	4b2e      	ldr	r3, [pc, #184]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	430a      	orrs	r2, r1
 8002528:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800252a:	f7ff f86b 	bl	8001604 <HAL_GetTick>
 800252e:	0003      	movs	r3, r0
 8002530:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002532:	e009      	b.n	8002548 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002534:	f7ff f866 	bl	8001604 <HAL_GetTick>
 8002538:	0002      	movs	r2, r0
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	4a28      	ldr	r2, [pc, #160]	; (80025e0 <HAL_RCC_ClockConfig+0x274>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e044      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002548:	4b24      	ldr	r3, [pc, #144]	; (80025dc <HAL_RCC_ClockConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2201      	movs	r2, #1
 800254e:	4013      	ands	r3, r2
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d1ee      	bne.n	8002534 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2204      	movs	r2, #4
 800255c:	4013      	ands	r3, r2
 800255e:	d009      	beq.n	8002574 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002560:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	4a20      	ldr	r2, [pc, #128]	; (80025e8 <HAL_RCC_ClockConfig+0x27c>)
 8002566:	4013      	ands	r3, r2
 8002568:	0019      	movs	r1, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002570:	430a      	orrs	r2, r1
 8002572:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2208      	movs	r2, #8
 800257a:	4013      	ands	r3, r2
 800257c:	d00a      	beq.n	8002594 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800257e:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	4a1a      	ldr	r2, [pc, #104]	; (80025ec <HAL_RCC_ClockConfig+0x280>)
 8002584:	4013      	ands	r3, r2
 8002586:	0019      	movs	r1, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	00da      	lsls	r2, r3, #3
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 8002590:	430a      	orrs	r2, r1
 8002592:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002594:	f000 f832 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 8002598:	0001      	movs	r1, r0
 800259a:	4b12      	ldr	r3, [pc, #72]	; (80025e4 <HAL_RCC_ClockConfig+0x278>)
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	091b      	lsrs	r3, r3, #4
 80025a0:	220f      	movs	r2, #15
 80025a2:	4013      	ands	r3, r2
 80025a4:	4a12      	ldr	r2, [pc, #72]	; (80025f0 <HAL_RCC_ClockConfig+0x284>)
 80025a6:	5cd3      	ldrb	r3, [r2, r3]
 80025a8:	000a      	movs	r2, r1
 80025aa:	40da      	lsrs	r2, r3
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <HAL_RCC_ClockConfig+0x288>)
 80025ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80025b0:	4b11      	ldr	r3, [pc, #68]	; (80025f8 <HAL_RCC_ClockConfig+0x28c>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	250b      	movs	r5, #11
 80025b6:	197c      	adds	r4, r7, r5
 80025b8:	0018      	movs	r0, r3
 80025ba:	f7fe ffdd 	bl	8001578 <HAL_InitTick>
 80025be:	0003      	movs	r3, r0
 80025c0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80025c2:	197b      	adds	r3, r7, r5
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d002      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80025ca:	197b      	adds	r3, r7, r5
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	e000      	b.n	80025d2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80025d0:	2300      	movs	r3, #0
}
 80025d2:	0018      	movs	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	b004      	add	sp, #16
 80025d8:	bdb0      	pop	{r4, r5, r7, pc}
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	40022000 	.word	0x40022000
 80025e0:	00001388 	.word	0x00001388
 80025e4:	40021000 	.word	0x40021000
 80025e8:	fffff8ff 	.word	0xfffff8ff
 80025ec:	ffffc7ff 	.word	0xffffc7ff
 80025f0:	08004854 	.word	0x08004854
 80025f4:	20000000 	.word	0x20000000
 80025f8:	20000004 	.word	0x20000004

080025fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025fc:	b5b0      	push	{r4, r5, r7, lr}
 80025fe:	b08e      	sub	sp, #56	; 0x38
 8002600:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002602:	4b4c      	ldr	r3, [pc, #304]	; (8002734 <HAL_RCC_GetSysClockFreq+0x138>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800260a:	230c      	movs	r3, #12
 800260c:	4013      	ands	r3, r2
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d014      	beq.n	800263c <HAL_RCC_GetSysClockFreq+0x40>
 8002612:	d900      	bls.n	8002616 <HAL_RCC_GetSysClockFreq+0x1a>
 8002614:	e07b      	b.n	800270e <HAL_RCC_GetSysClockFreq+0x112>
 8002616:	2b04      	cmp	r3, #4
 8002618:	d002      	beq.n	8002620 <HAL_RCC_GetSysClockFreq+0x24>
 800261a:	2b08      	cmp	r3, #8
 800261c:	d00b      	beq.n	8002636 <HAL_RCC_GetSysClockFreq+0x3a>
 800261e:	e076      	b.n	800270e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002620:	4b44      	ldr	r3, [pc, #272]	; (8002734 <HAL_RCC_GetSysClockFreq+0x138>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2210      	movs	r2, #16
 8002626:	4013      	ands	r3, r2
 8002628:	d002      	beq.n	8002630 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800262a:	4b43      	ldr	r3, [pc, #268]	; (8002738 <HAL_RCC_GetSysClockFreq+0x13c>)
 800262c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800262e:	e07c      	b.n	800272a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002630:	4b42      	ldr	r3, [pc, #264]	; (800273c <HAL_RCC_GetSysClockFreq+0x140>)
 8002632:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002634:	e079      	b.n	800272a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002636:	4b42      	ldr	r3, [pc, #264]	; (8002740 <HAL_RCC_GetSysClockFreq+0x144>)
 8002638:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800263a:	e076      	b.n	800272a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800263c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263e:	0c9a      	lsrs	r2, r3, #18
 8002640:	230f      	movs	r3, #15
 8002642:	401a      	ands	r2, r3
 8002644:	4b3f      	ldr	r3, [pc, #252]	; (8002744 <HAL_RCC_GetSysClockFreq+0x148>)
 8002646:	5c9b      	ldrb	r3, [r3, r2]
 8002648:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800264a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800264c:	0d9a      	lsrs	r2, r3, #22
 800264e:	2303      	movs	r3, #3
 8002650:	4013      	ands	r3, r2
 8002652:	3301      	adds	r3, #1
 8002654:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002656:	4b37      	ldr	r3, [pc, #220]	; (8002734 <HAL_RCC_GetSysClockFreq+0x138>)
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	2380      	movs	r3, #128	; 0x80
 800265c:	025b      	lsls	r3, r3, #9
 800265e:	4013      	ands	r3, r2
 8002660:	d01a      	beq.n	8002698 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002664:	61bb      	str	r3, [r7, #24]
 8002666:	2300      	movs	r3, #0
 8002668:	61fb      	str	r3, [r7, #28]
 800266a:	4a35      	ldr	r2, [pc, #212]	; (8002740 <HAL_RCC_GetSysClockFreq+0x144>)
 800266c:	2300      	movs	r3, #0
 800266e:	69b8      	ldr	r0, [r7, #24]
 8002670:	69f9      	ldr	r1, [r7, #28]
 8002672:	f7fd fe07 	bl	8000284 <__aeabi_lmul>
 8002676:	0002      	movs	r2, r0
 8002678:	000b      	movs	r3, r1
 800267a:	0010      	movs	r0, r2
 800267c:	0019      	movs	r1, r3
 800267e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	2300      	movs	r3, #0
 8002684:	617b      	str	r3, [r7, #20]
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f7fd fddb 	bl	8000244 <__aeabi_uldivmod>
 800268e:	0002      	movs	r2, r0
 8002690:	000b      	movs	r3, r1
 8002692:	0013      	movs	r3, r2
 8002694:	637b      	str	r3, [r7, #52]	; 0x34
 8002696:	e037      	b.n	8002708 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002698:	4b26      	ldr	r3, [pc, #152]	; (8002734 <HAL_RCC_GetSysClockFreq+0x138>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2210      	movs	r2, #16
 800269e:	4013      	ands	r3, r2
 80026a0:	d01a      	beq.n	80026d8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80026a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a4:	60bb      	str	r3, [r7, #8]
 80026a6:	2300      	movs	r3, #0
 80026a8:	60fb      	str	r3, [r7, #12]
 80026aa:	4a23      	ldr	r2, [pc, #140]	; (8002738 <HAL_RCC_GetSysClockFreq+0x13c>)
 80026ac:	2300      	movs	r3, #0
 80026ae:	68b8      	ldr	r0, [r7, #8]
 80026b0:	68f9      	ldr	r1, [r7, #12]
 80026b2:	f7fd fde7 	bl	8000284 <__aeabi_lmul>
 80026b6:	0002      	movs	r2, r0
 80026b8:	000b      	movs	r3, r1
 80026ba:	0010      	movs	r0, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	603b      	str	r3, [r7, #0]
 80026c2:	2300      	movs	r3, #0
 80026c4:	607b      	str	r3, [r7, #4]
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f7fd fdbb 	bl	8000244 <__aeabi_uldivmod>
 80026ce:	0002      	movs	r2, r0
 80026d0:	000b      	movs	r3, r1
 80026d2:	0013      	movs	r3, r2
 80026d4:	637b      	str	r3, [r7, #52]	; 0x34
 80026d6:	e017      	b.n	8002708 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80026d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026da:	0018      	movs	r0, r3
 80026dc:	2300      	movs	r3, #0
 80026de:	0019      	movs	r1, r3
 80026e0:	4a16      	ldr	r2, [pc, #88]	; (800273c <HAL_RCC_GetSysClockFreq+0x140>)
 80026e2:	2300      	movs	r3, #0
 80026e4:	f7fd fdce 	bl	8000284 <__aeabi_lmul>
 80026e8:	0002      	movs	r2, r0
 80026ea:	000b      	movs	r3, r1
 80026ec:	0010      	movs	r0, r2
 80026ee:	0019      	movs	r1, r3
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	001c      	movs	r4, r3
 80026f4:	2300      	movs	r3, #0
 80026f6:	001d      	movs	r5, r3
 80026f8:	0022      	movs	r2, r4
 80026fa:	002b      	movs	r3, r5
 80026fc:	f7fd fda2 	bl	8000244 <__aeabi_uldivmod>
 8002700:	0002      	movs	r2, r0
 8002702:	000b      	movs	r3, r1
 8002704:	0013      	movs	r3, r2
 8002706:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800270a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800270c:	e00d      	b.n	800272a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800270e:	4b09      	ldr	r3, [pc, #36]	; (8002734 <HAL_RCC_GetSysClockFreq+0x138>)
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	0b5b      	lsrs	r3, r3, #13
 8002714:	2207      	movs	r2, #7
 8002716:	4013      	ands	r3, r2
 8002718:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800271a:	6a3b      	ldr	r3, [r7, #32]
 800271c:	3301      	adds	r3, #1
 800271e:	2280      	movs	r2, #128	; 0x80
 8002720:	0212      	lsls	r2, r2, #8
 8002722:	409a      	lsls	r2, r3
 8002724:	0013      	movs	r3, r2
 8002726:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002728:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800272c:	0018      	movs	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	b00e      	add	sp, #56	; 0x38
 8002732:	bdb0      	pop	{r4, r5, r7, pc}
 8002734:	40021000 	.word	0x40021000
 8002738:	003d0900 	.word	0x003d0900
 800273c:	00f42400 	.word	0x00f42400
 8002740:	007a1200 	.word	0x007a1200
 8002744:	0800486c 	.word	0x0800486c

08002748 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800274c:	4b02      	ldr	r3, [pc, #8]	; (8002758 <HAL_RCC_GetHCLKFreq+0x10>)
 800274e:	681b      	ldr	r3, [r3, #0]
}
 8002750:	0018      	movs	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	20000000 	.word	0x20000000

0800275c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002760:	f7ff fff2 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 8002764:	0001      	movs	r1, r0
 8002766:	4b06      	ldr	r3, [pc, #24]	; (8002780 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	0a1b      	lsrs	r3, r3, #8
 800276c:	2207      	movs	r2, #7
 800276e:	4013      	ands	r3, r2
 8002770:	4a04      	ldr	r2, [pc, #16]	; (8002784 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002772:	5cd3      	ldrb	r3, [r2, r3]
 8002774:	40d9      	lsrs	r1, r3
 8002776:	000b      	movs	r3, r1
}
 8002778:	0018      	movs	r0, r3
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	46c0      	nop			; (mov r8, r8)
 8002780:	40021000 	.word	0x40021000
 8002784:	08004864 	.word	0x08004864

08002788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800278c:	f7ff ffdc 	bl	8002748 <HAL_RCC_GetHCLKFreq>
 8002790:	0001      	movs	r1, r0
 8002792:	4b06      	ldr	r3, [pc, #24]	; (80027ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	0adb      	lsrs	r3, r3, #11
 8002798:	2207      	movs	r2, #7
 800279a:	4013      	ands	r3, r2
 800279c:	4a04      	ldr	r2, [pc, #16]	; (80027b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800279e:	5cd3      	ldrb	r3, [r2, r3]
 80027a0:	40d9      	lsrs	r1, r3
 80027a2:	000b      	movs	r3, r1
}
 80027a4:	0018      	movs	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	40021000 	.word	0x40021000
 80027b0:	08004864 	.word	0x08004864

080027b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e083      	b.n	80028ce <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d109      	bne.n	80027e2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685a      	ldr	r2, [r3, #4]
 80027d2:	2382      	movs	r3, #130	; 0x82
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d009      	beq.n	80027ee <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	61da      	str	r2, [r3, #28]
 80027e0:	e005      	b.n	80027ee <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2251      	movs	r2, #81	; 0x51
 80027f8:	5c9b      	ldrb	r3, [r3, r2]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d107      	bne.n	8002810 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2250      	movs	r2, #80	; 0x50
 8002804:	2100      	movs	r1, #0
 8002806:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	0018      	movs	r0, r3
 800280c:	f7fe fa2c 	bl	8000c68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2251      	movs	r2, #81	; 0x51
 8002814:	2102      	movs	r1, #2
 8002816:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2140      	movs	r1, #64	; 0x40
 8002824:	438a      	bics	r2, r1
 8002826:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	2382      	movs	r3, #130	; 0x82
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6899      	ldr	r1, [r3, #8]
 8002836:	2384      	movs	r3, #132	; 0x84
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	400b      	ands	r3, r1
 800283c:	431a      	orrs	r2, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68d9      	ldr	r1, [r3, #12]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	400b      	ands	r3, r1
 8002848:	431a      	orrs	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	2102      	movs	r1, #2
 8002850:	400b      	ands	r3, r1
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	2101      	movs	r1, #1
 800285a:	400b      	ands	r3, r1
 800285c:	431a      	orrs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6999      	ldr	r1, [r3, #24]
 8002862:	2380      	movs	r3, #128	; 0x80
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	400b      	ands	r3, r1
 8002868:	431a      	orrs	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	2138      	movs	r1, #56	; 0x38
 8002870:	400b      	ands	r3, r1
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	2180      	movs	r1, #128	; 0x80
 800287a:	400b      	ands	r3, r1
 800287c:	431a      	orrs	r2, r3
 800287e:	0011      	movs	r1, r2
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	019b      	lsls	r3, r3, #6
 8002888:	401a      	ands	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	0c1b      	lsrs	r3, r3, #16
 8002898:	2204      	movs	r2, #4
 800289a:	4013      	ands	r3, r2
 800289c:	0019      	movs	r1, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028a2:	2210      	movs	r2, #16
 80028a4:	401a      	ands	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	69da      	ldr	r2, [r3, #28]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4907      	ldr	r1, [pc, #28]	; (80028d8 <HAL_SPI_Init+0x124>)
 80028ba:	400a      	ands	r2, r1
 80028bc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2251      	movs	r2, #81	; 0x51
 80028c8:	2101      	movs	r1, #1
 80028ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	0018      	movs	r0, r3
 80028d0:	46bd      	mov	sp, r7
 80028d2:	b002      	add	sp, #8
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	46c0      	nop			; (mov r8, r8)
 80028d8:	fffff7ff 	.word	0xfffff7ff

080028dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b088      	sub	sp, #32
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	60f8      	str	r0, [r7, #12]
 80028e4:	60b9      	str	r1, [r7, #8]
 80028e6:	603b      	str	r3, [r7, #0]
 80028e8:	1dbb      	adds	r3, r7, #6
 80028ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028ec:	231f      	movs	r3, #31
 80028ee:	18fb      	adds	r3, r7, r3
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2250      	movs	r2, #80	; 0x50
 80028f8:	5c9b      	ldrb	r3, [r3, r2]
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_SPI_Transmit+0x26>
 80028fe:	2302      	movs	r3, #2
 8002900:	e13e      	b.n	8002b80 <HAL_SPI_Transmit+0x2a4>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2250      	movs	r2, #80	; 0x50
 8002906:	2101      	movs	r1, #1
 8002908:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800290a:	f7fe fe7b 	bl	8001604 <HAL_GetTick>
 800290e:	0003      	movs	r3, r0
 8002910:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002912:	2316      	movs	r3, #22
 8002914:	18fb      	adds	r3, r7, r3
 8002916:	1dba      	adds	r2, r7, #6
 8002918:	8812      	ldrh	r2, [r2, #0]
 800291a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2251      	movs	r2, #81	; 0x51
 8002920:	5c9b      	ldrb	r3, [r3, r2]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d004      	beq.n	8002932 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002928:	231f      	movs	r3, #31
 800292a:	18fb      	adds	r3, r7, r3
 800292c:	2202      	movs	r2, #2
 800292e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002930:	e11b      	b.n	8002b6a <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d003      	beq.n	8002940 <HAL_SPI_Transmit+0x64>
 8002938:	1dbb      	adds	r3, r7, #6
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d104      	bne.n	800294a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002940:	231f      	movs	r3, #31
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
    goto error;
 8002948:	e10f      	b.n	8002b6a <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2251      	movs	r2, #81	; 0x51
 800294e:	2103      	movs	r1, #3
 8002950:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	1dba      	adds	r2, r7, #6
 8002962:	8812      	ldrh	r2, [r2, #0]
 8002964:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	1dba      	adds	r2, r7, #6
 800296a:	8812      	ldrh	r2, [r2, #0]
 800296c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2200      	movs	r2, #0
 800298a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	2380      	movs	r3, #128	; 0x80
 8002992:	021b      	lsls	r3, r3, #8
 8002994:	429a      	cmp	r2, r3
 8002996:	d110      	bne.n	80029ba <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2140      	movs	r1, #64	; 0x40
 80029a4:	438a      	bics	r2, r1
 80029a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2180      	movs	r1, #128	; 0x80
 80029b4:	01c9      	lsls	r1, r1, #7
 80029b6:	430a      	orrs	r2, r1
 80029b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2240      	movs	r2, #64	; 0x40
 80029c2:	4013      	ands	r3, r2
 80029c4:	2b40      	cmp	r3, #64	; 0x40
 80029c6:	d007      	beq.n	80029d8 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2140      	movs	r1, #64	; 0x40
 80029d4:	430a      	orrs	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	68da      	ldr	r2, [r3, #12]
 80029dc:	2380      	movs	r3, #128	; 0x80
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d14e      	bne.n	8002a82 <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d004      	beq.n	80029f6 <HAL_SPI_Transmit+0x11a>
 80029ec:	2316      	movs	r3, #22
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	881b      	ldrh	r3, [r3, #0]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d13f      	bne.n	8002a76 <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fa:	881a      	ldrh	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a06:	1c9a      	adds	r2, r3, #2
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b29a      	uxth	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002a1a:	e02c      	b.n	8002a76 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	2202      	movs	r2, #2
 8002a24:	4013      	ands	r3, r2
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d112      	bne.n	8002a50 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	881a      	ldrh	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3a:	1c9a      	adds	r2, r3, #2
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	3b01      	subs	r3, #1
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	86da      	strh	r2, [r3, #54]	; 0x36
 8002a4e:	e012      	b.n	8002a76 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a50:	f7fe fdd8 	bl	8001604 <HAL_GetTick>
 8002a54:	0002      	movs	r2, r0
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	d802      	bhi.n	8002a66 <HAL_SPI_Transmit+0x18a>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	d102      	bne.n	8002a6c <HAL_SPI_Transmit+0x190>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d104      	bne.n	8002a76 <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8002a6c:	231f      	movs	r3, #31
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	2203      	movs	r2, #3
 8002a72:	701a      	strb	r2, [r3, #0]
          goto error;
 8002a74:	e079      	b.n	8002b6a <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1cd      	bne.n	8002a1c <HAL_SPI_Transmit+0x140>
 8002a80:	e04f      	b.n	8002b22 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d004      	beq.n	8002a94 <HAL_SPI_Transmit+0x1b8>
 8002a8a:	2316      	movs	r3, #22
 8002a8c:	18fb      	adds	r3, r7, r3
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d141      	bne.n	8002b18 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	330c      	adds	r3, #12
 8002a9e:	7812      	ldrb	r2, [r2, #0]
 8002aa0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	1c5a      	adds	r2, r3, #1
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002aba:	e02d      	b.n	8002b18 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d113      	bne.n	8002af2 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	330c      	adds	r3, #12
 8002ad4:	7812      	ldrb	r2, [r2, #0]
 8002ad6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	1c5a      	adds	r2, r3, #1
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	b29a      	uxth	r2, r3
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	86da      	strh	r2, [r3, #54]	; 0x36
 8002af0:	e012      	b.n	8002b18 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002af2:	f7fe fd87 	bl	8001604 <HAL_GetTick>
 8002af6:	0002      	movs	r2, r0
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d802      	bhi.n	8002b08 <HAL_SPI_Transmit+0x22c>
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	3301      	adds	r3, #1
 8002b06:	d102      	bne.n	8002b0e <HAL_SPI_Transmit+0x232>
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d104      	bne.n	8002b18 <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8002b0e:	231f      	movs	r3, #31
 8002b10:	18fb      	adds	r3, r7, r3
 8002b12:	2203      	movs	r2, #3
 8002b14:	701a      	strb	r2, [r3, #0]
          goto error;
 8002b16:	e028      	b.n	8002b6a <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1cc      	bne.n	8002abc <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	6839      	ldr	r1, [r7, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f000 fc07 	bl	800333c <SPI_EndRxTxTransaction>
 8002b2e:	1e03      	subs	r3, r0, #0
 8002b30:	d002      	beq.n	8002b38 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2220      	movs	r2, #32
 8002b36:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10a      	bne.n	8002b56 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b40:	2300      	movs	r3, #0
 8002b42:	613b      	str	r3, [r7, #16]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d004      	beq.n	8002b68 <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 8002b5e:	231f      	movs	r3, #31
 8002b60:	18fb      	adds	r3, r7, r3
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
 8002b66:	e000      	b.n	8002b6a <HAL_SPI_Transmit+0x28e>
  }

error:
 8002b68:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2251      	movs	r2, #81	; 0x51
 8002b6e:	2101      	movs	r1, #1
 8002b70:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2250      	movs	r2, #80	; 0x50
 8002b76:	2100      	movs	r1, #0
 8002b78:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002b7a:	231f      	movs	r3, #31
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	781b      	ldrb	r3, [r3, #0]
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	b008      	add	sp, #32
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b88:	b590      	push	{r4, r7, lr}
 8002b8a:	b089      	sub	sp, #36	; 0x24
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	603b      	str	r3, [r7, #0]
 8002b94:	1dbb      	adds	r3, r7, #6
 8002b96:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b98:	2317      	movs	r3, #23
 8002b9a:	18fb      	adds	r3, r7, r3
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	2382      	movs	r3, #130	; 0x82
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d113      	bne.n	8002bd4 <HAL_SPI_Receive+0x4c>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10f      	bne.n	8002bd4 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2251      	movs	r2, #81	; 0x51
 8002bb8:	2104      	movs	r1, #4
 8002bba:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002bbc:	1dbb      	adds	r3, r7, #6
 8002bbe:	881c      	ldrh	r4, [r3, #0]
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	68b9      	ldr	r1, [r7, #8]
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	9300      	str	r3, [sp, #0]
 8002bca:	0023      	movs	r3, r4
 8002bcc:	f000 f902 	bl	8002dd4 <HAL_SPI_TransmitReceive>
 8002bd0:	0003      	movs	r3, r0
 8002bd2:	e0f9      	b.n	8002dc8 <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2250      	movs	r2, #80	; 0x50
 8002bd8:	5c9b      	ldrb	r3, [r3, r2]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d101      	bne.n	8002be2 <HAL_SPI_Receive+0x5a>
 8002bde:	2302      	movs	r3, #2
 8002be0:	e0f2      	b.n	8002dc8 <HAL_SPI_Receive+0x240>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2250      	movs	r2, #80	; 0x50
 8002be6:	2101      	movs	r1, #1
 8002be8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bea:	f7fe fd0b 	bl	8001604 <HAL_GetTick>
 8002bee:	0003      	movs	r3, r0
 8002bf0:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2251      	movs	r2, #81	; 0x51
 8002bf6:	5c9b      	ldrb	r3, [r3, r2]
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d004      	beq.n	8002c08 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8002bfe:	2317      	movs	r3, #23
 8002c00:	18fb      	adds	r3, r7, r3
 8002c02:	2202      	movs	r2, #2
 8002c04:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c06:	e0d4      	b.n	8002db2 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_SPI_Receive+0x8e>
 8002c0e:	1dbb      	adds	r3, r7, #6
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d104      	bne.n	8002c20 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8002c16:	2317      	movs	r3, #23
 8002c18:	18fb      	adds	r3, r7, r3
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	701a      	strb	r2, [r3, #0]
    goto error;
 8002c1e:	e0c8      	b.n	8002db2 <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2251      	movs	r2, #81	; 0x51
 8002c24:	2104      	movs	r1, #4
 8002c26:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	1dba      	adds	r2, r7, #6
 8002c38:	8812      	ldrh	r2, [r2, #0]
 8002c3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	1dba      	adds	r2, r7, #6
 8002c40:	8812      	ldrh	r2, [r2, #0]
 8002c42:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2200      	movs	r2, #0
 8002c48:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2200      	movs	r2, #0
 8002c54:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	689a      	ldr	r2, [r3, #8]
 8002c66:	2380      	movs	r3, #128	; 0x80
 8002c68:	021b      	lsls	r3, r3, #8
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d10f      	bne.n	8002c8e <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2140      	movs	r1, #64	; 0x40
 8002c7a:	438a      	bics	r2, r1
 8002c7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4951      	ldr	r1, [pc, #324]	; (8002dd0 <HAL_SPI_Receive+0x248>)
 8002c8a:	400a      	ands	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2240      	movs	r2, #64	; 0x40
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b40      	cmp	r3, #64	; 0x40
 8002c9a:	d007      	beq.n	8002cac <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2140      	movs	r1, #64	; 0x40
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d164      	bne.n	8002d7e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002cb4:	e02f      	b.n	8002d16 <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d115      	bne.n	8002cf0 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	330c      	adds	r3, #12
 8002cca:	001a      	movs	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cd0:	7812      	ldrb	r2, [r2, #0]
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cda:	1c5a      	adds	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002cee:	e012      	b.n	8002d16 <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cf0:	f7fe fc88 	bl	8001604 <HAL_GetTick>
 8002cf4:	0002      	movs	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d802      	bhi.n	8002d06 <HAL_SPI_Receive+0x17e>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	3301      	adds	r3, #1
 8002d04:	d102      	bne.n	8002d0c <HAL_SPI_Receive+0x184>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d104      	bne.n	8002d16 <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8002d0c:	2317      	movs	r3, #23
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2203      	movs	r2, #3
 8002d12:	701a      	strb	r2, [r3, #0]
          goto error;
 8002d14:	e04d      	b.n	8002db2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1ca      	bne.n	8002cb6 <HAL_SPI_Receive+0x12e>
 8002d20:	e032      	b.n	8002d88 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d113      	bne.n	8002d58 <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68da      	ldr	r2, [r3, #12]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d3a:	b292      	uxth	r2, r2
 8002d3c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d42:	1c9a      	adds	r2, r3, #2
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002d56:	e012      	b.n	8002d7e <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d58:	f7fe fc54 	bl	8001604 <HAL_GetTick>
 8002d5c:	0002      	movs	r2, r0
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d802      	bhi.n	8002d6e <HAL_SPI_Receive+0x1e6>
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	d102      	bne.n	8002d74 <HAL_SPI_Receive+0x1ec>
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d104      	bne.n	8002d7e <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 8002d74:	2317      	movs	r3, #23
 8002d76:	18fb      	adds	r3, r7, r3
 8002d78:	2203      	movs	r2, #3
 8002d7a:	701a      	strb	r2, [r3, #0]
          goto error;
 8002d7c:	e019      	b.n	8002db2 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1cc      	bne.n	8002d22 <HAL_SPI_Receive+0x19a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	6839      	ldr	r1, [r7, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	0018      	movs	r0, r3
 8002d90:	f000 fa6a 	bl	8003268 <SPI_EndRxTransaction>
 8002d94:	1e03      	subs	r3, r0, #0
 8002d96:	d002      	beq.n	8002d9e <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d004      	beq.n	8002db0 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8002da6:	2317      	movs	r3, #23
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
 8002dae:	e000      	b.n	8002db2 <HAL_SPI_Receive+0x22a>
  }

error :
 8002db0:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2251      	movs	r2, #81	; 0x51
 8002db6:	2101      	movs	r1, #1
 8002db8:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2250      	movs	r2, #80	; 0x50
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002dc2:	2317      	movs	r3, #23
 8002dc4:	18fb      	adds	r3, r7, r3
 8002dc6:	781b      	ldrb	r3, [r3, #0]
}
 8002dc8:	0018      	movs	r0, r3
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	b007      	add	sp, #28
 8002dce:	bd90      	pop	{r4, r7, pc}
 8002dd0:	ffffbfff 	.word	0xffffbfff

08002dd4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b08c      	sub	sp, #48	; 0x30
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	607a      	str	r2, [r7, #4]
 8002de0:	001a      	movs	r2, r3
 8002de2:	1cbb      	adds	r3, r7, #2
 8002de4:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002de6:	2301      	movs	r3, #1
 8002de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002dea:	232b      	movs	r3, #43	; 0x2b
 8002dec:	18fb      	adds	r3, r7, r3
 8002dee:	2200      	movs	r2, #0
 8002df0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2250      	movs	r2, #80	; 0x50
 8002df6:	5c9b      	ldrb	r3, [r3, r2]
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d101      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x2c>
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	e1a0      	b.n	8003142 <HAL_SPI_TransmitReceive+0x36e>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2250      	movs	r2, #80	; 0x50
 8002e04:	2101      	movs	r1, #1
 8002e06:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e08:	f7fe fbfc 	bl	8001604 <HAL_GetTick>
 8002e0c:	0003      	movs	r3, r0
 8002e0e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e10:	2023      	movs	r0, #35	; 0x23
 8002e12:	183b      	adds	r3, r7, r0
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	2151      	movs	r1, #81	; 0x51
 8002e18:	5c52      	ldrb	r2, [r2, r1]
 8002e1a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002e22:	231a      	movs	r3, #26
 8002e24:	18fb      	adds	r3, r7, r3
 8002e26:	1cba      	adds	r2, r7, #2
 8002e28:	8812      	ldrh	r2, [r2, #0]
 8002e2a:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e2c:	183b      	adds	r3, r7, r0
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d011      	beq.n	8002e58 <HAL_SPI_TransmitReceive+0x84>
 8002e34:	69fa      	ldr	r2, [r7, #28]
 8002e36:	2382      	movs	r3, #130	; 0x82
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d107      	bne.n	8002e4e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d103      	bne.n	8002e4e <HAL_SPI_TransmitReceive+0x7a>
 8002e46:	183b      	adds	r3, r7, r0
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d004      	beq.n	8002e58 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002e4e:	232b      	movs	r3, #43	; 0x2b
 8002e50:	18fb      	adds	r3, r7, r3
 8002e52:	2202      	movs	r2, #2
 8002e54:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e56:	e169      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d006      	beq.n	8002e6c <HAL_SPI_TransmitReceive+0x98>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_SPI_TransmitReceive+0x98>
 8002e64:	1cbb      	adds	r3, r7, #2
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d104      	bne.n	8002e76 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002e6c:	232b      	movs	r3, #43	; 0x2b
 8002e6e:	18fb      	adds	r3, r7, r3
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
    goto error;
 8002e74:	e15a      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2251      	movs	r2, #81	; 0x51
 8002e7a:	5c9b      	ldrb	r3, [r3, r2]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d003      	beq.n	8002e8a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2251      	movs	r2, #81	; 0x51
 8002e86:	2105      	movs	r1, #5
 8002e88:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	1cba      	adds	r2, r7, #2
 8002e9a:	8812      	ldrh	r2, [r2, #0]
 8002e9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	1cba      	adds	r2, r7, #2
 8002ea2:	8812      	ldrh	r2, [r2, #0]
 8002ea4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1cba      	adds	r2, r7, #2
 8002eb0:	8812      	ldrh	r2, [r2, #0]
 8002eb2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1cba      	adds	r2, r7, #2
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2240      	movs	r2, #64	; 0x40
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	2b40      	cmp	r3, #64	; 0x40
 8002ed4:	d007      	beq.n	8002ee6 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2140      	movs	r1, #64	; 0x40
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	68da      	ldr	r2, [r3, #12]
 8002eea:	2380      	movs	r3, #128	; 0x80
 8002eec:	011b      	lsls	r3, r3, #4
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d000      	beq.n	8002ef4 <HAL_SPI_TransmitReceive+0x120>
 8002ef2:	e07a      	b.n	8002fea <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d004      	beq.n	8002f06 <HAL_SPI_TransmitReceive+0x132>
 8002efc:	231a      	movs	r3, #26
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d166      	bne.n	8002fd4 <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	881a      	ldrh	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	1c9a      	adds	r2, r3, #2
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	3b01      	subs	r3, #1
 8002f24:	b29a      	uxth	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f2a:	e053      	b.n	8002fd4 <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2202      	movs	r2, #2
 8002f34:	4013      	ands	r3, r2
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d11b      	bne.n	8002f72 <HAL_SPI_TransmitReceive+0x19e>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d016      	beq.n	8002f72 <HAL_SPI_TransmitReceive+0x19e>
 8002f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d113      	bne.n	8002f72 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	881a      	ldrh	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5a:	1c9a      	adds	r2, r3, #2
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d119      	bne.n	8002fb4 <HAL_SPI_TransmitReceive+0x1e0>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d014      	beq.n	8002fb4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68da      	ldr	r2, [r3, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f94:	b292      	uxth	r2, r2
 8002f96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f9c:	1c9a      	adds	r2, r3, #2
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29a      	uxth	r2, r3
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002fb4:	f7fe fb26 	bl	8001604 <HAL_GetTick>
 8002fb8:	0002      	movs	r2, r0
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d807      	bhi.n	8002fd4 <HAL_SPI_TransmitReceive+0x200>
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	d004      	beq.n	8002fd4 <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 8002fca:	232b      	movs	r3, #43	; 0x2b
 8002fcc:	18fb      	adds	r3, r7, r3
 8002fce:	2203      	movs	r2, #3
 8002fd0:	701a      	strb	r2, [r3, #0]
        goto error;
 8002fd2:	e0ab      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1a6      	bne.n	8002f2c <HAL_SPI_TransmitReceive+0x158>
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1a1      	bne.n	8002f2c <HAL_SPI_TransmitReceive+0x158>
 8002fe8:	e07f      	b.n	80030ea <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d005      	beq.n	8002ffe <HAL_SPI_TransmitReceive+0x22a>
 8002ff2:	231a      	movs	r3, #26
 8002ff4:	18fb      	adds	r3, r7, r3
 8002ff6:	881b      	ldrh	r3, [r3, #0]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d000      	beq.n	8002ffe <HAL_SPI_TransmitReceive+0x22a>
 8002ffc:	e06b      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	330c      	adds	r3, #12
 8003008:	7812      	ldrb	r2, [r2, #0]
 800300a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003010:	1c5a      	adds	r2, r3, #1
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800301a:	b29b      	uxth	r3, r3
 800301c:	3b01      	subs	r3, #1
 800301e:	b29a      	uxth	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003024:	e057      	b.n	80030d6 <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	2202      	movs	r2, #2
 800302e:	4013      	ands	r3, r2
 8003030:	2b02      	cmp	r3, #2
 8003032:	d11c      	bne.n	800306e <HAL_SPI_TransmitReceive+0x29a>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003038:	b29b      	uxth	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d017      	beq.n	800306e <HAL_SPI_TransmitReceive+0x29a>
 800303e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003040:	2b01      	cmp	r3, #1
 8003042:	d114      	bne.n	800306e <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	330c      	adds	r3, #12
 800304e:	7812      	ldrb	r2, [r2, #0]
 8003050:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	1c5a      	adds	r2, r3, #1
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003060:	b29b      	uxth	r3, r3
 8003062:	3b01      	subs	r3, #1
 8003064:	b29a      	uxth	r2, r3
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	2201      	movs	r2, #1
 8003076:	4013      	ands	r3, r2
 8003078:	2b01      	cmp	r3, #1
 800307a:	d119      	bne.n	80030b0 <HAL_SPI_TransmitReceive+0x2dc>
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003080:	b29b      	uxth	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d014      	beq.n	80030b0 <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	3b01      	subs	r3, #1
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030ac:	2301      	movs	r3, #1
 80030ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030b0:	f7fe faa8 	bl	8001604 <HAL_GetTick>
 80030b4:	0002      	movs	r2, r0
 80030b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80030bc:	429a      	cmp	r2, r3
 80030be:	d802      	bhi.n	80030c6 <HAL_SPI_TransmitReceive+0x2f2>
 80030c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c2:	3301      	adds	r3, #1
 80030c4:	d102      	bne.n	80030cc <HAL_SPI_TransmitReceive+0x2f8>
 80030c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d104      	bne.n	80030d6 <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 80030cc:	232b      	movs	r3, #43	; 0x2b
 80030ce:	18fb      	adds	r3, r7, r3
 80030d0:	2203      	movs	r2, #3
 80030d2:	701a      	strb	r2, [r3, #0]
        goto error;
 80030d4:	e02a      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030da:	b29b      	uxth	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d1a2      	bne.n	8003026 <HAL_SPI_TransmitReceive+0x252>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d19d      	bne.n	8003026 <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80030ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	0018      	movs	r0, r3
 80030f2:	f000 f923 	bl	800333c <SPI_EndRxTxTransaction>
 80030f6:	1e03      	subs	r3, r0, #0
 80030f8:	d007      	beq.n	800310a <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 80030fa:	232b      	movs	r3, #43	; 0x2b
 80030fc:	18fb      	adds	r3, r7, r3
 80030fe:	2201      	movs	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2220      	movs	r2, #32
 8003106:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003108:	e010      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d10b      	bne.n	800312a <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	e000      	b.n	800312c <HAL_SPI_TransmitReceive+0x358>
  }

error :
 800312a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2251      	movs	r2, #81	; 0x51
 8003130:	2101      	movs	r1, #1
 8003132:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2250      	movs	r2, #80	; 0x50
 8003138:	2100      	movs	r1, #0
 800313a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800313c:	232b      	movs	r3, #43	; 0x2b
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	781b      	ldrb	r3, [r3, #0]
}
 8003142:	0018      	movs	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	b00c      	add	sp, #48	; 0x30
 8003148:	bd80      	pop	{r7, pc}
	...

0800314c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b088      	sub	sp, #32
 8003150:	af00      	add	r7, sp, #0
 8003152:	60f8      	str	r0, [r7, #12]
 8003154:	60b9      	str	r1, [r7, #8]
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	1dfb      	adds	r3, r7, #7
 800315a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800315c:	f7fe fa52 	bl	8001604 <HAL_GetTick>
 8003160:	0002      	movs	r2, r0
 8003162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003164:	1a9b      	subs	r3, r3, r2
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	18d3      	adds	r3, r2, r3
 800316a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800316c:	f7fe fa4a 	bl	8001604 <HAL_GetTick>
 8003170:	0003      	movs	r3, r0
 8003172:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003174:	4b3a      	ldr	r3, [pc, #232]	; (8003260 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	015b      	lsls	r3, r3, #5
 800317a:	0d1b      	lsrs	r3, r3, #20
 800317c:	69fa      	ldr	r2, [r7, #28]
 800317e:	4353      	muls	r3, r2
 8003180:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003182:	e058      	b.n	8003236 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	3301      	adds	r3, #1
 8003188:	d055      	beq.n	8003236 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800318a:	f7fe fa3b 	bl	8001604 <HAL_GetTick>
 800318e:	0002      	movs	r2, r0
 8003190:	69bb      	ldr	r3, [r7, #24]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	69fa      	ldr	r2, [r7, #28]
 8003196:	429a      	cmp	r2, r3
 8003198:	d902      	bls.n	80031a0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d142      	bne.n	8003226 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	21e0      	movs	r1, #224	; 0xe0
 80031ac:	438a      	bics	r2, r1
 80031ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	2382      	movs	r3, #130	; 0x82
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d113      	bne.n	80031e4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	2380      	movs	r3, #128	; 0x80
 80031c2:	021b      	lsls	r3, r3, #8
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d005      	beq.n	80031d4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	689a      	ldr	r2, [r3, #8]
 80031cc:	2380      	movs	r3, #128	; 0x80
 80031ce:	00db      	lsls	r3, r3, #3
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d107      	bne.n	80031e4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2140      	movs	r1, #64	; 0x40
 80031e0:	438a      	bics	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031e8:	2380      	movs	r3, #128	; 0x80
 80031ea:	019b      	lsls	r3, r3, #6
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d110      	bne.n	8003212 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	491a      	ldr	r1, [pc, #104]	; (8003264 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80031fc:	400a      	ands	r2, r1
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	2180      	movs	r1, #128	; 0x80
 800320c:	0189      	lsls	r1, r1, #6
 800320e:	430a      	orrs	r2, r1
 8003210:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2251      	movs	r2, #81	; 0x51
 8003216:	2101      	movs	r1, #1
 8003218:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2250      	movs	r2, #80	; 0x50
 800321e:	2100      	movs	r1, #0
 8003220:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e017      	b.n	8003256 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800322c:	2300      	movs	r3, #0
 800322e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	3b01      	subs	r3, #1
 8003234:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	4013      	ands	r3, r2
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	425a      	negs	r2, r3
 8003246:	4153      	adcs	r3, r2
 8003248:	b2db      	uxtb	r3, r3
 800324a:	001a      	movs	r2, r3
 800324c:	1dfb      	adds	r3, r7, #7
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	429a      	cmp	r2, r3
 8003252:	d197      	bne.n	8003184 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	0018      	movs	r0, r3
 8003258:	46bd      	mov	sp, r7
 800325a:	b008      	add	sp, #32
 800325c:	bd80      	pop	{r7, pc}
 800325e:	46c0      	nop			; (mov r8, r8)
 8003260:	20000000 	.word	0x20000000
 8003264:	ffffdfff 	.word	0xffffdfff

08003268 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af02      	add	r7, sp, #8
 800326e:	60f8      	str	r0, [r7, #12]
 8003270:	60b9      	str	r1, [r7, #8]
 8003272:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	685a      	ldr	r2, [r3, #4]
 8003278:	2382      	movs	r3, #130	; 0x82
 800327a:	005b      	lsls	r3, r3, #1
 800327c:	429a      	cmp	r2, r3
 800327e:	d113      	bne.n	80032a8 <SPI_EndRxTransaction+0x40>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	2380      	movs	r3, #128	; 0x80
 8003286:	021b      	lsls	r3, r3, #8
 8003288:	429a      	cmp	r2, r3
 800328a:	d005      	beq.n	8003298 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	429a      	cmp	r2, r3
 8003296:	d107      	bne.n	80032a8 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2140      	movs	r1, #64	; 0x40
 80032a4:	438a      	bics	r2, r1
 80032a6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	2382      	movs	r3, #130	; 0x82
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d12b      	bne.n	800330c <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	2380      	movs	r3, #128	; 0x80
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	429a      	cmp	r2, r3
 80032be:	d012      	beq.n	80032e6 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	0013      	movs	r3, r2
 80032ca:	2200      	movs	r2, #0
 80032cc:	2180      	movs	r1, #128	; 0x80
 80032ce:	f7ff ff3d 	bl	800314c <SPI_WaitFlagStateUntilTimeout>
 80032d2:	1e03      	subs	r3, r0, #0
 80032d4:	d02d      	beq.n	8003332 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032da:	2220      	movs	r2, #32
 80032dc:	431a      	orrs	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e026      	b.n	8003334 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80032e6:	68ba      	ldr	r2, [r7, #8]
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	9300      	str	r3, [sp, #0]
 80032ee:	0013      	movs	r3, r2
 80032f0:	2200      	movs	r2, #0
 80032f2:	2101      	movs	r1, #1
 80032f4:	f7ff ff2a 	bl	800314c <SPI_WaitFlagStateUntilTimeout>
 80032f8:	1e03      	subs	r3, r0, #0
 80032fa:	d01a      	beq.n	8003332 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003300:	2220      	movs	r2, #32
 8003302:	431a      	orrs	r2, r3
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003308:	2303      	movs	r3, #3
 800330a:	e013      	b.n	8003334 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	0013      	movs	r3, r2
 8003316:	2200      	movs	r2, #0
 8003318:	2101      	movs	r1, #1
 800331a:	f7ff ff17 	bl	800314c <SPI_WaitFlagStateUntilTimeout>
 800331e:	1e03      	subs	r3, r0, #0
 8003320:	d007      	beq.n	8003332 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003326:	2220      	movs	r2, #32
 8003328:	431a      	orrs	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e000      	b.n	8003334 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	0018      	movs	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	b004      	add	sp, #16
 800333a:	bd80      	pop	{r7, pc}

0800333c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b088      	sub	sp, #32
 8003340:	af02      	add	r7, sp, #8
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003348:	4b1d      	ldr	r3, [pc, #116]	; (80033c0 <SPI_EndRxTxTransaction+0x84>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	491d      	ldr	r1, [pc, #116]	; (80033c4 <SPI_EndRxTxTransaction+0x88>)
 800334e:	0018      	movs	r0, r3
 8003350:	f7fc feec 	bl	800012c <__udivsi3>
 8003354:	0003      	movs	r3, r0
 8003356:	001a      	movs	r2, r3
 8003358:	0013      	movs	r3, r2
 800335a:	015b      	lsls	r3, r3, #5
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	189b      	adds	r3, r3, r2
 8003362:	00db      	lsls	r3, r3, #3
 8003364:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	2382      	movs	r3, #130	; 0x82
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	429a      	cmp	r2, r3
 8003370:	d112      	bne.n	8003398 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	68f8      	ldr	r0, [r7, #12]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	0013      	movs	r3, r2
 800337c:	2200      	movs	r2, #0
 800337e:	2180      	movs	r1, #128	; 0x80
 8003380:	f7ff fee4 	bl	800314c <SPI_WaitFlagStateUntilTimeout>
 8003384:	1e03      	subs	r3, r0, #0
 8003386:	d016      	beq.n	80033b6 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338c:	2220      	movs	r2, #32
 800338e:	431a      	orrs	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e00f      	b.n	80033b8 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	3b01      	subs	r3, #1
 80033a2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2280      	movs	r2, #128	; 0x80
 80033ac:	4013      	ands	r3, r2
 80033ae:	2b80      	cmp	r3, #128	; 0x80
 80033b0:	d0f2      	beq.n	8003398 <SPI_EndRxTxTransaction+0x5c>
 80033b2:	e000      	b.n	80033b6 <SPI_EndRxTxTransaction+0x7a>
        break;
 80033b4:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	0018      	movs	r0, r3
 80033ba:	46bd      	mov	sp, r7
 80033bc:	b006      	add	sp, #24
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20000000 	.word	0x20000000
 80033c4:	016e3600 	.word	0x016e3600

080033c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d101      	bne.n	80033da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e044      	b.n	8003464 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d107      	bne.n	80033f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2274      	movs	r2, #116	; 0x74
 80033e6:	2100      	movs	r1, #0
 80033e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fd fc7f 	bl	8000cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2224      	movs	r2, #36	; 0x24
 80033f6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2101      	movs	r1, #1
 8003404:	438a      	bics	r2, r1
 8003406:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	0018      	movs	r0, r3
 800340c:	f000 f8d8 	bl	80035c0 <UART_SetConfig>
 8003410:	0003      	movs	r3, r0
 8003412:	2b01      	cmp	r3, #1
 8003414:	d101      	bne.n	800341a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e024      	b.n	8003464 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	0018      	movs	r0, r3
 8003426:	f000 fb89 	bl	8003b3c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	490d      	ldr	r1, [pc, #52]	; (800346c <HAL_UART_Init+0xa4>)
 8003436:	400a      	ands	r2, r1
 8003438:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	689a      	ldr	r2, [r3, #8]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	212a      	movs	r1, #42	; 0x2a
 8003446:	438a      	bics	r2, r1
 8003448:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2101      	movs	r1, #1
 8003456:	430a      	orrs	r2, r1
 8003458:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	0018      	movs	r0, r3
 800345e:	f000 fc21 	bl	8003ca4 <UART_CheckIdleState>
 8003462:	0003      	movs	r3, r0
}
 8003464:	0018      	movs	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}
 800346c:	ffffb7ff 	.word	0xffffb7ff

08003470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b08a      	sub	sp, #40	; 0x28
 8003474:	af02      	add	r7, sp, #8
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	603b      	str	r3, [r7, #0]
 800347c:	1dbb      	adds	r3, r7, #6
 800347e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003484:	2b20      	cmp	r3, #32
 8003486:	d000      	beq.n	800348a <HAL_UART_Transmit+0x1a>
 8003488:	e095      	b.n	80035b6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <HAL_UART_Transmit+0x28>
 8003490:	1dbb      	adds	r3, r7, #6
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e08d      	b.n	80035b8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	2380      	movs	r3, #128	; 0x80
 80034a2:	015b      	lsls	r3, r3, #5
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d109      	bne.n	80034bc <HAL_UART_Transmit+0x4c>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d105      	bne.n	80034bc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2201      	movs	r2, #1
 80034b4:	4013      	ands	r3, r2
 80034b6:	d001      	beq.n	80034bc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e07d      	b.n	80035b8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2274      	movs	r2, #116	; 0x74
 80034c0:	5c9b      	ldrb	r3, [r3, r2]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_UART_Transmit+0x5a>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e076      	b.n	80035b8 <HAL_UART_Transmit+0x148>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2274      	movs	r2, #116	; 0x74
 80034ce:	2101      	movs	r1, #1
 80034d0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2280      	movs	r2, #128	; 0x80
 80034d6:	2100      	movs	r1, #0
 80034d8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2221      	movs	r2, #33	; 0x21
 80034de:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034e0:	f7fe f890 	bl	8001604 <HAL_GetTick>
 80034e4:	0003      	movs	r3, r0
 80034e6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	1dba      	adds	r2, r7, #6
 80034ec:	2150      	movs	r1, #80	; 0x50
 80034ee:	8812      	ldrh	r2, [r2, #0]
 80034f0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	1dba      	adds	r2, r7, #6
 80034f6:	2152      	movs	r1, #82	; 0x52
 80034f8:	8812      	ldrh	r2, [r2, #0]
 80034fa:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	2380      	movs	r3, #128	; 0x80
 8003502:	015b      	lsls	r3, r3, #5
 8003504:	429a      	cmp	r2, r3
 8003506:	d108      	bne.n	800351a <HAL_UART_Transmit+0xaa>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	691b      	ldr	r3, [r3, #16]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d104      	bne.n	800351a <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003510:	2300      	movs	r3, #0
 8003512:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	61bb      	str	r3, [r7, #24]
 8003518:	e003      	b.n	8003522 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800351e:	2300      	movs	r3, #0
 8003520:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2274      	movs	r2, #116	; 0x74
 8003526:	2100      	movs	r1, #0
 8003528:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800352a:	e02c      	b.n	8003586 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	0013      	movs	r3, r2
 8003536:	2200      	movs	r2, #0
 8003538:	2180      	movs	r1, #128	; 0x80
 800353a:	f000 fbfb 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 800353e:	1e03      	subs	r3, r0, #0
 8003540:	d001      	beq.n	8003546 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e038      	b.n	80035b8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10b      	bne.n	8003564 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	881b      	ldrh	r3, [r3, #0]
 8003550:	001a      	movs	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	05d2      	lsls	r2, r2, #23
 8003558:	0dd2      	lsrs	r2, r2, #23
 800355a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	3302      	adds	r3, #2
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	e007      	b.n	8003574 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	781a      	ldrb	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	3301      	adds	r3, #1
 8003572:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2252      	movs	r2, #82	; 0x52
 8003578:	5a9b      	ldrh	r3, [r3, r2]
 800357a:	b29b      	uxth	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	b299      	uxth	r1, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2252      	movs	r2, #82	; 0x52
 8003584:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2252      	movs	r2, #82	; 0x52
 800358a:	5a9b      	ldrh	r3, [r3, r2]
 800358c:	b29b      	uxth	r3, r3
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1cc      	bne.n	800352c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	9300      	str	r3, [sp, #0]
 800359a:	0013      	movs	r3, r2
 800359c:	2200      	movs	r2, #0
 800359e:	2140      	movs	r1, #64	; 0x40
 80035a0:	f000 fbc8 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 80035a4:	1e03      	subs	r3, r0, #0
 80035a6:	d001      	beq.n	80035ac <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e005      	b.n	80035b8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	2220      	movs	r2, #32
 80035b0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80035b2:	2300      	movs	r3, #0
 80035b4:	e000      	b.n	80035b8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80035b6:	2302      	movs	r3, #2
  }
}
 80035b8:	0018      	movs	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	b008      	add	sp, #32
 80035be:	bd80      	pop	{r7, pc}

080035c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035c0:	b5b0      	push	{r4, r5, r7, lr}
 80035c2:	b08e      	sub	sp, #56	; 0x38
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80035c8:	231a      	movs	r3, #26
 80035ca:	2218      	movs	r2, #24
 80035cc:	4694      	mov	ip, r2
 80035ce:	44bc      	add	ip, r7
 80035d0:	4463      	add	r3, ip
 80035d2:	2200      	movs	r2, #0
 80035d4:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	69fb      	ldr	r3, [r7, #28]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	431a      	orrs	r2, r3
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	431a      	orrs	r2, r3
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	4313      	orrs	r3, r2
 80035ec:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4ab0      	ldr	r2, [pc, #704]	; (80038b8 <UART_SetConfig+0x2f8>)
 80035f6:	4013      	ands	r3, r2
 80035f8:	0019      	movs	r1, r3
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003600:	430a      	orrs	r2, r1
 8003602:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	4aac      	ldr	r2, [pc, #688]	; (80038bc <UART_SetConfig+0x2fc>)
 800360c:	4013      	ands	r3, r2
 800360e:	0019      	movs	r1, r3
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	68da      	ldr	r2, [r3, #12]
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4aa6      	ldr	r2, [pc, #664]	; (80038c0 <UART_SetConfig+0x300>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d004      	beq.n	8003636 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	6a1b      	ldr	r3, [r3, #32]
 8003630:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003632:	4313      	orrs	r3, r2
 8003634:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	4aa1      	ldr	r2, [pc, #644]	; (80038c4 <UART_SetConfig+0x304>)
 800363e:	4013      	ands	r3, r2
 8003640:	0019      	movs	r1, r3
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003648:	430a      	orrs	r2, r1
 800364a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a9d      	ldr	r2, [pc, #628]	; (80038c8 <UART_SetConfig+0x308>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d136      	bne.n	80036c4 <UART_SetConfig+0x104>
 8003656:	4b9d      	ldr	r3, [pc, #628]	; (80038cc <UART_SetConfig+0x30c>)
 8003658:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365a:	2203      	movs	r2, #3
 800365c:	4013      	ands	r3, r2
 800365e:	2b03      	cmp	r3, #3
 8003660:	d020      	beq.n	80036a4 <UART_SetConfig+0xe4>
 8003662:	d827      	bhi.n	80036b4 <UART_SetConfig+0xf4>
 8003664:	2b02      	cmp	r3, #2
 8003666:	d00d      	beq.n	8003684 <UART_SetConfig+0xc4>
 8003668:	d824      	bhi.n	80036b4 <UART_SetConfig+0xf4>
 800366a:	2b00      	cmp	r3, #0
 800366c:	d002      	beq.n	8003674 <UART_SetConfig+0xb4>
 800366e:	2b01      	cmp	r3, #1
 8003670:	d010      	beq.n	8003694 <UART_SetConfig+0xd4>
 8003672:	e01f      	b.n	80036b4 <UART_SetConfig+0xf4>
 8003674:	231b      	movs	r3, #27
 8003676:	2218      	movs	r2, #24
 8003678:	4694      	mov	ip, r2
 800367a:	44bc      	add	ip, r7
 800367c:	4463      	add	r3, ip
 800367e:	2201      	movs	r2, #1
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	e0c5      	b.n	8003810 <UART_SetConfig+0x250>
 8003684:	231b      	movs	r3, #27
 8003686:	2218      	movs	r2, #24
 8003688:	4694      	mov	ip, r2
 800368a:	44bc      	add	ip, r7
 800368c:	4463      	add	r3, ip
 800368e:	2202      	movs	r2, #2
 8003690:	701a      	strb	r2, [r3, #0]
 8003692:	e0bd      	b.n	8003810 <UART_SetConfig+0x250>
 8003694:	231b      	movs	r3, #27
 8003696:	2218      	movs	r2, #24
 8003698:	4694      	mov	ip, r2
 800369a:	44bc      	add	ip, r7
 800369c:	4463      	add	r3, ip
 800369e:	2204      	movs	r2, #4
 80036a0:	701a      	strb	r2, [r3, #0]
 80036a2:	e0b5      	b.n	8003810 <UART_SetConfig+0x250>
 80036a4:	231b      	movs	r3, #27
 80036a6:	2218      	movs	r2, #24
 80036a8:	4694      	mov	ip, r2
 80036aa:	44bc      	add	ip, r7
 80036ac:	4463      	add	r3, ip
 80036ae:	2208      	movs	r2, #8
 80036b0:	701a      	strb	r2, [r3, #0]
 80036b2:	e0ad      	b.n	8003810 <UART_SetConfig+0x250>
 80036b4:	231b      	movs	r3, #27
 80036b6:	2218      	movs	r2, #24
 80036b8:	4694      	mov	ip, r2
 80036ba:	44bc      	add	ip, r7
 80036bc:	4463      	add	r3, ip
 80036be:	2210      	movs	r2, #16
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	e0a5      	b.n	8003810 <UART_SetConfig+0x250>
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a81      	ldr	r2, [pc, #516]	; (80038d0 <UART_SetConfig+0x310>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d136      	bne.n	800373c <UART_SetConfig+0x17c>
 80036ce:	4b7f      	ldr	r3, [pc, #508]	; (80038cc <UART_SetConfig+0x30c>)
 80036d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d2:	220c      	movs	r2, #12
 80036d4:	4013      	ands	r3, r2
 80036d6:	2b0c      	cmp	r3, #12
 80036d8:	d020      	beq.n	800371c <UART_SetConfig+0x15c>
 80036da:	d827      	bhi.n	800372c <UART_SetConfig+0x16c>
 80036dc:	2b08      	cmp	r3, #8
 80036de:	d00d      	beq.n	80036fc <UART_SetConfig+0x13c>
 80036e0:	d824      	bhi.n	800372c <UART_SetConfig+0x16c>
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <UART_SetConfig+0x12c>
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d010      	beq.n	800370c <UART_SetConfig+0x14c>
 80036ea:	e01f      	b.n	800372c <UART_SetConfig+0x16c>
 80036ec:	231b      	movs	r3, #27
 80036ee:	2218      	movs	r2, #24
 80036f0:	4694      	mov	ip, r2
 80036f2:	44bc      	add	ip, r7
 80036f4:	4463      	add	r3, ip
 80036f6:	2200      	movs	r2, #0
 80036f8:	701a      	strb	r2, [r3, #0]
 80036fa:	e089      	b.n	8003810 <UART_SetConfig+0x250>
 80036fc:	231b      	movs	r3, #27
 80036fe:	2218      	movs	r2, #24
 8003700:	4694      	mov	ip, r2
 8003702:	44bc      	add	ip, r7
 8003704:	4463      	add	r3, ip
 8003706:	2202      	movs	r2, #2
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	e081      	b.n	8003810 <UART_SetConfig+0x250>
 800370c:	231b      	movs	r3, #27
 800370e:	2218      	movs	r2, #24
 8003710:	4694      	mov	ip, r2
 8003712:	44bc      	add	ip, r7
 8003714:	4463      	add	r3, ip
 8003716:	2204      	movs	r2, #4
 8003718:	701a      	strb	r2, [r3, #0]
 800371a:	e079      	b.n	8003810 <UART_SetConfig+0x250>
 800371c:	231b      	movs	r3, #27
 800371e:	2218      	movs	r2, #24
 8003720:	4694      	mov	ip, r2
 8003722:	44bc      	add	ip, r7
 8003724:	4463      	add	r3, ip
 8003726:	2208      	movs	r2, #8
 8003728:	701a      	strb	r2, [r3, #0]
 800372a:	e071      	b.n	8003810 <UART_SetConfig+0x250>
 800372c:	231b      	movs	r3, #27
 800372e:	2218      	movs	r2, #24
 8003730:	4694      	mov	ip, r2
 8003732:	44bc      	add	ip, r7
 8003734:	4463      	add	r3, ip
 8003736:	2210      	movs	r2, #16
 8003738:	701a      	strb	r2, [r3, #0]
 800373a:	e069      	b.n	8003810 <UART_SetConfig+0x250>
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a64      	ldr	r2, [pc, #400]	; (80038d4 <UART_SetConfig+0x314>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d107      	bne.n	8003756 <UART_SetConfig+0x196>
 8003746:	231b      	movs	r3, #27
 8003748:	2218      	movs	r2, #24
 800374a:	4694      	mov	ip, r2
 800374c:	44bc      	add	ip, r7
 800374e:	4463      	add	r3, ip
 8003750:	2200      	movs	r2, #0
 8003752:	701a      	strb	r2, [r3, #0]
 8003754:	e05c      	b.n	8003810 <UART_SetConfig+0x250>
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a5f      	ldr	r2, [pc, #380]	; (80038d8 <UART_SetConfig+0x318>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d107      	bne.n	8003770 <UART_SetConfig+0x1b0>
 8003760:	231b      	movs	r3, #27
 8003762:	2218      	movs	r2, #24
 8003764:	4694      	mov	ip, r2
 8003766:	44bc      	add	ip, r7
 8003768:	4463      	add	r3, ip
 800376a:	2200      	movs	r2, #0
 800376c:	701a      	strb	r2, [r3, #0]
 800376e:	e04f      	b.n	8003810 <UART_SetConfig+0x250>
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a52      	ldr	r2, [pc, #328]	; (80038c0 <UART_SetConfig+0x300>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d143      	bne.n	8003802 <UART_SetConfig+0x242>
 800377a:	4b54      	ldr	r3, [pc, #336]	; (80038cc <UART_SetConfig+0x30c>)
 800377c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800377e:	23c0      	movs	r3, #192	; 0xc0
 8003780:	011b      	lsls	r3, r3, #4
 8003782:	4013      	ands	r3, r2
 8003784:	22c0      	movs	r2, #192	; 0xc0
 8003786:	0112      	lsls	r2, r2, #4
 8003788:	4293      	cmp	r3, r2
 800378a:	d02a      	beq.n	80037e2 <UART_SetConfig+0x222>
 800378c:	22c0      	movs	r2, #192	; 0xc0
 800378e:	0112      	lsls	r2, r2, #4
 8003790:	4293      	cmp	r3, r2
 8003792:	d82e      	bhi.n	80037f2 <UART_SetConfig+0x232>
 8003794:	2280      	movs	r2, #128	; 0x80
 8003796:	0112      	lsls	r2, r2, #4
 8003798:	4293      	cmp	r3, r2
 800379a:	d012      	beq.n	80037c2 <UART_SetConfig+0x202>
 800379c:	2280      	movs	r2, #128	; 0x80
 800379e:	0112      	lsls	r2, r2, #4
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d826      	bhi.n	80037f2 <UART_SetConfig+0x232>
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d004      	beq.n	80037b2 <UART_SetConfig+0x1f2>
 80037a8:	2280      	movs	r2, #128	; 0x80
 80037aa:	00d2      	lsls	r2, r2, #3
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d010      	beq.n	80037d2 <UART_SetConfig+0x212>
 80037b0:	e01f      	b.n	80037f2 <UART_SetConfig+0x232>
 80037b2:	231b      	movs	r3, #27
 80037b4:	2218      	movs	r2, #24
 80037b6:	4694      	mov	ip, r2
 80037b8:	44bc      	add	ip, r7
 80037ba:	4463      	add	r3, ip
 80037bc:	2200      	movs	r2, #0
 80037be:	701a      	strb	r2, [r3, #0]
 80037c0:	e026      	b.n	8003810 <UART_SetConfig+0x250>
 80037c2:	231b      	movs	r3, #27
 80037c4:	2218      	movs	r2, #24
 80037c6:	4694      	mov	ip, r2
 80037c8:	44bc      	add	ip, r7
 80037ca:	4463      	add	r3, ip
 80037cc:	2202      	movs	r2, #2
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	e01e      	b.n	8003810 <UART_SetConfig+0x250>
 80037d2:	231b      	movs	r3, #27
 80037d4:	2218      	movs	r2, #24
 80037d6:	4694      	mov	ip, r2
 80037d8:	44bc      	add	ip, r7
 80037da:	4463      	add	r3, ip
 80037dc:	2204      	movs	r2, #4
 80037de:	701a      	strb	r2, [r3, #0]
 80037e0:	e016      	b.n	8003810 <UART_SetConfig+0x250>
 80037e2:	231b      	movs	r3, #27
 80037e4:	2218      	movs	r2, #24
 80037e6:	4694      	mov	ip, r2
 80037e8:	44bc      	add	ip, r7
 80037ea:	4463      	add	r3, ip
 80037ec:	2208      	movs	r2, #8
 80037ee:	701a      	strb	r2, [r3, #0]
 80037f0:	e00e      	b.n	8003810 <UART_SetConfig+0x250>
 80037f2:	231b      	movs	r3, #27
 80037f4:	2218      	movs	r2, #24
 80037f6:	4694      	mov	ip, r2
 80037f8:	44bc      	add	ip, r7
 80037fa:	4463      	add	r3, ip
 80037fc:	2210      	movs	r2, #16
 80037fe:	701a      	strb	r2, [r3, #0]
 8003800:	e006      	b.n	8003810 <UART_SetConfig+0x250>
 8003802:	231b      	movs	r3, #27
 8003804:	2218      	movs	r2, #24
 8003806:	4694      	mov	ip, r2
 8003808:	44bc      	add	ip, r7
 800380a:	4463      	add	r3, ip
 800380c:	2210      	movs	r2, #16
 800380e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a2a      	ldr	r2, [pc, #168]	; (80038c0 <UART_SetConfig+0x300>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d000      	beq.n	800381c <UART_SetConfig+0x25c>
 800381a:	e09e      	b.n	800395a <UART_SetConfig+0x39a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800381c:	231b      	movs	r3, #27
 800381e:	2218      	movs	r2, #24
 8003820:	4694      	mov	ip, r2
 8003822:	44bc      	add	ip, r7
 8003824:	4463      	add	r3, ip
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	2b08      	cmp	r3, #8
 800382a:	d01d      	beq.n	8003868 <UART_SetConfig+0x2a8>
 800382c:	dc20      	bgt.n	8003870 <UART_SetConfig+0x2b0>
 800382e:	2b04      	cmp	r3, #4
 8003830:	d015      	beq.n	800385e <UART_SetConfig+0x29e>
 8003832:	dc1d      	bgt.n	8003870 <UART_SetConfig+0x2b0>
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <UART_SetConfig+0x27e>
 8003838:	2b02      	cmp	r3, #2
 800383a:	d005      	beq.n	8003848 <UART_SetConfig+0x288>
 800383c:	e018      	b.n	8003870 <UART_SetConfig+0x2b0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800383e:	f7fe ff8d 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8003842:	0003      	movs	r3, r0
 8003844:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003846:	e01d      	b.n	8003884 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003848:	4b20      	ldr	r3, [pc, #128]	; (80038cc <UART_SetConfig+0x30c>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2210      	movs	r2, #16
 800384e:	4013      	ands	r3, r2
 8003850:	d002      	beq.n	8003858 <UART_SetConfig+0x298>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003852:	4b22      	ldr	r3, [pc, #136]	; (80038dc <UART_SetConfig+0x31c>)
 8003854:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003856:	e015      	b.n	8003884 <UART_SetConfig+0x2c4>
          pclk = (uint32_t) HSI_VALUE;
 8003858:	4b21      	ldr	r3, [pc, #132]	; (80038e0 <UART_SetConfig+0x320>)
 800385a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800385c:	e012      	b.n	8003884 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800385e:	f7fe fecd 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 8003862:	0003      	movs	r3, r0
 8003864:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003866:	e00d      	b.n	8003884 <UART_SetConfig+0x2c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003868:	2380      	movs	r3, #128	; 0x80
 800386a:	021b      	lsls	r3, r3, #8
 800386c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800386e:	e009      	b.n	8003884 <UART_SetConfig+0x2c4>
      default:
        pclk = 0U;
 8003870:	2300      	movs	r3, #0
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003874:	231a      	movs	r3, #26
 8003876:	2218      	movs	r2, #24
 8003878:	4694      	mov	ip, r2
 800387a:	44bc      	add	ip, r7
 800387c:	4463      	add	r3, ip
 800387e:	2201      	movs	r2, #1
 8003880:	701a      	strb	r2, [r3, #0]
        break;
 8003882:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003886:	2b00      	cmp	r3, #0
 8003888:	d100      	bne.n	800388c <UART_SetConfig+0x2cc>
 800388a:	e13c      	b.n	8003b06 <UART_SetConfig+0x546>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	685a      	ldr	r2, [r3, #4]
 8003890:	0013      	movs	r3, r2
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	189b      	adds	r3, r3, r2
 8003896:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003898:	429a      	cmp	r2, r3
 800389a:	d305      	bcc.n	80038a8 <UART_SetConfig+0x2e8>
          (pclk > (4096U * huart->Init.BaudRate)))
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80038a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d91d      	bls.n	80038e4 <UART_SetConfig+0x324>
      {
        ret = HAL_ERROR;
 80038a8:	231a      	movs	r3, #26
 80038aa:	2218      	movs	r2, #24
 80038ac:	4694      	mov	ip, r2
 80038ae:	44bc      	add	ip, r7
 80038b0:	4463      	add	r3, ip
 80038b2:	2201      	movs	r2, #1
 80038b4:	701a      	strb	r2, [r3, #0]
 80038b6:	e126      	b.n	8003b06 <UART_SetConfig+0x546>
 80038b8:	efff69f3 	.word	0xefff69f3
 80038bc:	ffffcfff 	.word	0xffffcfff
 80038c0:	40004800 	.word	0x40004800
 80038c4:	fffff4ff 	.word	0xfffff4ff
 80038c8:	40013800 	.word	0x40013800
 80038cc:	40021000 	.word	0x40021000
 80038d0:	40004400 	.word	0x40004400
 80038d4:	40004c00 	.word	0x40004c00
 80038d8:	40005000 	.word	0x40005000
 80038dc:	003d0900 	.word	0x003d0900
 80038e0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80038e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	6939      	ldr	r1, [r7, #16]
 80038ee:	697a      	ldr	r2, [r7, #20]
 80038f0:	000b      	movs	r3, r1
 80038f2:	0e1b      	lsrs	r3, r3, #24
 80038f4:	0010      	movs	r0, r2
 80038f6:	0205      	lsls	r5, r0, #8
 80038f8:	431d      	orrs	r5, r3
 80038fa:	000b      	movs	r3, r1
 80038fc:	021c      	lsls	r4, r3, #8
 80038fe:	69fb      	ldr	r3, [r7, #28]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	085b      	lsrs	r3, r3, #1
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	2300      	movs	r3, #0
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	68b8      	ldr	r0, [r7, #8]
 800390c:	68f9      	ldr	r1, [r7, #12]
 800390e:	1900      	adds	r0, r0, r4
 8003910:	4169      	adcs	r1, r5
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	603b      	str	r3, [r7, #0]
 8003918:	2300      	movs	r3, #0
 800391a:	607b      	str	r3, [r7, #4]
 800391c:	683a      	ldr	r2, [r7, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f7fc fc90 	bl	8000244 <__aeabi_uldivmod>
 8003924:	0002      	movs	r2, r0
 8003926:	000b      	movs	r3, r1
 8003928:	0013      	movs	r3, r2
 800392a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800392c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800392e:	23c0      	movs	r3, #192	; 0xc0
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	429a      	cmp	r2, r3
 8003934:	d309      	bcc.n	800394a <UART_SetConfig+0x38a>
 8003936:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003938:	2380      	movs	r3, #128	; 0x80
 800393a:	035b      	lsls	r3, r3, #13
 800393c:	429a      	cmp	r2, r3
 800393e:	d204      	bcs.n	800394a <UART_SetConfig+0x38a>
        {
          huart->Instance->BRR = usartdiv;
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003946:	60da      	str	r2, [r3, #12]
 8003948:	e0dd      	b.n	8003b06 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800394a:	231a      	movs	r3, #26
 800394c:	2218      	movs	r2, #24
 800394e:	4694      	mov	ip, r2
 8003950:	44bc      	add	ip, r7
 8003952:	4463      	add	r3, ip
 8003954:	2201      	movs	r2, #1
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	e0d5      	b.n	8003b06 <UART_SetConfig+0x546>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	69da      	ldr	r2, [r3, #28]
 800395e:	2380      	movs	r3, #128	; 0x80
 8003960:	021b      	lsls	r3, r3, #8
 8003962:	429a      	cmp	r2, r3
 8003964:	d000      	beq.n	8003968 <UART_SetConfig+0x3a8>
 8003966:	e074      	b.n	8003a52 <UART_SetConfig+0x492>
  {
    switch (clocksource)
 8003968:	231b      	movs	r3, #27
 800396a:	2218      	movs	r2, #24
 800396c:	4694      	mov	ip, r2
 800396e:	44bc      	add	ip, r7
 8003970:	4463      	add	r3, ip
 8003972:	781b      	ldrb	r3, [r3, #0]
 8003974:	2b08      	cmp	r3, #8
 8003976:	d822      	bhi.n	80039be <UART_SetConfig+0x3fe>
 8003978:	009a      	lsls	r2, r3, #2
 800397a:	4b6b      	ldr	r3, [pc, #428]	; (8003b28 <UART_SetConfig+0x568>)
 800397c:	18d3      	adds	r3, r2, r3
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003982:	f7fe feeb 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8003986:	0003      	movs	r3, r0
 8003988:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800398a:	e022      	b.n	80039d2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800398c:	f7fe fefc 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 8003990:	0003      	movs	r3, r0
 8003992:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003994:	e01d      	b.n	80039d2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003996:	4b65      	ldr	r3, [pc, #404]	; (8003b2c <UART_SetConfig+0x56c>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2210      	movs	r2, #16
 800399c:	4013      	ands	r3, r2
 800399e:	d002      	beq.n	80039a6 <UART_SetConfig+0x3e6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80039a0:	4b63      	ldr	r3, [pc, #396]	; (8003b30 <UART_SetConfig+0x570>)
 80039a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80039a4:	e015      	b.n	80039d2 <UART_SetConfig+0x412>
          pclk = (uint32_t) HSI_VALUE;
 80039a6:	4b63      	ldr	r3, [pc, #396]	; (8003b34 <UART_SetConfig+0x574>)
 80039a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80039aa:	e012      	b.n	80039d2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80039ac:	f7fe fe26 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 80039b0:	0003      	movs	r3, r0
 80039b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80039b4:	e00d      	b.n	80039d2 <UART_SetConfig+0x412>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039b6:	2380      	movs	r3, #128	; 0x80
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80039bc:	e009      	b.n	80039d2 <UART_SetConfig+0x412>
      default:
        pclk = 0U;
 80039be:	2300      	movs	r3, #0
 80039c0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80039c2:	231a      	movs	r3, #26
 80039c4:	2218      	movs	r2, #24
 80039c6:	4694      	mov	ip, r2
 80039c8:	44bc      	add	ip, r7
 80039ca:	4463      	add	r3, ip
 80039cc:	2201      	movs	r2, #1
 80039ce:	701a      	strb	r2, [r3, #0]
        break;
 80039d0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80039d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d100      	bne.n	80039da <UART_SetConfig+0x41a>
 80039d8:	e095      	b.n	8003b06 <UART_SetConfig+0x546>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039dc:	005a      	lsls	r2, r3, #1
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	085b      	lsrs	r3, r3, #1
 80039e4:	18d2      	adds	r2, r2, r3
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	0019      	movs	r1, r3
 80039ec:	0010      	movs	r0, r2
 80039ee:	f7fc fb9d 	bl	800012c <__udivsi3>
 80039f2:	0003      	movs	r3, r0
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fa:	2b0f      	cmp	r3, #15
 80039fc:	d921      	bls.n	8003a42 <UART_SetConfig+0x482>
 80039fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a00:	2380      	movs	r3, #128	; 0x80
 8003a02:	025b      	lsls	r3, r3, #9
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d21c      	bcs.n	8003a42 <UART_SetConfig+0x482>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	200e      	movs	r0, #14
 8003a0e:	2418      	movs	r4, #24
 8003a10:	193b      	adds	r3, r7, r4
 8003a12:	181b      	adds	r3, r3, r0
 8003a14:	210f      	movs	r1, #15
 8003a16:	438a      	bics	r2, r1
 8003a18:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2207      	movs	r2, #7
 8003a22:	4013      	ands	r3, r2
 8003a24:	b299      	uxth	r1, r3
 8003a26:	193b      	adds	r3, r7, r4
 8003a28:	181b      	adds	r3, r3, r0
 8003a2a:	193a      	adds	r2, r7, r4
 8003a2c:	1812      	adds	r2, r2, r0
 8003a2e:	8812      	ldrh	r2, [r2, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	193a      	adds	r2, r7, r4
 8003a3a:	1812      	adds	r2, r2, r0
 8003a3c:	8812      	ldrh	r2, [r2, #0]
 8003a3e:	60da      	str	r2, [r3, #12]
 8003a40:	e061      	b.n	8003b06 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003a42:	231a      	movs	r3, #26
 8003a44:	2218      	movs	r2, #24
 8003a46:	4694      	mov	ip, r2
 8003a48:	44bc      	add	ip, r7
 8003a4a:	4463      	add	r3, ip
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	701a      	strb	r2, [r3, #0]
 8003a50:	e059      	b.n	8003b06 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003a52:	231b      	movs	r3, #27
 8003a54:	2218      	movs	r2, #24
 8003a56:	4694      	mov	ip, r2
 8003a58:	44bc      	add	ip, r7
 8003a5a:	4463      	add	r3, ip
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	2b08      	cmp	r3, #8
 8003a60:	d822      	bhi.n	8003aa8 <UART_SetConfig+0x4e8>
 8003a62:	009a      	lsls	r2, r3, #2
 8003a64:	4b34      	ldr	r3, [pc, #208]	; (8003b38 <UART_SetConfig+0x578>)
 8003a66:	18d3      	adds	r3, r2, r3
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a6c:	f7fe fe76 	bl	800275c <HAL_RCC_GetPCLK1Freq>
 8003a70:	0003      	movs	r3, r0
 8003a72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a74:	e022      	b.n	8003abc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a76:	f7fe fe87 	bl	8002788 <HAL_RCC_GetPCLK2Freq>
 8003a7a:	0003      	movs	r3, r0
 8003a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a7e:	e01d      	b.n	8003abc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a80:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <UART_SetConfig+0x56c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2210      	movs	r2, #16
 8003a86:	4013      	ands	r3, r2
 8003a88:	d002      	beq.n	8003a90 <UART_SetConfig+0x4d0>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003a8a:	4b29      	ldr	r3, [pc, #164]	; (8003b30 <UART_SetConfig+0x570>)
 8003a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003a8e:	e015      	b.n	8003abc <UART_SetConfig+0x4fc>
          pclk = (uint32_t) HSI_VALUE;
 8003a90:	4b28      	ldr	r3, [pc, #160]	; (8003b34 <UART_SetConfig+0x574>)
 8003a92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a94:	e012      	b.n	8003abc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a96:	f7fe fdb1 	bl	80025fc <HAL_RCC_GetSysClockFreq>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003a9e:	e00d      	b.n	8003abc <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003aa0:	2380      	movs	r3, #128	; 0x80
 8003aa2:	021b      	lsls	r3, r3, #8
 8003aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003aa6:	e009      	b.n	8003abc <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003aac:	231a      	movs	r3, #26
 8003aae:	2218      	movs	r2, #24
 8003ab0:	4694      	mov	ip, r2
 8003ab2:	44bc      	add	ip, r7
 8003ab4:	4463      	add	r3, ip
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	701a      	strb	r2, [r3, #0]
        break;
 8003aba:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d021      	beq.n	8003b06 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	085a      	lsrs	r2, r3, #1
 8003ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003aca:	18d2      	adds	r2, r2, r3
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	0019      	movs	r1, r3
 8003ad2:	0010      	movs	r0, r2
 8003ad4:	f7fc fb2a 	bl	800012c <__udivsi3>
 8003ad8:	0003      	movs	r3, r0
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae0:	2b0f      	cmp	r3, #15
 8003ae2:	d909      	bls.n	8003af8 <UART_SetConfig+0x538>
 8003ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	025b      	lsls	r3, r3, #9
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d204      	bcs.n	8003af8 <UART_SetConfig+0x538>
      {
        huart->Instance->BRR = usartdiv;
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003af4:	60da      	str	r2, [r3, #12]
 8003af6:	e006      	b.n	8003b06 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003af8:	231a      	movs	r3, #26
 8003afa:	2218      	movs	r2, #24
 8003afc:	4694      	mov	ip, r2
 8003afe:	44bc      	add	ip, r7
 8003b00:	4463      	add	r3, ip
 8003b02:	2201      	movs	r2, #1
 8003b04:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003b12:	231a      	movs	r3, #26
 8003b14:	2218      	movs	r2, #24
 8003b16:	4694      	mov	ip, r2
 8003b18:	44bc      	add	ip, r7
 8003b1a:	4463      	add	r3, ip
 8003b1c:	781b      	ldrb	r3, [r3, #0]
}
 8003b1e:	0018      	movs	r0, r3
 8003b20:	46bd      	mov	sp, r7
 8003b22:	b00e      	add	sp, #56	; 0x38
 8003b24:	bdb0      	pop	{r4, r5, r7, pc}
 8003b26:	46c0      	nop			; (mov r8, r8)
 8003b28:	08004878 	.word	0x08004878
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	003d0900 	.word	0x003d0900
 8003b34:	00f42400 	.word	0x00f42400
 8003b38:	0800489c 	.word	0x0800489c

08003b3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b48:	2201      	movs	r2, #1
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d00b      	beq.n	8003b66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4a4a      	ldr	r2, [pc, #296]	; (8003c80 <UART_AdvFeatureConfig+0x144>)
 8003b56:	4013      	ands	r3, r2
 8003b58:	0019      	movs	r1, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d00b      	beq.n	8003b88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	4a43      	ldr	r2, [pc, #268]	; (8003c84 <UART_AdvFeatureConfig+0x148>)
 8003b78:	4013      	ands	r3, r2
 8003b7a:	0019      	movs	r1, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	430a      	orrs	r2, r1
 8003b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8c:	2204      	movs	r2, #4
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d00b      	beq.n	8003baa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	4a3b      	ldr	r2, [pc, #236]	; (8003c88 <UART_AdvFeatureConfig+0x14c>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	0019      	movs	r1, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	2208      	movs	r2, #8
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	d00b      	beq.n	8003bcc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4a34      	ldr	r2, [pc, #208]	; (8003c8c <UART_AdvFeatureConfig+0x150>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	2210      	movs	r2, #16
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	d00b      	beq.n	8003bee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	4a2c      	ldr	r2, [pc, #176]	; (8003c90 <UART_AdvFeatureConfig+0x154>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	0019      	movs	r1, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d00b      	beq.n	8003c10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	4a25      	ldr	r2, [pc, #148]	; (8003c94 <UART_AdvFeatureConfig+0x158>)
 8003c00:	4013      	ands	r3, r2
 8003c02:	0019      	movs	r1, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	2240      	movs	r2, #64	; 0x40
 8003c16:	4013      	ands	r3, r2
 8003c18:	d01d      	beq.n	8003c56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	4a1d      	ldr	r2, [pc, #116]	; (8003c98 <UART_AdvFeatureConfig+0x15c>)
 8003c22:	4013      	ands	r3, r2
 8003c24:	0019      	movs	r1, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	430a      	orrs	r2, r1
 8003c30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c36:	2380      	movs	r3, #128	; 0x80
 8003c38:	035b      	lsls	r3, r3, #13
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d10b      	bne.n	8003c56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	4a15      	ldr	r2, [pc, #84]	; (8003c9c <UART_AdvFeatureConfig+0x160>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	0019      	movs	r1, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	430a      	orrs	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	2280      	movs	r2, #128	; 0x80
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	d00b      	beq.n	8003c78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	4a0e      	ldr	r2, [pc, #56]	; (8003ca0 <UART_AdvFeatureConfig+0x164>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	605a      	str	r2, [r3, #4]
  }
}
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	b002      	add	sp, #8
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	fffdffff 	.word	0xfffdffff
 8003c84:	fffeffff 	.word	0xfffeffff
 8003c88:	fffbffff 	.word	0xfffbffff
 8003c8c:	ffff7fff 	.word	0xffff7fff
 8003c90:	ffffefff 	.word	0xffffefff
 8003c94:	ffffdfff 	.word	0xffffdfff
 8003c98:	ffefffff 	.word	0xffefffff
 8003c9c:	ff9fffff 	.word	0xff9fffff
 8003ca0:	fff7ffff 	.word	0xfff7ffff

08003ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af02      	add	r7, sp, #8
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2280      	movs	r2, #128	; 0x80
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003cb4:	f7fd fca6 	bl	8001604 <HAL_GetTick>
 8003cb8:	0003      	movs	r3, r0
 8003cba:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	2208      	movs	r2, #8
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b08      	cmp	r3, #8
 8003cc8:	d10c      	bne.n	8003ce4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2280      	movs	r2, #128	; 0x80
 8003cce:	0391      	lsls	r1, r2, #14
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	4a17      	ldr	r2, [pc, #92]	; (8003d30 <UART_CheckIdleState+0x8c>)
 8003cd4:	9200      	str	r2, [sp, #0]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f000 f82c 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 8003cdc:	1e03      	subs	r3, r0, #0
 8003cde:	d001      	beq.n	8003ce4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e021      	b.n	8003d28 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2204      	movs	r2, #4
 8003cec:	4013      	ands	r3, r2
 8003cee:	2b04      	cmp	r3, #4
 8003cf0:	d10c      	bne.n	8003d0c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2280      	movs	r2, #128	; 0x80
 8003cf6:	03d1      	lsls	r1, r2, #15
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	4a0d      	ldr	r2, [pc, #52]	; (8003d30 <UART_CheckIdleState+0x8c>)
 8003cfc:	9200      	str	r2, [sp, #0]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f000 f818 	bl	8003d34 <UART_WaitOnFlagUntilTimeout>
 8003d04:	1e03      	subs	r3, r0, #0
 8003d06:	d001      	beq.n	8003d0c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e00d      	b.n	8003d28 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2220      	movs	r2, #32
 8003d10:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2220      	movs	r2, #32
 8003d16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2274      	movs	r2, #116	; 0x74
 8003d22:	2100      	movs	r1, #0
 8003d24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	0018      	movs	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b004      	add	sp, #16
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	01ffffff 	.word	0x01ffffff

08003d34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b094      	sub	sp, #80	; 0x50
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	1dfb      	adds	r3, r7, #7
 8003d42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d44:	e0a3      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d48:	3301      	adds	r3, #1
 8003d4a:	d100      	bne.n	8003d4e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003d4c:	e09f      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d4e:	f7fd fc59 	bl	8001604 <HAL_GetTick>
 8003d52:	0002      	movs	r2, r0
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d302      	bcc.n	8003d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d13d      	bne.n	8003de0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d64:	f3ef 8310 	mrs	r3, PRIMASK
 8003d68:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d6c:	647b      	str	r3, [r7, #68]	; 0x44
 8003d6e:	2301      	movs	r3, #1
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d74:	f383 8810 	msr	PRIMASK, r3
}
 8003d78:	46c0      	nop			; (mov r8, r8)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	494c      	ldr	r1, [pc, #304]	; (8003eb8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003d86:	400a      	ands	r2, r1
 8003d88:	601a      	str	r2, [r3, #0]
 8003d8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d8c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d90:	f383 8810 	msr	PRIMASK, r3
}
 8003d94:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d96:	f3ef 8310 	mrs	r3, PRIMASK
 8003d9a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d9e:	643b      	str	r3, [r7, #64]	; 0x40
 8003da0:	2301      	movs	r3, #1
 8003da2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003da6:	f383 8810 	msr	PRIMASK, r3
}
 8003daa:	46c0      	nop			; (mov r8, r8)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689a      	ldr	r2, [r3, #8]
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2101      	movs	r1, #1
 8003db8:	438a      	bics	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]
 8003dbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003dc2:	f383 8810 	msr	PRIMASK, r3
}
 8003dc6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2220      	movs	r2, #32
 8003dcc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2220      	movs	r2, #32
 8003dd2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2274      	movs	r2, #116	; 0x74
 8003dd8:	2100      	movs	r1, #0
 8003dda:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e067      	b.n	8003eb0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	2204      	movs	r2, #4
 8003de8:	4013      	ands	r3, r2
 8003dea:	d050      	beq.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	69da      	ldr	r2, [r3, #28]
 8003df2:	2380      	movs	r3, #128	; 0x80
 8003df4:	011b      	lsls	r3, r3, #4
 8003df6:	401a      	ands	r2, r3
 8003df8:	2380      	movs	r3, #128	; 0x80
 8003dfa:	011b      	lsls	r3, r3, #4
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d146      	bne.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2280      	movs	r2, #128	; 0x80
 8003e06:	0112      	lsls	r2, r2, #4
 8003e08:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8003e0e:	613b      	str	r3, [r7, #16]
  return(result);
 8003e10:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e14:	2301      	movs	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f383 8810 	msr	PRIMASK, r3
}
 8003e1e:	46c0      	nop			; (mov r8, r8)
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4923      	ldr	r1, [pc, #140]	; (8003eb8 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003e2c:	400a      	ands	r2, r1
 8003e2e:	601a      	str	r2, [r3, #0]
 8003e30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	f383 8810 	msr	PRIMASK, r3
}
 8003e3a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e40:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e42:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e44:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e46:	2301      	movs	r3, #1
 8003e48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f383 8810 	msr	PRIMASK, r3
}
 8003e50:	46c0      	nop			; (mov r8, r8)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689a      	ldr	r2, [r3, #8]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	438a      	bics	r2, r1
 8003e60:	609a      	str	r2, [r3, #8]
 8003e62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	f383 8810 	msr	PRIMASK, r3
}
 8003e6c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2220      	movs	r2, #32
 8003e78:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2280      	movs	r2, #128	; 0x80
 8003e7e:	2120      	movs	r1, #32
 8003e80:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2274      	movs	r2, #116	; 0x74
 8003e86:	2100      	movs	r1, #0
 8003e88:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e010      	b.n	8003eb0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	69db      	ldr	r3, [r3, #28]
 8003e94:	68ba      	ldr	r2, [r7, #8]
 8003e96:	4013      	ands	r3, r2
 8003e98:	68ba      	ldr	r2, [r7, #8]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	425a      	negs	r2, r3
 8003e9e:	4153      	adcs	r3, r2
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	001a      	movs	r2, r3
 8003ea4:	1dfb      	adds	r3, r7, #7
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d100      	bne.n	8003eae <UART_WaitOnFlagUntilTimeout+0x17a>
 8003eac:	e74b      	b.n	8003d46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b014      	add	sp, #80	; 0x50
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	fffffe5f 	.word	0xfffffe5f

08003ebc <__errno>:
 8003ebc:	4b01      	ldr	r3, [pc, #4]	; (8003ec4 <__errno+0x8>)
 8003ebe:	6818      	ldr	r0, [r3, #0]
 8003ec0:	4770      	bx	lr
 8003ec2:	46c0      	nop			; (mov r8, r8)
 8003ec4:	2000000c 	.word	0x2000000c

08003ec8 <__libc_init_array>:
 8003ec8:	b570      	push	{r4, r5, r6, lr}
 8003eca:	2600      	movs	r6, #0
 8003ecc:	4d0c      	ldr	r5, [pc, #48]	; (8003f00 <__libc_init_array+0x38>)
 8003ece:	4c0d      	ldr	r4, [pc, #52]	; (8003f04 <__libc_init_array+0x3c>)
 8003ed0:	1b64      	subs	r4, r4, r5
 8003ed2:	10a4      	asrs	r4, r4, #2
 8003ed4:	42a6      	cmp	r6, r4
 8003ed6:	d109      	bne.n	8003eec <__libc_init_array+0x24>
 8003ed8:	2600      	movs	r6, #0
 8003eda:	f000 fc47 	bl	800476c <_init>
 8003ede:	4d0a      	ldr	r5, [pc, #40]	; (8003f08 <__libc_init_array+0x40>)
 8003ee0:	4c0a      	ldr	r4, [pc, #40]	; (8003f0c <__libc_init_array+0x44>)
 8003ee2:	1b64      	subs	r4, r4, r5
 8003ee4:	10a4      	asrs	r4, r4, #2
 8003ee6:	42a6      	cmp	r6, r4
 8003ee8:	d105      	bne.n	8003ef6 <__libc_init_array+0x2e>
 8003eea:	bd70      	pop	{r4, r5, r6, pc}
 8003eec:	00b3      	lsls	r3, r6, #2
 8003eee:	58eb      	ldr	r3, [r5, r3]
 8003ef0:	4798      	blx	r3
 8003ef2:	3601      	adds	r6, #1
 8003ef4:	e7ee      	b.n	8003ed4 <__libc_init_array+0xc>
 8003ef6:	00b3      	lsls	r3, r6, #2
 8003ef8:	58eb      	ldr	r3, [r5, r3]
 8003efa:	4798      	blx	r3
 8003efc:	3601      	adds	r6, #1
 8003efe:	e7f2      	b.n	8003ee6 <__libc_init_array+0x1e>
 8003f00:	080048fc 	.word	0x080048fc
 8003f04:	080048fc 	.word	0x080048fc
 8003f08:	080048fc 	.word	0x080048fc
 8003f0c:	08004900 	.word	0x08004900

08003f10 <memset>:
 8003f10:	0003      	movs	r3, r0
 8003f12:	1882      	adds	r2, r0, r2
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d100      	bne.n	8003f1a <memset+0xa>
 8003f18:	4770      	bx	lr
 8003f1a:	7019      	strb	r1, [r3, #0]
 8003f1c:	3301      	adds	r3, #1
 8003f1e:	e7f9      	b.n	8003f14 <memset+0x4>

08003f20 <siprintf>:
 8003f20:	b40e      	push	{r1, r2, r3}
 8003f22:	b500      	push	{lr}
 8003f24:	490b      	ldr	r1, [pc, #44]	; (8003f54 <siprintf+0x34>)
 8003f26:	b09c      	sub	sp, #112	; 0x70
 8003f28:	ab1d      	add	r3, sp, #116	; 0x74
 8003f2a:	9002      	str	r0, [sp, #8]
 8003f2c:	9006      	str	r0, [sp, #24]
 8003f2e:	9107      	str	r1, [sp, #28]
 8003f30:	9104      	str	r1, [sp, #16]
 8003f32:	4809      	ldr	r0, [pc, #36]	; (8003f58 <siprintf+0x38>)
 8003f34:	4909      	ldr	r1, [pc, #36]	; (8003f5c <siprintf+0x3c>)
 8003f36:	cb04      	ldmia	r3!, {r2}
 8003f38:	9105      	str	r1, [sp, #20]
 8003f3a:	6800      	ldr	r0, [r0, #0]
 8003f3c:	a902      	add	r1, sp, #8
 8003f3e:	9301      	str	r3, [sp, #4]
 8003f40:	f000 f870 	bl	8004024 <_svfiprintf_r>
 8003f44:	2300      	movs	r3, #0
 8003f46:	9a02      	ldr	r2, [sp, #8]
 8003f48:	7013      	strb	r3, [r2, #0]
 8003f4a:	b01c      	add	sp, #112	; 0x70
 8003f4c:	bc08      	pop	{r3}
 8003f4e:	b003      	add	sp, #12
 8003f50:	4718      	bx	r3
 8003f52:	46c0      	nop			; (mov r8, r8)
 8003f54:	7fffffff 	.word	0x7fffffff
 8003f58:	2000000c 	.word	0x2000000c
 8003f5c:	ffff0208 	.word	0xffff0208

08003f60 <__ssputs_r>:
 8003f60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f62:	688e      	ldr	r6, [r1, #8]
 8003f64:	b085      	sub	sp, #20
 8003f66:	0007      	movs	r7, r0
 8003f68:	000c      	movs	r4, r1
 8003f6a:	9203      	str	r2, [sp, #12]
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	429e      	cmp	r6, r3
 8003f70:	d83c      	bhi.n	8003fec <__ssputs_r+0x8c>
 8003f72:	2390      	movs	r3, #144	; 0x90
 8003f74:	898a      	ldrh	r2, [r1, #12]
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	421a      	tst	r2, r3
 8003f7a:	d034      	beq.n	8003fe6 <__ssputs_r+0x86>
 8003f7c:	2503      	movs	r5, #3
 8003f7e:	6909      	ldr	r1, [r1, #16]
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	1a5b      	subs	r3, r3, r1
 8003f84:	9302      	str	r3, [sp, #8]
 8003f86:	6963      	ldr	r3, [r4, #20]
 8003f88:	9802      	ldr	r0, [sp, #8]
 8003f8a:	435d      	muls	r5, r3
 8003f8c:	0feb      	lsrs	r3, r5, #31
 8003f8e:	195d      	adds	r5, r3, r5
 8003f90:	9b01      	ldr	r3, [sp, #4]
 8003f92:	106d      	asrs	r5, r5, #1
 8003f94:	3301      	adds	r3, #1
 8003f96:	181b      	adds	r3, r3, r0
 8003f98:	42ab      	cmp	r3, r5
 8003f9a:	d900      	bls.n	8003f9e <__ssputs_r+0x3e>
 8003f9c:	001d      	movs	r5, r3
 8003f9e:	0553      	lsls	r3, r2, #21
 8003fa0:	d532      	bpl.n	8004008 <__ssputs_r+0xa8>
 8003fa2:	0029      	movs	r1, r5
 8003fa4:	0038      	movs	r0, r7
 8003fa6:	f000 fb31 	bl	800460c <_malloc_r>
 8003faa:	1e06      	subs	r6, r0, #0
 8003fac:	d109      	bne.n	8003fc2 <__ssputs_r+0x62>
 8003fae:	230c      	movs	r3, #12
 8003fb0:	603b      	str	r3, [r7, #0]
 8003fb2:	2340      	movs	r3, #64	; 0x40
 8003fb4:	2001      	movs	r0, #1
 8003fb6:	89a2      	ldrh	r2, [r4, #12]
 8003fb8:	4240      	negs	r0, r0
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	81a3      	strh	r3, [r4, #12]
 8003fbe:	b005      	add	sp, #20
 8003fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fc2:	9a02      	ldr	r2, [sp, #8]
 8003fc4:	6921      	ldr	r1, [r4, #16]
 8003fc6:	f000 faba 	bl	800453e <memcpy>
 8003fca:	89a3      	ldrh	r3, [r4, #12]
 8003fcc:	4a14      	ldr	r2, [pc, #80]	; (8004020 <__ssputs_r+0xc0>)
 8003fce:	401a      	ands	r2, r3
 8003fd0:	2380      	movs	r3, #128	; 0x80
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	9b02      	ldr	r3, [sp, #8]
 8003fd8:	6126      	str	r6, [r4, #16]
 8003fda:	18f6      	adds	r6, r6, r3
 8003fdc:	6026      	str	r6, [r4, #0]
 8003fde:	6165      	str	r5, [r4, #20]
 8003fe0:	9e01      	ldr	r6, [sp, #4]
 8003fe2:	1aed      	subs	r5, r5, r3
 8003fe4:	60a5      	str	r5, [r4, #8]
 8003fe6:	9b01      	ldr	r3, [sp, #4]
 8003fe8:	429e      	cmp	r6, r3
 8003fea:	d900      	bls.n	8003fee <__ssputs_r+0x8e>
 8003fec:	9e01      	ldr	r6, [sp, #4]
 8003fee:	0032      	movs	r2, r6
 8003ff0:	9903      	ldr	r1, [sp, #12]
 8003ff2:	6820      	ldr	r0, [r4, #0]
 8003ff4:	f000 faac 	bl	8004550 <memmove>
 8003ff8:	68a3      	ldr	r3, [r4, #8]
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	1b9b      	subs	r3, r3, r6
 8003ffe:	60a3      	str	r3, [r4, #8]
 8004000:	6823      	ldr	r3, [r4, #0]
 8004002:	199e      	adds	r6, r3, r6
 8004004:	6026      	str	r6, [r4, #0]
 8004006:	e7da      	b.n	8003fbe <__ssputs_r+0x5e>
 8004008:	002a      	movs	r2, r5
 800400a:	0038      	movs	r0, r7
 800400c:	f000 fb5c 	bl	80046c8 <_realloc_r>
 8004010:	1e06      	subs	r6, r0, #0
 8004012:	d1e0      	bne.n	8003fd6 <__ssputs_r+0x76>
 8004014:	0038      	movs	r0, r7
 8004016:	6921      	ldr	r1, [r4, #16]
 8004018:	f000 faae 	bl	8004578 <_free_r>
 800401c:	e7c7      	b.n	8003fae <__ssputs_r+0x4e>
 800401e:	46c0      	nop			; (mov r8, r8)
 8004020:	fffffb7f 	.word	0xfffffb7f

08004024 <_svfiprintf_r>:
 8004024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004026:	b0a1      	sub	sp, #132	; 0x84
 8004028:	9003      	str	r0, [sp, #12]
 800402a:	001d      	movs	r5, r3
 800402c:	898b      	ldrh	r3, [r1, #12]
 800402e:	000f      	movs	r7, r1
 8004030:	0016      	movs	r6, r2
 8004032:	061b      	lsls	r3, r3, #24
 8004034:	d511      	bpl.n	800405a <_svfiprintf_r+0x36>
 8004036:	690b      	ldr	r3, [r1, #16]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d10e      	bne.n	800405a <_svfiprintf_r+0x36>
 800403c:	2140      	movs	r1, #64	; 0x40
 800403e:	f000 fae5 	bl	800460c <_malloc_r>
 8004042:	6038      	str	r0, [r7, #0]
 8004044:	6138      	str	r0, [r7, #16]
 8004046:	2800      	cmp	r0, #0
 8004048:	d105      	bne.n	8004056 <_svfiprintf_r+0x32>
 800404a:	230c      	movs	r3, #12
 800404c:	9a03      	ldr	r2, [sp, #12]
 800404e:	3801      	subs	r0, #1
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	b021      	add	sp, #132	; 0x84
 8004054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004056:	2340      	movs	r3, #64	; 0x40
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	2300      	movs	r3, #0
 800405c:	ac08      	add	r4, sp, #32
 800405e:	6163      	str	r3, [r4, #20]
 8004060:	3320      	adds	r3, #32
 8004062:	7663      	strb	r3, [r4, #25]
 8004064:	3310      	adds	r3, #16
 8004066:	76a3      	strb	r3, [r4, #26]
 8004068:	9507      	str	r5, [sp, #28]
 800406a:	0035      	movs	r5, r6
 800406c:	782b      	ldrb	r3, [r5, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <_svfiprintf_r+0x52>
 8004072:	2b25      	cmp	r3, #37	; 0x25
 8004074:	d147      	bne.n	8004106 <_svfiprintf_r+0xe2>
 8004076:	1bab      	subs	r3, r5, r6
 8004078:	9305      	str	r3, [sp, #20]
 800407a:	42b5      	cmp	r5, r6
 800407c:	d00c      	beq.n	8004098 <_svfiprintf_r+0x74>
 800407e:	0032      	movs	r2, r6
 8004080:	0039      	movs	r1, r7
 8004082:	9803      	ldr	r0, [sp, #12]
 8004084:	f7ff ff6c 	bl	8003f60 <__ssputs_r>
 8004088:	1c43      	adds	r3, r0, #1
 800408a:	d100      	bne.n	800408e <_svfiprintf_r+0x6a>
 800408c:	e0ae      	b.n	80041ec <_svfiprintf_r+0x1c8>
 800408e:	6962      	ldr	r2, [r4, #20]
 8004090:	9b05      	ldr	r3, [sp, #20]
 8004092:	4694      	mov	ip, r2
 8004094:	4463      	add	r3, ip
 8004096:	6163      	str	r3, [r4, #20]
 8004098:	782b      	ldrb	r3, [r5, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d100      	bne.n	80040a0 <_svfiprintf_r+0x7c>
 800409e:	e0a5      	b.n	80041ec <_svfiprintf_r+0x1c8>
 80040a0:	2201      	movs	r2, #1
 80040a2:	2300      	movs	r3, #0
 80040a4:	4252      	negs	r2, r2
 80040a6:	6062      	str	r2, [r4, #4]
 80040a8:	a904      	add	r1, sp, #16
 80040aa:	3254      	adds	r2, #84	; 0x54
 80040ac:	1852      	adds	r2, r2, r1
 80040ae:	1c6e      	adds	r6, r5, #1
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	60e3      	str	r3, [r4, #12]
 80040b4:	60a3      	str	r3, [r4, #8]
 80040b6:	7013      	strb	r3, [r2, #0]
 80040b8:	65a3      	str	r3, [r4, #88]	; 0x58
 80040ba:	2205      	movs	r2, #5
 80040bc:	7831      	ldrb	r1, [r6, #0]
 80040be:	4854      	ldr	r0, [pc, #336]	; (8004210 <_svfiprintf_r+0x1ec>)
 80040c0:	f000 fa32 	bl	8004528 <memchr>
 80040c4:	1c75      	adds	r5, r6, #1
 80040c6:	2800      	cmp	r0, #0
 80040c8:	d11f      	bne.n	800410a <_svfiprintf_r+0xe6>
 80040ca:	6822      	ldr	r2, [r4, #0]
 80040cc:	06d3      	lsls	r3, r2, #27
 80040ce:	d504      	bpl.n	80040da <_svfiprintf_r+0xb6>
 80040d0:	2353      	movs	r3, #83	; 0x53
 80040d2:	a904      	add	r1, sp, #16
 80040d4:	185b      	adds	r3, r3, r1
 80040d6:	2120      	movs	r1, #32
 80040d8:	7019      	strb	r1, [r3, #0]
 80040da:	0713      	lsls	r3, r2, #28
 80040dc:	d504      	bpl.n	80040e8 <_svfiprintf_r+0xc4>
 80040de:	2353      	movs	r3, #83	; 0x53
 80040e0:	a904      	add	r1, sp, #16
 80040e2:	185b      	adds	r3, r3, r1
 80040e4:	212b      	movs	r1, #43	; 0x2b
 80040e6:	7019      	strb	r1, [r3, #0]
 80040e8:	7833      	ldrb	r3, [r6, #0]
 80040ea:	2b2a      	cmp	r3, #42	; 0x2a
 80040ec:	d016      	beq.n	800411c <_svfiprintf_r+0xf8>
 80040ee:	0035      	movs	r5, r6
 80040f0:	2100      	movs	r1, #0
 80040f2:	200a      	movs	r0, #10
 80040f4:	68e3      	ldr	r3, [r4, #12]
 80040f6:	782a      	ldrb	r2, [r5, #0]
 80040f8:	1c6e      	adds	r6, r5, #1
 80040fa:	3a30      	subs	r2, #48	; 0x30
 80040fc:	2a09      	cmp	r2, #9
 80040fe:	d94e      	bls.n	800419e <_svfiprintf_r+0x17a>
 8004100:	2900      	cmp	r1, #0
 8004102:	d111      	bne.n	8004128 <_svfiprintf_r+0x104>
 8004104:	e017      	b.n	8004136 <_svfiprintf_r+0x112>
 8004106:	3501      	adds	r5, #1
 8004108:	e7b0      	b.n	800406c <_svfiprintf_r+0x48>
 800410a:	4b41      	ldr	r3, [pc, #260]	; (8004210 <_svfiprintf_r+0x1ec>)
 800410c:	6822      	ldr	r2, [r4, #0]
 800410e:	1ac0      	subs	r0, r0, r3
 8004110:	2301      	movs	r3, #1
 8004112:	4083      	lsls	r3, r0
 8004114:	4313      	orrs	r3, r2
 8004116:	002e      	movs	r6, r5
 8004118:	6023      	str	r3, [r4, #0]
 800411a:	e7ce      	b.n	80040ba <_svfiprintf_r+0x96>
 800411c:	9b07      	ldr	r3, [sp, #28]
 800411e:	1d19      	adds	r1, r3, #4
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	9107      	str	r1, [sp, #28]
 8004124:	2b00      	cmp	r3, #0
 8004126:	db01      	blt.n	800412c <_svfiprintf_r+0x108>
 8004128:	930b      	str	r3, [sp, #44]	; 0x2c
 800412a:	e004      	b.n	8004136 <_svfiprintf_r+0x112>
 800412c:	425b      	negs	r3, r3
 800412e:	60e3      	str	r3, [r4, #12]
 8004130:	2302      	movs	r3, #2
 8004132:	4313      	orrs	r3, r2
 8004134:	6023      	str	r3, [r4, #0]
 8004136:	782b      	ldrb	r3, [r5, #0]
 8004138:	2b2e      	cmp	r3, #46	; 0x2e
 800413a:	d10a      	bne.n	8004152 <_svfiprintf_r+0x12e>
 800413c:	786b      	ldrb	r3, [r5, #1]
 800413e:	2b2a      	cmp	r3, #42	; 0x2a
 8004140:	d135      	bne.n	80041ae <_svfiprintf_r+0x18a>
 8004142:	9b07      	ldr	r3, [sp, #28]
 8004144:	3502      	adds	r5, #2
 8004146:	1d1a      	adds	r2, r3, #4
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	9207      	str	r2, [sp, #28]
 800414c:	2b00      	cmp	r3, #0
 800414e:	db2b      	blt.n	80041a8 <_svfiprintf_r+0x184>
 8004150:	9309      	str	r3, [sp, #36]	; 0x24
 8004152:	4e30      	ldr	r6, [pc, #192]	; (8004214 <_svfiprintf_r+0x1f0>)
 8004154:	2203      	movs	r2, #3
 8004156:	0030      	movs	r0, r6
 8004158:	7829      	ldrb	r1, [r5, #0]
 800415a:	f000 f9e5 	bl	8004528 <memchr>
 800415e:	2800      	cmp	r0, #0
 8004160:	d006      	beq.n	8004170 <_svfiprintf_r+0x14c>
 8004162:	2340      	movs	r3, #64	; 0x40
 8004164:	1b80      	subs	r0, r0, r6
 8004166:	4083      	lsls	r3, r0
 8004168:	6822      	ldr	r2, [r4, #0]
 800416a:	3501      	adds	r5, #1
 800416c:	4313      	orrs	r3, r2
 800416e:	6023      	str	r3, [r4, #0]
 8004170:	7829      	ldrb	r1, [r5, #0]
 8004172:	2206      	movs	r2, #6
 8004174:	4828      	ldr	r0, [pc, #160]	; (8004218 <_svfiprintf_r+0x1f4>)
 8004176:	1c6e      	adds	r6, r5, #1
 8004178:	7621      	strb	r1, [r4, #24]
 800417a:	f000 f9d5 	bl	8004528 <memchr>
 800417e:	2800      	cmp	r0, #0
 8004180:	d03c      	beq.n	80041fc <_svfiprintf_r+0x1d8>
 8004182:	4b26      	ldr	r3, [pc, #152]	; (800421c <_svfiprintf_r+0x1f8>)
 8004184:	2b00      	cmp	r3, #0
 8004186:	d125      	bne.n	80041d4 <_svfiprintf_r+0x1b0>
 8004188:	2207      	movs	r2, #7
 800418a:	9b07      	ldr	r3, [sp, #28]
 800418c:	3307      	adds	r3, #7
 800418e:	4393      	bics	r3, r2
 8004190:	3308      	adds	r3, #8
 8004192:	9307      	str	r3, [sp, #28]
 8004194:	6963      	ldr	r3, [r4, #20]
 8004196:	9a04      	ldr	r2, [sp, #16]
 8004198:	189b      	adds	r3, r3, r2
 800419a:	6163      	str	r3, [r4, #20]
 800419c:	e765      	b.n	800406a <_svfiprintf_r+0x46>
 800419e:	4343      	muls	r3, r0
 80041a0:	0035      	movs	r5, r6
 80041a2:	2101      	movs	r1, #1
 80041a4:	189b      	adds	r3, r3, r2
 80041a6:	e7a6      	b.n	80040f6 <_svfiprintf_r+0xd2>
 80041a8:	2301      	movs	r3, #1
 80041aa:	425b      	negs	r3, r3
 80041ac:	e7d0      	b.n	8004150 <_svfiprintf_r+0x12c>
 80041ae:	2300      	movs	r3, #0
 80041b0:	200a      	movs	r0, #10
 80041b2:	001a      	movs	r2, r3
 80041b4:	3501      	adds	r5, #1
 80041b6:	6063      	str	r3, [r4, #4]
 80041b8:	7829      	ldrb	r1, [r5, #0]
 80041ba:	1c6e      	adds	r6, r5, #1
 80041bc:	3930      	subs	r1, #48	; 0x30
 80041be:	2909      	cmp	r1, #9
 80041c0:	d903      	bls.n	80041ca <_svfiprintf_r+0x1a6>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0c5      	beq.n	8004152 <_svfiprintf_r+0x12e>
 80041c6:	9209      	str	r2, [sp, #36]	; 0x24
 80041c8:	e7c3      	b.n	8004152 <_svfiprintf_r+0x12e>
 80041ca:	4342      	muls	r2, r0
 80041cc:	0035      	movs	r5, r6
 80041ce:	2301      	movs	r3, #1
 80041d0:	1852      	adds	r2, r2, r1
 80041d2:	e7f1      	b.n	80041b8 <_svfiprintf_r+0x194>
 80041d4:	ab07      	add	r3, sp, #28
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	003a      	movs	r2, r7
 80041da:	0021      	movs	r1, r4
 80041dc:	4b10      	ldr	r3, [pc, #64]	; (8004220 <_svfiprintf_r+0x1fc>)
 80041de:	9803      	ldr	r0, [sp, #12]
 80041e0:	e000      	b.n	80041e4 <_svfiprintf_r+0x1c0>
 80041e2:	bf00      	nop
 80041e4:	9004      	str	r0, [sp, #16]
 80041e6:	9b04      	ldr	r3, [sp, #16]
 80041e8:	3301      	adds	r3, #1
 80041ea:	d1d3      	bne.n	8004194 <_svfiprintf_r+0x170>
 80041ec:	89bb      	ldrh	r3, [r7, #12]
 80041ee:	980d      	ldr	r0, [sp, #52]	; 0x34
 80041f0:	065b      	lsls	r3, r3, #25
 80041f2:	d400      	bmi.n	80041f6 <_svfiprintf_r+0x1d2>
 80041f4:	e72d      	b.n	8004052 <_svfiprintf_r+0x2e>
 80041f6:	2001      	movs	r0, #1
 80041f8:	4240      	negs	r0, r0
 80041fa:	e72a      	b.n	8004052 <_svfiprintf_r+0x2e>
 80041fc:	ab07      	add	r3, sp, #28
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	003a      	movs	r2, r7
 8004202:	0021      	movs	r1, r4
 8004204:	4b06      	ldr	r3, [pc, #24]	; (8004220 <_svfiprintf_r+0x1fc>)
 8004206:	9803      	ldr	r0, [sp, #12]
 8004208:	f000 f87c 	bl	8004304 <_printf_i>
 800420c:	e7ea      	b.n	80041e4 <_svfiprintf_r+0x1c0>
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	080048c0 	.word	0x080048c0
 8004214:	080048c6 	.word	0x080048c6
 8004218:	080048ca 	.word	0x080048ca
 800421c:	00000000 	.word	0x00000000
 8004220:	08003f61 	.word	0x08003f61

08004224 <_printf_common>:
 8004224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004226:	0015      	movs	r5, r2
 8004228:	9301      	str	r3, [sp, #4]
 800422a:	688a      	ldr	r2, [r1, #8]
 800422c:	690b      	ldr	r3, [r1, #16]
 800422e:	000c      	movs	r4, r1
 8004230:	9000      	str	r0, [sp, #0]
 8004232:	4293      	cmp	r3, r2
 8004234:	da00      	bge.n	8004238 <_printf_common+0x14>
 8004236:	0013      	movs	r3, r2
 8004238:	0022      	movs	r2, r4
 800423a:	602b      	str	r3, [r5, #0]
 800423c:	3243      	adds	r2, #67	; 0x43
 800423e:	7812      	ldrb	r2, [r2, #0]
 8004240:	2a00      	cmp	r2, #0
 8004242:	d001      	beq.n	8004248 <_printf_common+0x24>
 8004244:	3301      	adds	r3, #1
 8004246:	602b      	str	r3, [r5, #0]
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	069b      	lsls	r3, r3, #26
 800424c:	d502      	bpl.n	8004254 <_printf_common+0x30>
 800424e:	682b      	ldr	r3, [r5, #0]
 8004250:	3302      	adds	r3, #2
 8004252:	602b      	str	r3, [r5, #0]
 8004254:	6822      	ldr	r2, [r4, #0]
 8004256:	2306      	movs	r3, #6
 8004258:	0017      	movs	r7, r2
 800425a:	401f      	ands	r7, r3
 800425c:	421a      	tst	r2, r3
 800425e:	d027      	beq.n	80042b0 <_printf_common+0x8c>
 8004260:	0023      	movs	r3, r4
 8004262:	3343      	adds	r3, #67	; 0x43
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	1e5a      	subs	r2, r3, #1
 8004268:	4193      	sbcs	r3, r2
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	0692      	lsls	r2, r2, #26
 800426e:	d430      	bmi.n	80042d2 <_printf_common+0xae>
 8004270:	0022      	movs	r2, r4
 8004272:	9901      	ldr	r1, [sp, #4]
 8004274:	9800      	ldr	r0, [sp, #0]
 8004276:	9e08      	ldr	r6, [sp, #32]
 8004278:	3243      	adds	r2, #67	; 0x43
 800427a:	47b0      	blx	r6
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d025      	beq.n	80042cc <_printf_common+0xa8>
 8004280:	2306      	movs	r3, #6
 8004282:	6820      	ldr	r0, [r4, #0]
 8004284:	682a      	ldr	r2, [r5, #0]
 8004286:	68e1      	ldr	r1, [r4, #12]
 8004288:	2500      	movs	r5, #0
 800428a:	4003      	ands	r3, r0
 800428c:	2b04      	cmp	r3, #4
 800428e:	d103      	bne.n	8004298 <_printf_common+0x74>
 8004290:	1a8d      	subs	r5, r1, r2
 8004292:	43eb      	mvns	r3, r5
 8004294:	17db      	asrs	r3, r3, #31
 8004296:	401d      	ands	r5, r3
 8004298:	68a3      	ldr	r3, [r4, #8]
 800429a:	6922      	ldr	r2, [r4, #16]
 800429c:	4293      	cmp	r3, r2
 800429e:	dd01      	ble.n	80042a4 <_printf_common+0x80>
 80042a0:	1a9b      	subs	r3, r3, r2
 80042a2:	18ed      	adds	r5, r5, r3
 80042a4:	2700      	movs	r7, #0
 80042a6:	42bd      	cmp	r5, r7
 80042a8:	d120      	bne.n	80042ec <_printf_common+0xc8>
 80042aa:	2000      	movs	r0, #0
 80042ac:	e010      	b.n	80042d0 <_printf_common+0xac>
 80042ae:	3701      	adds	r7, #1
 80042b0:	68e3      	ldr	r3, [r4, #12]
 80042b2:	682a      	ldr	r2, [r5, #0]
 80042b4:	1a9b      	subs	r3, r3, r2
 80042b6:	42bb      	cmp	r3, r7
 80042b8:	ddd2      	ble.n	8004260 <_printf_common+0x3c>
 80042ba:	0022      	movs	r2, r4
 80042bc:	2301      	movs	r3, #1
 80042be:	9901      	ldr	r1, [sp, #4]
 80042c0:	9800      	ldr	r0, [sp, #0]
 80042c2:	9e08      	ldr	r6, [sp, #32]
 80042c4:	3219      	adds	r2, #25
 80042c6:	47b0      	blx	r6
 80042c8:	1c43      	adds	r3, r0, #1
 80042ca:	d1f0      	bne.n	80042ae <_printf_common+0x8a>
 80042cc:	2001      	movs	r0, #1
 80042ce:	4240      	negs	r0, r0
 80042d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80042d2:	2030      	movs	r0, #48	; 0x30
 80042d4:	18e1      	adds	r1, r4, r3
 80042d6:	3143      	adds	r1, #67	; 0x43
 80042d8:	7008      	strb	r0, [r1, #0]
 80042da:	0021      	movs	r1, r4
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	3145      	adds	r1, #69	; 0x45
 80042e0:	7809      	ldrb	r1, [r1, #0]
 80042e2:	18a2      	adds	r2, r4, r2
 80042e4:	3243      	adds	r2, #67	; 0x43
 80042e6:	3302      	adds	r3, #2
 80042e8:	7011      	strb	r1, [r2, #0]
 80042ea:	e7c1      	b.n	8004270 <_printf_common+0x4c>
 80042ec:	0022      	movs	r2, r4
 80042ee:	2301      	movs	r3, #1
 80042f0:	9901      	ldr	r1, [sp, #4]
 80042f2:	9800      	ldr	r0, [sp, #0]
 80042f4:	9e08      	ldr	r6, [sp, #32]
 80042f6:	321a      	adds	r2, #26
 80042f8:	47b0      	blx	r6
 80042fa:	1c43      	adds	r3, r0, #1
 80042fc:	d0e6      	beq.n	80042cc <_printf_common+0xa8>
 80042fe:	3701      	adds	r7, #1
 8004300:	e7d1      	b.n	80042a6 <_printf_common+0x82>
	...

08004304 <_printf_i>:
 8004304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004306:	b08b      	sub	sp, #44	; 0x2c
 8004308:	9206      	str	r2, [sp, #24]
 800430a:	000a      	movs	r2, r1
 800430c:	3243      	adds	r2, #67	; 0x43
 800430e:	9307      	str	r3, [sp, #28]
 8004310:	9005      	str	r0, [sp, #20]
 8004312:	9204      	str	r2, [sp, #16]
 8004314:	7e0a      	ldrb	r2, [r1, #24]
 8004316:	000c      	movs	r4, r1
 8004318:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800431a:	2a78      	cmp	r2, #120	; 0x78
 800431c:	d806      	bhi.n	800432c <_printf_i+0x28>
 800431e:	2a62      	cmp	r2, #98	; 0x62
 8004320:	d808      	bhi.n	8004334 <_printf_i+0x30>
 8004322:	2a00      	cmp	r2, #0
 8004324:	d100      	bne.n	8004328 <_printf_i+0x24>
 8004326:	e0c0      	b.n	80044aa <_printf_i+0x1a6>
 8004328:	2a58      	cmp	r2, #88	; 0x58
 800432a:	d052      	beq.n	80043d2 <_printf_i+0xce>
 800432c:	0026      	movs	r6, r4
 800432e:	3642      	adds	r6, #66	; 0x42
 8004330:	7032      	strb	r2, [r6, #0]
 8004332:	e022      	b.n	800437a <_printf_i+0x76>
 8004334:	0010      	movs	r0, r2
 8004336:	3863      	subs	r0, #99	; 0x63
 8004338:	2815      	cmp	r0, #21
 800433a:	d8f7      	bhi.n	800432c <_printf_i+0x28>
 800433c:	f7fb feec 	bl	8000118 <__gnu_thumb1_case_shi>
 8004340:	001f0016 	.word	0x001f0016
 8004344:	fff6fff6 	.word	0xfff6fff6
 8004348:	fff6fff6 	.word	0xfff6fff6
 800434c:	fff6001f 	.word	0xfff6001f
 8004350:	fff6fff6 	.word	0xfff6fff6
 8004354:	00a8fff6 	.word	0x00a8fff6
 8004358:	009a0036 	.word	0x009a0036
 800435c:	fff6fff6 	.word	0xfff6fff6
 8004360:	fff600b9 	.word	0xfff600b9
 8004364:	fff60036 	.word	0xfff60036
 8004368:	009efff6 	.word	0x009efff6
 800436c:	0026      	movs	r6, r4
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	3642      	adds	r6, #66	; 0x42
 8004372:	1d11      	adds	r1, r2, #4
 8004374:	6019      	str	r1, [r3, #0]
 8004376:	6813      	ldr	r3, [r2, #0]
 8004378:	7033      	strb	r3, [r6, #0]
 800437a:	2301      	movs	r3, #1
 800437c:	e0a7      	b.n	80044ce <_printf_i+0x1ca>
 800437e:	6808      	ldr	r0, [r1, #0]
 8004380:	6819      	ldr	r1, [r3, #0]
 8004382:	1d0a      	adds	r2, r1, #4
 8004384:	0605      	lsls	r5, r0, #24
 8004386:	d50b      	bpl.n	80043a0 <_printf_i+0x9c>
 8004388:	680d      	ldr	r5, [r1, #0]
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	2d00      	cmp	r5, #0
 800438e:	da03      	bge.n	8004398 <_printf_i+0x94>
 8004390:	232d      	movs	r3, #45	; 0x2d
 8004392:	9a04      	ldr	r2, [sp, #16]
 8004394:	426d      	negs	r5, r5
 8004396:	7013      	strb	r3, [r2, #0]
 8004398:	4b61      	ldr	r3, [pc, #388]	; (8004520 <_printf_i+0x21c>)
 800439a:	270a      	movs	r7, #10
 800439c:	9303      	str	r3, [sp, #12]
 800439e:	e032      	b.n	8004406 <_printf_i+0x102>
 80043a0:	680d      	ldr	r5, [r1, #0]
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	0641      	lsls	r1, r0, #25
 80043a6:	d5f1      	bpl.n	800438c <_printf_i+0x88>
 80043a8:	b22d      	sxth	r5, r5
 80043aa:	e7ef      	b.n	800438c <_printf_i+0x88>
 80043ac:	680d      	ldr	r5, [r1, #0]
 80043ae:	6819      	ldr	r1, [r3, #0]
 80043b0:	1d08      	adds	r0, r1, #4
 80043b2:	6018      	str	r0, [r3, #0]
 80043b4:	062e      	lsls	r6, r5, #24
 80043b6:	d501      	bpl.n	80043bc <_printf_i+0xb8>
 80043b8:	680d      	ldr	r5, [r1, #0]
 80043ba:	e003      	b.n	80043c4 <_printf_i+0xc0>
 80043bc:	066d      	lsls	r5, r5, #25
 80043be:	d5fb      	bpl.n	80043b8 <_printf_i+0xb4>
 80043c0:	680d      	ldr	r5, [r1, #0]
 80043c2:	b2ad      	uxth	r5, r5
 80043c4:	4b56      	ldr	r3, [pc, #344]	; (8004520 <_printf_i+0x21c>)
 80043c6:	270a      	movs	r7, #10
 80043c8:	9303      	str	r3, [sp, #12]
 80043ca:	2a6f      	cmp	r2, #111	; 0x6f
 80043cc:	d117      	bne.n	80043fe <_printf_i+0xfa>
 80043ce:	2708      	movs	r7, #8
 80043d0:	e015      	b.n	80043fe <_printf_i+0xfa>
 80043d2:	3145      	adds	r1, #69	; 0x45
 80043d4:	700a      	strb	r2, [r1, #0]
 80043d6:	4a52      	ldr	r2, [pc, #328]	; (8004520 <_printf_i+0x21c>)
 80043d8:	9203      	str	r2, [sp, #12]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	6821      	ldr	r1, [r4, #0]
 80043de:	ca20      	ldmia	r2!, {r5}
 80043e0:	601a      	str	r2, [r3, #0]
 80043e2:	0608      	lsls	r0, r1, #24
 80043e4:	d550      	bpl.n	8004488 <_printf_i+0x184>
 80043e6:	07cb      	lsls	r3, r1, #31
 80043e8:	d502      	bpl.n	80043f0 <_printf_i+0xec>
 80043ea:	2320      	movs	r3, #32
 80043ec:	4319      	orrs	r1, r3
 80043ee:	6021      	str	r1, [r4, #0]
 80043f0:	2710      	movs	r7, #16
 80043f2:	2d00      	cmp	r5, #0
 80043f4:	d103      	bne.n	80043fe <_printf_i+0xfa>
 80043f6:	2320      	movs	r3, #32
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	439a      	bics	r2, r3
 80043fc:	6022      	str	r2, [r4, #0]
 80043fe:	0023      	movs	r3, r4
 8004400:	2200      	movs	r2, #0
 8004402:	3343      	adds	r3, #67	; 0x43
 8004404:	701a      	strb	r2, [r3, #0]
 8004406:	6863      	ldr	r3, [r4, #4]
 8004408:	60a3      	str	r3, [r4, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	db03      	blt.n	8004416 <_printf_i+0x112>
 800440e:	2204      	movs	r2, #4
 8004410:	6821      	ldr	r1, [r4, #0]
 8004412:	4391      	bics	r1, r2
 8004414:	6021      	str	r1, [r4, #0]
 8004416:	2d00      	cmp	r5, #0
 8004418:	d102      	bne.n	8004420 <_printf_i+0x11c>
 800441a:	9e04      	ldr	r6, [sp, #16]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00c      	beq.n	800443a <_printf_i+0x136>
 8004420:	9e04      	ldr	r6, [sp, #16]
 8004422:	0028      	movs	r0, r5
 8004424:	0039      	movs	r1, r7
 8004426:	f7fb ff07 	bl	8000238 <__aeabi_uidivmod>
 800442a:	9b03      	ldr	r3, [sp, #12]
 800442c:	3e01      	subs	r6, #1
 800442e:	5c5b      	ldrb	r3, [r3, r1]
 8004430:	7033      	strb	r3, [r6, #0]
 8004432:	002b      	movs	r3, r5
 8004434:	0005      	movs	r5, r0
 8004436:	429f      	cmp	r7, r3
 8004438:	d9f3      	bls.n	8004422 <_printf_i+0x11e>
 800443a:	2f08      	cmp	r7, #8
 800443c:	d109      	bne.n	8004452 <_printf_i+0x14e>
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	07db      	lsls	r3, r3, #31
 8004442:	d506      	bpl.n	8004452 <_printf_i+0x14e>
 8004444:	6863      	ldr	r3, [r4, #4]
 8004446:	6922      	ldr	r2, [r4, #16]
 8004448:	4293      	cmp	r3, r2
 800444a:	dc02      	bgt.n	8004452 <_printf_i+0x14e>
 800444c:	2330      	movs	r3, #48	; 0x30
 800444e:	3e01      	subs	r6, #1
 8004450:	7033      	strb	r3, [r6, #0]
 8004452:	9b04      	ldr	r3, [sp, #16]
 8004454:	1b9b      	subs	r3, r3, r6
 8004456:	6123      	str	r3, [r4, #16]
 8004458:	9b07      	ldr	r3, [sp, #28]
 800445a:	0021      	movs	r1, r4
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	9805      	ldr	r0, [sp, #20]
 8004460:	9b06      	ldr	r3, [sp, #24]
 8004462:	aa09      	add	r2, sp, #36	; 0x24
 8004464:	f7ff fede 	bl	8004224 <_printf_common>
 8004468:	1c43      	adds	r3, r0, #1
 800446a:	d135      	bne.n	80044d8 <_printf_i+0x1d4>
 800446c:	2001      	movs	r0, #1
 800446e:	4240      	negs	r0, r0
 8004470:	b00b      	add	sp, #44	; 0x2c
 8004472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004474:	2220      	movs	r2, #32
 8004476:	6809      	ldr	r1, [r1, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	6022      	str	r2, [r4, #0]
 800447c:	0022      	movs	r2, r4
 800447e:	2178      	movs	r1, #120	; 0x78
 8004480:	3245      	adds	r2, #69	; 0x45
 8004482:	7011      	strb	r1, [r2, #0]
 8004484:	4a27      	ldr	r2, [pc, #156]	; (8004524 <_printf_i+0x220>)
 8004486:	e7a7      	b.n	80043d8 <_printf_i+0xd4>
 8004488:	0648      	lsls	r0, r1, #25
 800448a:	d5ac      	bpl.n	80043e6 <_printf_i+0xe2>
 800448c:	b2ad      	uxth	r5, r5
 800448e:	e7aa      	b.n	80043e6 <_printf_i+0xe2>
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	680d      	ldr	r5, [r1, #0]
 8004494:	1d10      	adds	r0, r2, #4
 8004496:	6949      	ldr	r1, [r1, #20]
 8004498:	6018      	str	r0, [r3, #0]
 800449a:	6813      	ldr	r3, [r2, #0]
 800449c:	062e      	lsls	r6, r5, #24
 800449e:	d501      	bpl.n	80044a4 <_printf_i+0x1a0>
 80044a0:	6019      	str	r1, [r3, #0]
 80044a2:	e002      	b.n	80044aa <_printf_i+0x1a6>
 80044a4:	066d      	lsls	r5, r5, #25
 80044a6:	d5fb      	bpl.n	80044a0 <_printf_i+0x19c>
 80044a8:	8019      	strh	r1, [r3, #0]
 80044aa:	2300      	movs	r3, #0
 80044ac:	9e04      	ldr	r6, [sp, #16]
 80044ae:	6123      	str	r3, [r4, #16]
 80044b0:	e7d2      	b.n	8004458 <_printf_i+0x154>
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	1d11      	adds	r1, r2, #4
 80044b6:	6019      	str	r1, [r3, #0]
 80044b8:	6816      	ldr	r6, [r2, #0]
 80044ba:	2100      	movs	r1, #0
 80044bc:	0030      	movs	r0, r6
 80044be:	6862      	ldr	r2, [r4, #4]
 80044c0:	f000 f832 	bl	8004528 <memchr>
 80044c4:	2800      	cmp	r0, #0
 80044c6:	d001      	beq.n	80044cc <_printf_i+0x1c8>
 80044c8:	1b80      	subs	r0, r0, r6
 80044ca:	6060      	str	r0, [r4, #4]
 80044cc:	6863      	ldr	r3, [r4, #4]
 80044ce:	6123      	str	r3, [r4, #16]
 80044d0:	2300      	movs	r3, #0
 80044d2:	9a04      	ldr	r2, [sp, #16]
 80044d4:	7013      	strb	r3, [r2, #0]
 80044d6:	e7bf      	b.n	8004458 <_printf_i+0x154>
 80044d8:	6923      	ldr	r3, [r4, #16]
 80044da:	0032      	movs	r2, r6
 80044dc:	9906      	ldr	r1, [sp, #24]
 80044de:	9805      	ldr	r0, [sp, #20]
 80044e0:	9d07      	ldr	r5, [sp, #28]
 80044e2:	47a8      	blx	r5
 80044e4:	1c43      	adds	r3, r0, #1
 80044e6:	d0c1      	beq.n	800446c <_printf_i+0x168>
 80044e8:	6823      	ldr	r3, [r4, #0]
 80044ea:	079b      	lsls	r3, r3, #30
 80044ec:	d415      	bmi.n	800451a <_printf_i+0x216>
 80044ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044f0:	68e0      	ldr	r0, [r4, #12]
 80044f2:	4298      	cmp	r0, r3
 80044f4:	dabc      	bge.n	8004470 <_printf_i+0x16c>
 80044f6:	0018      	movs	r0, r3
 80044f8:	e7ba      	b.n	8004470 <_printf_i+0x16c>
 80044fa:	0022      	movs	r2, r4
 80044fc:	2301      	movs	r3, #1
 80044fe:	9906      	ldr	r1, [sp, #24]
 8004500:	9805      	ldr	r0, [sp, #20]
 8004502:	9e07      	ldr	r6, [sp, #28]
 8004504:	3219      	adds	r2, #25
 8004506:	47b0      	blx	r6
 8004508:	1c43      	adds	r3, r0, #1
 800450a:	d0af      	beq.n	800446c <_printf_i+0x168>
 800450c:	3501      	adds	r5, #1
 800450e:	68e3      	ldr	r3, [r4, #12]
 8004510:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	42ab      	cmp	r3, r5
 8004516:	dcf0      	bgt.n	80044fa <_printf_i+0x1f6>
 8004518:	e7e9      	b.n	80044ee <_printf_i+0x1ea>
 800451a:	2500      	movs	r5, #0
 800451c:	e7f7      	b.n	800450e <_printf_i+0x20a>
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	080048d1 	.word	0x080048d1
 8004524:	080048e2 	.word	0x080048e2

08004528 <memchr>:
 8004528:	b2c9      	uxtb	r1, r1
 800452a:	1882      	adds	r2, r0, r2
 800452c:	4290      	cmp	r0, r2
 800452e:	d101      	bne.n	8004534 <memchr+0xc>
 8004530:	2000      	movs	r0, #0
 8004532:	4770      	bx	lr
 8004534:	7803      	ldrb	r3, [r0, #0]
 8004536:	428b      	cmp	r3, r1
 8004538:	d0fb      	beq.n	8004532 <memchr+0xa>
 800453a:	3001      	adds	r0, #1
 800453c:	e7f6      	b.n	800452c <memchr+0x4>

0800453e <memcpy>:
 800453e:	2300      	movs	r3, #0
 8004540:	b510      	push	{r4, lr}
 8004542:	429a      	cmp	r2, r3
 8004544:	d100      	bne.n	8004548 <memcpy+0xa>
 8004546:	bd10      	pop	{r4, pc}
 8004548:	5ccc      	ldrb	r4, [r1, r3]
 800454a:	54c4      	strb	r4, [r0, r3]
 800454c:	3301      	adds	r3, #1
 800454e:	e7f8      	b.n	8004542 <memcpy+0x4>

08004550 <memmove>:
 8004550:	b510      	push	{r4, lr}
 8004552:	4288      	cmp	r0, r1
 8004554:	d902      	bls.n	800455c <memmove+0xc>
 8004556:	188b      	adds	r3, r1, r2
 8004558:	4298      	cmp	r0, r3
 800455a:	d303      	bcc.n	8004564 <memmove+0x14>
 800455c:	2300      	movs	r3, #0
 800455e:	e007      	b.n	8004570 <memmove+0x20>
 8004560:	5c8b      	ldrb	r3, [r1, r2]
 8004562:	5483      	strb	r3, [r0, r2]
 8004564:	3a01      	subs	r2, #1
 8004566:	d2fb      	bcs.n	8004560 <memmove+0x10>
 8004568:	bd10      	pop	{r4, pc}
 800456a:	5ccc      	ldrb	r4, [r1, r3]
 800456c:	54c4      	strb	r4, [r0, r3]
 800456e:	3301      	adds	r3, #1
 8004570:	429a      	cmp	r2, r3
 8004572:	d1fa      	bne.n	800456a <memmove+0x1a>
 8004574:	e7f8      	b.n	8004568 <memmove+0x18>
	...

08004578 <_free_r>:
 8004578:	b570      	push	{r4, r5, r6, lr}
 800457a:	0005      	movs	r5, r0
 800457c:	2900      	cmp	r1, #0
 800457e:	d010      	beq.n	80045a2 <_free_r+0x2a>
 8004580:	1f0c      	subs	r4, r1, #4
 8004582:	6823      	ldr	r3, [r4, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	da00      	bge.n	800458a <_free_r+0x12>
 8004588:	18e4      	adds	r4, r4, r3
 800458a:	0028      	movs	r0, r5
 800458c:	f000 f8d4 	bl	8004738 <__malloc_lock>
 8004590:	4a1d      	ldr	r2, [pc, #116]	; (8004608 <_free_r+0x90>)
 8004592:	6813      	ldr	r3, [r2, #0]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d105      	bne.n	80045a4 <_free_r+0x2c>
 8004598:	6063      	str	r3, [r4, #4]
 800459a:	6014      	str	r4, [r2, #0]
 800459c:	0028      	movs	r0, r5
 800459e:	f000 f8d3 	bl	8004748 <__malloc_unlock>
 80045a2:	bd70      	pop	{r4, r5, r6, pc}
 80045a4:	42a3      	cmp	r3, r4
 80045a6:	d908      	bls.n	80045ba <_free_r+0x42>
 80045a8:	6821      	ldr	r1, [r4, #0]
 80045aa:	1860      	adds	r0, r4, r1
 80045ac:	4283      	cmp	r3, r0
 80045ae:	d1f3      	bne.n	8004598 <_free_r+0x20>
 80045b0:	6818      	ldr	r0, [r3, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	1841      	adds	r1, r0, r1
 80045b6:	6021      	str	r1, [r4, #0]
 80045b8:	e7ee      	b.n	8004598 <_free_r+0x20>
 80045ba:	001a      	movs	r2, r3
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <_free_r+0x4e>
 80045c2:	42a3      	cmp	r3, r4
 80045c4:	d9f9      	bls.n	80045ba <_free_r+0x42>
 80045c6:	6811      	ldr	r1, [r2, #0]
 80045c8:	1850      	adds	r0, r2, r1
 80045ca:	42a0      	cmp	r0, r4
 80045cc:	d10b      	bne.n	80045e6 <_free_r+0x6e>
 80045ce:	6820      	ldr	r0, [r4, #0]
 80045d0:	1809      	adds	r1, r1, r0
 80045d2:	1850      	adds	r0, r2, r1
 80045d4:	6011      	str	r1, [r2, #0]
 80045d6:	4283      	cmp	r3, r0
 80045d8:	d1e0      	bne.n	800459c <_free_r+0x24>
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	1841      	adds	r1, r0, r1
 80045e0:	6011      	str	r1, [r2, #0]
 80045e2:	6053      	str	r3, [r2, #4]
 80045e4:	e7da      	b.n	800459c <_free_r+0x24>
 80045e6:	42a0      	cmp	r0, r4
 80045e8:	d902      	bls.n	80045f0 <_free_r+0x78>
 80045ea:	230c      	movs	r3, #12
 80045ec:	602b      	str	r3, [r5, #0]
 80045ee:	e7d5      	b.n	800459c <_free_r+0x24>
 80045f0:	6821      	ldr	r1, [r4, #0]
 80045f2:	1860      	adds	r0, r4, r1
 80045f4:	4283      	cmp	r3, r0
 80045f6:	d103      	bne.n	8004600 <_free_r+0x88>
 80045f8:	6818      	ldr	r0, [r3, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	1841      	adds	r1, r0, r1
 80045fe:	6021      	str	r1, [r4, #0]
 8004600:	6063      	str	r3, [r4, #4]
 8004602:	6054      	str	r4, [r2, #4]
 8004604:	e7ca      	b.n	800459c <_free_r+0x24>
 8004606:	46c0      	nop			; (mov r8, r8)
 8004608:	200001dc 	.word	0x200001dc

0800460c <_malloc_r>:
 800460c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800460e:	2303      	movs	r3, #3
 8004610:	1ccd      	adds	r5, r1, #3
 8004612:	439d      	bics	r5, r3
 8004614:	3508      	adds	r5, #8
 8004616:	0006      	movs	r6, r0
 8004618:	2d0c      	cmp	r5, #12
 800461a:	d21f      	bcs.n	800465c <_malloc_r+0x50>
 800461c:	250c      	movs	r5, #12
 800461e:	42a9      	cmp	r1, r5
 8004620:	d81e      	bhi.n	8004660 <_malloc_r+0x54>
 8004622:	0030      	movs	r0, r6
 8004624:	f000 f888 	bl	8004738 <__malloc_lock>
 8004628:	4925      	ldr	r1, [pc, #148]	; (80046c0 <_malloc_r+0xb4>)
 800462a:	680a      	ldr	r2, [r1, #0]
 800462c:	0014      	movs	r4, r2
 800462e:	2c00      	cmp	r4, #0
 8004630:	d11a      	bne.n	8004668 <_malloc_r+0x5c>
 8004632:	4f24      	ldr	r7, [pc, #144]	; (80046c4 <_malloc_r+0xb8>)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d104      	bne.n	8004644 <_malloc_r+0x38>
 800463a:	0021      	movs	r1, r4
 800463c:	0030      	movs	r0, r6
 800463e:	f000 f869 	bl	8004714 <_sbrk_r>
 8004642:	6038      	str	r0, [r7, #0]
 8004644:	0029      	movs	r1, r5
 8004646:	0030      	movs	r0, r6
 8004648:	f000 f864 	bl	8004714 <_sbrk_r>
 800464c:	1c43      	adds	r3, r0, #1
 800464e:	d12b      	bne.n	80046a8 <_malloc_r+0x9c>
 8004650:	230c      	movs	r3, #12
 8004652:	0030      	movs	r0, r6
 8004654:	6033      	str	r3, [r6, #0]
 8004656:	f000 f877 	bl	8004748 <__malloc_unlock>
 800465a:	e003      	b.n	8004664 <_malloc_r+0x58>
 800465c:	2d00      	cmp	r5, #0
 800465e:	dade      	bge.n	800461e <_malloc_r+0x12>
 8004660:	230c      	movs	r3, #12
 8004662:	6033      	str	r3, [r6, #0]
 8004664:	2000      	movs	r0, #0
 8004666:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	1b5b      	subs	r3, r3, r5
 800466c:	d419      	bmi.n	80046a2 <_malloc_r+0x96>
 800466e:	2b0b      	cmp	r3, #11
 8004670:	d903      	bls.n	800467a <_malloc_r+0x6e>
 8004672:	6023      	str	r3, [r4, #0]
 8004674:	18e4      	adds	r4, r4, r3
 8004676:	6025      	str	r5, [r4, #0]
 8004678:	e003      	b.n	8004682 <_malloc_r+0x76>
 800467a:	6863      	ldr	r3, [r4, #4]
 800467c:	42a2      	cmp	r2, r4
 800467e:	d10e      	bne.n	800469e <_malloc_r+0x92>
 8004680:	600b      	str	r3, [r1, #0]
 8004682:	0030      	movs	r0, r6
 8004684:	f000 f860 	bl	8004748 <__malloc_unlock>
 8004688:	0020      	movs	r0, r4
 800468a:	2207      	movs	r2, #7
 800468c:	300b      	adds	r0, #11
 800468e:	1d23      	adds	r3, r4, #4
 8004690:	4390      	bics	r0, r2
 8004692:	1ac2      	subs	r2, r0, r3
 8004694:	4298      	cmp	r0, r3
 8004696:	d0e6      	beq.n	8004666 <_malloc_r+0x5a>
 8004698:	1a1b      	subs	r3, r3, r0
 800469a:	50a3      	str	r3, [r4, r2]
 800469c:	e7e3      	b.n	8004666 <_malloc_r+0x5a>
 800469e:	6053      	str	r3, [r2, #4]
 80046a0:	e7ef      	b.n	8004682 <_malloc_r+0x76>
 80046a2:	0022      	movs	r2, r4
 80046a4:	6864      	ldr	r4, [r4, #4]
 80046a6:	e7c2      	b.n	800462e <_malloc_r+0x22>
 80046a8:	2303      	movs	r3, #3
 80046aa:	1cc4      	adds	r4, r0, #3
 80046ac:	439c      	bics	r4, r3
 80046ae:	42a0      	cmp	r0, r4
 80046b0:	d0e1      	beq.n	8004676 <_malloc_r+0x6a>
 80046b2:	1a21      	subs	r1, r4, r0
 80046b4:	0030      	movs	r0, r6
 80046b6:	f000 f82d 	bl	8004714 <_sbrk_r>
 80046ba:	1c43      	adds	r3, r0, #1
 80046bc:	d1db      	bne.n	8004676 <_malloc_r+0x6a>
 80046be:	e7c7      	b.n	8004650 <_malloc_r+0x44>
 80046c0:	200001dc 	.word	0x200001dc
 80046c4:	200001e0 	.word	0x200001e0

080046c8 <_realloc_r>:
 80046c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ca:	0007      	movs	r7, r0
 80046cc:	000d      	movs	r5, r1
 80046ce:	0016      	movs	r6, r2
 80046d0:	2900      	cmp	r1, #0
 80046d2:	d105      	bne.n	80046e0 <_realloc_r+0x18>
 80046d4:	0011      	movs	r1, r2
 80046d6:	f7ff ff99 	bl	800460c <_malloc_r>
 80046da:	0004      	movs	r4, r0
 80046dc:	0020      	movs	r0, r4
 80046de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046e0:	2a00      	cmp	r2, #0
 80046e2:	d103      	bne.n	80046ec <_realloc_r+0x24>
 80046e4:	f7ff ff48 	bl	8004578 <_free_r>
 80046e8:	0034      	movs	r4, r6
 80046ea:	e7f7      	b.n	80046dc <_realloc_r+0x14>
 80046ec:	f000 f834 	bl	8004758 <_malloc_usable_size_r>
 80046f0:	002c      	movs	r4, r5
 80046f2:	42b0      	cmp	r0, r6
 80046f4:	d2f2      	bcs.n	80046dc <_realloc_r+0x14>
 80046f6:	0031      	movs	r1, r6
 80046f8:	0038      	movs	r0, r7
 80046fa:	f7ff ff87 	bl	800460c <_malloc_r>
 80046fe:	1e04      	subs	r4, r0, #0
 8004700:	d0ec      	beq.n	80046dc <_realloc_r+0x14>
 8004702:	0029      	movs	r1, r5
 8004704:	0032      	movs	r2, r6
 8004706:	f7ff ff1a 	bl	800453e <memcpy>
 800470a:	0029      	movs	r1, r5
 800470c:	0038      	movs	r0, r7
 800470e:	f7ff ff33 	bl	8004578 <_free_r>
 8004712:	e7e3      	b.n	80046dc <_realloc_r+0x14>

08004714 <_sbrk_r>:
 8004714:	2300      	movs	r3, #0
 8004716:	b570      	push	{r4, r5, r6, lr}
 8004718:	4d06      	ldr	r5, [pc, #24]	; (8004734 <_sbrk_r+0x20>)
 800471a:	0004      	movs	r4, r0
 800471c:	0008      	movs	r0, r1
 800471e:	602b      	str	r3, [r5, #0]
 8004720:	f7fc fb4c 	bl	8000dbc <_sbrk>
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	d103      	bne.n	8004730 <_sbrk_r+0x1c>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d000      	beq.n	8004730 <_sbrk_r+0x1c>
 800472e:	6023      	str	r3, [r4, #0]
 8004730:	bd70      	pop	{r4, r5, r6, pc}
 8004732:	46c0      	nop			; (mov r8, r8)
 8004734:	200002c4 	.word	0x200002c4

08004738 <__malloc_lock>:
 8004738:	b510      	push	{r4, lr}
 800473a:	4802      	ldr	r0, [pc, #8]	; (8004744 <__malloc_lock+0xc>)
 800473c:	f000 f814 	bl	8004768 <__retarget_lock_acquire_recursive>
 8004740:	bd10      	pop	{r4, pc}
 8004742:	46c0      	nop			; (mov r8, r8)
 8004744:	200002cc 	.word	0x200002cc

08004748 <__malloc_unlock>:
 8004748:	b510      	push	{r4, lr}
 800474a:	4802      	ldr	r0, [pc, #8]	; (8004754 <__malloc_unlock+0xc>)
 800474c:	f000 f80d 	bl	800476a <__retarget_lock_release_recursive>
 8004750:	bd10      	pop	{r4, pc}
 8004752:	46c0      	nop			; (mov r8, r8)
 8004754:	200002cc 	.word	0x200002cc

08004758 <_malloc_usable_size_r>:
 8004758:	1f0b      	subs	r3, r1, #4
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	1f18      	subs	r0, r3, #4
 800475e:	2b00      	cmp	r3, #0
 8004760:	da01      	bge.n	8004766 <_malloc_usable_size_r+0xe>
 8004762:	580b      	ldr	r3, [r1, r0]
 8004764:	18c0      	adds	r0, r0, r3
 8004766:	4770      	bx	lr

08004768 <__retarget_lock_acquire_recursive>:
 8004768:	4770      	bx	lr

0800476a <__retarget_lock_release_recursive>:
 800476a:	4770      	bx	lr

0800476c <_init>:
 800476c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800476e:	46c0      	nop			; (mov r8, r8)
 8004770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004772:	bc08      	pop	{r3}
 8004774:	469e      	mov	lr, r3
 8004776:	4770      	bx	lr

08004778 <_fini>:
 8004778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800477e:	bc08      	pop	{r3}
 8004780:	469e      	mov	lr, r3
 8004782:	4770      	bx	lr
