library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

ENTITY sign_extension is port map (
		se_9bit_in : in std_logic_vector(8 downto 0);
		se_5bit_in : in std_logic_vector(5 downto 0);
		se_sel : in std_logic; -- to select 9bit or 5 bit; 1 = 9 bit; 0 = 6 bit
		se_out : in std_logic_vector(15 downto 0));
end;
		
architecture behav of sign_extension is 
begin
signal s: std_logic;
		process(se_sel,se_9bit_in,se_9bit_in)
				if (se_sel = '1')
						s <= se_9bit_in(8);
						se_out(8 downto 0) <= se_9bit_in; 
						se_out(15 downto 9) <= (s & s & s & s & s & s & s);
				else
						se_out(8 downto 0) <= se_9bit_in; 
						se_out(15 downto 9) <= se_9bit_in(8);
				end if;
		end process;
end behav;