#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Sun Mar 27 16:33:13 2022
# Process ID: 15532
# Current directory: C:/Users/dell/Desktop/2-1/Final Project/DDC_Verilog_FPGA/HexadecimalTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16840 C:\Users\dell\Desktop\2-1\Final Project\DDC_Verilog_FPGA\HexadecimalTest\HexadecimalTest.xpr
# Log file: C:/Users/dell/Desktop/2-1/Final Project/DDC_Verilog_FPGA/HexadecimalTest/vivado.log
# Journal file: C:/Users/dell/Desktop/2-1/Final Project/DDC_Verilog_FPGA/HexadecimalTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dell/Desktop/2-1/Final Project/DDC_Verilog_FPGA/HexadecimalTest/HexadecimalTest.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/dell/Desktop/DDC/Lab5/Final_Project/HexadecimalTest' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.488 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 16:35:51 2022...
