
---------- Begin Simulation Statistics ----------
final_tick                               1773065631500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215456                       # Simulator instruction rate (inst/s)
host_mem_usage                                4742312                       # Number of bytes of host memory used
host_op_rate                                   445131                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6961.99                       # Real time elapsed on the host
host_tick_rate                               84775639                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.590207                       # Number of seconds simulated
sim_ticks                                590207088500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4240668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8475853                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    215840001                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       346331                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     28252042                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    183466068                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44950804                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    215840001                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    170889197                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       242705027                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22781088                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     26528448                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         556777055                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        319601072                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     28313500                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      51933720                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    669797064                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584852                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    847136657                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.218912                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.259816                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    568456675     67.10%     67.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     64947845      7.67%     74.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     44361099      5.24%     80.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64183280      7.58%     87.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     21800679      2.57%     90.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12594736      1.49%     91.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11291549      1.33%     92.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7567074      0.89%     93.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     51933720      6.13%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    847136657                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807155                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680731                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213209      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286319     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418901     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926928      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584851                       # Class of committed instruction
system.switch_cpus.commit.refs              238431323                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.360828                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.360828                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     200945543                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2010454639                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        431471597                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         274047244                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       28475523                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      18762053                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           202797483                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4121961                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           114295096                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                804433                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           242705027                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         144316442                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             449506776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      13869358                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles       147713                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1047495081                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles       132516                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles         1180                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       450008                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        56951046                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                135                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.205610                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    474988114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     67731892                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.887396                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    953701965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.252890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.391150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        628344456     65.88%     65.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         15340453      1.61%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         17062985      1.79%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14694246      1.54%     70.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         17628981      1.85%     72.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16979650      1.78%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         17868663      1.87%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13849759      1.45%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        211932772     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    953701965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           7334263                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3438097                       # number of floating regfile writes
system.switch_cpus.idleCycles               226712212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     37495937                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        145364847                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.216263                       # Inst execution rate
system.switch_cpus.iew.exec_refs            317227962                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          114281694                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       108589151                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     242647117                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9551                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1991540                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    139371065                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1703763440                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     202946268                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     58886222                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1435693687                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         425327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11008275                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28475523                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11593046                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        62201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16978364                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       164246                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       134003                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       446447                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     92966385                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     50620473                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       134003                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     34949438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2546499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1509418502                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1409831523                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.637404                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         962109631                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.194353                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1421534776                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2131871369                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1148807446                       # number of integer regfile writes
system.switch_cpus.ipc                       0.423580                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.423580                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     12584008      0.84%      0.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1141593444     76.38%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1196337      0.08%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2223215      0.15%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       140746      0.01%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            2      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            1      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         9573      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       323351      0.02%     77.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       130728      0.01%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1054175      0.07%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        10708      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           12      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    212413102     14.21%     91.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    116552807      7.80%     99.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1979191      0.13%     99.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      4368510      0.29%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1494579912                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9066102                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     17367778                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      7492736                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     14382985                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            25526070                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017079                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        22102154     86.59%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     86.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          37704      0.15%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              5      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           113      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     86.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1656358      6.49%     93.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        859552      3.37%     96.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       391823      1.53%     98.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       478361      1.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1498455872                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3959374349                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1402338787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2360687640                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1703730879                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1494579912                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        32561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    671178557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      8354271                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        22939                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    889790832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    953701965                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.567135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.312833                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    568423767     59.60%     59.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     58950249      6.18%     65.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     61953065      6.50%     72.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     59562456      6.25%     78.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     56984587      5.98%     84.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     48424450      5.08%     89.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     50258386      5.27%     94.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31734789      3.33%     98.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17410216      1.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    953701965                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.266149                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           144392136                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1970671                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      6057667                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6147213                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    242647117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    139371065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       634951123                       # number of misc regfile reads
system.switch_cpus.numCycles               1180414177                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       167222088                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006399                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4583200                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        446445335                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4824337                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2406081                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4683065265                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1909767518                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1996901218                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         275785182                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23757045                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       28475523                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      35749687                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        909894742                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9124830                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2968452071                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        24145                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          407                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          33780635                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          412                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2496814317                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3512873914                       # The number of ROB writes
system.switch_cpus.timesIdled                 8370076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       183714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55027                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23534996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1086317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47078793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1141344                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3771229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       654689                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3580544                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3737                       # Transaction distribution
system.membus.trans_dist::ReadExReq            465651                       # Transaction distribution
system.membus.trans_dist::ReadExResp           465651                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3771232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12712733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     12712733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12712733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    313060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    313060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               313060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4240620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4240620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4240620                       # Request fanout histogram
system.membus.reqLayer2.occupancy         12217751002                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22916365750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1773065631500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22683061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2037944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20040776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6314288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           855522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          855522                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20046430                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2636634                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     60123547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10491018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70614565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2564935488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    312026304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2876961792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4870162                       # Total snoops (count)
system.tol2bus.snoopTraffic                  42545600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28405937                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048586                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223830                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27080830     95.34%     95.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1270080      4.47%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55027      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28405937                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        44963428498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5247808103                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       30072795677                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     17638357                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1652867                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19291224                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     17638357                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1652867                       # number of overall hits
system.l2.overall_hits::total                19291224                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      2397987                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1839289                       # number of demand (read+write) misses
system.l2.demand_misses::total                4237276                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      2397987                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1839289                       # number of overall misses
system.l2.overall_misses::total               4237276                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 200530538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 165297182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     365827720500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 200530538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 165297182500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    365827720500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     20036344                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3492156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23528500                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     20036344                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3492156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23528500                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.119682                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.526692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180091                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.119682                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.526692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180091                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83624.530909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89870.152271                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86335.589303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83624.530909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89870.152271                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86335.589303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              654689                       # number of writebacks
system.l2.writebacks::total                    654689                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst          267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data          102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 369                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst          267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data          102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                369                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst      2397720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1839187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4236907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      2397720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1839187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4236907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 176537986504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 146899381003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 323437367507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 176537986504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 146899381003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 323437367507                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.119669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.526662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.119669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.526662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73627.440445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79871.911341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76338.085190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73627.440445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79871.911341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76338.085190                       # average overall mshr miss latency
system.l2.replacements                        4860076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1383255                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1383255                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1383255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1383255                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20021546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20021546                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20021546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20021546                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       469352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        469352                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         3562                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3562                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         3713                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3713                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data     14559000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14559000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         7275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.510378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.510378                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  3921.088069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3921.088069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         3713                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3713                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     73337000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     73337000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.510378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.510378                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19751.413951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19751.413951                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       389824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                389824                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       465698                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              465698                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  37889693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37889693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       855522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            855522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.544344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.544344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81361.082719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81361.082719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           25                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               25                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       465673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         465673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  33231661000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33231661000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.544314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71362.653622                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71362.653622                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     17638357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17638357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      2397987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2397987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 200530538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 200530538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     20036344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20036344                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.119682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.119682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83624.530909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83624.530909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst          267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           267                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      2397720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2397720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 176537986504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 176537986504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.119669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73627.440445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73627.440445                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1263043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1263043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1373591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1373591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 127407489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 127407489000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2636634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2636634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.520964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.520964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92755.040620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92755.040620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           77                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           77                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1373514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1373514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 113667720003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 113667720003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.520935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.520935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82756.870336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82756.870336                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    47357478                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4860076                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.744185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     326.375254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.567634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.886991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   951.681071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   765.489051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.159363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.464688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.373774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 757556332                       # Number of tag accesses
system.l2.tags.data_accesses                757556332                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    153453952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    117706432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          271160384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    153453952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     153453952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41900096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41900096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2397718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1839163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4236881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       654689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             654689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    260000185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    199432427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459432612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    260000185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        260000185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70992194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70992194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70992194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    260000185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    199432427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            530424805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    653129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2397533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1786461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002819604500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39073                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39073                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8938742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             614855                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4236883                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     654689                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4236883                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   654689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52889                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1560                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            240407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            186698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            203180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            293118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            323643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            251869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            326757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            299429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            284811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            327389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           260558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           212173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           246607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           289456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             63268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             63368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            86010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70753427250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20919970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            149203314750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16910.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35660.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2150966                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  382508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4236883                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               654689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2980688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  944567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  206377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2303619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.385695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.464696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   150.183965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1432617     62.19%     62.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       564494     24.50%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       150880      6.55%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64322      2.79%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33592      1.46%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18802      0.82%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13022      0.57%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6831      0.30%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19059      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2303619                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     107.080670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.016916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.687059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         39064     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39073                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.715046                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.685955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.001577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25328     64.82%     64.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              864      2.21%     67.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11668     29.86%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1121      2.87%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               86      0.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39073                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              267775616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3384896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41798848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               271160512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41900096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       453.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  590207061500                       # Total gap between requests
system.mem_ctrls.avgGap                     120657.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    153442112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    114333504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41798848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 259980123.908660888672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 193717605.612932235003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70820647.217624858022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2397720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1839163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       654689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  77789823000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  71413491750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14160555411250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32443.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     38829.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21629438.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8558375280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4548872955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14700496020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1686394080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46590326640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     244681467240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20591964960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       341357897175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.369701                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  51416637500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19708260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 519082191000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7889521500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4193361150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15173206860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1722824460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46590326640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     242138635110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22733118240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       340440993960                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.816173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56998844250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19708260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 513499984250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   590207088500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1274736957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    121352709                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1396089666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1274736957                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    121352709                       # number of overall hits
system.cpu.icache.overall_hits::total      1396089666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     24582752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     22962368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       47545120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     24582752                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     22962368                       # number of overall misses
system.cpu.icache.overall_misses::total      47545120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 494037753843                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 494037753843                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 494037753843                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 494037753843                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    144315077                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1443634786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    144315077                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1443634786                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018920                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.159113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018920                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.159113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032934                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21515.104794                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10390.924533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21515.104794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10390.924533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1706953                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             74085                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.040467                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     44623016                       # number of writebacks
system.cpu.icache.writebacks::total          44623016                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst      2915938                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      2915938                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst      2915938                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      2915938                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     20046430                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     20046430                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     20046430                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     20046430                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 416922760305                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 416922760305                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 416922760305                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 416922760305                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.138907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013886                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.138907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013886                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20797.855793                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20797.855793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20797.855793                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20797.855793                       # average overall mshr miss latency
system.cpu.icache.replacements               44623016                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1274736957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    121352709                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1396089666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     24582752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     22962368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      47545120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 494037753843                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 494037753843                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    144315077                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1443634786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018920                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.159113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21515.104794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10390.924533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst      2915938                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      2915938                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     20046430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     20046430                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 416922760305                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 416922760305                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.138907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013886                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20797.855793                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20797.855793                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.957975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1440711912                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          44628667                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.282208                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.594119                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   170.363855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.332742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999918                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5819168323                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5819168323                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    466705300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    266549848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        733255148                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    466717835                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    266852383                       # number of overall hits
system.cpu.dcache.overall_hits::total       733570218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5331555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11436204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6110750                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5368360                       # number of overall misses
system.cpu.dcache.overall_misses::total      11479110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 280795683517                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 280795683517                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 280795683517                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 280795683517                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    271881403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    744691352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828585                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    272220743                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    745049328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019610                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019721                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015407                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52666.751729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24553.224437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52305.673151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24461.450715                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3122919                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             75928                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.130005                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4101822                       # number of writebacks
system.cpu.dcache.writebacks::total           4101822                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1843502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1843502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1843502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1843502                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3488053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3488053                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3499369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3499369                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 187627834624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 187627834624                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 188337379624                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 188337379624                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012829                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004697                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53791.566419                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53791.566419                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53820.382939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53820.382939                       # average overall mshr miss latency
system.cpu.dcache.replacements                9602394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    289269324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    178680859                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       467950183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4306224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4448335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8754559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 235647890500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 235647890500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    183129194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    476704742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.024291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52974.402895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26917.162875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1820708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1820708                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2627627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2627627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 144215602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 144215602500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54884.350975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54884.350975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    177435976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     87868989                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      265304965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1798425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       883220                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2681645                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  45147793017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45147793017                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009952                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 51117.267518                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16835.857474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        22794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22794                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       860426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       860426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  43412232124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  43412232124                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009695                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 50454.347177                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50454.347177                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        12535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       302535                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        315070                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6101                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        36805                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        42906                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       339340                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       357976                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.327377                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.108461                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.119857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        11316                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        11316                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    709545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    709545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.033347                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031611                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 62702.810180                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62702.810180                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1773065631500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995007                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           741150317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9602394                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.183910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   341.776683                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   170.218325                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.667533                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.332458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2989800218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2989800218                       # Number of data accesses

---------- End Simulation Statistics   ----------
