add_files -scan_for_includes verilog/mkPcieTop.v verilog/mkPcieTop.v verilog/mkTLPArbiter.v verilog/mkMMURequestWrapperMemPortalPipes.v verilog/mkMMUIndicationProxySynth.v verilog/mkConnectalTop.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO2.v verilog/mkPcieToMem.v verilog/mkMemInterrupt.v /home/seshan/Bluespec/opensource/lib/Verilog/ClockGen.v verilog/mkMMUIndicationOutput.v /home/seshan/fpga_test_reference/connectal/verilog/SyncFIFO.v verilog/mkPcieControlAndStatusRegs.v /home/seshan/Bluespec/opensource/lib/Verilog/FIFO1.v verilog/mkMMUSynth.v /home/seshan/fpga_test_reference/connectal/verilog/SyncReset.v /home/seshan/Bluespec/opensource/lib/Verilog/ResetInverter.v verilog/mkEchoRequestInput.v verilog/mkTLPDispatcher.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2BELoad.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/SizedFIFO.v verilog/mkMMURequestInput.v /home/seshan/Bluespec/opensource/lib/Verilog/Counter.v verilog/mkMemServerRequestInput.v verilog/mkPcieEndpointX7.v verilog/mkEchoIndicationOutput.v verilog/mkMemToPcieSynth.v verilog/mkMemServerRequestWrapperMemPortalPipes.v verilog/mkPcieTracer.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/RegFile.v verilog/mkEchoIndicationOutputPipes.v /home/seshan/Bluespec/opensource/lib/Verilog.Vivado/BRAM2.v /home/seshan/Bluespec/opensource/lib/Verilog/SyncResetA.v verilog/mkMMUIndicationOutputPipes.v verilog/mkMemServerIndicationProxySynth.v verilog/mkMemServerIndicationOutput.v verilog/mkPcieHost.v verilog/mkMemServerIndicationOutputPipes.v 
    Elapsed time 0 seconds
read_ip /home/seshan/fpga_test_reference/connectal/out/vcu108/pcie3_ultrascale_0/pcie3_ultrascale_0.xci
    Elapsed time 1 seconds
read_xdc /home/seshan/fpga_test_reference/connectal/constraints/xilinx/vcu108.xdc
    Elapsed time 0 seconds
synth_design  -name mkPcieTop -top mkPcieTop -part xcvu095-ffva2104-2-e -flatten rebuilt -include_dirs "verilog /home/seshan/Bluespec/opensource/lib/Verilog /home/seshan/fpga_test_reference/connectal/verilog /home/seshan/Bluespec/opensource/lib/Verilog.Vivado" -mode default
    Elapsed time 192 seconds
write_checkpoint -force ./Synth/mkPcieTop/mkPcieTop-synth.dcp
    Elapsed time 5 seconds
