SIMLOG:: Cycle           4 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           6 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           7 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           8 PC: 0000zzzz I: 0000zzzz R: 1   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           9 PC: 0000zzzz I: 0000zzzz R: 1   5 0000002b M: 0 0 00000000 00000000
SIMLOG:: Cycle          10 PC: 0000zzzz I: 0000zzzz R: 1   6 0000002b M: 0 0 00000000 00000000
SIMLOG:: Cycle          11 PC: 0000zzzz I: 0000zzzz R: 1   7 0000002b M: 1 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 0000zzzz I: 0000zzzz R: 1   1 0000c000 M: 0 0 00000000 0000002b
SIMLOG:: Cycle          13 PC: 0000zzzz I: 0000zzzz R: 0   5 00000000 M: 0 0 00000000 0000002b
SIMLOG:: Cycle          14 PC: 0000zzzz I: 0000zzzz R: 0   5 00000000 M: 0 1 0000c000 0000002b
SIMLOG:: Cycle          15 PC: 0000zzzz I: 0000zzzz R: 0   5 0000c000 M: 1 0 00000002 0000c000
SIMLOG:: Cycle          16 PC: 0000zzzz I: 0000zzzz R: 1   1 0000c52b M: 0 0 0000c001 0000002b
SIMLOG:: Cycle          17 PC: 0000zzzz I: 0000zzzz R: 0   6 0000c001 M: 0 0 0000c001 0000002b
SIMLOG:: Cycle          18 PC: 0000zzzz I: 0000zzzz R: 0   6 0000c001 M: 0 1 0000c52c 0000002b
SIMLOG:: Cycle          19 PC: 0000zzzz I: 0000zzzz R: 0   6 0000c52c M: 1 0 00000004 0000c52b
SIMLOG:: Cycle          20 PC: 0000zzzz I: 0000zzzz R: 1   1 0000c62b M: 0 0 0000c52c 0000002b
SIMLOG:: Cycle          21 PC: 0000zzzz I: 0000zzzz R: 0   7 0000c52c M: 0 0 0000c52c 0000002b
SIMLOG:: Cycle          22 PC: 0000zzzz I: 0000zzzz R: 0   7 0000c52c M: 0 1 0000c62c 0000002b
SIMLOG:: Cycle          23 PC: 0000zzzz I: 0000zzzz R: 0   7 0000c62c M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          23

SIMLOG:: inst_count          11

SIMLOG:: dcachehit_count           0

SIMLOG:: icachehit_count           0

SIMLOG:: dcachereq_count           0

SIMLOG:: icachereq_count           0

