{
    "id": "1526858943",
    "title": "Power analysis of the t-private logic style for FPGAs",
    "venue": "hardware oriented security and trust",
    "year": 2015,
    "authors": [
        {
            "name": "Zachary N. Goddard",
            "id": "2342909250",
            "org": "Worcester Polytechnic Institute, Worcester, MA 01609, USA"
        },
        {
            "name": "Nicholas LaJeunesse",
            "id": "2344407316",
            "org": "Worcester Polytechnic Institute, Worcester, MA 01609, USA"
        },
        {
            "name": "Thomas Eisenbarth",
            "id": "2200657679",
            "org": "Worcester Polytechnic Institute, Worcester, MA 01609, USA"
        }
    ],
    "fields_of_study": [
        "Electronic engineering",
        "Pass transistor logic",
        "Side channel attack",
        "Computer science",
        "Logic synthesis",
        "Power analysis",
        "Real-time computing",
        "AND-OR-Invert",
        "Logic family",
        "Simple programmable logic device",
        "Complex programmable logic device"
    ],
    "references": [
        "211399846",
        "1511360501",
        "1532559214",
        "1562542037",
        "1592625985",
        "1993177195",
        "2007891013",
        "2395297223"
    ]
}