// Seed: 2057154526
module module_0 #(
    parameter id_1 = 32'd26
);
  supply0 [1 'd0 : -1] _id_1, id_2, id_3;
  wire [1 : id_1] id_4;
  wire id_5;
  ;
  assign id_3 = -1;
  wand id_6, id_7;
  assign id_6 = 1;
  wire ["" : -1] id_8, \id_9 ;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    input wor id_12,
    output wor id_13
);
  assign id_13 = 1;
  wire id_15;
  ;
  wire id_16;
  module_0 modCall_1 ();
  logic id_17;
  ;
endmodule
