;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <-30, 9
	SUB @121, 102
	JMP -207, @-120
	SPL 0, <332
	SUB #12, @1
	SLT @0, @2
	MOV @-127, 105
	SUB @121, 103
	MOV -1, <-20
	SUB @127, 180
	JMN <121, 103
	SUB @121, 102
	MOV -7, <-20
	SUB @127, 106
	JMP -207, @-120
	SUB @127, 180
	SPL 0, <332
	SPL <-7, @-420
	SUB @127, 180
	SUB @127, 180
	SPL 0, <332
	SPL <121, <103
	JMP -207, @-120
	MOV -7, <-20
	SLT @0, @262
	SPL <121, 103
	SUB @-127, 105
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB -7, <-420
	SUB @127, 106
	SUB @121, 103
	SUB @127, 180
	SUB @127, 180
	SUB @127, 180
	SPL 0, <332
	MOV -7, <-20
	SUB @127, 106
	SUB @-127, 105
	MOV -7, <-20
	SUB @427, 100
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
