
*** Running vivado
    with args -log design_1_FFTipfn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FFTipfn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_FFTipfn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/animesh21131/fftipeldbonus'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_FFTipfn_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22180 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 790.543 ; gain = 177.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FFTipfn_0_0' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ip/design_1_FFTipfn_0_0/synth/design_1_FFTipfn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 36'b000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 36'b000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 36'b000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 36'b000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 36'b000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 36'b000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 36'b000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 36'b000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 36'b000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 36'b000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 36'b000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 36'b000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state14 bound to: 36'b000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state15 bound to: 36'b000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 36'b000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 36'b000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 36'b000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 36'b000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 36'b000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 36'b000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 36'b000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 36'b000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 36'b000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 36'b000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 36'b000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 36'b000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 36'b000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 36'b000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 36'b000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 36'b000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 36'b000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 36'b000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 36'b000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 36'b001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 36'b010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 36'b100000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:137]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_W_real' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_real.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_W_real_rom' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_real.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFTipfn_W_real_rom.dat' is read successfully [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_real.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_W_real_rom' (1#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_real.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_W_real' (2#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_real.v:39]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_W_imag' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_imag.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_W_imag_rom' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_imag.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './FFTipfn_W_imag_rom.dat' is read successfully [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_imag.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_W_imag_rom' (3#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_imag.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_W_imag' (4#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_W_imag.v:39]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_tempout_R' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_tempout_R.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_tempout_R_ram' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_tempout_R.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_tempout_R.v:19]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_tempout_R_ram' (5#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_tempout_R.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_tempout_R' (6#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_tempout_R.v:40]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_faddfsub_bkb' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_faddfsub_bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFTipfn_ap_faddfsub_3_full_dsp_32' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'FFTipfn_ap_faddfsub_3_full_dsp_32' (24#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_faddfsub_bkb' (25#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_faddfsub_bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_fmul_32nscud' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFTipfn_ap_fmul_2_max_dsp_32' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'FFTipfn_ap_fmul_2_max_dsp_32' (33#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/ip/FFTipfn_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_fmul_32nscud' (34#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:8]
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_mul_mul_1dEe' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_mul_mul_1dEe.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FFTipfn_mul_mul_1dEe_DSP48_0' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_mul_mul_1dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_mul_mul_1dEe_DSP48_0' (35#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_mul_mul_1dEe.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn_mul_mul_1dEe' (36#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_mul_mul_1dEe.v:13]
WARNING: [Synth 8-6014] Unused sequential element FFTOUT_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:597]
INFO: [Synth 8-6155] done synthesizing module 'FFTipfn' (37#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FFTipfn_0_0' (38#1) [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ip/design_1_FFTipfn_0_0/synth/design_1_FFTipfn_0_0.v:58]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 966.168 ; gain = 353.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 966.168 ; gain = 353.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 966.168 ; gain = 353.168
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 274 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ip/design_1_FFTipfn_0_0/constraints/FFTipfn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ip/design_1_FFTipfn_0_0/constraints/FFTipfn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/animesh21131/eldfftipbonus/eldfftipbonus.runs/design_1_FFTipfn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/animesh21131/eldfftipbonus/eldfftipbonus.runs/design_1_FFTipfn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1004.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  FDE => FDRE: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1015.840 ; gain = 11.391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.840 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.840 ; gain = 402.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/animesh21131/eldfftipbonus/eldfftipbonus.runs/design_1_FFTipfn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1015.840 ; gain = 402.840
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tempout_R_addr_2_reg_732_reg[9:0]' into 'tempout_I_addr_2_reg_737_reg[9:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:834]
INFO: [Synth 8-4471] merging register 'tempout_R_addr_3_reg_742_reg[9:0]' into 'tempout_I_addr_3_reg_747_reg[9:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:835]
INFO: [Synth 8-4471] merging register 'zext_ln42_1_reg_684_reg[31:10]' into 'BFWidth_reg_674_reg[31:10]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:1651]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln43_reg_697_reg' and it is trimmed from '21' to '9' bits. [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:861]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.840 ; gain = 402.840
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'FFTipfn_faddfsub_bkb:/FFTipfn_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'FFTipfn_fmul_32nscud:/FFTipfn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFTipfn_fmul_32nscud:/FFTipfn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'FFTipfn_fmul_32nscud:/FFTipfn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'FFTipfn_fmul_32nscud:/FFTipfn_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'FFTipfn_faddfsub_bkb_U2/ce_r_reg' into 'FFTipfn_faddfsub_bkb_U1/ce_r_reg' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_faddfsub_bkb.v:56]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U3/ce_r_reg' into 'FFTipfn_faddfsub_bkb_U1/ce_r_reg' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:50]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U4/ce_r_reg' into 'FFTipfn_faddfsub_bkb_U1/ce_r_reg' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:50]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U5/ce_r_reg' into 'FFTipfn_faddfsub_bkb_U1/ce_r_reg' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:50]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U5/din0_buf1_reg[31:0]' into 'FFTipfn_fmul_32nscud_U4/din0_buf1_reg[31:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:52]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U5/din1_buf1_reg[31:0]' into 'FFTipfn_fmul_32nscud_U3/din1_buf1_reg[31:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:54]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U6/ce_r_reg' into 'FFTipfn_faddfsub_bkb_U1/ce_r_reg' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:50]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U6/din0_buf1_reg[31:0]' into 'FFTipfn_fmul_32nscud_U3/din0_buf1_reg[31:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:52]
INFO: [Synth 8-4471] merging register 'FFTipfn_fmul_32nscud_U6/din1_buf1_reg[31:0]' into 'FFTipfn_fmul_32nscud_U4/din1_buf1_reg[31:0]' [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn_fmul_32nscud.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln42_reg_679_reg' and it is trimmed from '11' to '9' bits. [c:/Users/animesh21131/eldfftipbonus/eldfftipbonus.srcs/sources_1/bd/design_1/ipshared/c75b/hdl/verilog/FFTipfn.v:789]
INFO: [Synth 8-3886] merging instance 'inst/BFWeight_cos_reg_717_reg[27]' (FDE) to 'inst/BFWeight_cos_reg_717_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/BFWeight_sin_reg_723_reg[27]' (FDE) to 'inst/BFWeight_sin_reg_723_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/BFWeight_sin_reg_723_reg[28]' (FDE) to 'inst/BFWeight_sin_reg_723_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/FFTipfn_fmul_32nscud_U3/din1_buf1_reg[27]' (FD) to 'inst/FFTipfn_fmul_32nscud_U3/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/FFTipfn_fmul_32nscud_U4/din1_buf1_reg[27]' (FD) to 'inst/FFTipfn_fmul_32nscud_U4/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/FFTipfn_fmul_32nscud_U4/din1_buf1_reg[28]' (FD) to 'inst/FFTipfn_fmul_32nscud_U4/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[10]' (FDE) to 'inst/BFWidth_reg_674_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln40_reg_664_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[1]' (FDE) to 'inst/BFWidth_reg_674_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[2]' (FDE) to 'inst/BFWidth_reg_674_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[3]' (FDE) to 'inst/BFWidth_reg_674_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[4]' (FDE) to 'inst/BFWidth_reg_674_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[5]' (FDE) to 'inst/BFWidth_reg_674_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[6]' (FDE) to 'inst/BFWidth_reg_674_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[7]' (FDE) to 'inst/BFWidth_reg_674_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[8]' (FDE) to 'inst/BFWidth_reg_674_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln40_reg_664_reg[9]' (FDE) to 'inst/BFWidth_reg_674_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\BFWidth_reg_674_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[0]' (FDE) to 'inst/BFWidth_reg_674_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[1]' (FDE) to 'inst/BFWidth_reg_674_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[2]' (FDE) to 'inst/BFWidth_reg_674_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FFTipfn_faddfsub_bkb_U1/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[3]' (FDE) to 'inst/BFWidth_reg_674_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[4]' (FDE) to 'inst/BFWidth_reg_674_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[5]' (FDE) to 'inst/BFWidth_reg_674_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[6]' (FDE) to 'inst/BFWidth_reg_674_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[7]' (FDE) to 'inst/BFWidth_reg_674_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[8]' (FDE) to 'inst/BFWidth_reg_674_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/lshr_ln_reg_669_reg[9]' (FDE) to 'inst/BFWidth_reg_674_reg[9]'
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1015.840 ; gain = 402.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_8_2/tempout_R_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_5/tempout_I_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_7/FFTIn_R_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_8/FFTIn_I_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_42/mul_ln43_reg_697_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_42/mul_ln43_reg_697_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_47/mul_ln43_reg_697_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_8_47/mul_ln43_reg_697_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1046.809 ; gain = 433.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1073.719 ; gain = 460.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/tempout_R_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/tempout_I_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/FFTIn_R_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/FFTIn_I_U/FFTipfn_tempout_R_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1077.582 ; gain = 464.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    21|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     4|
|5     |DSP48E1_3  |     4|
|6     |DSP48E1_4  |     4|
|7     |DSP48E1_5  |     1|
|8     |LUT1       |    14|
|9     |LUT2       |   152|
|10    |LUT3       |   369|
|11    |LUT4       |   347|
|12    |LUT5       |   261|
|13    |LUT6       |   276|
|14    |MUXCY      |   180|
|15    |RAMB18E1_2 |     1|
|16    |RAMB18E1_3 |     1|
|17    |RAMB36E1   |     4|
|18    |XORCY      |    66|
|19    |FDE        |     6|
|20    |FDRE       |  1537|
|21    |FDSE       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1082.707 ; gain = 469.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1082.707 ; gain = 420.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1082.707 ; gain = 469.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1082.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDE => FDRE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1082.707 ; gain = 739.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1082.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/animesh21131/eldfftipbonus/eldfftipbonus.runs/design_1_FFTipfn_0_0_synth_1/design_1_FFTipfn_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_FFTipfn_0_0, cache-ID = 30717385706ec40f
INFO: [Coretcl 2-1174] Renamed 277 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1082.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/animesh21131/eldfftipbonus/eldfftipbonus.runs/design_1_FFTipfn_0_0_synth_1/design_1_FFTipfn_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FFTipfn_0_0_utilization_synth.rpt -pb design_1_FFTipfn_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 25 12:42:05 2022...
