[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/yxy/smallDMA/target/scala-2.13/smalldma_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Color.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Color.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Debug$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Debug$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMAModule.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMAModule.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Red$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Red$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Green$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Green$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMAQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMAQueue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMAParseInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMAParseInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Orange$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Orange$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Info$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Info$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Magenta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Magenta$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Error$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Error$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMAQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMAQueue$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$Warn$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$Warn$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$LogLevel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$LogLevel.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMALogger$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMALogger$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAUtils/DMAParseInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAUtils/DMAParseInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/InterruptController$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/InterruptController$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/InterruptController.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/InterruptController.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/AddressGeneratorCtlBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/AddressGeneratorCtlBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/TransferSplitter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/TransferSplitter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/AddressGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/AddressGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/AddressGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/AddressGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/SyncBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/SyncBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/XferDescBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/XferDescBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/InterruptBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/InterruptBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/TransferSplitter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/TransferSplitter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/WorkerCSRWrapper$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/WorkerCSRWrapper$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/WorkerCSRWrapper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/WorkerCSRWrapper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Worker/InterruptController$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Worker/InterruptController$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/ClearCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/ClearCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/ClearCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/ClearCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SetCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SetCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SimpleCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SimpleCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/ClearCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/ClearCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SimpleCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SimpleCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SimpleCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SimpleCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/CSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/CSRBusBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/CSRBusBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/StatusCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/StatusCSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SetCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SetCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/CSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/StatusCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/StatusCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/CSRRegBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/CSRRegBundle.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/StatusCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/StatusCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/CSR/SetCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/CSR/SetCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMADriver$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMADriver$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LAW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LAW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXIStream.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXIStream.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4W.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4W.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LAW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LAW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4AW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4AW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4AR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4AR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4R.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4R.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4B.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4B.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4AW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4AW.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LAR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LAR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4R$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4R$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4Lite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4Lite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4AR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4AR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4LAR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4LAR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4B$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4B$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4W$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4W$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Bus/AXI4Lite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Bus/AXI4Lite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMAConfig[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMAConfig[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMAConfig/Register$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMAConfig/Register$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMAConfig/DMAConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMAConfig/DMAConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMAConfig/Register.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMAConfig/Register.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMAConfig/DMAConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMAConfig/DMAConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMATop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMATop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMADriver.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMADriver.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMATop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMATop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4Writer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4Writer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXIStreamSlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXIStreamSlave$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4Writer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4Writer$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4LiteCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4LiteCSR$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/IOBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/IOBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXIStreamMaster$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXIStreamMaster$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4LiteWriter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4LiteWriter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4Reader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4Reader.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4Reader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4Reader$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4LiteWriter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4LiteWriter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXI4LiteCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXI4LiteCSR.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXIStreamSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXIStreamSlave.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/CSRBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/CSRBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/Bus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/Bus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/Frontend/AXIStreamMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/Frontend/AXIStreamMaster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMAController/DMADriver$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/yxy/smallDMA/target/scala-2.13/classes/DMAController/DMADriver$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
