Vivado Simulator 2020.1
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: wready_late.dut.design_1_i.axi_vip_0.inst
ERROR: 72 ns wready_late.dut.design_1_i.axi_vip_0.inst.IF  : XILINX_RESET_PULSE_WIDTH: Holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP. --UG1037. To downgrade, use <hierarchy_path to VIP>.IF.set_xilinx_reset_check_to_warn(), or filter using clr_xilinx_reset_check().
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 1 us  Iteration: 3  Process: /wready_late/dut/design_1_i/axi_vip_0/inst/IF/PC/Always3109_111  Scope: wready_late.dut.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2020.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
