
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000164b0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ec  08016750  08016750  00017750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016d3c  08016d3c  00017d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08016d44  08016d44  00017d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08016d48  08016d48  00017d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000213c  24000000  08016d4c  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  2400213c  08018e88  0001a13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  2400219c  08018ee8  0001a19c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005830  240021fc  08018f48  0001a1fc  2**2
                  ALLOC
 10 .dma_nc       00000040  30000000  30000000  0001b000  2**5
                  ALLOC
 11 ._user_heap_stack 00000604  24007a2c  24007a2c  0001aa2c  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0001a1fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00041d51  00000000  00000000  0001a22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000889a  00000000  00000000  0005bf7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002e38  00000000  00000000  00064818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002395  00000000  00000000  00067650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004891c  00000000  00000000  000699e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004a966  00000000  00000000  000b2301  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00191a8d  00000000  00000000  000fcc67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0028e6f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c478  00000000  00000000  0028e738  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0029abb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240021fc 	.word	0x240021fc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016738 	.word	0x08016738

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24002200 	.word	0x24002200
 80002dc:	08016738 	.word	0x08016738

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <fdcan_pkt_get_byte>:
bool fdcan_bus_off = false;

FncState fdacn_data_store = FNC_DISABLE;

Result fdcan_pkt_get_byte(FdcanPkt* pkt, uint8_t id, uint8_t* container)
{
 800060c:	b480      	push	{r7}
 800060e:	b089      	sub	sp, #36	@ 0x24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	603b      	str	r3, [r7, #0]
 8000618:	4613      	mov	r3, r2
 800061a:	71fb      	strb	r3, [r7, #7]
    if (pkt->len <= id) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	7b1b      	ldrb	r3, [r3, #12]
 8000620:	79fa      	ldrb	r2, [r7, #7]
 8000622:	429a      	cmp	r2, r3
 8000624:	d308      	bcc.n	8000638 <fdcan_pkt_get_byte+0x2c>
 8000626:	68fb      	ldr	r3, [r7, #12]
 8000628:	461a      	mov	r2, r3
 800062a:	2300      	movs	r3, #0
 800062c:	6013      	str	r3, [r2, #0]
 800062e:	6053      	str	r3, [r2, #4]
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	2207      	movs	r2, #7
 8000634:	711a      	strb	r2, [r3, #4]
 8000636:	e00b      	b.n	8000650 <fdcan_pkt_get_byte+0x44>
    *container = pkt->data[id];
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	4413      	add	r3, r2
 800063e:	791a      	ldrb	r2, [r3, #4]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	701a      	strb	r2, [r3, #0]
    return RESULT_OK(container);
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	2201      	movs	r2, #1
 8000648:	701a      	strb	r2, [r3, #0]
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	683a      	ldr	r2, [r7, #0]
 800064e:	605a      	str	r2, [r3, #4]
}
 8000650:	68f8      	ldr	r0, [r7, #12]
 8000652:	3724      	adds	r7, #36	@ 0x24
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <fdcan_pkt_pool_init>:
    var_f32_to_u8_be(value, pkt->data + start_id);
    return RESULT_OK(NULL);
}

void fdcan_pkt_pool_init(void)
{
 800065c:	b480      	push	{r7}
 800065e:	b083      	sub	sp, #12
 8000660:	af00      	add	r7, sp, #0
    fdcan_pkt_pool.head = NULL;
 8000662:	4b16      	ldr	r3, [pc, #88]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 8000664:	2200      	movs	r2, #0
 8000666:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
    for (size_t i = 0; i < FDCAN_PKT_POOL_CAP; i++) {
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	e018      	b.n	80006a2 <fdcan_pkt_pool_init+0x46>
        fdcan_pkt_pool.pkt[i].next = fdcan_pkt_pool.head;
 8000670:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 8000672:	f8d3 1280 	ldr.w	r1, [r3, #640]	@ 0x280
 8000676:	4811      	ldr	r0, [pc, #68]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	4613      	mov	r3, r2
 800067c:	009b      	lsls	r3, r3, #2
 800067e:	4413      	add	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	4403      	add	r3, r0
 8000684:	3310      	adds	r3, #16
 8000686:	6019      	str	r1, [r3, #0]
        fdcan_pkt_pool.head = &fdcan_pkt_pool.pkt[i];
 8000688:	687a      	ldr	r2, [r7, #4]
 800068a:	4613      	mov	r3, r2
 800068c:	009b      	lsls	r3, r3, #2
 800068e:	4413      	add	r3, r2
 8000690:	009b      	lsls	r3, r3, #2
 8000692:	4a0a      	ldr	r2, [pc, #40]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 8000694:	4413      	add	r3, r2
 8000696:	4a09      	ldr	r2, [pc, #36]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 8000698:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    for (size_t i = 0; i < FDCAN_PKT_POOL_CAP; i++) {
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	3301      	adds	r3, #1
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2b1f      	cmp	r3, #31
 80006a6:	d9e3      	bls.n	8000670 <fdcan_pkt_pool_init+0x14>
    }
    fdcan_pkt_pool.remain = FDCAN_PKT_POOL_CAP;
 80006a8:	4b04      	ldr	r3, [pc, #16]	@ (80006bc <fdcan_pkt_pool_init+0x60>)
 80006aa:	2220      	movs	r2, #32
 80006ac:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 80006b0:	bf00      	nop
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr
 80006bc:	24002218 	.word	0x24002218

080006c0 <fdcan_pkt_pool_alloc>:

Result fdcan_pkt_pool_alloc(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b089      	sub	sp, #36	@ 0x24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    if (fdcan_pkt_pool.head == NULL) {
 80006c8:	4b16      	ldr	r3, [pc, #88]	@ (8000724 <fdcan_pkt_pool_alloc+0x64>)
 80006ca:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d108      	bne.n	80006e4 <fdcan_pkt_pool_alloc+0x24>
        return RESULT_ERROR(RES_ERR_EMPTY);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	461a      	mov	r2, r3
 80006d6:	2300      	movs	r3, #0
 80006d8:	6013      	str	r3, [r2, #0]
 80006da:	6053      	str	r3, [r2, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2204      	movs	r2, #4
 80006e0:	711a      	strb	r2, [r3, #4]
    FdcanPkt* pkt = fdcan_pkt_pool.head;
    fdcan_pkt_pool.head = pkt->next;
    pkt->next = NULL;
    fdcan_pkt_pool.remain--;
    return RESULT_OK(pkt);
}
 80006e2:	e019      	b.n	8000718 <fdcan_pkt_pool_alloc+0x58>
    FdcanPkt* pkt = fdcan_pkt_pool.head;
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <fdcan_pkt_pool_alloc+0x64>)
 80006e6:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 80006ea:	61fb      	str	r3, [r7, #28]
    fdcan_pkt_pool.head = pkt->next;
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	691b      	ldr	r3, [r3, #16]
 80006f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000724 <fdcan_pkt_pool_alloc+0x64>)
 80006f2:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    pkt->next = NULL;
 80006f6:	69fb      	ldr	r3, [r7, #28]
 80006f8:	2200      	movs	r2, #0
 80006fa:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.remain--;
 80006fc:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <fdcan_pkt_pool_alloc+0x64>)
 80006fe:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 8000702:	3b01      	subs	r3, #1
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <fdcan_pkt_pool_alloc+0x64>)
 8000708:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
    return RESULT_OK(pkt);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	69fa      	ldr	r2, [r7, #28]
 8000716:	605a      	str	r2, [r3, #4]
}
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	3724      	adds	r7, #36	@ 0x24
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	24002218 	.word	0x24002218

08000728 <fdcan_pkt_pool_free>:

void fdcan_pkt_pool_free(FdcanPkt* pkt)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
    memset(pkt->data, 0, sizeof(pkt->data));
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3304      	adds	r3, #4
 8000734:	2208      	movs	r2, #8
 8000736:	2100      	movs	r1, #0
 8000738:	4618      	mov	r0, r3
 800073a:	f015 ff0d 	bl	8016558 <memset>
    pkt->len = 0;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2200      	movs	r2, #0
 8000742:	731a      	strb	r2, [r3, #12]
    pkt->next = fdcan_pkt_pool.head;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <fdcan_pkt_pool_free+0x48>)
 8000746:	f8d3 2280 	ldr.w	r2, [r3, #640]	@ 0x280
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.head = pkt;
 800074e:	4a08      	ldr	r2, [pc, #32]	@ (8000770 <fdcan_pkt_pool_free+0x48>)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    fdcan_pkt_pool.remain++;
 8000756:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <fdcan_pkt_pool_free+0x48>)
 8000758:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 800075c:	3301      	adds	r3, #1
 800075e:	b2da      	uxtb	r2, r3
 8000760:	4b03      	ldr	r3, [pc, #12]	@ (8000770 <fdcan_pkt_pool_free+0x48>)
 8000762:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	24002218 	.word	0x24002218

08000774 <fdcan_pkt_buf_push>:
    .buf = recv_pkt_buf,
    .cap = FDCAN_RECV_BUF_CAP,
};

Result fdcan_pkt_buf_push(FdcanPktBuf* self, FdcanPkt* pkt)
{
 8000774:	b480      	push	{r7}
 8000776:	b08b      	sub	sp, #44	@ 0x2c
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
    if (self->len >= self->cap) return RESULT_ERROR(RES_ERR_OVERFLOW);
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	689a      	ldr	r2, [r3, #8]
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	68db      	ldr	r3, [r3, #12]
 8000788:	429a      	cmp	r2, r3
 800078a:	d308      	bcc.n	800079e <fdcan_pkt_buf_push+0x2a>
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	461a      	mov	r2, r3
 8000790:	2300      	movs	r3, #0
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	6053      	str	r3, [r2, #4]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2206      	movs	r2, #6
 800079a:	711a      	strb	r2, [r3, #4]
 800079c:	e01e      	b.n	80007dc <fdcan_pkt_buf_push+0x68>
    size_t tail = (self->head + self->len) % self->cap;
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	685a      	ldr	r2, [r3, #4]
 80007a2:	68bb      	ldr	r3, [r7, #8]
 80007a4:	689b      	ldr	r3, [r3, #8]
 80007a6:	4413      	add	r3, r2
 80007a8:	68ba      	ldr	r2, [r7, #8]
 80007aa:	68d2      	ldr	r2, [r2, #12]
 80007ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80007b0:	fb01 f202 	mul.w	r2, r1, r2
 80007b4:	1a9b      	subs	r3, r3, r2
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24
    self->buf[tail] = pkt;
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007be:	009b      	lsls	r3, r3, #2
 80007c0:	4413      	add	r3, r2
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	601a      	str	r2, [r3, #0]
    self->len++;
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	689b      	ldr	r3, [r3, #8]
 80007ca:	1c5a      	adds	r2, r3, #1
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	609a      	str	r2, [r3, #8]
    return RESULT_OK(self);
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	68ba      	ldr	r2, [r7, #8]
 80007da:	605a      	str	r2, [r3, #4]
}
 80007dc:	68f8      	ldr	r0, [r7, #12]
 80007de:	372c      	adds	r7, #44	@ 0x2c
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <fdcan_pkt_buf_pop>:

Result fdcan_pkt_buf_pop(FdcanPktBuf* self)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b089      	sub	sp, #36	@ 0x24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
    if (self->len == 0) return RESULT_ERROR(RES_ERR_EMPTY);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	689b      	ldr	r3, [r3, #8]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d108      	bne.n	800080c <fdcan_pkt_buf_pop+0x24>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	461a      	mov	r2, r3
 80007fe:	2300      	movs	r3, #0
 8000800:	6013      	str	r3, [r2, #0]
 8000802:	6053      	str	r3, [r2, #4]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	2204      	movs	r2, #4
 8000808:	711a      	strb	r2, [r3, #4]
 800080a:	e028      	b.n	800085e <fdcan_pkt_buf_pop+0x76>
    size_t head = self->head;
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	61fb      	str	r3, [r7, #28]
    FdcanPkt* pkt = self->buf[head];
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	69fb      	ldr	r3, [r7, #28]
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4413      	add	r3, r2
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	61bb      	str	r3, [r7, #24]
    if (--self->len == 0) self->head = 0;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	689b      	ldr	r3, [r3, #8]
 8000824:	1e5a      	subs	r2, r3, #1
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	689b      	ldr	r3, [r3, #8]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d103      	bne.n	800083a <fdcan_pkt_buf_pop+0x52>
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	2200      	movs	r2, #0
 8000836:	605a      	str	r2, [r3, #4]
 8000838:	e00b      	b.n	8000852 <fdcan_pkt_buf_pop+0x6a>
    else self->head = (self->head + 1) % self->cap;
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	685b      	ldr	r3, [r3, #4]
 800083e:	3301      	adds	r3, #1
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	68d2      	ldr	r2, [r2, #12]
 8000844:	fbb3 f1f2 	udiv	r1, r3, r2
 8000848:	fb01 f202 	mul.w	r2, r1, r2
 800084c:	1a9a      	subs	r2, r3, r2
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	605a      	str	r2, [r3, #4]
    return RESULT_OK(pkt);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2201      	movs	r2, #1
 8000856:	701a      	strb	r2, [r3, #0]
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	69ba      	ldr	r2, [r7, #24]
 800085c:	605a      	str	r2, [r3, #4]
}
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	3724      	adds	r7, #36	@ 0x24
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
	...

0800086c <HAL_FDCAN_ErrorStatusCallback>:
#include "fdcan.h"
#include "connectivity/fdcan/pkt_read.h"
#include "connectivity/fdcan/pkt_write.h"

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
    if (hfdcan == &hfdcan1)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4a08      	ldr	r2, [pc, #32]	@ (800089c <HAL_FDCAN_ErrorStatusCallback+0x30>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d107      	bne.n	800088e <HAL_FDCAN_ErrorStatusCallback+0x22>
    {
        if (ITS_CHECK(ErrorStatusITs, FDCAN_IT_BUS_OFF))
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000884:	2b00      	cmp	r3, #0
 8000886:	d002      	beq.n	800088e <HAL_FDCAN_ErrorStatusCallback+0x22>
        {
            fdcan_bus_off = true;
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_FDCAN_ErrorStatusCallback+0x34>)
 800088a:	2201      	movs	r2, #1
 800088c:	701a      	strb	r2, [r3, #0]
        }
    }
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	24002618 	.word	0x24002618
 80008a0:	240024a0 	.word	0x240024a0

080008a4 <HAL_FDCAN_TxEventFifoCallback>:

void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08c      	sub	sp, #48	@ 0x30
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_NEW_DATA))
    {
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_FULL))
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d005      	beq.n	80008c4 <HAL_FDCAN_TxEventFifoCallback+0x20>
    {
        FDCAN_TxEventFifoTypeDef txEvent;
        HAL_FDCAN_GetTxEvent(hfdcan, &txEvent);
 80008b8:	f107 0308 	add.w	r3, r7, #8
 80008bc:	4619      	mov	r1, r3
 80008be:	6878      	ldr	r0, [r7, #4]
 80008c0:	f003 fd06 	bl	80042d0 <HAL_FDCAN_GetTxEvent>
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_ELT_LOST))
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d001      	beq.n	80008d2 <HAL_FDCAN_TxEventFifoCallback+0x2e>
    {
        Error_Handler();
 80008ce:	f001 f82f 	bl	8001930 <Error_Handler>
    }
}
 80008d2:	bf00      	nop
 80008d4:	3730      	adds	r7, #48	@ 0x30
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <HAL_FDCAN_TxBufferCompleteCallback>:

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80008da:	b480      	push	{r7}
 80008dc:	b083      	sub	sp, #12
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	6039      	str	r1, [r7, #0]
}
 80008e4:	bf00      	nop
 80008e6:	370c      	adds	r7, #12
 80008e8:	46bd      	mov	sp, r7
 80008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ee:	4770      	bx	lr

080008f0 <HAL_FDCAN_RxFifo0Callback>:

FDCAN_RxHeaderTypeDef RxHeader0 = {0};
FDCAN_RxHeaderTypeDef RxHeader1 = {0};
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	@ 0x28
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
    if(ITS_CHECK(RxFifo0ITs, FDCAN_IT_RX_FIFO0_NEW_MESSAGE))
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	f003 0301 	and.w	r3, r3, #1
 8000900:	2b00      	cmp	r3, #0
 8000902:	d057      	beq.n	80009b4 <HAL_FDCAN_RxFifo0Callback+0xc4>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 8000904:	f107 0318 	add.w	r3, r7, #24
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fed9 	bl	80006c0 <fdcan_pkt_pool_alloc>
 800090e:	7e3b      	ldrb	r3, [r7, #24]
 8000910:	f083 0301 	eor.w	r3, r3, #1
 8000914:	b2db      	uxtb	r3, r3
 8000916:	2b00      	cmp	r3, #0
 8000918:	d005      	beq.n	8000926 <HAL_FDCAN_RxFifo0Callback+0x36>
 800091a:	f997 201c 	ldrsb.w	r2, [r7, #28]
 800091e:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8000920:	701a      	strb	r2, [r3, #0]
 8000922:	f001 f805 	bl	8001930 <Error_Handler>
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 800092a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800092c:	3304      	adds	r3, #4
 800092e:	4a24      	ldr	r2, [pc, #144]	@ (80009c0 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8000930:	2140      	movs	r1, #64	@ 0x40
 8000932:	68f8      	ldr	r0, [r7, #12]
 8000934:	f003 fb60 	bl	8003ff8 <HAL_FDCAN_GetRxMessage>
 8000938:	4603      	mov	r3, r0
 800093a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800093e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <HAL_FDCAN_RxFifo0Callback+0x5a>
 8000946:	f000 fff3 	bl	8001930 <Error_Handler>
            hfdcan, FDCAN_RX_FIFO0, &RxHeader0, pkt->data));
        pkt->id = RxHeader0.Identifier;
 800094a:	4b1d      	ldr	r3, [pc, #116]	@ (80009c0 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 800094c:	681a      	ldr	r2, [r3, #0]
 800094e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000950:	601a      	str	r2, [r3, #0]
        pkt->len = RxHeader0.DataLength;
 8000952:	4b1b      	ldr	r3, [pc, #108]	@ (80009c0 <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8000954:	68db      	ldr	r3, [r3, #12]
 8000956:	b2da      	uxtb	r2, r3
 8000958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095a:	731a      	strb	r2, [r3, #12]
        if (pkt->id >= FDCAN_FILTER0_ID_MIN && pkt->id <= FDCAN_FILTER0_ID_MAX)
 800095c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	2b0f      	cmp	r3, #15
 8000962:	d90c      	bls.n	800097e <HAL_FDCAN_RxFifo0Callback+0x8e>
 8000964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b11      	cmp	r3, #17
 800096a:	d808      	bhi.n	800097e <HAL_FDCAN_RxFifo0Callback+0x8e>
        {
            fdcan_pkt_ist_read(pkt);
 800096c:	463b      	mov	r3, r7
 800096e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f9b3 	bl	8000cdc <fdcan_pkt_ist_read>
            fdcan_pkt_pool_free(pkt);
 8000976:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000978:	f7ff fed6 	bl	8000728 <fdcan_pkt_pool_free>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
        }
        else
        {}
    }
}
 800097c:	e01a      	b.n	80009b4 <HAL_FDCAN_RxFifo0Callback+0xc4>
        else if (pkt->id >= FDCAN_FILTER1_ID_MIN && pkt->id <= FDCAN_FILTER1_ID_MAX)
 800097e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b11      	cmp	r3, #17
 8000984:	d916      	bls.n	80009b4 <HAL_FDCAN_RxFifo0Callback+0xc4>
 8000986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b13      	cmp	r3, #19
 800098c:	d812      	bhi.n	80009b4 <HAL_FDCAN_RxFifo0Callback+0xc4>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
 800098e:	f107 0310 	add.w	r3, r7, #16
 8000992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000994:	490b      	ldr	r1, [pc, #44]	@ (80009c4 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8000996:	4618      	mov	r0, r3
 8000998:	f7ff feec 	bl	8000774 <fdcan_pkt_buf_push>
 800099c:	7c3b      	ldrb	r3, [r7, #16]
 800099e:	f083 0301 	eor.w	r3, r3, #1
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d005      	beq.n	80009b4 <HAL_FDCAN_RxFifo0Callback+0xc4>
 80009a8:	f997 2014 	ldrsb.w	r2, [r7, #20]
 80009ac:	4b03      	ldr	r3, [pc, #12]	@ (80009bc <HAL_FDCAN_RxFifo0Callback+0xcc>)
 80009ae:	701a      	strb	r2, [r3, #0]
 80009b0:	f000 ffbe 	bl	8001930 <Error_Handler>
}
 80009b4:	bf00      	nop
 80009b6:	3728      	adds	r7, #40	@ 0x28
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	24002eb8 	.word	0x24002eb8
 80009c0:	240024f4 	.word	0x240024f4
 80009c4:	24000010 	.word	0x24000010

080009c8 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
        //     hfdcan, FDCAN_RX_FIFO1, &RxHeader1, pkt->data));
        // pkt->id = RxHeader1.Identifier;
        // pkt->len = RxHeader1.DataLength;
        // RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
    }
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
	...

080009e0 <pkt_transmit>:
    .ErrorStateIndicator = FDCAN_ESI_PASSIVE,
    .TxEventFifoControl = FDCAN_STORE_TX_EVENTS,
};

static void pkt_transmit(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
    Result result = fdcan_pkt_buf_pop(&fdcan_trsm_pkt_buf);
 80009e6:	f107 030c 	add.w	r3, r7, #12
 80009ea:	491b      	ldr	r1, [pc, #108]	@ (8000a58 <pkt_transmit+0x78>)
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff fefb 	bl	80007e8 <fdcan_pkt_buf_pop>
    if (RESULT_CHECK_RAW(result)) return;
 80009f2:	7b3b      	ldrb	r3, [r7, #12]
 80009f4:	f083 0301 	eor.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d128      	bne.n	8000a50 <pkt_transmit+0x70>
    FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(result);
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	f107 020c 	add.w	r2, r7, #12
 8000a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a08:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a0c:	793b      	ldrb	r3, [r7, #4]
 8000a0e:	f083 0301 	eor.w	r3, r3, #1
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d005      	beq.n	8000a24 <pkt_transmit+0x44>
 8000a18:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a5c <pkt_transmit+0x7c>)
 8000a1e:	701a      	strb	r2, [r3, #0]
 8000a20:	f000 ff86 	bl	8001930 <Error_Handler>
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	617b      	str	r3, [r7, #20]
    TxHeader.Identifier = pkt->id;
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8000a60 <pkt_transmit+0x80>)
 8000a2e:	6013      	str	r3, [r2, #0]
    TxHeader.DataLength = pkt->len;
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	7b1b      	ldrb	r3, [r3, #12]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b0a      	ldr	r3, [pc, #40]	@ (8000a60 <pkt_transmit+0x80>)
 8000a38:	60da      	str	r2, [r3, #12]
    HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, pkt->data);
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	3304      	adds	r3, #4
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4907      	ldr	r1, [pc, #28]	@ (8000a60 <pkt_transmit+0x80>)
 8000a42:	4808      	ldr	r0, [pc, #32]	@ (8000a64 <pkt_transmit+0x84>)
 8000a44:	f003 fa7d 	bl	8003f42 <HAL_FDCAN_AddMessageToTxFifoQ>
    fdcan_pkt_pool_free(pkt);
 8000a48:	6978      	ldr	r0, [r7, #20]
 8000a4a:	f7ff fe6d 	bl	8000728 <fdcan_pkt_pool_free>
 8000a4e:	e000      	b.n	8000a52 <pkt_transmit+0x72>
    if (RESULT_CHECK_RAW(result)) return;
 8000a50:	bf00      	nop
}
 8000a52:	3718      	adds	r7, #24
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	24000000 	.word	0x24000000
 8000a5c:	24002eb8 	.word	0x24002eb8
 8000a60:	24000020 	.word	0x24000020
 8000a64:	24002618 	.word	0x24002618

08000a68 <recv_pkts_proc>:

static Result recv_pkts_proc(size_t count)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08c      	sub	sp, #48	@ 0x30
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	60f8      	str	r0, [r7, #12]
 8000a70:	60b9      	str	r1, [r7, #8]
    for (size_t i = 0; i < count; i++)
 8000a72:	2300      	movs	r3, #0
 8000a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a76:	e02b      	b.n	8000ad0 <recv_pkts_proc+0x68>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_RET_RES(fdcan_pkt_buf_pop(&fdcan_recv_pkt_buf));
 8000a78:	f107 0310 	add.w	r3, r7, #16
 8000a7c:	491b      	ldr	r1, [pc, #108]	@ (8000aec <recv_pkts_proc+0x84>)
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff feb2 	bl	80007e8 <fdcan_pkt_buf_pop>
 8000a84:	7c3b      	ldrb	r3, [r7, #16]
 8000a86:	f083 0301 	eor.w	r3, r3, #1
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d00c      	beq.n	8000aaa <recv_pkts_proc+0x42>
 8000a90:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8000a94:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <recv_pkts_proc+0x88>)
 8000a96:	701a      	strb	r2, [r3, #0]
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	f107 0310 	add.w	r3, r7, #16
 8000aa0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000aa4:	e882 0003 	stmia.w	r2, {r0, r1}
        fdcan_pkt_rcv_read(pkt);
        fdcan_pkt_pool_free(pkt);
    }
    return RESULT_OK(NULL);
}
 8000aa8:	e01c      	b.n	8000ae4 <recv_pkts_proc+0x7c>
        FdcanPkt* pkt = RESULT_UNWRAP_RET_RES(fdcan_pkt_buf_pop(&fdcan_recv_pkt_buf));
 8000aaa:	f107 0320 	add.w	r3, r7, #32
 8000aae:	490f      	ldr	r1, [pc, #60]	@ (8000aec <recv_pkts_proc+0x84>)
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f7ff fe99 	bl	80007e8 <fdcan_pkt_buf_pop>
 8000ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
        fdcan_pkt_rcv_read(pkt);
 8000aba:	463b      	mov	r3, r7
 8000abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f000 f924 	bl	8000d0c <fdcan_pkt_rcv_read>
        fdcan_pkt_pool_free(pkt);
 8000ac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ac6:	f7ff fe2f 	bl	8000728 <fdcan_pkt_pool_free>
    for (size_t i = 0; i < count; i++)
 8000aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000acc:	3301      	adds	r3, #1
 8000ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ad0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d3cf      	bcc.n	8000a78 <recv_pkts_proc+0x10>
    return RESULT_OK(NULL);
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	2201      	movs	r2, #1
 8000adc:	701a      	strb	r2, [r3, #0]
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	605a      	str	r2, [r3, #4]
}
 8000ae4:	68f8      	ldr	r0, [r7, #12]
 8000ae6:	3730      	adds	r7, #48	@ 0x30
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	24000010 	.word	0x24000010
 8000af0:	24002eb8 	.word	0x24002eb8

08000af4 <StartFdCanTask>:

size_t fdcan_tick;
#define FDCAN_TASK_DELAY_MS 10
void StartFdCanTask(void *argument)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b09a      	sub	sp, #104	@ 0x68
 8000af8:	af02      	add	r7, sp, #8
 8000afa:	60f8      	str	r0, [r7, #12]
    #ifdef DISABLE_FDCAN
    StopTask();
    #else
    fdcan_pkt_pool_init();
 8000afc:	f7ff fdae 	bl	800065c <fdcan_pkt_pool_init>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE));
 8000b00:	2300      	movs	r3, #0
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	2300      	movs	r3, #0
 8000b06:	2202      	movs	r2, #2
 8000b08:	2102      	movs	r1, #2
 8000b0a:	4865      	ldr	r0, [pc, #404]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000b0c:	f003 f94a 	bl	8003da4 <HAL_FDCAN_ConfigGlobalFilter>
 8000b10:	4603      	mov	r3, r0
 8000b12:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 8000b16:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <StartFdCanTask+0x2e>
 8000b1e:	f000 ff07 	bl	8001930 <Error_Handler>
    FDCAN_FilterTypeDef sFilter0 = {
 8000b22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b26:	2220      	movs	r2, #32
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f015 fd14 	bl	8016558 <memset>
 8000b30:	2305      	movs	r3, #5
 8000b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b34:	2310      	movs	r3, #16
 8000b36:	643b      	str	r3, [r7, #64]	@ 0x40
 8000b38:	2311      	movs	r3, #17
 8000b3a:	647b      	str	r3, [r7, #68]	@ 0x44
        .FilterType = FDCAN_FILTER_RANGE,
        .FilterConfig = FDCAN_FILTER_TO_RXFIFO0_HP,
        .FilterID1 = FDCAN_FILTER0_ID_MIN,
        .FilterID2 = FDCAN_FILTER0_ID_MAX,
    };
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilter0));
 8000b3c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b40:	4619      	mov	r1, r3
 8000b42:	4857      	ldr	r0, [pc, #348]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000b44:	f003 f8b8 	bl	8003cb8 <HAL_FDCAN_ConfigFilter>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8000b4e:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <StartFdCanTask+0x66>
 8000b56:	f000 feeb 	bl	8001930 <Error_Handler>
    FDCAN_FilterTypeDef sFilter1 = {
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	2220      	movs	r2, #32
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f015 fcf8 	bl	8016558 <memset>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	61fb      	str	r3, [r7, #28]
 8000b70:	2312      	movs	r3, #18
 8000b72:	623b      	str	r3, [r7, #32]
 8000b74:	2313      	movs	r3, #19
 8000b76:	627b      	str	r3, [r7, #36]	@ 0x24
        .FilterType = FDCAN_FILTER_RANGE,
        .FilterConfig = FDCAN_FILTER_TO_RXFIFO0,
        .FilterID1 = FDCAN_FILTER1_ID_MIN,
        .FilterID2 = FDCAN_FILTER1_ID_MAX,
    };
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilter1));
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	4848      	ldr	r0, [pc, #288]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000b80:	f003 f89a 	bl	8003cb8 <HAL_FDCAN_ConfigFilter>
 8000b84:	4603      	mov	r3, r0
 8000b86:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
 8000b8a:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <StartFdCanTask+0xa2>
 8000b92:	f000 fecd 	bl	8001930 <Error_Handler>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_Start(&hfdcan1));
 8000b96:	4842      	ldr	r0, [pc, #264]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000b98:	f003 f931 	bl	8003dfe <HAL_FDCAN_Start>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
 8000ba2:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <StartFdCanTask+0xba>
 8000baa:	f000 fec1 	bl	8001930 <Error_Handler>
    ERROR_CHECK_HAL_HANDLE(
 8000bae:	2200      	movs	r2, #0
 8000bb0:	493c      	ldr	r1, [pc, #240]	@ (8000ca4 <StartFdCanTask+0x1b0>)
 8000bb2:	483b      	ldr	r0, [pc, #236]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000bb4:	f003 fc2c 	bl	8004410 <HAL_FDCAN_ActivateNotification>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8000bbe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <StartFdCanTask+0xd6>
 8000bc6:	f000 feb3 	bl	8001930 <Error_Handler>
            | FDCAN_IT_TX_EVT_FIFO_NEW_DATA
            | FDCAN_IT_TX_EVT_FIFO_FULL
            | FDCAN_IT_TX_EVT_FIFO_ELT_LOST
        , 0)
    );
    ERROR_CHECK_HAL_HANDLE(
 8000bca:	2207      	movs	r2, #7
 8000bcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd0:	4833      	ldr	r0, [pc, #204]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000bd2:	f003 fc1d 	bl	8004410 <HAL_FDCAN_ActivateNotification>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
 8000bdc:	f897 3056 	ldrb.w	r3, [r7, #86]	@ 0x56
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <StartFdCanTask+0xf4>
 8000be4:	f000 fea4 	bl	8001930 <Error_Handler>
              FDCAN_TX_BUFFER0
            | FDCAN_TX_BUFFER1
            | FDCAN_TX_BUFFER2
        )
    );
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0));
 8000be8:	2200      	movs	r2, #0
 8000bea:	2101      	movs	r1, #1
 8000bec:	482c      	ldr	r0, [pc, #176]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000bee:	f003 fc0f 	bl	8004410 <HAL_FDCAN_ActivateNotification>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
 8000bf8:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d001      	beq.n	8000c04 <StartFdCanTask+0x110>
 8000c00:	f000 fe96 	bl	8001930 <Error_Handler>
    ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0));
 8000c04:	2200      	movs	r2, #0
 8000c06:	2110      	movs	r1, #16
 8000c08:	4825      	ldr	r0, [pc, #148]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000c0a:	f003 fc01 	bl	8004410 <HAL_FDCAN_ActivateNotification>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
 8000c14:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <StartFdCanTask+0x12c>
 8000c1c:	f000 fe88 	bl	8001930 <Error_Handler>
    fdcan_tick = 0;
 8000c20:	4b21      	ldr	r3, [pc, #132]	@ (8000ca8 <StartFdCanTask+0x1b4>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
    const uint32_t osPeriod = pdMS_TO_TICKS(FDCAN_TASK_DELAY_MS);
 8000c26:	230a      	movs	r3, #10
 8000c28:	653b      	str	r3, [r7, #80]	@ 0x50
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8000c2a:	f011 ffb7 	bl	8012b9c <osKernelGetTickCount>
 8000c2e:	4602      	mov	r2, r0
 8000c30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c32:	4413      	add	r3, r2
 8000c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for(;;)
    {
        if (fdcan_bus_off)
 8000c36:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <StartFdCanTask+0x1b8>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d008      	beq.n	8000c50 <StartFdCanTask+0x15c>
        {
            fdcan_bus_off = false;
 8000c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000cac <StartFdCanTask+0x1b8>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
            HAL_FDCAN_Stop(&hfdcan1);
 8000c44:	4816      	ldr	r0, [pc, #88]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000c46:	f003 f905 	bl	8003e54 <HAL_FDCAN_Stop>
            HAL_FDCAN_Start(&hfdcan1);
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <StartFdCanTask+0x1ac>)
 8000c4c:	f003 f8d7 	bl	8003dfe <HAL_FDCAN_Start>
        }
        pkt_transmit();
 8000c50:	f7ff fec6 	bl	80009e0 <pkt_transmit>
        recv_pkts_proc(5);
 8000c54:	463b      	mov	r3, r7
 8000c56:	2105      	movs	r1, #5
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff05 	bl	8000a68 <recv_pkts_proc>
        if (fdcan_tick % 50 == 0)
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <StartFdCanTask+0x1b4>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	4b13      	ldr	r3, [pc, #76]	@ (8000cb0 <StartFdCanTask+0x1bc>)
 8000c64:	fba3 1302 	umull	r1, r3, r3, r2
 8000c68:	091b      	lsrs	r3, r3, #4
 8000c6a:	2132      	movs	r1, #50	@ 0x32
 8000c6c:	fb01 f303 	mul.w	r3, r1, r3
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d106      	bne.n	8000c84 <StartFdCanTask+0x190>
        {
            fdcan_tick = 0;
 8000c76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <StartFdCanTask+0x1b4>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
            trsm_pkt_proc();
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f000 f880 	bl	8000d84 <trsm_pkt_proc>
        }
        osDelayUntil(next_wake);
 8000c84:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8000c86:	f012 f84b 	bl	8012d20 <osDelayUntil>
        next_wake += osPeriod;
 8000c8a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000c8e:	4413      	add	r3, r2
 8000c90:	65fb      	str	r3, [r7, #92]	@ 0x5c
        fdcan_tick++;
 8000c92:	4b05      	ldr	r3, [pc, #20]	@ (8000ca8 <StartFdCanTask+0x1b4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	3301      	adds	r3, #1
 8000c98:	4a03      	ldr	r2, [pc, #12]	@ (8000ca8 <StartFdCanTask+0x1b4>)
 8000c9a:	6013      	str	r3, [r2, #0]
        if (fdcan_bus_off)
 8000c9c:	e7cb      	b.n	8000c36 <StartFdCanTask+0x142>
 8000c9e:	bf00      	nop
 8000ca0:	24002618 	.word	0x24002618
 8000ca4:	0200d000 	.word	0x0200d000
 8000ca8:	2400251c 	.word	0x2400251c
 8000cac:	240024a0 	.word	0x240024a0
 8000cb0:	51eb851f 	.word	0x51eb851f

08000cb4 <fdcan_pkt_rcv_read_inner>:
{
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}

__weak Result fdcan_pkt_rcv_read_inner(FdcanPkt* pkt)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	6013      	str	r3, [r2, #0]
 8000cc6:	6053      	str	r3, [r2, #4]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2207      	movs	r2, #7
 8000ccc:	711a      	strb	r2, [r3, #4]
}
 8000cce:	6878      	ldr	r0, [r7, #4]
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <fdcan_pkt_ist_read>:
}
#endif

uint32_t ist_read_cnt = 0;
Result fdcan_pkt_ist_read(FdcanPkt* pkt)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
    ist_read_cnt++;
 8000ce6:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <fdcan_pkt_ist_read+0x2c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	3301      	adds	r3, #1
 8000cec:	4a06      	ldr	r2, [pc, #24]	@ (8000d08 <fdcan_pkt_ist_read+0x2c>)
 8000cee:	6013      	str	r3, [r2, #0]
    return RESULT_OK(NULL);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	605a      	str	r2, [r3, #4]
}
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	24002520 	.word	0x24002520

08000d0c <fdcan_pkt_rcv_read>:

Result fdcan_pkt_rcv_read(FdcanPkt* pkt)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
    uint8_t code;
    RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, 0, &code));
 8000d16:	f107 000c 	add.w	r0, r7, #12
 8000d1a:	f107 0317 	add.w	r3, r7, #23
 8000d1e:	2200      	movs	r2, #0
 8000d20:	6839      	ldr	r1, [r7, #0]
 8000d22:	f7ff fc73 	bl	800060c <fdcan_pkt_get_byte>
 8000d26:	7b3b      	ldrb	r3, [r7, #12]
 8000d28:	f083 0301 	eor.w	r3, r3, #1
 8000d2c:	b2db      	uxtb	r3, r3
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d00c      	beq.n	8000d4c <fdcan_pkt_rcv_read+0x40>
 8000d32:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8000d36:	4b0a      	ldr	r3, [pc, #40]	@ (8000d60 <fdcan_pkt_rcv_read+0x54>)
 8000d38:	701a      	strb	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	f107 030c 	add.w	r3, r7, #12
 8000d42:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000d46:	e882 0003 	stmia.w	r2, {r0, r1}
 8000d4a:	e004      	b.n	8000d56 <fdcan_pkt_rcv_read+0x4a>
    switch (code)
    {
        default: return fdcan_pkt_rcv_read_inner(pkt);
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6839      	ldr	r1, [r7, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f7ff ffaf 	bl	8000cb4 <fdcan_pkt_rcv_read_inner>
    }
}
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	24002eb8 	.word	0x24002eb8

08000d64 <trsm_pkt_proc_inner>:
{
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}

__weak Result trsm_pkt_proc_inner(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
    return RESULT_OK(NULL);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
}
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <trsm_pkt_proc>:
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}
#endif

Result trsm_pkt_proc(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b086      	sub	sp, #24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
    Result result = RESULT_OK(NULL);
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	743b      	strb	r3, [r7, #16]
 8000d90:	2300      	movs	r3, #0
 8000d92:	617b      	str	r3, [r7, #20]
    if (fdacn_data_store == FNC_ENABLE)
 8000d94:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <trsm_pkt_proc+0x3c>)
 8000d96:	f993 3000 	ldrsb.w	r3, [r3]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d104      	bne.n	8000da8 <trsm_pkt_proc+0x24>
        #ifdef ENABLE_CON_PKT_TEST
        FdcanPkt *pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
        fdcan_pkt_write(pkt, DATA_TYPE_TEST);
        fdcan_pkt_buf_push(&fdcan_trsm_pkt_buf, pkt);
        #else
        return trsm_pkt_proc_inner();
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ffdf 	bl	8000d64 <trsm_pkt_proc_inner>
 8000da6:	e007      	b.n	8000db8 <trsm_pkt_proc+0x34>
        #endif
    }
    return result;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	461a      	mov	r2, r3
 8000dac:	f107 0310 	add.w	r3, r7, #16
 8000db0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000db4:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	240024a1 	.word	0x240024a1

08000dc4 <restart_check>:
    return true;
}

uint32_t running = 0;
static Result restart_check(SD_CARD *sd_card)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08e      	sub	sp, #56	@ 0x38
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
 8000dcc:	6039      	str	r1, [r7, #0]
    if (sd_card->state == SD_CARD_STATE_READY) return RESULT_OK(sd_card);
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	7b1b      	ldrb	r3, [r3, #12]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d106      	bne.n	8000de4 <restart_check+0x20>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2201      	movs	r2, #1
 8000dda:	701a      	strb	r2, [r3, #0]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	e074      	b.n	8000ece <restart_check+0x10a>
    running = 1;
 8000de4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed8 <restart_check+0x114>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	601a      	str	r2, [r3, #0]
    f_mount(NULL, sd_card->const_h.SDPath, 0);
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	2200      	movs	r2, #0
 8000df0:	4619      	mov	r1, r3
 8000df2:	2000      	movs	r0, #0
 8000df4:	f010 fd38 	bl	8011868 <f_mount>
    sd_card->hal_status = HAL_SD_Abort(sd_card->const_h.hsdx);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f009 fe2b 	bl	800aa58 <HAL_SD_Abort>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	751a      	strb	r2, [r3, #20]
    sd_card->hal_status = HAL_SD_DeInit(sd_card->const_h.hsdx);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f008 ff30 	bl	8009c74 <HAL_SD_DeInit>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	751a      	strb	r2, [r3, #20]
    FATFS_UnLinkDriver(sd_card->const_h.SDPath);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	4618      	mov	r0, r3
 8000e22:	f011 fcef 	bl	8012804 <FATFS_UnLinkDriver>
    running = 2;
 8000e26:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed8 <restart_check+0x114>)
 8000e28:	2202      	movs	r2, #2
 8000e2a:	601a      	str	r2, [r3, #0]
    sd_card->MSD_state = BSP_SD_Init();
 8000e2c:	f00e f8b4 	bl	800ef98 <BSP_SD_Init>
 8000e30:	4603      	mov	r3, r0
 8000e32:	461a      	mov	r2, r3
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	735a      	strb	r2, [r3, #13]
    FATFS_LinkDriver(&SD_Driver, sd_card->const_h.SDPath);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4827      	ldr	r0, [pc, #156]	@ (8000edc <restart_check+0x118>)
 8000e40:	f011 fc98 	bl	8012774 <FATFS_LinkDriver>
    if (sd_card->MSD_state != MSD_OK) return RESULT_ERROR(RES_ERR_FAIL);
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	7b5b      	ldrb	r3, [r3, #13]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d005      	beq.n	8000e58 <restart_check+0x94>
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	2300      	movs	r3, #0
 8000e52:	6013      	str	r3, [r2, #0]
 8000e54:	6053      	str	r3, [r2, #4]
 8000e56:	e03a      	b.n	8000ece <restart_check+0x10a>
    uint32_t t=0;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (BSP_SD_GetCardState() != SD_TRANSFER_OK)
 8000e5c:	e00f      	b.n	8000e7e <restart_check+0xba>
    {
        osDelay(1);
 8000e5e:	2001      	movs	r0, #1
 8000e60:	f011 ff43 	bl	8012cea <osDelay>
        if (++t >= 2000) return RESULT_ERROR(RES_ERR_FAIL);
 8000e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e66:	3301      	adds	r3, #1
 8000e68:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e6c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e70:	d305      	bcc.n	8000e7e <restart_check+0xba>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	461a      	mov	r2, r3
 8000e76:	2300      	movs	r3, #0
 8000e78:	6013      	str	r3, [r2, #0]
 8000e7a:	6053      	str	r3, [r2, #4]
 8000e7c:	e027      	b.n	8000ece <restart_check+0x10a>
    while (BSP_SD_GetCardState() != SD_TRANSFER_OK)
 8000e7e:	f00e f8e5 	bl	800f04c <BSP_SD_GetCardState>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1ea      	bne.n	8000e5e <restart_check+0x9a>
    }
    running = 3;
 8000e88:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <restart_check+0x114>)
 8000e8a:	2203      	movs	r2, #3
 8000e8c:	601a      	str	r2, [r3, #0]
    sd_card->f_result = f_mount(&sd_card->fatfs_h, sd_card->const_h.SDPath, 1);
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	f103 0018 	add.w	r0, r3, #24
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f010 fce4 	bl	8011868 <f_mount>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	755a      	strb	r2, [r3, #21]
    if (sd_card->f_result != FR_OK) return RESULT_ERROR(RES_ERR_FAIL);
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	7d5b      	ldrb	r3, [r3, #21]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d005      	beq.n	8000ebc <restart_check+0xf8>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	6013      	str	r3, [r2, #0]
 8000eb8:	6053      	str	r3, [r2, #4]
 8000eba:	e008      	b.n	8000ece <restart_check+0x10a>
    sd_card->state = SD_CARD_STATE_READY;
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	731a      	strb	r2, [r3, #12]
    return RESULT_OK(sd_card);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	701a      	strb	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	683a      	ldr	r2, [r7, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
}
 8000ece:	6878      	ldr	r0, [r7, #4]
 8000ed0:	3738      	adds	r7, #56	@ 0x38
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	24002524 	.word	0x24002524
 8000edc:	080168e8 	.word	0x080168e8

08000ee0 <StartSDCardTask>:
            osDelay(1000);                  \
            continue;                       \
        }                                   \
    })
void StartSDCardTask(void *argument)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b08c      	sub	sp, #48	@ 0x30
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
    while (retSD != 0);
 8000ee8:	bf00      	nop
 8000eea:	4b8d      	ldr	r3, [pc, #564]	@ (8001120 <StartSDCardTask+0x240>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1fb      	bne.n	8000eea <StartSDCardTask+0xa>
    for(;;)
    {
        if(RESULT_CHECK_RAW(restart_check(&sd_card0)))
 8000ef2:	f107 0308 	add.w	r3, r7, #8
 8000ef6:	498b      	ldr	r1, [pc, #556]	@ (8001124 <StartSDCardTask+0x244>)
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff63 	bl	8000dc4 <restart_check>
 8000efe:	7a3b      	ldrb	r3, [r7, #8]
 8000f00:	f083 0301 	eor.w	r3, r3, #1
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d004      	beq.n	8000f14 <StartSDCardTask+0x34>
        {
            osDelay(1000);
 8000f0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f0e:	f011 feec 	bl	8012cea <osDelay>
            continue;
 8000f12:	e104      	b.n	800111e <StartSDCardTask+0x23e>
        }
        SD_CARD_ACT(11, f_open(&sd_card0.file_h, file_test.const_h.name, FA_OPEN_ALWAYS | FA_WRITE));
 8000f14:	4b84      	ldr	r3, [pc, #528]	@ (8001128 <StartSDCardTask+0x248>)
 8000f16:	220b      	movs	r2, #11
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	4b84      	ldr	r3, [pc, #528]	@ (800112c <StartSDCardTask+0x24c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2212      	movs	r2, #18
 8000f20:	4619      	mov	r1, r3
 8000f22:	4883      	ldr	r0, [pc, #524]	@ (8001130 <StartSDCardTask+0x250>)
 8000f24:	f010 fd04 	bl	8011930 <f_open>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4b7d      	ldr	r3, [pc, #500]	@ (8001124 <StartSDCardTask+0x244>)
 8000f2e:	755a      	strb	r2, [r3, #21]
 8000f30:	4b7c      	ldr	r3, [pc, #496]	@ (8001124 <StartSDCardTask+0x244>)
 8000f32:	7d5b      	ldrb	r3, [r3, #21]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d007      	beq.n	8000f48 <StartSDCardTask+0x68>
 8000f38:	4b7a      	ldr	r3, [pc, #488]	@ (8001124 <StartSDCardTask+0x244>)
 8000f3a:	2202      	movs	r2, #2
 8000f3c:	731a      	strb	r2, [r3, #12]
 8000f3e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f42:	f011 fed2 	bl	8012cea <osDelay>
 8000f46:	e0ea      	b.n	800111e <StartSDCardTask+0x23e>
        memcpy(wbuf, msg, sizeof(msg));
 8000f48:	4b7a      	ldr	r3, [pc, #488]	@ (8001134 <StartSDCardTask+0x254>)
 8000f4a:	4a7b      	ldr	r2, [pc, #492]	@ (8001138 <StartSDCardTask+0x258>)
 8000f4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f50:	6018      	str	r0, [r3, #0]
 8000f52:	3304      	adds	r3, #4
 8000f54:	8019      	strh	r1, [r3, #0]
 8000f56:	4b77      	ldr	r3, [pc, #476]	@ (8001134 <StartSDCardTask+0x254>)
 8000f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f5a:	2320      	movs	r3, #32
 8000f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	dd1d      	ble.n	8000fa0 <StartSDCardTask+0xc0>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f66:	f003 021f 	and.w	r2, r3, #31
 8000f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f6c:	4413      	add	r3, r2
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f72:	623b      	str	r3, [r7, #32]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f74:	f3bf 8f4f 	dsb	sy
}
 8000f78:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000f7a:	4a70      	ldr	r2, [pc, #448]	@ (800113c <StartSDCardTask+0x25c>)
 8000f7c:	6a3b      	ldr	r3, [r7, #32]
 8000f7e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000f82:	6a3b      	ldr	r3, [r7, #32]
 8000f84:	3320      	adds	r3, #32
 8000f86:	623b      	str	r3, [r7, #32]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f8a:	3b20      	subs	r3, #32
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
      } while ( op_size > 0 );
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dcf2      	bgt.n	8000f7a <StartSDCardTask+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8000f94:	f3bf 8f4f 	dsb	sy
}
 8000f98:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f9a:	f3bf 8f6f 	isb	sy
}
 8000f9e:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000fa0:	bf00      	nop
        SCB_CleanDCache_by_Addr((uint32_t*)wbuf, ALIGN_UP(sizeof(msg)));
        SD_CARD_ACT(12, f_write(&sd_card0.file_h, wbuf, sizeof(msg), &sd_card0.bits));
 8000fa2:	4b61      	ldr	r3, [pc, #388]	@ (8001128 <StartSDCardTask+0x248>)
 8000fa4:	220c      	movs	r2, #12
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	4b65      	ldr	r3, [pc, #404]	@ (8001140 <StartSDCardTask+0x260>)
 8000faa:	2206      	movs	r2, #6
 8000fac:	4961      	ldr	r1, [pc, #388]	@ (8001134 <StartSDCardTask+0x254>)
 8000fae:	4860      	ldr	r0, [pc, #384]	@ (8001130 <StartSDCardTask+0x250>)
 8000fb0:	f011 f918 	bl	80121e4 <f_write>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8001124 <StartSDCardTask+0x244>)
 8000fba:	755a      	strb	r2, [r3, #21]
 8000fbc:	4b59      	ldr	r3, [pc, #356]	@ (8001124 <StartSDCardTask+0x244>)
 8000fbe:	7d5b      	ldrb	r3, [r3, #21]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d007      	beq.n	8000fd4 <StartSDCardTask+0xf4>
 8000fc4:	4b57      	ldr	r3, [pc, #348]	@ (8001124 <StartSDCardTask+0x244>)
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	731a      	strb	r2, [r3, #12]
 8000fca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fce:	f011 fe8c 	bl	8012cea <osDelay>
 8000fd2:	e0a4      	b.n	800111e <StartSDCardTask+0x23e>
        /**
         * f_synccode=2 CLK/CMD
         */
        SD_CARD_ACT(13, f_sync(&sd_card0.file_h));
 8000fd4:	4b54      	ldr	r3, [pc, #336]	@ (8001128 <StartSDCardTask+0x248>)
 8000fd6:	220d      	movs	r2, #13
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	4855      	ldr	r0, [pc, #340]	@ (8001130 <StartSDCardTask+0x250>)
 8000fdc:	f011 fac5 	bl	801256a <f_sync>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4b4f      	ldr	r3, [pc, #316]	@ (8001124 <StartSDCardTask+0x244>)
 8000fe6:	755a      	strb	r2, [r3, #21]
 8000fe8:	4b4e      	ldr	r3, [pc, #312]	@ (8001124 <StartSDCardTask+0x244>)
 8000fea:	7d5b      	ldrb	r3, [r3, #21]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d007      	beq.n	8001000 <StartSDCardTask+0x120>
 8000ff0:	4b4c      	ldr	r3, [pc, #304]	@ (8001124 <StartSDCardTask+0x244>)
 8000ff2:	2202      	movs	r2, #2
 8000ff4:	731a      	strb	r2, [r3, #12]
 8000ff6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ffa:	f011 fe76 	bl	8012cea <osDelay>
 8000ffe:	e08e      	b.n	800111e <StartSDCardTask+0x23e>
        SD_CARD_ACT(14, f_close(&sd_card0.file_h));
 8001000:	4b49      	ldr	r3, [pc, #292]	@ (8001128 <StartSDCardTask+0x248>)
 8001002:	220e      	movs	r2, #14
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	484a      	ldr	r0, [pc, #296]	@ (8001130 <StartSDCardTask+0x250>)
 8001008:	f011 fb38 	bl	801267c <f_close>
 800100c:	4603      	mov	r3, r0
 800100e:	461a      	mov	r2, r3
 8001010:	4b44      	ldr	r3, [pc, #272]	@ (8001124 <StartSDCardTask+0x244>)
 8001012:	755a      	strb	r2, [r3, #21]
 8001014:	4b43      	ldr	r3, [pc, #268]	@ (8001124 <StartSDCardTask+0x244>)
 8001016:	7d5b      	ldrb	r3, [r3, #21]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d007      	beq.n	800102c <StartSDCardTask+0x14c>
 800101c:	4b41      	ldr	r3, [pc, #260]	@ (8001124 <StartSDCardTask+0x244>)
 800101e:	2202      	movs	r2, #2
 8001020:	731a      	strb	r2, [r3, #12]
 8001022:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001026:	f011 fe60 	bl	8012cea <osDelay>
 800102a:	e078      	b.n	800111e <StartSDCardTask+0x23e>
        osDelay(100);
 800102c:	2064      	movs	r0, #100	@ 0x64
 800102e:	f011 fe5c 	bl	8012cea <osDelay>
        SD_CARD_ACT(21, f_open(&sd_card0.file_h, file_test.const_h.name, FA_OPEN_ALWAYS | FA_READ));
 8001032:	4b3d      	ldr	r3, [pc, #244]	@ (8001128 <StartSDCardTask+0x248>)
 8001034:	2215      	movs	r2, #21
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	4b3c      	ldr	r3, [pc, #240]	@ (800112c <StartSDCardTask+0x24c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2211      	movs	r2, #17
 800103e:	4619      	mov	r1, r3
 8001040:	483b      	ldr	r0, [pc, #236]	@ (8001130 <StartSDCardTask+0x250>)
 8001042:	f010 fc75 	bl	8011930 <f_open>
 8001046:	4603      	mov	r3, r0
 8001048:	461a      	mov	r2, r3
 800104a:	4b36      	ldr	r3, [pc, #216]	@ (8001124 <StartSDCardTask+0x244>)
 800104c:	755a      	strb	r2, [r3, #21]
 800104e:	4b35      	ldr	r3, [pc, #212]	@ (8001124 <StartSDCardTask+0x244>)
 8001050:	7d5b      	ldrb	r3, [r3, #21]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d007      	beq.n	8001066 <StartSDCardTask+0x186>
 8001056:	4b33      	ldr	r3, [pc, #204]	@ (8001124 <StartSDCardTask+0x244>)
 8001058:	2202      	movs	r2, #2
 800105a:	731a      	strb	r2, [r3, #12]
 800105c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001060:	f011 fe43 	bl	8012cea <osDelay>
 8001064:	e05b      	b.n	800111e <StartSDCardTask+0x23e>
 8001066:	4b37      	ldr	r3, [pc, #220]	@ (8001144 <StartSDCardTask+0x264>)
 8001068:	61fb      	str	r3, [r7, #28]
 800106a:	2320      	movs	r3, #32
 800106c:	61bb      	str	r3, [r7, #24]
    if ( dsize > 0 ) { 
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	2b00      	cmp	r3, #0
 8001072:	dd1d      	ble.n	80010b0 <StartSDCardTask+0x1d0>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	f003 021f 	and.w	r2, r3, #31
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	4413      	add	r3, r2
 800107e:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8001084:	f3bf 8f4f 	dsb	sy
}
 8001088:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800108a:	4a2c      	ldr	r2, [pc, #176]	@ (800113c <StartSDCardTask+0x25c>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	3320      	adds	r3, #32
 8001096:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	3b20      	subs	r3, #32
 800109c:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	dcf2      	bgt.n	800108a <StartSDCardTask+0x1aa>
  __ASM volatile ("dsb 0xF":::"memory");
 80010a4:	f3bf 8f4f 	dsb	sy
}
 80010a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010aa:	f3bf 8f6f 	isb	sy
}
 80010ae:	bf00      	nop
}
 80010b0:	bf00      	nop
        SCB_InvalidateDCache_by_Addr((uint32_t*)rbuf, ALIGN_UP(sizeof(rbuf)));
        SD_CARD_ACT(22, f_read(&sd_card0.file_h, rbuf, sizeof(msg), &sd_card0.bits));
 80010b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001128 <StartSDCardTask+0x248>)
 80010b4:	2216      	movs	r2, #22
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <StartSDCardTask+0x260>)
 80010ba:	2206      	movs	r2, #6
 80010bc:	4921      	ldr	r1, [pc, #132]	@ (8001144 <StartSDCardTask+0x264>)
 80010be:	481c      	ldr	r0, [pc, #112]	@ (8001130 <StartSDCardTask+0x250>)
 80010c0:	f010 ff02 	bl	8011ec8 <f_read>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <StartSDCardTask+0x244>)
 80010ca:	755a      	strb	r2, [r3, #21]
 80010cc:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <StartSDCardTask+0x244>)
 80010ce:	7d5b      	ldrb	r3, [r3, #21]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d007      	beq.n	80010e4 <StartSDCardTask+0x204>
 80010d4:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <StartSDCardTask+0x244>)
 80010d6:	2202      	movs	r2, #2
 80010d8:	731a      	strb	r2, [r3, #12]
 80010da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010de:	f011 fe04 	bl	8012cea <osDelay>
 80010e2:	e01c      	b.n	800111e <StartSDCardTask+0x23e>
        SD_CARD_ACT(23, f_close(&sd_card0.file_h));
 80010e4:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <StartSDCardTask+0x248>)
 80010e6:	2217      	movs	r2, #23
 80010e8:	601a      	str	r2, [r3, #0]
 80010ea:	4811      	ldr	r0, [pc, #68]	@ (8001130 <StartSDCardTask+0x250>)
 80010ec:	f011 fac6 	bl	801267c <f_close>
 80010f0:	4603      	mov	r3, r0
 80010f2:	461a      	mov	r2, r3
 80010f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <StartSDCardTask+0x244>)
 80010f6:	755a      	strb	r2, [r3, #21]
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <StartSDCardTask+0x244>)
 80010fa:	7d5b      	ldrb	r3, [r3, #21]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d007      	beq.n	8001110 <StartSDCardTask+0x230>
 8001100:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <StartSDCardTask+0x244>)
 8001102:	2202      	movs	r2, #2
 8001104:	731a      	strb	r2, [r3, #12]
 8001106:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800110a:	f011 fdee 	bl	8012cea <osDelay>
 800110e:	e006      	b.n	800111e <StartSDCardTask+0x23e>
        running = 100;
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <StartSDCardTask+0x248>)
 8001112:	2264      	movs	r2, #100	@ 0x64
 8001114:	601a      	str	r2, [r3, #0]
        osDelay(1000);
 8001116:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800111a:	f011 fde6 	bl	8012cea <osDelay>
        if(RESULT_CHECK_RAW(restart_check(&sd_card0)))
 800111e:	e6e8      	b.n	8000ef2 <StartSDCardTask+0x12>
 8001120:	24002ec4 	.word	0x24002ec4
 8001124:	24000044 	.word	0x24000044
 8001128:	24002524 	.word	0x24002524
 800112c:	240020cc 	.word	0x240020cc
 8001130:	24001098 	.word	0x24001098
 8001134:	30000000 	.word	0x30000000
 8001138:	0801682c 	.word	0x0801682c
 800113c:	e000ed00 	.word	0xe000ed00
 8001140:	240020c8 	.word	0x240020c8
 8001144:	30000020 	.word	0x30000020

08001148 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800114c:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <MX_ETH_Init+0x80>)
 800114e:	4a1f      	ldr	r2, [pc, #124]	@ (80011cc <MX_ETH_Init+0x84>)
 8001150:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001152:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <MX_ETH_Init+0x88>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001158:	4b1d      	ldr	r3, [pc, #116]	@ (80011d0 <MX_ETH_Init+0x88>)
 800115a:	2280      	movs	r2, #128	@ 0x80
 800115c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800115e:	4b1c      	ldr	r3, [pc, #112]	@ (80011d0 <MX_ETH_Init+0x88>)
 8001160:	22e1      	movs	r2, #225	@ 0xe1
 8001162:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001164:	4b1a      	ldr	r3, [pc, #104]	@ (80011d0 <MX_ETH_Init+0x88>)
 8001166:	2200      	movs	r2, #0
 8001168:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <MX_ETH_Init+0x88>)
 800116c:	2200      	movs	r2, #0
 800116e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001170:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <MX_ETH_Init+0x88>)
 8001172:	2200      	movs	r2, #0
 8001174:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001176:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_ETH_Init+0x80>)
 8001178:	4a15      	ldr	r2, [pc, #84]	@ (80011d0 <MX_ETH_Init+0x88>)
 800117a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <MX_ETH_Init+0x80>)
 800117e:	2201      	movs	r2, #1
 8001180:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001182:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <MX_ETH_Init+0x80>)
 8001184:	4a13      	ldr	r2, [pc, #76]	@ (80011d4 <MX_ETH_Init+0x8c>)
 8001186:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <MX_ETH_Init+0x80>)
 800118a:	4a13      	ldr	r2, [pc, #76]	@ (80011d8 <MX_ETH_Init+0x90>)
 800118c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800118e:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <MX_ETH_Init+0x80>)
 8001190:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001194:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001196:	480c      	ldr	r0, [pc, #48]	@ (80011c8 <MX_ETH_Init+0x80>)
 8001198:	f001 ff7c 	bl	8003094 <HAL_ETH_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 80011a2:	f000 fbc5 	bl	8001930 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80011a6:	2238      	movs	r2, #56	@ 0x38
 80011a8:	2100      	movs	r1, #0
 80011aa:	480c      	ldr	r0, [pc, #48]	@ (80011dc <MX_ETH_Init+0x94>)
 80011ac:	f015 f9d4 	bl	8016558 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <MX_ETH_Init+0x94>)
 80011b2:	2221      	movs	r2, #33	@ 0x21
 80011b4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <MX_ETH_Init+0x94>)
 80011b8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011bc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80011be:	4b07      	ldr	r3, [pc, #28]	@ (80011dc <MX_ETH_Init+0x94>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	24002560 	.word	0x24002560
 80011cc:	40028000 	.word	0x40028000
 80011d0:	24002610 	.word	0x24002610
 80011d4:	2400219c 	.word	0x2400219c
 80011d8:	2400213c 	.word	0x2400213c
 80011dc:	24002528 	.word	0x24002528

080011e0 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08e      	sub	sp, #56	@ 0x38
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a59      	ldr	r2, [pc, #356]	@ (8001364 <HAL_ETH_MspInit+0x184>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	f040 80ab 	bne.w	800135a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001204:	4b58      	ldr	r3, [pc, #352]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001206:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800120a:	4a57      	ldr	r2, [pc, #348]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 800120c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001210:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001214:	4b54      	ldr	r3, [pc, #336]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001216:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800121a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800121e:	623b      	str	r3, [r7, #32]
 8001220:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001222:	4b51      	ldr	r3, [pc, #324]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001224:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001228:	4a4f      	ldr	r2, [pc, #316]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 800122a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800122e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001232:	4b4d      	ldr	r3, [pc, #308]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001234:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001240:	4b49      	ldr	r3, [pc, #292]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001242:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001246:	4a48      	ldr	r2, [pc, #288]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001248:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800124c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001250:	4b45      	ldr	r3, [pc, #276]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001252:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800125a:	61bb      	str	r3, [r7, #24]
 800125c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800125e:	4b42      	ldr	r3, [pc, #264]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001264:	4a40      	ldr	r2, [pc, #256]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001266:	f043 0304 	orr.w	r3, r3, #4
 800126a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800126e:	4b3e      	ldr	r3, [pc, #248]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001270:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001274:	f003 0304 	and.w	r3, r3, #4
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	4b3a      	ldr	r3, [pc, #232]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 800127e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001282:	4a39      	ldr	r2, [pc, #228]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800128c:	4b36      	ldr	r3, [pc, #216]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 800128e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800129a:	4b33      	ldr	r3, [pc, #204]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 800129c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a0:	4a31      	ldr	r2, [pc, #196]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 80012a2:	f043 0302 	orr.w	r3, r3, #2
 80012a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 80012ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 80012ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012be:	4a2a      	ldr	r2, [pc, #168]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 80012c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012c8:	4b27      	ldr	r3, [pc, #156]	@ (8001368 <HAL_ETH_MspInit+0x188>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80012d6:	2332      	movs	r3, #50	@ 0x32
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80012e6:	230b      	movs	r3, #11
 80012e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	481e      	ldr	r0, [pc, #120]	@ (800136c <HAL_ETH_MspInit+0x18c>)
 80012f2:	f003 fde9 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80012f6:	2386      	movs	r3, #134	@ 0x86
 80012f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fa:	2302      	movs	r3, #2
 80012fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001302:	2300      	movs	r3, #0
 8001304:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001306:	230b      	movs	r3, #11
 8001308:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800130a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800130e:	4619      	mov	r1, r3
 8001310:	4817      	ldr	r0, [pc, #92]	@ (8001370 <HAL_ETH_MspInit+0x190>)
 8001312:	f003 fdd9 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001316:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001324:	2300      	movs	r3, #0
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001328:	230b      	movs	r3, #11
 800132a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800132c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001330:	4619      	mov	r1, r3
 8001332:	4810      	ldr	r0, [pc, #64]	@ (8001374 <HAL_ETH_MspInit+0x194>)
 8001334:	f003 fdc8 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001338:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001346:	2300      	movs	r3, #0
 8001348:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800134a:	230b      	movs	r3, #11
 800134c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800134e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001352:	4619      	mov	r1, r3
 8001354:	4808      	ldr	r0, [pc, #32]	@ (8001378 <HAL_ETH_MspInit+0x198>)
 8001356:	f003 fdb7 	bl	8004ec8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800135a:	bf00      	nop
 800135c:	3738      	adds	r7, #56	@ 0x38
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40028000 	.word	0x40028000
 8001368:	58024400 	.word	0x58024400
 800136c:	58020800 	.word	0x58020800
 8001370:	58020000 	.word	0x58020000
 8001374:	58020400 	.word	0x58020400
 8001378:	58021800 	.word	0x58021800

0800137c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001380:	4b2e      	ldr	r3, [pc, #184]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001382:	4a2f      	ldr	r2, [pc, #188]	@ (8001440 <MX_FDCAN1_Init+0xc4>)
 8001384:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001386:	4b2d      	ldr	r3, [pc, #180]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800138c:	4b2b      	ldr	r3, [pc, #172]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 800138e:	2200      	movs	r2, #0
 8001390:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001392:	4b2a      	ldr	r3, [pc, #168]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001394:	2200      	movs	r2, #0
 8001396:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8001398:	4b28      	ldr	r3, [pc, #160]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 800139a:	2201      	movs	r2, #1
 800139c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800139e:	4b27      	ldr	r3, [pc, #156]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 80013a4:	4b25      	ldr	r3, [pc, #148]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013a6:	2205      	movs	r2, #5
 80013a8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80013aa:	4b24      	ldr	r3, [pc, #144]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 15;
 80013b0:	4b22      	ldr	r3, [pc, #136]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013b2:	220f      	movs	r2, #15
 80013b4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013b8:	2204      	movs	r2, #4
 80013ba:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 80013bc:	4b1f      	ldr	r3, [pc, #124]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013be:	2202      	movs	r2, #2
 80013c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 80013c8:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013ca:	220e      	movs	r2, #14
 80013cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013d0:	2202      	movs	r2, #2
 80013d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80013d4:	4b19      	ldr	r3, [pc, #100]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 80013da:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013dc:	2202      	movs	r2, #2
 80013de:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80013e0:	4b16      	ldr	r3, [pc, #88]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = FDCAN_RX0_NBR;
 80013e6:	4b15      	ldr	r3, [pc, #84]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013e8:	2210      	movs	r2, #16
 80013ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80013ec:	4b13      	ldr	r3, [pc, #76]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013ee:	2204      	movs	r2, #4
 80013f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = FDCAN_RX1_NBR;
 80013f2:	4b12      	ldr	r3, [pc, #72]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013f4:	2210      	movs	r2, #16
 80013f6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80013f8:	4b10      	ldr	r3, [pc, #64]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 80013fa:	2204      	movs	r2, #4
 80013fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = FDCAN_RX_BUF_NBR;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001400:	2200      	movs	r2, #0
 8001402:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001404:	4b0d      	ldr	r3, [pc, #52]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001406:	2204      	movs	r2, #4
 8001408:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = FDCAN_TX_EVT_NBR;
 800140a:	4b0c      	ldr	r3, [pc, #48]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 800140c:	2214      	movs	r2, #20
 800140e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = FDCAN_TX_BUF_NBR;
 8001410:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001412:	2204      	movs	r2, #4
 8001414:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = FDCAN_TX_FIFO_NBR;
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001418:	2210      	movs	r2, #16
 800141a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 800141e:	2200      	movs	r2, #0
 8001420:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001422:	4b06      	ldr	r3, [pc, #24]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 8001424:	2204      	movs	r2, #4
 8001426:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	@ (800143c <MX_FDCAN1_Init+0xc0>)
 800142a:	f002 fa67 	bl	80038fc <HAL_FDCAN_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8001434:	f000 fa7c 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	24002618 	.word	0x24002618
 8001440:	4000a000 	.word	0x4000a000

08001444 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b0ba      	sub	sp, #232	@ 0xe8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
 8001454:	605a      	str	r2, [r3, #4]
 8001456:	609a      	str	r2, [r3, #8]
 8001458:	60da      	str	r2, [r3, #12]
 800145a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800145c:	f107 0310 	add.w	r3, r7, #16
 8001460:	22c0      	movs	r2, #192	@ 0xc0
 8001462:	2100      	movs	r1, #0
 8001464:	4618      	mov	r0, r3
 8001466:	f015 f877 	bl	8016558 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a2f      	ldr	r2, [pc, #188]	@ (800152c <HAL_FDCAN_MspInit+0xe8>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d156      	bne.n	8001522 <HAL_FDCAN_MspInit+0xde>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001474:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001480:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001484:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001488:	f107 0310 	add.w	r3, r7, #16
 800148c:	4618      	mov	r0, r3
 800148e:	f005 fdd3 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001498:	f000 fa4a 	bl	8001930 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800149c:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 800149e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014a2:	4a23      	ldr	r2, [pc, #140]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 80014a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014a8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80014ac:	4b20      	ldr	r3, [pc, #128]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 80014ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80014b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 80014bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 80014c2:	f043 0308 	orr.w	r3, r3, #8
 80014c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <HAL_FDCAN_MspInit+0xec>)
 80014cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014d0:	f003 0308 	and.w	r3, r3, #8
 80014d4:	60bb      	str	r3, [r7, #8]
 80014d6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014d8:	2303      	movs	r3, #3
 80014da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	2302      	movs	r3, #2
 80014e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80014f0:	2309      	movs	r3, #9
 80014f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80014fa:	4619      	mov	r1, r3
 80014fc:	480d      	ldr	r0, [pc, #52]	@ (8001534 <HAL_FDCAN_MspInit+0xf0>)
 80014fe:	f003 fce3 	bl	8004ec8 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8001502:	2200      	movs	r2, #0
 8001504:	2105      	movs	r1, #5
 8001506:	2013      	movs	r0, #19
 8001508:	f001 fad0 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800150c:	2013      	movs	r0, #19
 800150e:	f001 fae7 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2105      	movs	r1, #5
 8001516:	2015      	movs	r0, #21
 8001518:	f001 fac8 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800151c:	2015      	movs	r0, #21
 800151e:	f001 fadf 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001522:	bf00      	nop
 8001524:	37e8      	adds	r7, #232	@ 0xe8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	4000a000 	.word	0x4000a000
 8001530:	58024400 	.word	0x58024400
 8001534:	58020c00 	.word	0x58020c00

08001538 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800153c:	4a0c      	ldr	r2, [pc, #48]	@ (8001570 <MX_FREERTOS_Init+0x38>)
 800153e:	2100      	movs	r1, #0
 8001540:	480c      	ldr	r0, [pc, #48]	@ (8001574 <MX_FREERTOS_Init+0x3c>)
 8001542:	f011 fb40 	bl	8012bc6 <osThreadNew>
 8001546:	4603      	mov	r3, r0
 8001548:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <MX_FREERTOS_Init+0x40>)
 800154a:	6013      	str	r3, [r2, #0]

  /* creation of SDCardTask */
  SDCardTaskHandle = osThreadNew(StartSDCardTask, NULL, &SDCardTask_attributes);
 800154c:	4a0b      	ldr	r2, [pc, #44]	@ (800157c <MX_FREERTOS_Init+0x44>)
 800154e:	2100      	movs	r1, #0
 8001550:	480b      	ldr	r0, [pc, #44]	@ (8001580 <MX_FREERTOS_Init+0x48>)
 8001552:	f011 fb38 	bl	8012bc6 <osThreadNew>
 8001556:	4603      	mov	r3, r0
 8001558:	4a0a      	ldr	r2, [pc, #40]	@ (8001584 <MX_FREERTOS_Init+0x4c>)
 800155a:	6013      	str	r3, [r2, #0]

  /* creation of FdCanTask */
  FdCanTaskHandle = osThreadNew(StartFdCanTask, NULL, &FdCanTask_attributes);
 800155c:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <MX_FREERTOS_Init+0x50>)
 800155e:	2100      	movs	r1, #0
 8001560:	480a      	ldr	r0, [pc, #40]	@ (800158c <MX_FREERTOS_Init+0x54>)
 8001562:	f011 fb30 	bl	8012bc6 <osThreadNew>
 8001566:	4603      	mov	r3, r0
 8001568:	4a09      	ldr	r2, [pc, #36]	@ (8001590 <MX_FREERTOS_Init+0x58>)
 800156a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	08016834 	.word	0x08016834
 8001574:	08002729 	.word	0x08002729
 8001578:	240026b8 	.word	0x240026b8
 800157c:	08016858 	.word	0x08016858
 8001580:	08000ee1 	.word	0x08000ee1
 8001584:	240026bc 	.word	0x240026bc
 8001588:	0801687c 	.word	0x0801687c
 800158c:	08000af5 	.word	0x08000af5
 8001590:	240026c0 	.word	0x240026c0

08001594 <MX_GPIO_Init>:
     PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08c      	sub	sp, #48	@ 0x30
 8001598:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159a:	f107 031c 	add.w	r3, r7, #28
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	4b68      	ldr	r3, [pc, #416]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015b0:	4a66      	ldr	r2, [pc, #408]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ba:	4b64      	ldr	r3, [pc, #400]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	61bb      	str	r3, [r7, #24]
 80015c6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015c8:	4b60      	ldr	r3, [pc, #384]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ce:	4a5f      	ldr	r2, [pc, #380]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d8:	4b5c      	ldr	r3, [pc, #368]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015e2:	617b      	str	r3, [r7, #20]
 80015e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	4b59      	ldr	r3, [pc, #356]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ec:	4a57      	ldr	r2, [pc, #348]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f6:	4b55      	ldr	r3, [pc, #340]	@ (800174c <MX_GPIO_Init+0x1b8>)
 80015f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	613b      	str	r3, [r7, #16]
 8001602:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	4b51      	ldr	r3, [pc, #324]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800160a:	4a50      	ldr	r2, [pc, #320]	@ (800174c <MX_GPIO_Init+0x1b8>)
 800160c:	f043 0302 	orr.w	r3, r3, #2
 8001610:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001614:	4b4d      	ldr	r3, [pc, #308]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001616:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001622:	4b4a      	ldr	r3, [pc, #296]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001628:	4a48      	ldr	r2, [pc, #288]	@ (800174c <MX_GPIO_Init+0x1b8>)
 800162a:	f043 0308 	orr.w	r3, r3, #8
 800162e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001632:	4b46      	ldr	r3, [pc, #280]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001634:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001640:	4b42      	ldr	r3, [pc, #264]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001646:	4a41      	ldr	r2, [pc, #260]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001648:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800164c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001650:	4b3e      	ldr	r3, [pc, #248]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800165e:	4b3b      	ldr	r3, [pc, #236]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001660:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001664:	4a39      	ldr	r2, [pc, #228]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001666:	f043 0310 	orr.w	r3, r3, #16
 800166a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800166e:	4b37      	ldr	r3, [pc, #220]	@ (800174c <MX_GPIO_Init+0x1b8>)
 8001670:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001674:	f003 0310 	and.w	r3, r3, #16
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800167c:	2200      	movs	r2, #0
 800167e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001682:	4833      	ldr	r0, [pc, #204]	@ (8001750 <MX_GPIO_Init+0x1bc>)
 8001684:	f003 fef2 	bl	800546c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800168e:	4831      	ldr	r0, [pc, #196]	@ (8001754 <MX_GPIO_Init+0x1c0>)
 8001690:	f003 feec 	bl	800546c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001694:	2200      	movs	r2, #0
 8001696:	2102      	movs	r1, #2
 8001698:	482f      	ldr	r0, [pc, #188]	@ (8001758 <MX_GPIO_Init+0x1c4>)
 800169a:	f003 fee7 	bl	800546c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800169e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a4:	2300      	movs	r3, #0
 80016a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ac:	f107 031c 	add.w	r3, r7, #28
 80016b0:	4619      	mov	r1, r3
 80016b2:	482a      	ldr	r0, [pc, #168]	@ (800175c <MX_GPIO_Init+0x1c8>)
 80016b4:	f003 fc08 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 80016b8:	f244 0301 	movw	r3, #16385	@ 0x4001
 80016bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016be:	2301      	movs	r3, #1
 80016c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c6:	2300      	movs	r3, #0
 80016c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ca:	f107 031c 	add.w	r3, r7, #28
 80016ce:	4619      	mov	r1, r3
 80016d0:	481f      	ldr	r0, [pc, #124]	@ (8001750 <MX_GPIO_Init+0x1bc>)
 80016d2:	f003 fbf9 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 80016d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 80016e8:	f107 031c 	add.w	r3, r7, #28
 80016ec:	4619      	mov	r1, r3
 80016ee:	4819      	ldr	r0, [pc, #100]	@ (8001754 <MX_GPIO_Init+0x1c0>)
 80016f0:	f003 fbea 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016f4:	2304      	movs	r3, #4
 80016f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	4619      	mov	r1, r3
 8001706:	4816      	ldr	r0, [pc, #88]	@ (8001760 <MX_GPIO_Init+0x1cc>)
 8001708:	f003 fbde 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001710:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001714:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 800171a:	f107 031c 	add.w	r3, r7, #28
 800171e:	4619      	mov	r1, r3
 8001720:	480f      	ldr	r0, [pc, #60]	@ (8001760 <MX_GPIO_Init+0x1cc>)
 8001722:	f003 fbd1 	bl	8004ec8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001726:	2302      	movs	r3, #2
 8001728:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172a:	2301      	movs	r3, #1
 800172c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001732:	2300      	movs	r3, #0
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001736:	f107 031c 	add.w	r3, r7, #28
 800173a:	4619      	mov	r1, r3
 800173c:	4806      	ldr	r0, [pc, #24]	@ (8001758 <MX_GPIO_Init+0x1c4>)
 800173e:	f003 fbc3 	bl	8004ec8 <HAL_GPIO_Init>

}
 8001742:	bf00      	nop
 8001744:	3730      	adds	r7, #48	@ 0x30
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	58024400 	.word	0x58024400
 8001750:	58020400 	.word	0x58020400
 8001754:	58020c00 	.word	0x58020c00
 8001758:	58021000 	.word	0x58021000
 800175c:	58020800 	.word	0x58020800
 8001760:	58021800 	.word	0x58021800

08001764 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001768:	f000 f8a2 	bl	80018b0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176c:	f001 f822 	bl	80027b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001770:	f000 f81e 	bl	80017b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001774:	f7ff ff0e 	bl	8001594 <MX_GPIO_Init>
  MX_MDMA_Init();
 8001778:	f000 f8e0 	bl	800193c <MX_MDMA_Init>
  MX_ETH_Init();
 800177c:	f7ff fce4 	bl	8001148 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001780:	f000 fe6e 	bl	8002460 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001784:	f000 ff22 	bl	80025cc <MX_USB_OTG_FS_PCD_Init>
  MX_FDCAN1_Init();
 8001788:	f7ff fdf8 	bl	800137c <MX_FDCAN1_Init>
  MX_SDMMC1_SD_Init();
 800178c:	f000 f980 	bl	8001a90 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8001790:	f00d fbe8 	bl	800ef64 <MX_FATFS_Init>
  MX_SPI1_Init();
 8001794:	f000 fa5a 	bl	8001c4c <MX_SPI1_Init>
  MX_TIM3_Init();
 8001798:	f000 fcbe 	bl	8002118 <MX_TIM3_Init>
  MX_TIM4_Init();
 800179c:	f000 fd2e 	bl	80021fc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80017a0:	f011 f990 	bl	8012ac4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80017a4:	f7ff fec8 	bl	8001538 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80017a8:	f011 f9d2 	bl	8012b50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <main+0x48>

080017b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b09c      	sub	sp, #112	@ 0x70
 80017b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ba:	224c      	movs	r2, #76	@ 0x4c
 80017bc:	2100      	movs	r1, #0
 80017be:	4618      	mov	r0, r3
 80017c0:	f014 feca 	bl	8016558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	2220      	movs	r2, #32
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f014 fec4 	bl	8016558 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80017d0:	2002      	movs	r0, #2
 80017d2:	f004 fbbf 	bl	8005f54 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017d6:	2300      	movs	r3, #0
 80017d8:	603b      	str	r3, [r7, #0]
 80017da:	4b33      	ldr	r3, [pc, #204]	@ (80018a8 <SystemClock_Config+0xf8>)
 80017dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017de:	4a32      	ldr	r2, [pc, #200]	@ (80018a8 <SystemClock_Config+0xf8>)
 80017e0:	f023 0301 	bic.w	r3, r3, #1
 80017e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80017e6:	4b30      	ldr	r3, [pc, #192]	@ (80018a8 <SystemClock_Config+0xf8>)
 80017e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	4b2e      	ldr	r3, [pc, #184]	@ (80018ac <SystemClock_Config+0xfc>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017f8:	4a2c      	ldr	r2, [pc, #176]	@ (80018ac <SystemClock_Config+0xfc>)
 80017fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017fe:	6193      	str	r3, [r2, #24]
 8001800:	4b2a      	ldr	r3, [pc, #168]	@ (80018ac <SystemClock_Config+0xfc>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001808:	603b      	str	r3, [r7, #0]
 800180a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800180c:	bf00      	nop
 800180e:	4b27      	ldr	r3, [pc, #156]	@ (80018ac <SystemClock_Config+0xfc>)
 8001810:	699b      	ldr	r3, [r3, #24]
 8001812:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001816:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800181a:	d1f8      	bne.n	800180e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800181c:	2303      	movs	r3, #3
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001820:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001824:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001826:	2301      	movs	r3, #1
 8001828:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800182a:	2340      	movs	r3, #64	@ 0x40
 800182c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182e:	2302      	movs	r3, #2
 8001830:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001832:	2302      	movs	r3, #2
 8001834:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001836:	2301      	movs	r3, #1
 8001838:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 800183a:	2364      	movs	r3, #100	@ 0x64
 800183c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800183e:	2302      	movs	r3, #2
 8001840:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 16;
 8001842:	2310      	movs	r3, #16
 8001844:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001846:	2302      	movs	r3, #2
 8001848:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800184a:	230c      	movs	r3, #12
 800184c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800184e:	2300      	movs	r3, #0
 8001850:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800185a:	4618      	mov	r0, r3
 800185c:	f004 fbc4 	bl	8005fe8 <HAL_RCC_OscConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001866:	f000 f863 	bl	8001930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800186a:	233f      	movs	r3, #63	@ 0x3f
 800186c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800187a:	2300      	movs	r3, #0
 800187c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800187e:	2340      	movs	r3, #64	@ 0x40
 8001880:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001886:	2300      	movs	r3, #0
 8001888:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2101      	movs	r1, #1
 800188e:	4618      	mov	r0, r3
 8001890:	f005 f804 	bl	800689c <HAL_RCC_ClockConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xee>
  {
    Error_Handler();
 800189a:	f000 f849 	bl	8001930 <Error_Handler>
  }
}
 800189e:	bf00      	nop
 80018a0:	3770      	adds	r7, #112	@ 0x70
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	58000400 	.word	0x58000400
 80018ac:	58024800 	.word	0x58024800

080018b0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80018b6:	463b      	mov	r3, r7
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80018c2:	f001 f929 	bl	8002b18 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80018c6:	2301      	movs	r3, #1
 80018c8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80018ca:	2300      	movs	r3, #0
 80018cc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80018ce:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80018d2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 80018d4:	230f      	movs	r3, #15
 80018d6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80018d8:	2300      	movs	r3, #0
 80018da:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80018dc:	2300      	movs	r3, #0
 80018de:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80018e0:	2303      	movs	r3, #3
 80018e2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80018e4:	2301      	movs	r3, #1
 80018e6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80018e8:	2301      	movs	r3, #1
 80018ea:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018f4:	463b      	mov	r3, r7
 80018f6:	4618      	mov	r0, r3
 80018f8:	f001 f946 	bl	8002b88 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 80018fc:	2006      	movs	r0, #6
 80018fe:	f001 f923 	bl	8002b48 <HAL_MPU_Enable>

}
 8001902:	bf00      	nop
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a04      	ldr	r2, [pc, #16]	@ (800192c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d101      	bne.n	8001922 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800191e:	f000 ff85 	bl	800282c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40001000 	.word	0x40001000

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <Error_Handler+0x8>

0800193c <MX_MDMA_Init>:
  * Configure MDMA for global transfers
  *   hmdma_mdma_channel0_sdmmc1_end_data_0
  *   node_mdma_channel0_sw_1
  */
void MX_MDMA_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b096      	sub	sp, #88	@ 0x58
 8001940:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8001942:	4b4f      	ldr	r3, [pc, #316]	@ (8001a80 <MX_MDMA_Init+0x144>)
 8001944:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001948:	4a4d      	ldr	r2, [pc, #308]	@ (8001a80 <MX_MDMA_Init+0x144>)
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001952:	4b4b      	ldr	r3, [pc, #300]	@ (8001a80 <MX_MDMA_Init+0x144>)
 8001954:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_sdmmc1_end_data_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_sdmmc1_end_data_0.Instance = MDMA_Channel0;
 8001960:	4b48      	ldr	r3, [pc, #288]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001962:	4a49      	ldr	r2, [pc, #292]	@ (8001a88 <MX_MDMA_Init+0x14c>)
 8001964:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Request = MDMA_REQUEST_SDMMC1_END_DATA;
 8001966:	4b47      	ldr	r3, [pc, #284]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001968:	221d      	movs	r2, #29
 800196a:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 800196c:	4b45      	ldr	r3, [pc, #276]	@ (8001a84 <MX_MDMA_Init+0x148>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Priority = MDMA_PRIORITY_MEDIUM;
 8001972:	4b44      	ldr	r3, [pc, #272]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001974:	2240      	movs	r2, #64	@ 0x40
 8001976:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8001978:	4b42      	ldr	r3, [pc, #264]	@ (8001a84 <MX_MDMA_Init+0x148>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceInc = MDMA_SRC_INC_WORD;
 800197e:	4b41      	ldr	r3, [pc, #260]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001980:	f240 2202 	movw	r2, #514	@ 0x202
 8001984:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestinationInc = MDMA_DEST_INC_WORD;
 8001986:	4b3f      	ldr	r3, [pc, #252]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001988:	f640 0208 	movw	r2, #2056	@ 0x808
 800198c:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 800198e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001990:	2220      	movs	r2, #32
 8001992:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8001994:	4b3b      	ldr	r3, [pc, #236]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001996:	2280      	movs	r2, #128	@ 0x80
 8001998:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 800199a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a84 <MX_MDMA_Init+0x148>)
 800199c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.BufferTransferLength = 32;
 80019a2:	4b38      	ldr	r3, [pc, #224]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019a4:	2220      	movs	r2, #32
 80019a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 80019a8:	4b36      	ldr	r3, [pc, #216]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 80019ae:	4b35      	ldr	r3, [pc, #212]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.SourceBlockAddressOffset = 0;
 80019b4:	4b33      	ldr	r3, [pc, #204]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_sdmmc1_end_data_0.Init.DestBlockAddressOffset = 0;
 80019ba:	4b32      	ldr	r3, [pc, #200]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019bc:	2200      	movs	r2, #0
 80019be:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_sdmmc1_end_data_0) != HAL_OK)
 80019c0:	4830      	ldr	r0, [pc, #192]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019c2:	f003 fd6c 	bl	800549e <HAL_MDMA_Init>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <MX_MDMA_Init+0x94>
  {
    Error_Handler();
 80019cc:	f7ff ffb0 	bl	8001930 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_sdmmc1_end_data_0, 0, 0) != HAL_OK)
 80019d0:	2200      	movs	r2, #0
 80019d2:	2100      	movs	r1, #0
 80019d4:	482b      	ldr	r0, [pc, #172]	@ (8001a84 <MX_MDMA_Init+0x148>)
 80019d6:	f003 fdae 	bl	8005536 <HAL_MDMA_ConfigPostRequestMask>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_MDMA_Init+0xa8>
  {
    Error_Handler();
 80019e0:	f7ff ffa6 	bl	8001930 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_SW;
 80019e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80019e8:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_MEDIUM;
 80019ee:	2340      	movs	r3, #64	@ 0x40
 80019f0:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_WORD;
 80019f6:	f240 2302 	movw	r3, #514	@ 0x202
 80019fa:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_WORD;
 80019fc:	f640 0308 	movw	r3, #2056	@ 0x808
 8001a00:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_WORD;
 8001a02:	2320      	movs	r3, #32
 8001a04:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_WORD;
 8001a06:	2380      	movs	r3, #128	@ 0x80
 8001a08:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_PACKENABLE;
 8001a0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 32;
 8001a10:	2320      	movs	r3, #32
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_SINGLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_SINGLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_sw_1, &nodeConfig) != HAL_OK)
 8001a3c:	f107 0308 	add.w	r3, r7, #8
 8001a40:	4619      	mov	r1, r3
 8001a42:	4812      	ldr	r0, [pc, #72]	@ (8001a8c <MX_MDMA_Init+0x150>)
 8001a44:	f003 fdc9 	bl	80055da <HAL_MDMA_LinkedList_CreateNode>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_MDMA_Init+0x116>
  {
    Error_Handler();
 8001a4e:	f7ff ff6f 	bl	8001930 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_sw_1 */

  /* USER CODE END mdma_channel0_sw_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_sdmmc1_end_data_0, &node_mdma_channel0_sw_1, 0) != HAL_OK)
 8001a52:	2200      	movs	r2, #0
 8001a54:	490d      	ldr	r1, [pc, #52]	@ (8001a8c <MX_MDMA_Init+0x150>)
 8001a56:	480b      	ldr	r0, [pc, #44]	@ (8001a84 <MX_MDMA_Init+0x148>)
 8001a58:	f003 fe9b 	bl	8005792 <HAL_MDMA_LinkedList_AddNode>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d001      	beq.n	8001a66 <MX_MDMA_Init+0x12a>
  {
    Error_Handler();
 8001a62:	f7ff ff65 	bl	8001930 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 5, 0);
 8001a66:	2200      	movs	r2, #0
 8001a68:	2105      	movs	r1, #5
 8001a6a:	207a      	movs	r0, #122	@ 0x7a
 8001a6c:	f001 f81e 	bl	8002aac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8001a70:	207a      	movs	r0, #122	@ 0x7a
 8001a72:	f001 f835 	bl	8002ae0 <HAL_NVIC_EnableIRQ>

}
 8001a76:	bf00      	nop
 8001a78:	3758      	adds	r7, #88	@ 0x58
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	58024400 	.word	0x58024400
 8001a84:	240026c4 	.word	0x240026c4
 8001a88:	52000040 	.word	0x52000040
 8001a8c:	24002730 	.word	0x24002730

08001a90 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001a94:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001a96:	4a0c      	ldr	r2, [pc, #48]	@ (8001ac8 <MX_SDMMC1_SD_Init+0x38>)
 8001a98:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001aa8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aac:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = SDMMC_CLK_DIV;
 8001ab4:	4b03      	ldr	r3, [pc, #12]	@ (8001ac4 <MX_SDMMC1_SD_Init+0x34>)
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	24002758 	.word	0x24002758
 8001ac8:	52007000 	.word	0x52007000

08001acc <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b0bc      	sub	sp, #240	@ 0xf0
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae4:	f107 0318 	add.w	r3, r7, #24
 8001ae8:	22c0      	movs	r2, #192	@ 0xc0
 8001aea:	2100      	movs	r1, #0
 8001aec:	4618      	mov	r0, r3
 8001aee:	f014 fd33 	bl	8016558 <memset>
  if(sdHandle->Instance==SDMMC1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a3c      	ldr	r2, [pc, #240]	@ (8001be8 <HAL_SD_MspInit+0x11c>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d171      	bne.n	8001be0 <HAL_SD_MspInit+0x114>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8001afc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b00:	f04f 0300 	mov.w	r3, #0
 8001b04:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b0c:	f107 0318 	add.w	r3, r7, #24
 8001b10:	4618      	mov	r0, r3
 8001b12:	f005 fa91 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001b1c:	f7ff ff08 	bl	8001930 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001b20:	4b32      	ldr	r3, [pc, #200]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b22:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001b26:	4a31      	ldr	r2, [pc, #196]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b2c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001b30:	4b2e      	ldr	r3, [pc, #184]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001b36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b44:	4a29      	ldr	r2, [pc, #164]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b46:	f043 0304 	orr.w	r3, r3, #4
 8001b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b4e:	4b27      	ldr	r3, [pc, #156]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b5c:	4b23      	ldr	r3, [pc, #140]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b62:	4a22      	ldr	r2, [pc, #136]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b64:	f043 0308 	orr.w	r3, r3, #8
 8001b68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bec <HAL_SD_MspInit+0x120>)
 8001b6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b7a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001b7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	2302      	movs	r3, #2
 8001b84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001b94:	230c      	movs	r3, #12
 8001b96:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b9a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4813      	ldr	r0, [pc, #76]	@ (8001bf0 <HAL_SD_MspInit+0x124>)
 8001ba2:	f003 f991 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ba6:	2304      	movs	r3, #4
 8001ba8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bac:	2302      	movs	r3, #2
 8001bae:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001bbe:	230c      	movs	r3, #12
 8001bc0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bc4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bc8:	4619      	mov	r1, r3
 8001bca:	480a      	ldr	r0, [pc, #40]	@ (8001bf4 <HAL_SD_MspInit+0x128>)
 8001bcc:	f003 f97c 	bl	8004ec8 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2105      	movs	r1, #5
 8001bd4:	2031      	movs	r0, #49	@ 0x31
 8001bd6:	f000 ff69 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001bda:	2031      	movs	r0, #49	@ 0x31
 8001bdc:	f000 ff80 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001be0:	bf00      	nop
 8001be2:	37f0      	adds	r7, #240	@ 0xf0
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	52007000 	.word	0x52007000
 8001bec:	58024400 	.word	0x58024400
 8001bf0:	58020800 	.word	0x58020800
 8001bf4:	58020c00 	.word	0x58020c00

08001bf8 <HAL_SD_MspDeInit>:

void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  if(sdHandle->Instance==SDMMC1)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a0d      	ldr	r2, [pc, #52]	@ (8001c3c <HAL_SD_MspDeInit+0x44>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d113      	bne.n	8001c32 <HAL_SD_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN SDMMC1_MspDeInit 0 */

  /* USER CODE END SDMMC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SDMMC1_CLK_DISABLE();
 8001c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c40 <HAL_SD_MspDeInit+0x48>)
 8001c0c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c10:	4a0b      	ldr	r2, [pc, #44]	@ (8001c40 <HAL_SD_MspDeInit+0x48>)
 8001c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c16:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c1a:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 8001c1e:	4809      	ldr	r0, [pc, #36]	@ (8001c44 <HAL_SD_MspDeInit+0x4c>)
 8001c20:	f003 fb02 	bl	8005228 <HAL_GPIO_DeInit>
                          |GPIO_PIN_12);

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 8001c24:	2104      	movs	r1, #4
 8001c26:	4808      	ldr	r0, [pc, #32]	@ (8001c48 <HAL_SD_MspDeInit+0x50>)
 8001c28:	f003 fafe 	bl	8005228 <HAL_GPIO_DeInit>

    /* SDMMC1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SDMMC1_IRQn);
 8001c2c:	2031      	movs	r0, #49	@ 0x31
 8001c2e:	f000 ff65 	bl	8002afc <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN SDMMC1_MspDeInit 1 */

  /* USER CODE END SDMMC1_MspDeInit 1 */
  }
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	52007000 	.word	0x52007000
 8001c40:	58024400 	.word	0x58024400
 8001c44:	58020800 	.word	0x58020800
 8001c48:	58020c00 	.word	0x58020c00

08001c4c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001c50:	4b26      	ldr	r3, [pc, #152]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c52:	4a27      	ldr	r2, [pc, #156]	@ (8001cf0 <MX_SPI1_Init+0xa4>)
 8001c54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c56:	4b25      	ldr	r3, [pc, #148]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c58:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c5e:	4b23      	ldr	r3, [pc, #140]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c64:	4b21      	ldr	r3, [pc, #132]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c66:	2207      	movs	r2, #7
 8001c68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c6a:	4b20      	ldr	r3, [pc, #128]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c70:	4b1e      	ldr	r3, [pc, #120]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c76:	4b1d      	ldr	r3, [pc, #116]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c78:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c84:	4b19      	ldr	r3, [pc, #100]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c8a:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c90:	4b16      	ldr	r3, [pc, #88]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001c96:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001c9c:	4b13      	ldr	r3, [pc, #76]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001ca2:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001ca8:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001cae:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001cba:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001cc6:	4b09      	ldr	r3, [pc, #36]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001ccc:	4b07      	ldr	r3, [pc, #28]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cd8:	4804      	ldr	r0, [pc, #16]	@ (8001cec <MX_SPI1_Init+0xa0>)
 8001cda:	f009 fbf1 	bl	800b4c0 <HAL_SPI_Init>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_SPI1_Init+0x9c>
  {
    Error_Handler();
 8001ce4:	f7ff fe24 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ce8:	bf00      	nop
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	240027d4 	.word	0x240027d4
 8001cf0:	40013000 	.word	0x40013000

08001cf4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b0bc      	sub	sp, #240	@ 0xf0
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d0c:	f107 0318 	add.w	r3, r7, #24
 8001d10:	22c0      	movs	r2, #192	@ 0xc0
 8001d12:	2100      	movs	r1, #0
 8001d14:	4618      	mov	r0, r3
 8001d16:	f014 fc1f 	bl	8016558 <memset>
  if(spiHandle->Instance==SPI1)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a45      	ldr	r2, [pc, #276]	@ (8001e34 <HAL_SPI_MspInit+0x140>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	f040 8082 	bne.w	8001e2a <HAL_SPI_MspInit+0x136>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001d26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8001d32:	2301      	movs	r3, #1
 8001d34:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 8001d36:	2364      	movs	r3, #100	@ 0x64
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 8001d3a:	2308      	movs	r3, #8
 8001d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 16;
 8001d42:	2310      	movs	r3, #16
 8001d44:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001d46:	23c0      	movs	r3, #192	@ 0xc0
 8001d48:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001d52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d56:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d58:	f107 0318 	add.w	r3, r7, #24
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f005 f96b 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 8001d68:	f7ff fde2 	bl	8001930 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d6c:	4b32      	ldr	r3, [pc, #200]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d72:	4a31      	ldr	r2, [pc, #196]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001d82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d90:	4a29      	ldr	r2, [pc, #164]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d9a:	4b27      	ldr	r3, [pc, #156]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001da0:	f003 0301 	and.w	r3, r3, #1
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001da8:	4b23      	ldr	r3, [pc, #140]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001daa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dae:	4a22      	ldr	r2, [pc, #136]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001db0:	f043 0308 	orr.w	r3, r3, #8
 8001db4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001db8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e38 <HAL_SPI_MspInit+0x144>)
 8001dba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dbe:	f003 0308 	and.w	r3, r3, #8
 8001dc2:	60fb      	str	r3, [r7, #12]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001dc6:	2360      	movs	r3, #96	@ 0x60
 8001dc8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dde:	2305      	movs	r3, #5
 8001de0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de4:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001de8:	4619      	mov	r1, r3
 8001dea:	4814      	ldr	r0, [pc, #80]	@ (8001e3c <HAL_SPI_MspInit+0x148>)
 8001dec:	f003 f86c 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df6:	2302      	movs	r3, #2
 8001df8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e08:	2305      	movs	r3, #5
 8001e0a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e0e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001e12:	4619      	mov	r1, r3
 8001e14:	480a      	ldr	r0, [pc, #40]	@ (8001e40 <HAL_SPI_MspInit+0x14c>)
 8001e16:	f003 f857 	bl	8004ec8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2105      	movs	r1, #5
 8001e1e:	2023      	movs	r0, #35	@ 0x23
 8001e20:	f000 fe44 	bl	8002aac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001e24:	2023      	movs	r0, #35	@ 0x23
 8001e26:	f000 fe5b 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001e2a:	bf00      	nop
 8001e2c:	37f0      	adds	r7, #240	@ 0xf0
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40013000 	.word	0x40013000
 8001e38:	58024400 	.word	0x58024400
 8001e3c:	58020000 	.word	0x58020000
 8001e40:	58020c00 	.word	0x58020c00

08001e44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <HAL_MspInit+0x38>)
 8001e4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e50:	4a0a      	ldr	r2, [pc, #40]	@ (8001e7c <HAL_MspInit+0x38>)
 8001e52:	f043 0302 	orr.w	r3, r3, #2
 8001e56:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e5a:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <HAL_MspInit+0x38>)
 8001e5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	210f      	movs	r1, #15
 8001e6c:	f06f 0001 	mvn.w	r0, #1
 8001e70:	f000 fe1c 	bl	8002aac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e74:	bf00      	nop
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	58024400 	.word	0x58024400

08001e80 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b090      	sub	sp, #64	@ 0x40
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b0f      	cmp	r3, #15
 8001e8c:	d827      	bhi.n	8001ede <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	2036      	movs	r0, #54	@ 0x36
 8001e94:	f000 fe0a 	bl	8002aac <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e98:	2036      	movs	r0, #54	@ 0x36
 8001e9a:	f000 fe21 	bl	8002ae0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001e9e:	4a29      	ldr	r2, [pc, #164]	@ (8001f44 <HAL_InitTick+0xc4>)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ea4:	4b28      	ldr	r3, [pc, #160]	@ (8001f48 <HAL_InitTick+0xc8>)
 8001ea6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001eaa:	4a27      	ldr	r2, [pc, #156]	@ (8001f48 <HAL_InitTick+0xc8>)
 8001eac:	f043 0310 	orr.w	r3, r3, #16
 8001eb0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001eb4:	4b24      	ldr	r3, [pc, #144]	@ (8001f48 <HAL_InitTick+0xc8>)
 8001eb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001eba:	f003 0310 	and.w	r3, r3, #16
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001ec2:	f107 0210 	add.w	r2, r7, #16
 8001ec6:	f107 0314 	add.w	r3, r7, #20
 8001eca:	4611      	mov	r1, r2
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f005 f871 	bl	8006fb4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d106      	bne.n	8001eea <HAL_InitTick+0x6a>
 8001edc:	e001      	b.n	8001ee2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e02b      	b.n	8001f3a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001ee2:	f005 f83b 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 8001ee6:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001ee8:	e004      	b.n	8001ef4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001eea:	f005 f837 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ef6:	4a15      	ldr	r2, [pc, #84]	@ (8001f4c <HAL_InitTick+0xcc>)
 8001ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8001efc:	0c9b      	lsrs	r3, r3, #18
 8001efe:	3b01      	subs	r3, #1
 8001f00:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f02:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f04:	4a13      	ldr	r2, [pc, #76]	@ (8001f54 <HAL_InitTick+0xd4>)
 8001f06:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f08:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f0a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f0e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f10:	4a0f      	ldr	r2, [pc, #60]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f14:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001f22:	480b      	ldr	r0, [pc, #44]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f24:	f009 fec5 	bl	800bcb2 <HAL_TIM_Base_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d104      	bne.n	8001f38 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001f2e:	4808      	ldr	r0, [pc, #32]	@ (8001f50 <HAL_InitTick+0xd0>)
 8001f30:	f009 ff20 	bl	800bd74 <HAL_TIM_Base_Start_IT>
 8001f34:	4603      	mov	r3, r0
 8001f36:	e000      	b.n	8001f3a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3740      	adds	r7, #64	@ 0x40
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	240020e0 	.word	0x240020e0
 8001f48:	58024400 	.word	0x58024400
 8001f4c:	431bde83 	.word	0x431bde83
 8001f50:	2400285c 	.word	0x2400285c
 8001f54:	40001000 	.word	0x40001000

08001f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f5c:	bf00      	nop
 8001f5e:	e7fd      	b.n	8001f5c <NMI_Handler+0x4>

08001f60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f64:	bf00      	nop
 8001f66:	e7fd      	b.n	8001f64 <HardFault_Handler+0x4>

08001f68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <MemManage_Handler+0x4>

08001f70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <BusFault_Handler+0x4>

08001f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <UsageFault_Handler+0x4>

08001f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <FDCAN1_IT0_IRQHandler+0x10>)
 8001f96:	f002 fab5 	bl	8004504 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	24002618 	.word	0x24002618

08001fa4 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001fa8:	4802      	ldr	r0, [pc, #8]	@ (8001fb4 <FDCAN1_IT1_IRQHandler+0x10>)
 8001faa:	f002 faab 	bl	8004504 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	24002618 	.word	0x24002618

08001fb8 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001fbc:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <SPI1_IRQHandler+0x10>)
 8001fbe:	f009 fba3 	bl	800b708 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	240027d4 	.word	0x240027d4

08001fcc <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001fd0:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <SDMMC1_IRQHandler+0x10>)
 8001fd2:	f007 ffbf 	bl	8009f54 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	24002758 	.word	0x24002758

08001fe0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001fe4:	4802      	ldr	r0, [pc, #8]	@ (8001ff0 <TIM6_DAC_IRQHandler+0x10>)
 8001fe6:	f009 ff94 	bl	800bf12 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	2400285c 	.word	0x2400285c

08001ff4 <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_sdmmc1_end_data_0);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <MDMA_IRQHandler+0x10>)
 8001ffa:	f003 fc8f 	bl	800591c <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	240026c4 	.word	0x240026c4

08002008 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800200c:	4b37      	ldr	r3, [pc, #220]	@ (80020ec <SystemInit+0xe4>)
 800200e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002012:	4a36      	ldr	r2, [pc, #216]	@ (80020ec <SystemInit+0xe4>)
 8002014:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002018:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800201c:	4b34      	ldr	r3, [pc, #208]	@ (80020f0 <SystemInit+0xe8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 030f 	and.w	r3, r3, #15
 8002024:	2b06      	cmp	r3, #6
 8002026:	d807      	bhi.n	8002038 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002028:	4b31      	ldr	r3, [pc, #196]	@ (80020f0 <SystemInit+0xe8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f023 030f 	bic.w	r3, r3, #15
 8002030:	4a2f      	ldr	r2, [pc, #188]	@ (80020f0 <SystemInit+0xe8>)
 8002032:	f043 0307 	orr.w	r3, r3, #7
 8002036:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002038:	4b2e      	ldr	r3, [pc, #184]	@ (80020f4 <SystemInit+0xec>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a2d      	ldr	r2, [pc, #180]	@ (80020f4 <SystemInit+0xec>)
 800203e:	f043 0301 	orr.w	r3, r3, #1
 8002042:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002044:	4b2b      	ldr	r3, [pc, #172]	@ (80020f4 <SystemInit+0xec>)
 8002046:	2200      	movs	r2, #0
 8002048:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800204a:	4b2a      	ldr	r3, [pc, #168]	@ (80020f4 <SystemInit+0xec>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4929      	ldr	r1, [pc, #164]	@ (80020f4 <SystemInit+0xec>)
 8002050:	4b29      	ldr	r3, [pc, #164]	@ (80020f8 <SystemInit+0xf0>)
 8002052:	4013      	ands	r3, r2
 8002054:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002056:	4b26      	ldr	r3, [pc, #152]	@ (80020f0 <SystemInit+0xe8>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d007      	beq.n	8002072 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002062:	4b23      	ldr	r3, [pc, #140]	@ (80020f0 <SystemInit+0xe8>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f023 030f 	bic.w	r3, r3, #15
 800206a:	4a21      	ldr	r2, [pc, #132]	@ (80020f0 <SystemInit+0xe8>)
 800206c:	f043 0307 	orr.w	r3, r3, #7
 8002070:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002072:	4b20      	ldr	r3, [pc, #128]	@ (80020f4 <SystemInit+0xec>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002078:	4b1e      	ldr	r3, [pc, #120]	@ (80020f4 <SystemInit+0xec>)
 800207a:	2200      	movs	r2, #0
 800207c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800207e:	4b1d      	ldr	r3, [pc, #116]	@ (80020f4 <SystemInit+0xec>)
 8002080:	2200      	movs	r2, #0
 8002082:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002084:	4b1b      	ldr	r3, [pc, #108]	@ (80020f4 <SystemInit+0xec>)
 8002086:	4a1d      	ldr	r2, [pc, #116]	@ (80020fc <SystemInit+0xf4>)
 8002088:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800208a:	4b1a      	ldr	r3, [pc, #104]	@ (80020f4 <SystemInit+0xec>)
 800208c:	4a1c      	ldr	r2, [pc, #112]	@ (8002100 <SystemInit+0xf8>)
 800208e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002090:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <SystemInit+0xec>)
 8002092:	4a1c      	ldr	r2, [pc, #112]	@ (8002104 <SystemInit+0xfc>)
 8002094:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002096:	4b17      	ldr	r3, [pc, #92]	@ (80020f4 <SystemInit+0xec>)
 8002098:	2200      	movs	r2, #0
 800209a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800209c:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <SystemInit+0xec>)
 800209e:	4a19      	ldr	r2, [pc, #100]	@ (8002104 <SystemInit+0xfc>)
 80020a0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80020a2:	4b14      	ldr	r3, [pc, #80]	@ (80020f4 <SystemInit+0xec>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80020a8:	4b12      	ldr	r3, [pc, #72]	@ (80020f4 <SystemInit+0xec>)
 80020aa:	4a16      	ldr	r2, [pc, #88]	@ (8002104 <SystemInit+0xfc>)
 80020ac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80020ae:	4b11      	ldr	r3, [pc, #68]	@ (80020f4 <SystemInit+0xec>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020b4:	4b0f      	ldr	r3, [pc, #60]	@ (80020f4 <SystemInit+0xec>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a0e      	ldr	r2, [pc, #56]	@ (80020f4 <SystemInit+0xec>)
 80020ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80020c0:	4b0c      	ldr	r3, [pc, #48]	@ (80020f4 <SystemInit+0xec>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <SystemInit+0x100>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <SystemInit+0x104>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020d2:	d202      	bcs.n	80020da <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80020d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002110 <SystemInit+0x108>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80020da:	4b0e      	ldr	r3, [pc, #56]	@ (8002114 <SystemInit+0x10c>)
 80020dc:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80020e0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80020e2:	bf00      	nop
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00
 80020f0:	52002000 	.word	0x52002000
 80020f4:	58024400 	.word	0x58024400
 80020f8:	eaf6ed7f 	.word	0xeaf6ed7f
 80020fc:	02020200 	.word	0x02020200
 8002100:	01ff0000 	.word	0x01ff0000
 8002104:	01010280 	.word	0x01010280
 8002108:	5c001000 	.word	0x5c001000
 800210c:	ffff0000 	.word	0xffff0000
 8002110:	51008108 	.word	0x51008108
 8002114:	52004000 	.word	0x52004000

08002118 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08a      	sub	sp, #40	@ 0x28
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800211e:	f107 031c 	add.w	r3, r7, #28
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800212a:	463b      	mov	r3, r7
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]
 8002136:	611a      	str	r2, [r3, #16]
 8002138:	615a      	str	r2, [r3, #20]
 800213a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800213c:	4b2d      	ldr	r3, [pc, #180]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 800213e:	4a2e      	ldr	r2, [pc, #184]	@ (80021f8 <MX_TIM3_Init+0xe0>)
 8002140:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = TIM3_PSC;
 8002142:	4b2c      	ldr	r3, [pc, #176]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 8002144:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 8002148:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800214a:	4b2a      	ldr	r3, [pc, #168]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = TIM3_ARR;
 8002150:	4b28      	ldr	r3, [pc, #160]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 8002152:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002156:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002158:	4b26      	ldr	r3, [pc, #152]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 800215a:	2200      	movs	r2, #0
 800215c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800215e:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002164:	4823      	ldr	r0, [pc, #140]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 8002166:	f009 fe7d 	bl	800be64 <HAL_TIM_PWM_Init>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d001      	beq.n	8002174 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8002170:	f7ff fbde 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	4619      	mov	r1, r3
 8002182:	481c      	ldr	r0, [pc, #112]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 8002184:	f00a fc84 	bl	800ca90 <HAL_TIMEx_MasterConfigSynchronization>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800218e:	f7ff fbcf 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002192:	2360      	movs	r3, #96	@ 0x60
 8002194:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800219a:	2302      	movs	r3, #2
 800219c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021a2:	463b      	mov	r3, r7
 80021a4:	2200      	movs	r2, #0
 80021a6:	4619      	mov	r1, r3
 80021a8:	4812      	ldr	r0, [pc, #72]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 80021aa:	f009 ffb9 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80021b4:	f7ff fbbc 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80021b8:	463b      	mov	r3, r7
 80021ba:	2204      	movs	r2, #4
 80021bc:	4619      	mov	r1, r3
 80021be:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 80021c0:	f009 ffae 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 80021ca:	f7ff fbb1 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021ce:	463b      	mov	r3, r7
 80021d0:	220c      	movs	r2, #12
 80021d2:	4619      	mov	r1, r3
 80021d4:	4807      	ldr	r0, [pc, #28]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 80021d6:	f009 ffa3 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM3_Init+0xcc>
  {
    Error_Handler();
 80021e0:	f7ff fba6 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80021e4:	4803      	ldr	r0, [pc, #12]	@ (80021f4 <MX_TIM3_Init+0xdc>)
 80021e6:	f000 f8b5 	bl	8002354 <HAL_TIM_MspPostInit>

}
 80021ea:	bf00      	nop
 80021ec:	3728      	adds	r7, #40	@ 0x28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	240028a8 	.word	0x240028a8
 80021f8:	40000400 	.word	0x40000400

080021fc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002202:	f107 031c 	add.w	r3, r7, #28
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	605a      	str	r2, [r3, #4]
 800220c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800220e:	463b      	mov	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]
 800221c:	615a      	str	r2, [r3, #20]
 800221e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002220:	4b2d      	ldr	r3, [pc, #180]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002222:	4a2e      	ldr	r2, [pc, #184]	@ (80022dc <MX_TIM4_Init+0xe0>)
 8002224:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = TIM4_PSC;
 8002226:	4b2c      	ldr	r3, [pc, #176]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002228:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 800222c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800222e:	4b2a      	ldr	r3, [pc, #168]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = TIM4_ARR;
 8002234:	4b28      	ldr	r3, [pc, #160]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002236:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800223a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800223c:	4b26      	ldr	r3, [pc, #152]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 800223e:	2200      	movs	r2, #0
 8002240:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002242:	4b25      	ldr	r3, [pc, #148]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002244:	2200      	movs	r2, #0
 8002246:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002248:	4823      	ldr	r0, [pc, #140]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 800224a:	f009 fe0b 	bl	800be64 <HAL_TIM_PWM_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 8002254:	f7ff fb6c 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225c:	2300      	movs	r3, #0
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002260:	f107 031c 	add.w	r3, r7, #28
 8002264:	4619      	mov	r1, r3
 8002266:	481c      	ldr	r0, [pc, #112]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 8002268:	f00a fc12 	bl	800ca90 <HAL_TIMEx_MasterConfigSynchronization>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8002272:	f7ff fb5d 	bl	8001930 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002276:	2360      	movs	r3, #96	@ 0x60
 8002278:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800227e:	2302      	movs	r3, #2
 8002280:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002286:	463b      	mov	r3, r7
 8002288:	2200      	movs	r2, #0
 800228a:	4619      	mov	r1, r3
 800228c:	4812      	ldr	r0, [pc, #72]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 800228e:	f009 ff47 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 8002298:	f7ff fb4a 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800229c:	463b      	mov	r3, r7
 800229e:	2204      	movs	r2, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	480d      	ldr	r0, [pc, #52]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 80022a4:	f009 ff3c 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM4_Init+0xb6>
  {
    Error_Handler();
 80022ae:	f7ff fb3f 	bl	8001930 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022b2:	463b      	mov	r3, r7
 80022b4:	2208      	movs	r2, #8
 80022b6:	4619      	mov	r1, r3
 80022b8:	4807      	ldr	r0, [pc, #28]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 80022ba:	f009 ff31 	bl	800c120 <HAL_TIM_PWM_ConfigChannel>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM4_Init+0xcc>
  {
    Error_Handler();
 80022c4:	f7ff fb34 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80022c8:	4803      	ldr	r0, [pc, #12]	@ (80022d8 <MX_TIM4_Init+0xdc>)
 80022ca:	f000 f843 	bl	8002354 <HAL_TIM_MspPostInit>

}
 80022ce:	bf00      	nop
 80022d0:	3728      	adds	r7, #40	@ 0x28
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	240028f4 	.word	0x240028f4
 80022dc:	40000800 	.word	0x40000800

080022e0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a16      	ldr	r2, [pc, #88]	@ (8002348 <HAL_TIM_PWM_MspInit+0x68>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d10f      	bne.n	8002312 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022f2:	4b16      	ldr	r3, [pc, #88]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 80022f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 80022fa:	f043 0302 	orr.w	r3, r3, #2
 80022fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002302:	4b12      	ldr	r3, [pc, #72]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 8002304:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002308:	f003 0302 	and.w	r3, r3, #2
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002310:	e013      	b.n	800233a <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a0e      	ldr	r2, [pc, #56]	@ (8002350 <HAL_TIM_PWM_MspInit+0x70>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d10e      	bne.n	800233a <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800231c:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 800231e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 8002324:	f043 0304 	orr.w	r3, r3, #4
 8002328:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800232c:	4b07      	ldr	r3, [pc, #28]	@ (800234c <HAL_TIM_PWM_MspInit+0x6c>)
 800232e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
}
 800233a:	bf00      	nop
 800233c:	3714      	adds	r7, #20
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	40000400 	.word	0x40000400
 800234c:	58024400 	.word	0x58024400
 8002350:	40000800 	.word	0x40000800

08002354 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	@ 0x28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a35      	ldr	r2, [pc, #212]	@ (8002448 <HAL_TIM_MspPostInit+0xf4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d13e      	bne.n	80023f4 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	4b35      	ldr	r3, [pc, #212]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002378:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800237c:	4a33      	ldr	r2, [pc, #204]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 800237e:	f043 0302 	orr.w	r3, r3, #2
 8002382:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002386:	4b31      	ldr	r3, [pc, #196]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002388:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002394:	4b2d      	ldr	r3, [pc, #180]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239a:	4a2c      	ldr	r2, [pc, #176]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023a4:	4b29      	ldr	r3, [pc, #164]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 80023a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023b2:	2302      	movs	r3, #2
 80023b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023be:	2300      	movs	r3, #0
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023c2:	2302      	movs	r3, #2
 80023c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	4820      	ldr	r0, [pc, #128]	@ (8002450 <HAL_TIM_MspPostInit+0xfc>)
 80023ce:	f002 fd7b 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023d2:	23c0      	movs	r3, #192	@ 0xc0
 80023d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d6:	2302      	movs	r3, #2
 80023d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023e2:	2302      	movs	r3, #2
 80023e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	4819      	ldr	r0, [pc, #100]	@ (8002454 <HAL_TIM_MspPostInit+0x100>)
 80023ee:	f002 fd6b 	bl	8004ec8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80023f2:	e024      	b.n	800243e <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM4)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a17      	ldr	r2, [pc, #92]	@ (8002458 <HAL_TIM_MspPostInit+0x104>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d11f      	bne.n	800243e <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023fe:	4b13      	ldr	r3, [pc, #76]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002400:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002404:	4a11      	ldr	r2, [pc, #68]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002406:	f043 0308 	orr.w	r3, r3, #8
 800240a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800240e:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <HAL_TIM_MspPostInit+0xf8>)
 8002410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002414:	f003 0308 	and.w	r3, r3, #8
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800241c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242a:	2300      	movs	r3, #0
 800242c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800242e:	2302      	movs	r3, #2
 8002430:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002432:	f107 0314 	add.w	r3, r7, #20
 8002436:	4619      	mov	r1, r3
 8002438:	4808      	ldr	r0, [pc, #32]	@ (800245c <HAL_TIM_MspPostInit+0x108>)
 800243a:	f002 fd45 	bl	8004ec8 <HAL_GPIO_Init>
}
 800243e:	bf00      	nop
 8002440:	3728      	adds	r7, #40	@ 0x28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40000400 	.word	0x40000400
 800244c:	58024400 	.word	0x58024400
 8002450:	58020400 	.word	0x58020400
 8002454:	58020800 	.word	0x58020800
 8002458:	40000800 	.word	0x40000800
 800245c:	58020c00 	.word	0x58020c00

08002460 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002464:	4b22      	ldr	r3, [pc, #136]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002466:	4a23      	ldr	r2, [pc, #140]	@ (80024f4 <MX_USART3_UART_Init+0x94>)
 8002468:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800246a:	4b21      	ldr	r3, [pc, #132]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 800246c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002470:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002472:	4b1f      	ldr	r3, [pc, #124]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002474:	2200      	movs	r2, #0
 8002476:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002478:	4b1d      	ldr	r3, [pc, #116]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 800247a:	2200      	movs	r2, #0
 800247c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800247e:	4b1c      	ldr	r3, [pc, #112]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002484:	4b1a      	ldr	r3, [pc, #104]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002486:	220c      	movs	r2, #12
 8002488:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800248a:	4b19      	ldr	r3, [pc, #100]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 800248c:	2200      	movs	r2, #0
 800248e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002490:	4b17      	ldr	r3, [pc, #92]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002492:	2200      	movs	r2, #0
 8002494:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002496:	4b16      	ldr	r3, [pc, #88]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 8002498:	2200      	movs	r2, #0
 800249a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800249c:	4b14      	ldr	r3, [pc, #80]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 800249e:	2200      	movs	r2, #0
 80024a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80024a8:	4811      	ldr	r0, [pc, #68]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 80024aa:	f00a fb9d 	bl	800cbe8 <HAL_UART_Init>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80024b4:	f7ff fa3c 	bl	8001930 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024b8:	2100      	movs	r1, #0
 80024ba:	480d      	ldr	r0, [pc, #52]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 80024bc:	f00b fba5 	bl	800dc0a <HAL_UARTEx_SetTxFifoThreshold>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80024c6:	f7ff fa33 	bl	8001930 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80024ca:	2100      	movs	r1, #0
 80024cc:	4808      	ldr	r0, [pc, #32]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 80024ce:	f00b fbda 	bl	800dc86 <HAL_UARTEx_SetRxFifoThreshold>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80024d8:	f7ff fa2a 	bl	8001930 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80024dc:	4804      	ldr	r0, [pc, #16]	@ (80024f0 <MX_USART3_UART_Init+0x90>)
 80024de:	f00b fb5b 	bl	800db98 <HAL_UARTEx_DisableFifoMode>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80024e8:	f7ff fa22 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	24002940 	.word	0x24002940
 80024f4:	40004800 	.word	0x40004800

080024f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b0ba      	sub	sp, #232	@ 0xe8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002500:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
 8002508:	605a      	str	r2, [r3, #4]
 800250a:	609a      	str	r2, [r3, #8]
 800250c:	60da      	str	r2, [r3, #12]
 800250e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002510:	f107 0310 	add.w	r3, r7, #16
 8002514:	22c0      	movs	r2, #192	@ 0xc0
 8002516:	2100      	movs	r1, #0
 8002518:	4618      	mov	r0, r3
 800251a:	f014 f81d 	bl	8016558 <memset>
  if(uartHandle->Instance==USART3)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a27      	ldr	r2, [pc, #156]	@ (80025c0 <HAL_UART_MspInit+0xc8>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d146      	bne.n	80025b6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002528:	f04f 0202 	mov.w	r2, #2
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002534:	2300      	movs	r3, #0
 8002536:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800253a:	f107 0310 	add.w	r3, r7, #16
 800253e:	4618      	mov	r0, r3
 8002540:	f004 fd7a 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800254a:	f7ff f9f1 	bl	8001930 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800254e:	4b1d      	ldr	r3, [pc, #116]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 8002550:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002554:	4a1b      	ldr	r2, [pc, #108]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 8002556:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800255a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800255e:	4b19      	ldr	r3, [pc, #100]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 8002560:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002564:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800256c:	4b15      	ldr	r3, [pc, #84]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 800256e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002572:	4a14      	ldr	r2, [pc, #80]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 8002574:	f043 0308 	orr.w	r3, r3, #8
 8002578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800257c:	4b11      	ldr	r3, [pc, #68]	@ (80025c4 <HAL_UART_MspInit+0xcc>)
 800257e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002582:	f003 0308 	and.w	r3, r3, #8
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800258a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800258e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	2302      	movs	r3, #2
 8002594:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259e:	2300      	movs	r3, #0
 80025a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025a4:	2307      	movs	r3, #7
 80025a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025aa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80025ae:	4619      	mov	r1, r3
 80025b0:	4805      	ldr	r0, [pc, #20]	@ (80025c8 <HAL_UART_MspInit+0xd0>)
 80025b2:	f002 fc89 	bl	8004ec8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80025b6:	bf00      	nop
 80025b8:	37e8      	adds	r7, #232	@ 0xe8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40004800 	.word	0x40004800
 80025c4:	58024400 	.word	0x58024400
 80025c8:	58020c00 	.word	0x58020c00

080025cc <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80025d0:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025d2:	4a16      	ldr	r2, [pc, #88]	@ (800262c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80025d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80025d6:	4b14      	ldr	r3, [pc, #80]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025d8:	2209      	movs	r2, #9
 80025da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80025dc:	4b12      	ldr	r3, [pc, #72]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025de:	2202      	movs	r2, #2
 80025e0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80025e2:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80025e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025ea:	2202      	movs	r2, #2
 80025ec:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80025ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025f0:	2201      	movs	r2, #1
 80025f2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80025f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80025fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8002600:	4b09      	ldr	r3, [pc, #36]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002602:	2201      	movs	r2, #1
 8002604:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002606:	4b08      	ldr	r3, [pc, #32]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002608:	2201      	movs	r2, #1
 800260a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800260e:	2200      	movs	r2, #0
 8002610:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002612:	4805      	ldr	r0, [pc, #20]	@ (8002628 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8002614:	f003 fb6e 	bl	8005cf4 <HAL_PCD_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 800261e:	f7ff f987 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	240029d4 	.word	0x240029d4
 800262c:	40080000 	.word	0x40080000

08002630 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b0ba      	sub	sp, #232	@ 0xe8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
 8002646:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002648:	f107 0310 	add.w	r3, r7, #16
 800264c:	22c0      	movs	r2, #192	@ 0xc0
 800264e:	2100      	movs	r1, #0
 8002650:	4618      	mov	r0, r3
 8002652:	f013 ff81 	bl	8016558 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a30      	ldr	r2, [pc, #192]	@ (800271c <HAL_PCD_MspInit+0xec>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d159      	bne.n	8002714 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002660:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002664:	f04f 0300 	mov.w	r3, #0
 8002668:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800266c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002674:	f107 0310 	add.w	r3, r7, #16
 8002678:	4618      	mov	r0, r3
 800267a:	f004 fcdd 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8002684:	f7ff f954 	bl	8001930 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8002688:	f003 fc9e 	bl	8005fc8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800268c:	4b24      	ldr	r3, [pc, #144]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 800268e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002692:	4a23      	ldr	r2, [pc, #140]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 8002694:	f043 0301 	orr.w	r3, r3, #1
 8002698:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800269c:	4b20      	ldr	r3, [pc, #128]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 800269e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80026aa:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80026ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b2:	2302      	movs	r3, #2
 80026b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026be:	2300      	movs	r3, #0
 80026c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80026c4:	230a      	movs	r3, #10
 80026c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ca:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026ce:	4619      	mov	r1, r3
 80026d0:	4814      	ldr	r0, [pc, #80]	@ (8002724 <HAL_PCD_MspInit+0xf4>)
 80026d2:	f002 fbf9 	bl	8004ec8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80026d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026de:	2300      	movs	r3, #0
 80026e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80026ee:	4619      	mov	r1, r3
 80026f0:	480c      	ldr	r0, [pc, #48]	@ (8002724 <HAL_PCD_MspInit+0xf4>)
 80026f2:	f002 fbe9 	bl	8004ec8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80026f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 80026f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80026fc:	4a08      	ldr	r2, [pc, #32]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 80026fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002702:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002706:	4b06      	ldr	r3, [pc, #24]	@ (8002720 <HAL_PCD_MspInit+0xf0>)
 8002708:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800270c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002710:	60bb      	str	r3, [r7, #8]
 8002712:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8002714:	bf00      	nop
 8002716:	37e8      	adds	r7, #232	@ 0xe8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40080000 	.word	0x40080000
 8002720:	58024400 	.word	0x58024400
 8002724:	58020000 	.word	0x58020000

08002728 <StartDefaultTask>:
#include "main/main.h"

#define DEFALT_TASK_DELAY_MS 50
uint32_t defalt_running;
void StartDefaultTask(void *argument)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
    const uint32_t osPeriod = pdMS_TO_TICKS(DEFALT_TASK_DELAY_MS);
 8002730:	2332      	movs	r3, #50	@ 0x32
 8002732:	60bb      	str	r3, [r7, #8]
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8002734:	f010 fa32 	bl	8012b9c <osKernelGetTickCount>
 8002738:	4602      	mov	r2, r0
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	4413      	add	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        defalt_running = HAL_GetTick();
 8002740:	f000 f888 	bl	8002854 <HAL_GetTick>
 8002744:	4603      	mov	r3, r0
 8002746:	4a05      	ldr	r2, [pc, #20]	@ (800275c <StartDefaultTask+0x34>)
 8002748:	6013      	str	r3, [r2, #0]
        osDelayUntil(next_wake);
 800274a:	68f8      	ldr	r0, [r7, #12]
 800274c:	f010 fae8 	bl	8012d20 <osDelayUntil>
        next_wake += osPeriod;
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	4413      	add	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]
        defalt_running = HAL_GetTick();
 8002758:	bf00      	nop
 800275a:	e7f1      	b.n	8002740 <StartDefaultTask+0x18>
 800275c:	24002ebc 	.word	0x24002ebc

08002760 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002760:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002798 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002764:	f7ff fc50 	bl	8002008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002768:	480c      	ldr	r0, [pc, #48]	@ (800279c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800276a:	490d      	ldr	r1, [pc, #52]	@ (80027a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800276c:	4a0d      	ldr	r2, [pc, #52]	@ (80027a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800276e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002770:	e002      	b.n	8002778 <LoopCopyDataInit>

08002772 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002772:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002774:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002776:	3304      	adds	r3, #4

08002778 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002778:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800277a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800277c:	d3f9      	bcc.n	8002772 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800277e:	4a0a      	ldr	r2, [pc, #40]	@ (80027a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002780:	4c0a      	ldr	r4, [pc, #40]	@ (80027ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8002782:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002784:	e001      	b.n	800278a <LoopFillZerobss>

08002786 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002786:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002788:	3204      	adds	r2, #4

0800278a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800278a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800278c:	d3fb      	bcc.n	8002786 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800278e:	f013 ff49 	bl	8016624 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002792:	f7fe ffe7 	bl	8001764 <main>
  bx  lr
 8002796:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002798:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800279c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80027a0:	2400213c 	.word	0x2400213c
  ldr r2, =_sidata
 80027a4:	08016d4c 	.word	0x08016d4c
  ldr r2, =_sbss
 80027a8:	240021fc 	.word	0x240021fc
  ldr r4, =_ebss
 80027ac:	24007a2c 	.word	0x24007a2c

080027b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027b0:	e7fe      	b.n	80027b0 <ADC3_IRQHandler>
	...

080027b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027ba:	2003      	movs	r0, #3
 80027bc:	f000 f96b 	bl	8002a96 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80027c0:	f004 fa22 	bl	8006c08 <HAL_RCC_GetSysClockFreq>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <HAL_Init+0x68>)
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	0a1b      	lsrs	r3, r3, #8
 80027cc:	f003 030f 	and.w	r3, r3, #15
 80027d0:	4913      	ldr	r1, [pc, #76]	@ (8002820 <HAL_Init+0x6c>)
 80027d2:	5ccb      	ldrb	r3, [r1, r3]
 80027d4:	f003 031f 	and.w	r3, r3, #31
 80027d8:	fa22 f303 	lsr.w	r3, r2, r3
 80027dc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80027de:	4b0f      	ldr	r3, [pc, #60]	@ (800281c <HAL_Init+0x68>)
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	f003 030f 	and.w	r3, r3, #15
 80027e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002820 <HAL_Init+0x6c>)
 80027e8:	5cd3      	ldrb	r3, [r2, r3]
 80027ea:	f003 031f 	and.w	r3, r3, #31
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	fa22 f303 	lsr.w	r3, r2, r3
 80027f4:	4a0b      	ldr	r2, [pc, #44]	@ (8002824 <HAL_Init+0x70>)
 80027f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027f8:	4a0b      	ldr	r2, [pc, #44]	@ (8002828 <HAL_Init+0x74>)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027fe:	200f      	movs	r0, #15
 8002800:	f7ff fb3e 	bl	8001e80 <HAL_InitTick>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e002      	b.n	8002814 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800280e:	f7ff fb19 	bl	8001e44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	58024400 	.word	0x58024400
 8002820:	080168a0 	.word	0x080168a0
 8002824:	240020dc 	.word	0x240020dc
 8002828:	240020d8 	.word	0x240020d8

0800282c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002830:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_IncTick+0x20>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	4b06      	ldr	r3, [pc, #24]	@ (8002850 <HAL_IncTick+0x24>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4413      	add	r3, r2
 800283c:	4a04      	ldr	r2, [pc, #16]	@ (8002850 <HAL_IncTick+0x24>)
 800283e:	6013      	str	r3, [r2, #0]
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	240020e4 	.word	0x240020e4
 8002850:	24002ec0 	.word	0x24002ec0

08002854 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  return uwTick;
 8002858:	4b03      	ldr	r3, [pc, #12]	@ (8002868 <HAL_GetTick+0x14>)
 800285a:	681b      	ldr	r3, [r3, #0]
}
 800285c:	4618      	mov	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	24002ec0 	.word	0x24002ec0

0800286c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b084      	sub	sp, #16
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff ffee 	bl	8002854 <HAL_GetTick>
 8002878:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002884:	d005      	beq.n	8002892 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002886:	4b0a      	ldr	r3, [pc, #40]	@ (80028b0 <HAL_Delay+0x44>)
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	4413      	add	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002892:	bf00      	nop
 8002894:	f7ff ffde 	bl	8002854 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d8f7      	bhi.n	8002894 <HAL_Delay+0x28>
  {
  }
}
 80028a4:	bf00      	nop
 80028a6:	bf00      	nop
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	240020e4 	.word	0x240020e4

080028b4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <HAL_GetREVID+0x14>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	0c1b      	lsrs	r3, r3, #16
}
 80028be:	4618      	mov	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	5c001000 	.word	0x5c001000

080028cc <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80028d4:	4b06      	ldr	r3, [pc, #24]	@ (80028f0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 80028dc:	4904      	ldr	r1, [pc, #16]	@ (80028f0 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	604b      	str	r3, [r1, #4]
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	58000400 	.word	0x58000400

080028f4 <__NVIC_SetPriorityGrouping>:
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <__NVIC_SetPriorityGrouping+0x40>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002910:	4013      	ands	r3, r2
 8002912:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <__NVIC_SetPriorityGrouping+0x44>)
 800291e:	4313      	orrs	r3, r2
 8002920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002922:	4a04      	ldr	r2, [pc, #16]	@ (8002934 <__NVIC_SetPriorityGrouping+0x40>)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	60d3      	str	r3, [r2, #12]
}
 8002928:	bf00      	nop
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00
 8002938:	05fa0000 	.word	0x05fa0000

0800293c <__NVIC_GetPriorityGrouping>:
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002940:	4b04      	ldr	r3, [pc, #16]	@ (8002954 <__NVIC_GetPriorityGrouping+0x18>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	0a1b      	lsrs	r3, r3, #8
 8002946:	f003 0307 	and.w	r3, r3, #7
}
 800294a:	4618      	mov	r0, r3
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr
 8002954:	e000ed00 	.word	0xe000ed00

08002958 <__NVIC_EnableIRQ>:
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	4603      	mov	r3, r0
 8002960:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002962:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002966:	2b00      	cmp	r3, #0
 8002968:	db0b      	blt.n	8002982 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800296a:	88fb      	ldrh	r3, [r7, #6]
 800296c:	f003 021f 	and.w	r2, r3, #31
 8002970:	4907      	ldr	r1, [pc, #28]	@ (8002990 <__NVIC_EnableIRQ+0x38>)
 8002972:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	2001      	movs	r0, #1
 800297a:	fa00 f202 	lsl.w	r2, r0, r2
 800297e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000e100 	.word	0xe000e100

08002994 <__NVIC_DisableIRQ>:
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	4603      	mov	r3, r0
 800299c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800299e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	db12      	blt.n	80029cc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029a6:	88fb      	ldrh	r3, [r7, #6]
 80029a8:	f003 021f 	and.w	r2, r3, #31
 80029ac:	490a      	ldr	r1, [pc, #40]	@ (80029d8 <__NVIC_DisableIRQ+0x44>)
 80029ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2001      	movs	r0, #1
 80029b6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ba:	3320      	adds	r3, #32
 80029bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80029c0:	f3bf 8f4f 	dsb	sy
}
 80029c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80029c6:	f3bf 8f6f 	isb	sy
}
 80029ca:	bf00      	nop
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100

080029dc <__NVIC_SetPriority>:
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	6039      	str	r1, [r7, #0]
 80029e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	db0a      	blt.n	8002a06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	490c      	ldr	r1, [pc, #48]	@ (8002a28 <__NVIC_SetPriority+0x4c>)
 80029f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029fa:	0112      	lsls	r2, r2, #4
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	440b      	add	r3, r1
 8002a00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a04:	e00a      	b.n	8002a1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	4908      	ldr	r1, [pc, #32]	@ (8002a2c <__NVIC_SetPriority+0x50>)
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	3b04      	subs	r3, #4
 8002a14:	0112      	lsls	r2, r2, #4
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	440b      	add	r3, r1
 8002a1a:	761a      	strb	r2, [r3, #24]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr
 8002a28:	e000e100 	.word	0xe000e100
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <NVIC_EncodePriority>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	b089      	sub	sp, #36	@ 0x24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f1c3 0307 	rsb	r3, r3, #7
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	bf28      	it	cs
 8002a4e:	2304      	movcs	r3, #4
 8002a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2b06      	cmp	r3, #6
 8002a58:	d902      	bls.n	8002a60 <NVIC_EncodePriority+0x30>
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3b03      	subs	r3, #3
 8002a5e:	e000      	b.n	8002a62 <NVIC_EncodePriority+0x32>
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	f04f 32ff 	mov.w	r2, #4294967295
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	401a      	ands	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	43d9      	mvns	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	4313      	orrs	r3, r2
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3724      	adds	r7, #36	@ 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr

08002a96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b082      	sub	sp, #8
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff28 	bl	80028f4 <__NVIC_SetPriorityGrouping>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
 8002ab8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002aba:	f7ff ff3f 	bl	800293c <__NVIC_GetPriorityGrouping>
 8002abe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	68b9      	ldr	r1, [r7, #8]
 8002ac4:	6978      	ldr	r0, [r7, #20]
 8002ac6:	f7ff ffb3 	bl	8002a30 <NVIC_EncodePriority>
 8002aca:	4602      	mov	r2, r0
 8002acc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ad0:	4611      	mov	r1, r2
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff ff82 	bl	80029dc <__NVIC_SetPriority>
}
 8002ad8:	bf00      	nop
 8002ada:	3718      	adds	r7, #24
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff ff32 	bl	8002958 <__NVIC_EnableIRQ>
}
 8002af4:	bf00      	nop
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7ff ff42 	bl	8002994 <__NVIC_DisableIRQ>
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002b1c:	f3bf 8f5f 	dmb	sy
}
 8002b20:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b22:	4b07      	ldr	r3, [pc, #28]	@ (8002b40 <HAL_MPU_Disable+0x28>)
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	4a06      	ldr	r2, [pc, #24]	@ (8002b40 <HAL_MPU_Disable+0x28>)
 8002b28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b2c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b2e:	4b05      	ldr	r3, [pc, #20]	@ (8002b44 <HAL_MPU_Disable+0x2c>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	605a      	str	r2, [r3, #4]
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3c:	4770      	bx	lr
 8002b3e:	bf00      	nop
 8002b40:	e000ed00 	.word	0xe000ed00
 8002b44:	e000ed90 	.word	0xe000ed90

08002b48 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002b50:	4a0b      	ldr	r2, [pc, #44]	@ (8002b80 <HAL_MPU_Enable+0x38>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f043 0301 	orr.w	r3, r3, #1
 8002b58:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b84 <HAL_MPU_Enable+0x3c>)
 8002b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b5e:	4a09      	ldr	r2, [pc, #36]	@ (8002b84 <HAL_MPU_Enable+0x3c>)
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b64:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002b66:	f3bf 8f4f 	dsb	sy
}
 8002b6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b6c:	f3bf 8f6f 	isb	sy
}
 8002b70:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	e000ed90 	.word	0xe000ed90
 8002b84:	e000ed00 	.word	0xe000ed00

08002b88 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	785a      	ldrb	r2, [r3, #1]
 8002b94:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <HAL_MPU_ConfigRegion+0x7c>)
 8002b96:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <HAL_MPU_ConfigRegion+0x7c>)
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	4a19      	ldr	r2, [pc, #100]	@ (8002c04 <HAL_MPU_ConfigRegion+0x7c>)
 8002b9e:	f023 0301 	bic.w	r3, r3, #1
 8002ba2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002ba4:	4a17      	ldr	r2, [pc, #92]	@ (8002c04 <HAL_MPU_ConfigRegion+0x7c>)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	7b1b      	ldrb	r3, [r3, #12]
 8002bb0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	7adb      	ldrb	r3, [r3, #11]
 8002bb6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	7a9b      	ldrb	r3, [r3, #10]
 8002bbe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002bc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	7b5b      	ldrb	r3, [r3, #13]
 8002bc6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002bc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	7b9b      	ldrb	r3, [r3, #14]
 8002bce:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002bd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	7bdb      	ldrb	r3, [r3, #15]
 8002bd6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002bd8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	7a5b      	ldrb	r3, [r3, #9]
 8002bde:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002be0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	7a1b      	ldrb	r3, [r3, #8]
 8002be6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002be8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	7812      	ldrb	r2, [r2, #0]
 8002bee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002bf2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002bf4:	6113      	str	r3, [r2, #16]
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000ed90 	.word	0xe000ed90

08002c08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e237      	b.n	800308a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d004      	beq.n	8002c30 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2280      	movs	r2, #128	@ 0x80
 8002c2a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e22c      	b.n	800308a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a5c      	ldr	r2, [pc, #368]	@ (8002da8 <HAL_DMA_Abort_IT+0x1a0>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d04a      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dac <HAL_DMA_Abort_IT+0x1a4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d045      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a59      	ldr	r2, [pc, #356]	@ (8002db0 <HAL_DMA_Abort_IT+0x1a8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d040      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a58      	ldr	r2, [pc, #352]	@ (8002db4 <HAL_DMA_Abort_IT+0x1ac>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d03b      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a56      	ldr	r2, [pc, #344]	@ (8002db8 <HAL_DMA_Abort_IT+0x1b0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d036      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a55      	ldr	r2, [pc, #340]	@ (8002dbc <HAL_DMA_Abort_IT+0x1b4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d031      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a53      	ldr	r2, [pc, #332]	@ (8002dc0 <HAL_DMA_Abort_IT+0x1b8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d02c      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a52      	ldr	r2, [pc, #328]	@ (8002dc4 <HAL_DMA_Abort_IT+0x1bc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d027      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a50      	ldr	r2, [pc, #320]	@ (8002dc8 <HAL_DMA_Abort_IT+0x1c0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d022      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a4f      	ldr	r2, [pc, #316]	@ (8002dcc <HAL_DMA_Abort_IT+0x1c4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d01d      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a4d      	ldr	r2, [pc, #308]	@ (8002dd0 <HAL_DMA_Abort_IT+0x1c8>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d018      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a4c      	ldr	r2, [pc, #304]	@ (8002dd4 <HAL_DMA_Abort_IT+0x1cc>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d013      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a4a      	ldr	r2, [pc, #296]	@ (8002dd8 <HAL_DMA_Abort_IT+0x1d0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d00e      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a49      	ldr	r2, [pc, #292]	@ (8002ddc <HAL_DMA_Abort_IT+0x1d4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d009      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a47      	ldr	r2, [pc, #284]	@ (8002de0 <HAL_DMA_Abort_IT+0x1d8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d004      	beq.n	8002cd0 <HAL_DMA_Abort_IT+0xc8>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a46      	ldr	r2, [pc, #280]	@ (8002de4 <HAL_DMA_Abort_IT+0x1dc>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d101      	bne.n	8002cd4 <HAL_DMA_Abort_IT+0xcc>
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e000      	b.n	8002cd6 <HAL_DMA_Abort_IT+0xce>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	f000 8086 	beq.w	8002de8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2204      	movs	r2, #4
 8002ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a2f      	ldr	r2, [pc, #188]	@ (8002da8 <HAL_DMA_Abort_IT+0x1a0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d04a      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a2e      	ldr	r2, [pc, #184]	@ (8002dac <HAL_DMA_Abort_IT+0x1a4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d045      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8002db0 <HAL_DMA_Abort_IT+0x1a8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d040      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a2b      	ldr	r2, [pc, #172]	@ (8002db4 <HAL_DMA_Abort_IT+0x1ac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d03b      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a29      	ldr	r2, [pc, #164]	@ (8002db8 <HAL_DMA_Abort_IT+0x1b0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d036      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a28      	ldr	r2, [pc, #160]	@ (8002dbc <HAL_DMA_Abort_IT+0x1b4>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d031      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a26      	ldr	r2, [pc, #152]	@ (8002dc0 <HAL_DMA_Abort_IT+0x1b8>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d02c      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a25      	ldr	r2, [pc, #148]	@ (8002dc4 <HAL_DMA_Abort_IT+0x1bc>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d027      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a23      	ldr	r2, [pc, #140]	@ (8002dc8 <HAL_DMA_Abort_IT+0x1c0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d022      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a22      	ldr	r2, [pc, #136]	@ (8002dcc <HAL_DMA_Abort_IT+0x1c4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d01d      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a20      	ldr	r2, [pc, #128]	@ (8002dd0 <HAL_DMA_Abort_IT+0x1c8>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d018      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd4 <HAL_DMA_Abort_IT+0x1cc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a1d      	ldr	r2, [pc, #116]	@ (8002dd8 <HAL_DMA_Abort_IT+0x1d0>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00e      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ddc <HAL_DMA_Abort_IT+0x1d4>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d009      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a1a      	ldr	r2, [pc, #104]	@ (8002de0 <HAL_DMA_Abort_IT+0x1d8>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d004      	beq.n	8002d84 <HAL_DMA_Abort_IT+0x17c>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a19      	ldr	r2, [pc, #100]	@ (8002de4 <HAL_DMA_Abort_IT+0x1dc>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d108      	bne.n	8002d96 <HAL_DMA_Abort_IT+0x18e>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0201 	bic.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	e178      	b.n	8003088 <HAL_DMA_Abort_IT+0x480>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0201 	bic.w	r2, r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	e16f      	b.n	8003088 <HAL_DMA_Abort_IT+0x480>
 8002da8:	40020010 	.word	0x40020010
 8002dac:	40020028 	.word	0x40020028
 8002db0:	40020040 	.word	0x40020040
 8002db4:	40020058 	.word	0x40020058
 8002db8:	40020070 	.word	0x40020070
 8002dbc:	40020088 	.word	0x40020088
 8002dc0:	400200a0 	.word	0x400200a0
 8002dc4:	400200b8 	.word	0x400200b8
 8002dc8:	40020410 	.word	0x40020410
 8002dcc:	40020428 	.word	0x40020428
 8002dd0:	40020440 	.word	0x40020440
 8002dd4:	40020458 	.word	0x40020458
 8002dd8:	40020470 	.word	0x40020470
 8002ddc:	40020488 	.word	0x40020488
 8002de0:	400204a0 	.word	0x400204a0
 8002de4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 020e 	bic.w	r2, r2, #14
 8002df6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a6c      	ldr	r2, [pc, #432]	@ (8002fb0 <HAL_DMA_Abort_IT+0x3a8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d04a      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a6b      	ldr	r2, [pc, #428]	@ (8002fb4 <HAL_DMA_Abort_IT+0x3ac>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d045      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a69      	ldr	r2, [pc, #420]	@ (8002fb8 <HAL_DMA_Abort_IT+0x3b0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d040      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a68      	ldr	r2, [pc, #416]	@ (8002fbc <HAL_DMA_Abort_IT+0x3b4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d03b      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a66      	ldr	r2, [pc, #408]	@ (8002fc0 <HAL_DMA_Abort_IT+0x3b8>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d036      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a65      	ldr	r2, [pc, #404]	@ (8002fc4 <HAL_DMA_Abort_IT+0x3bc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d031      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a63      	ldr	r2, [pc, #396]	@ (8002fc8 <HAL_DMA_Abort_IT+0x3c0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d02c      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a62      	ldr	r2, [pc, #392]	@ (8002fcc <HAL_DMA_Abort_IT+0x3c4>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d027      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a60      	ldr	r2, [pc, #384]	@ (8002fd0 <HAL_DMA_Abort_IT+0x3c8>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d022      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a5f      	ldr	r2, [pc, #380]	@ (8002fd4 <HAL_DMA_Abort_IT+0x3cc>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d01d      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a5d      	ldr	r2, [pc, #372]	@ (8002fd8 <HAL_DMA_Abort_IT+0x3d0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d018      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fdc <HAL_DMA_Abort_IT+0x3d4>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d013      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a5a      	ldr	r2, [pc, #360]	@ (8002fe0 <HAL_DMA_Abort_IT+0x3d8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d00e      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a59      	ldr	r2, [pc, #356]	@ (8002fe4 <HAL_DMA_Abort_IT+0x3dc>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d009      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a57      	ldr	r2, [pc, #348]	@ (8002fe8 <HAL_DMA_Abort_IT+0x3e0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d004      	beq.n	8002e98 <HAL_DMA_Abort_IT+0x290>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a56      	ldr	r2, [pc, #344]	@ (8002fec <HAL_DMA_Abort_IT+0x3e4>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d108      	bne.n	8002eaa <HAL_DMA_Abort_IT+0x2a2>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e007      	b.n	8002eba <HAL_DMA_Abort_IT+0x2b2>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f022 0201 	bic.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a3c      	ldr	r2, [pc, #240]	@ (8002fb0 <HAL_DMA_Abort_IT+0x3a8>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d072      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a3a      	ldr	r2, [pc, #232]	@ (8002fb4 <HAL_DMA_Abort_IT+0x3ac>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d06d      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a39      	ldr	r2, [pc, #228]	@ (8002fb8 <HAL_DMA_Abort_IT+0x3b0>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d068      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a37      	ldr	r2, [pc, #220]	@ (8002fbc <HAL_DMA_Abort_IT+0x3b4>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d063      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a36      	ldr	r2, [pc, #216]	@ (8002fc0 <HAL_DMA_Abort_IT+0x3b8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d05e      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a34      	ldr	r2, [pc, #208]	@ (8002fc4 <HAL_DMA_Abort_IT+0x3bc>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d059      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a33      	ldr	r2, [pc, #204]	@ (8002fc8 <HAL_DMA_Abort_IT+0x3c0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d054      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a31      	ldr	r2, [pc, #196]	@ (8002fcc <HAL_DMA_Abort_IT+0x3c4>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d04f      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a30      	ldr	r2, [pc, #192]	@ (8002fd0 <HAL_DMA_Abort_IT+0x3c8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d04a      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a2e      	ldr	r2, [pc, #184]	@ (8002fd4 <HAL_DMA_Abort_IT+0x3cc>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d045      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a2d      	ldr	r2, [pc, #180]	@ (8002fd8 <HAL_DMA_Abort_IT+0x3d0>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d040      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8002fdc <HAL_DMA_Abort_IT+0x3d4>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d03b      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a2a      	ldr	r2, [pc, #168]	@ (8002fe0 <HAL_DMA_Abort_IT+0x3d8>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d036      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a28      	ldr	r2, [pc, #160]	@ (8002fe4 <HAL_DMA_Abort_IT+0x3dc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d031      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a27      	ldr	r2, [pc, #156]	@ (8002fe8 <HAL_DMA_Abort_IT+0x3e0>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d02c      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a25      	ldr	r2, [pc, #148]	@ (8002fec <HAL_DMA_Abort_IT+0x3e4>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d027      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a24      	ldr	r2, [pc, #144]	@ (8002ff0 <HAL_DMA_Abort_IT+0x3e8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d022      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a22      	ldr	r2, [pc, #136]	@ (8002ff4 <HAL_DMA_Abort_IT+0x3ec>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d01d      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a21      	ldr	r2, [pc, #132]	@ (8002ff8 <HAL_DMA_Abort_IT+0x3f0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d018      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a1f      	ldr	r2, [pc, #124]	@ (8002ffc <HAL_DMA_Abort_IT+0x3f4>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d013      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a1e      	ldr	r2, [pc, #120]	@ (8003000 <HAL_DMA_Abort_IT+0x3f8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00e      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1c      	ldr	r2, [pc, #112]	@ (8003004 <HAL_DMA_Abort_IT+0x3fc>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d009      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a1b      	ldr	r2, [pc, #108]	@ (8003008 <HAL_DMA_Abort_IT+0x400>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d004      	beq.n	8002faa <HAL_DMA_Abort_IT+0x3a2>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a19      	ldr	r2, [pc, #100]	@ (800300c <HAL_DMA_Abort_IT+0x404>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d132      	bne.n	8003010 <HAL_DMA_Abort_IT+0x408>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e031      	b.n	8003012 <HAL_DMA_Abort_IT+0x40a>
 8002fae:	bf00      	nop
 8002fb0:	40020010 	.word	0x40020010
 8002fb4:	40020028 	.word	0x40020028
 8002fb8:	40020040 	.word	0x40020040
 8002fbc:	40020058 	.word	0x40020058
 8002fc0:	40020070 	.word	0x40020070
 8002fc4:	40020088 	.word	0x40020088
 8002fc8:	400200a0 	.word	0x400200a0
 8002fcc:	400200b8 	.word	0x400200b8
 8002fd0:	40020410 	.word	0x40020410
 8002fd4:	40020428 	.word	0x40020428
 8002fd8:	40020440 	.word	0x40020440
 8002fdc:	40020458 	.word	0x40020458
 8002fe0:	40020470 	.word	0x40020470
 8002fe4:	40020488 	.word	0x40020488
 8002fe8:	400204a0 	.word	0x400204a0
 8002fec:	400204b8 	.word	0x400204b8
 8002ff0:	58025408 	.word	0x58025408
 8002ff4:	5802541c 	.word	0x5802541c
 8002ff8:	58025430 	.word	0x58025430
 8002ffc:	58025444 	.word	0x58025444
 8003000:	58025458 	.word	0x58025458
 8003004:	5802546c 	.word	0x5802546c
 8003008:	58025480 	.word	0x58025480
 800300c:	58025494 	.word	0x58025494
 8003010:	2300      	movs	r3, #0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d028      	beq.n	8003068 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003020:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003024:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800302a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	2201      	movs	r2, #1
 8003036:	409a      	lsls	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003044:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00c      	beq.n	8003068 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800305c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003066:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop

08003094 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e0e3      	b.n	800326e <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d106      	bne.n	80030be <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2223      	movs	r2, #35	@ 0x23
 80030b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7fe f891 	bl	80011e0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030be:	4b6e      	ldr	r3, [pc, #440]	@ (8003278 <HAL_ETH_Init+0x1e4>)
 80030c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030c4:	4a6c      	ldr	r2, [pc, #432]	@ (8003278 <HAL_ETH_Init+0x1e4>)
 80030c6:	f043 0302 	orr.w	r3, r3, #2
 80030ca:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80030ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003278 <HAL_ETH_Init+0x1e4>)
 80030d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	7a1b      	ldrb	r3, [r3, #8]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d103      	bne.n	80030ec <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80030e4:	2000      	movs	r0, #0
 80030e6:	f7ff fbf1 	bl	80028cc <HAL_SYSCFG_ETHInterfaceSelect>
 80030ea:	e003      	b.n	80030f4 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80030ec:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80030f0:	f7ff fbec 	bl	80028cc <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80030f4:	4b61      	ldr	r3, [pc, #388]	@ (800327c <HAL_ETH_Init+0x1e8>)
 80030f6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6812      	ldr	r2, [r2, #0]
 8003106:	f043 0301 	orr.w	r3, r3, #1
 800310a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800310e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003110:	f7ff fba0 	bl	8002854 <HAL_GetTick>
 8003114:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003116:	e011      	b.n	800313c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003118:	f7ff fb9c 	bl	8002854 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003126:	d909      	bls.n	800313c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2204      	movs	r2, #4
 800312c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	22e0      	movs	r2, #224	@ 0xe0
 8003134:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e098      	b.n	800326e <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1e4      	bne.n	8003118 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f89e 	bl	8003290 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003154:	f003 fed2 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8003158:	4603      	mov	r3, r0
 800315a:	4a49      	ldr	r2, [pc, #292]	@ (8003280 <HAL_ETH_Init+0x1ec>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	0c9a      	lsrs	r2, r3, #18
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	3a01      	subs	r2, #1
 8003168:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 fa81 	bl	8003674 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800317a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800317e:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6812      	ldr	r2, [r2, #0]
 8003186:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800318a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800318e:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d009      	beq.n	80031b2 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	22e0      	movs	r2, #224	@ 0xe0
 80031aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e05d      	b.n	800326e <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031ba:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80031be:	4b31      	ldr	r3, [pc, #196]	@ (8003284 <HAL_ETH_Init+0x1f0>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	6952      	ldr	r2, [r2, #20]
 80031c6:	0051      	lsls	r1, r2, #1
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	6812      	ldr	r2, [r2, #0]
 80031cc:	430b      	orrs	r3, r1
 80031ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80031d2:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fae9 	bl	80037ae <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fb2f 	bl	8003840 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	3305      	adds	r3, #5
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	021a      	lsls	r2, r3, #8
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	3304      	adds	r3, #4
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	4619      	mov	r1, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	3303      	adds	r3, #3
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	061a      	lsls	r2, r3, #24
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	3302      	adds	r3, #2
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	041b      	lsls	r3, r3, #16
 8003214:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	3301      	adds	r3, #1
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003220:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800322e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8003230:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b11      	ldr	r3, [pc, #68]	@ (8003288 <HAL_ETH_Init+0x1f4>)
 8003242:	430b      	orrs	r3, r1
 8003244:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	4b0d      	ldr	r3, [pc, #52]	@ (800328c <HAL_ETH_Init+0x1f8>)
 8003256:	430b      	orrs	r3, r1
 8003258:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2210      	movs	r2, #16
 8003268:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	58024400 	.word	0x58024400
 800327c:	58000400 	.word	0x58000400
 8003280:	431bde83 	.word	0x431bde83
 8003284:	ffff8001 	.word	0xffff8001
 8003288:	0c020060 	.word	0x0c020060
 800328c:	0c20c000 	.word	0x0c20c000

08003290 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032a8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80032aa:	f003 fe27 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 80032ae:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4a1a      	ldr	r2, [pc, #104]	@ (800331c <HAL_ETH_SetMDIOClockRange+0x8c>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d804      	bhi.n	80032c2 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032be:	60fb      	str	r3, [r7, #12]
 80032c0:	e022      	b.n	8003308 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	4a16      	ldr	r2, [pc, #88]	@ (8003320 <HAL_ETH_SetMDIOClockRange+0x90>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d204      	bcs.n	80032d4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80032d0:	60fb      	str	r3, [r7, #12]
 80032d2:	e019      	b.n	8003308 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	4a13      	ldr	r2, [pc, #76]	@ (8003324 <HAL_ETH_SetMDIOClockRange+0x94>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d915      	bls.n	8003308 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4a12      	ldr	r2, [pc, #72]	@ (8003328 <HAL_ETH_SetMDIOClockRange+0x98>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d804      	bhi.n	80032ee <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	e00c      	b.n	8003308 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	4a0e      	ldr	r2, [pc, #56]	@ (800332c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d804      	bhi.n	8003300 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	e003      	b.n	8003308 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8003306:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8003312:	bf00      	nop
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	02160ebf 	.word	0x02160ebf
 8003320:	03938700 	.word	0x03938700
 8003324:	05f5e0ff 	.word	0x05f5e0ff
 8003328:	08f0d17f 	.word	0x08f0d17f
 800332c:	0ee6b27f 	.word	0x0ee6b27f

08003330 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8003342:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	791b      	ldrb	r3, [r3, #4]
 8003348:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 800334a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	7b1b      	ldrb	r3, [r3, #12]
 8003350:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8003352:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	7b5b      	ldrb	r3, [r3, #13]
 8003358:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800335a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	7b9b      	ldrb	r3, [r3, #14]
 8003360:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8003362:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	7bdb      	ldrb	r3, [r3, #15]
 8003368:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800336a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	7c12      	ldrb	r2, [r2, #16]
 8003370:	2a00      	cmp	r2, #0
 8003372:	d102      	bne.n	800337a <ETH_SetMACConfig+0x4a>
 8003374:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8003378:	e000      	b.n	800337c <ETH_SetMACConfig+0x4c>
 800337a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800337c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	7c52      	ldrb	r2, [r2, #17]
 8003382:	2a00      	cmp	r2, #0
 8003384:	d102      	bne.n	800338c <ETH_SetMACConfig+0x5c>
 8003386:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800338a:	e000      	b.n	800338e <ETH_SetMACConfig+0x5e>
 800338c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800338e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	7c9b      	ldrb	r3, [r3, #18]
 8003394:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8003396:	431a      	orrs	r2, r3
               macconf->Speed |
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800339c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 80033a2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	7f1b      	ldrb	r3, [r3, #28]
 80033a8:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 80033aa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	7f5b      	ldrb	r3, [r3, #29]
 80033b0:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 80033b2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80033b4:	683a      	ldr	r2, [r7, #0]
 80033b6:	7f92      	ldrb	r2, [r2, #30]
 80033b8:	2a00      	cmp	r2, #0
 80033ba:	d102      	bne.n	80033c2 <ETH_SetMACConfig+0x92>
 80033bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033c0:	e000      	b.n	80033c4 <ETH_SetMACConfig+0x94>
 80033c2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 80033c4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	7fdb      	ldrb	r3, [r3, #31]
 80033ca:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 80033cc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	f892 2020 	ldrb.w	r2, [r2, #32]
 80033d4:	2a00      	cmp	r2, #0
 80033d6:	d102      	bne.n	80033de <ETH_SetMACConfig+0xae>
 80033d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80033dc:	e000      	b.n	80033e0 <ETH_SetMACConfig+0xb0>
 80033de:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 80033e0:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 80033e6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80033ee:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 80033f0:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 80033f6:	4313      	orrs	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	4b56      	ldr	r3, [pc, #344]	@ (800355c <ETH_SetMACConfig+0x22c>)
 8003402:	4013      	ands	r3, r2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	68f9      	ldr	r1, [r7, #12]
 800340a:	430b      	orrs	r3, r1
 800340c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003412:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800341a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800341c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003424:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8003426:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800342e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8003430:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8003438:	2a00      	cmp	r2, #0
 800343a:	d102      	bne.n	8003442 <ETH_SetMACConfig+0x112>
 800343c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003440:	e000      	b.n	8003444 <ETH_SetMACConfig+0x114>
 8003442:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8003444:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800344a:	4313      	orrs	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	4b42      	ldr	r3, [pc, #264]	@ (8003560 <ETH_SetMACConfig+0x230>)
 8003456:	4013      	ands	r3, r2
 8003458:	687a      	ldr	r2, [r7, #4]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	68f9      	ldr	r1, [r7, #12]
 800345e:	430b      	orrs	r3, r1
 8003460:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003468:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800346e:	4313      	orrs	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	4b3a      	ldr	r3, [pc, #232]	@ (8003564 <ETH_SetMACConfig+0x234>)
 800347a:	4013      	ands	r3, r2
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	68f9      	ldr	r1, [r7, #12]
 8003482:	430b      	orrs	r3, r1
 8003484:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800348c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8003492:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800349a:	2a00      	cmp	r2, #0
 800349c:	d101      	bne.n	80034a2 <ETH_SetMACConfig+0x172>
 800349e:	2280      	movs	r2, #128	@ 0x80
 80034a0:	e000      	b.n	80034a4 <ETH_SetMACConfig+0x174>
 80034a2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80034a4:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034aa:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80034b6:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 80034ba:	4013      	ands	r3, r2
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	68f9      	ldr	r1, [r7, #12]
 80034c2:	430b      	orrs	r3, r1
 80034c4:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80034cc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80034d4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80034d6:	4313      	orrs	r3, r2
 80034d8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e2:	f023 0103 	bic.w	r1, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 80034fa:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8003516:	2a00      	cmp	r2, #0
 8003518:	d101      	bne.n	800351e <ETH_SetMACConfig+0x1ee>
 800351a:	2240      	movs	r2, #64	@ 0x40
 800351c:	e000      	b.n	8003520 <ETH_SetMACConfig+0x1f0>
 800351e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8003520:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8003528:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800352a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8003532:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8003534:	4313      	orrs	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8003540:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68fa      	ldr	r2, [r7, #12]
 800354a:	430a      	orrs	r2, r1
 800354c:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8003550:	bf00      	nop
 8003552:	3714      	adds	r7, #20
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	00048083 	.word	0x00048083
 8003560:	c0f88000 	.word	0xc0f88000
 8003564:	fffffef0 	.word	0xfffffef0

08003568 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003568:	b480      	push	{r7}
 800356a:	b085      	sub	sp, #20
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	4b38      	ldr	r3, [pc, #224]	@ (8003660 <ETH_SetDMAConfig+0xf8>)
 800357e:	4013      	ands	r3, r2
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	6811      	ldr	r1, [r2, #0]
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	430b      	orrs	r3, r1
 800358a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800358e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	791b      	ldrb	r3, [r3, #4]
 8003594:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800359a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	7b1b      	ldrb	r3, [r3, #12]
 80035a0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	4b2c      	ldr	r3, [pc, #176]	@ (8003664 <ETH_SetDMAConfig+0xfc>)
 80035b2:	4013      	ands	r3, r2
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	68f9      	ldr	r1, [r7, #12]
 80035ba:	430b      	orrs	r3, r1
 80035bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035c0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	7b5b      	ldrb	r3, [r3, #13]
 80035c6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035d8:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80035dc:	4b22      	ldr	r3, [pc, #136]	@ (8003668 <ETH_SetDMAConfig+0x100>)
 80035de:	4013      	ands	r3, r2
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	68f9      	ldr	r1, [r7, #12]
 80035e6:	430b      	orrs	r3, r1
 80035e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80035ec:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	7d1b      	ldrb	r3, [r3, #20]
 80035f8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80035fa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	7f5b      	ldrb	r3, [r3, #29]
 8003600:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8003602:	4313      	orrs	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800360e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8003612:	4b16      	ldr	r3, [pc, #88]	@ (800366c <ETH_SetDMAConfig+0x104>)
 8003614:	4013      	ands	r3, r2
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6812      	ldr	r2, [r2, #0]
 800361a:	68f9      	ldr	r1, [r7, #12]
 800361c:	430b      	orrs	r3, r1
 800361e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003622:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	7f1b      	ldrb	r3, [r3, #28]
 800362a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8003630:	4313      	orrs	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800363c:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003640:	4b0b      	ldr	r3, [pc, #44]	@ (8003670 <ETH_SetDMAConfig+0x108>)
 8003642:	4013      	ands	r3, r2
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	6812      	ldr	r2, [r2, #0]
 8003648:	68f9      	ldr	r1, [r7, #12]
 800364a:	430b      	orrs	r3, r1
 800364c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003650:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8003654:	bf00      	nop
 8003656:	3714      	adds	r7, #20
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	ffff87fd 	.word	0xffff87fd
 8003664:	ffff2ffe 	.word	0xffff2ffe
 8003668:	fffec000 	.word	0xfffec000
 800366c:	ffc0efef 	.word	0xffc0efef
 8003670:	7fc0ffff 	.word	0x7fc0ffff

08003674 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b0a4      	sub	sp, #144	@ 0x90
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800367c:	2301      	movs	r3, #1
 800367e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003682:	2300      	movs	r3, #0
 8003684:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8003686:	2300      	movs	r3, #0
 8003688:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800368c:	2300      	movs	r3, #0
 800368e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8003692:	2301      	movs	r3, #1
 8003694:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8003698:	2301      	movs	r3, #1
 800369a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800369e:	2301      	movs	r3, #1
 80036a0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80036a4:	2300      	movs	r3, #0
 80036a6:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80036aa:	2301      	movs	r3, #1
 80036ac:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80036b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80036b4:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80036b6:	2300      	movs	r3, #0
 80036b8:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80036bc:	2300      	movs	r3, #0
 80036be:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80036c0:	2300      	movs	r3, #0
 80036c2:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80036cc:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80036d0:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80036d8:	2300      	movs	r3, #0
 80036da:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80036dc:	2301      	movs	r3, #1
 80036de:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80036e8:	2300      	movs	r3, #0
 80036ea:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80036ee:	2300      	movs	r3, #0
 80036f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80036f2:	2300      	movs	r3, #0
 80036f4:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80036f6:	2300      	movs	r3, #0
 80036f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80036fa:	2300      	movs	r3, #0
 80036fc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003700:	2300      	movs	r3, #0
 8003702:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8003706:	2301      	movs	r3, #1
 8003708:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800370c:	2320      	movs	r3, #32
 800370e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8003712:	2301      	movs	r3, #1
 8003714:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8003718:	2300      	movs	r3, #0
 800371a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800371e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003724:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003728:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800372a:	2300      	movs	r3, #0
 800372c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8003730:	2302      	movs	r3, #2
 8003732:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003736:	2300      	movs	r3, #0
 8003738:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800373c:	2300      	movs	r3, #0
 800373e:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8003742:	2300      	movs	r3, #0
 8003744:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8003748:	2301      	movs	r3, #1
 800374a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800374e:	2300      	movs	r3, #0
 8003750:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8003752:	2301      	movs	r3, #1
 8003754:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003758:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800375c:	4619      	mov	r1, r3
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7ff fde6 	bl	8003330 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003764:	2301      	movs	r3, #1
 8003766:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003768:	2301      	movs	r3, #1
 800376a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800376c:	2300      	movs	r3, #0
 800376e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8003770:	2300      	movs	r3, #0
 8003772:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8003776:	2300      	movs	r3, #0
 8003778:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800377a:	2300      	movs	r3, #0
 800377c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800377e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003782:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8003784:	2300      	movs	r3, #0
 8003786:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003788:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800378c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800378e:	2300      	movs	r3, #0
 8003790:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8003794:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8003798:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800379a:	f107 0308 	add.w	r3, r7, #8
 800379e:	4619      	mov	r1, r3
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff fee1 	bl	8003568 <ETH_SetDMAConfig>
}
 80037a6:	bf00      	nop
 80037a8:	3790      	adds	r7, #144	@ 0x90
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]
 80037ba:	e01d      	b.n	80037f8 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	68d9      	ldr	r1, [r3, #12]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4613      	mov	r3, r2
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	4413      	add	r3, r2
 80037c8:	00db      	lsls	r3, r3, #3
 80037ca:	440b      	add	r3, r1
 80037cc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2200      	movs	r2, #0
 80037d8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	2200      	movs	r2, #0
 80037de:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2200      	movs	r2, #0
 80037e4:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80037e6:	68b9      	ldr	r1, [r7, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	3206      	adds	r2, #6
 80037ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	3301      	adds	r3, #1
 80037f6:	60fb      	str	r3, [r7, #12]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2b03      	cmp	r3, #3
 80037fc:	d9de      	bls.n	80037bc <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800380c:	461a      	mov	r2, r3
 800380e:	2303      	movs	r3, #3
 8003810:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68da      	ldr	r2, [r3, #12]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003820:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	68da      	ldr	r2, [r3, #12]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003830:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8003834:	bf00      	nop
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	e023      	b.n	8003896 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6919      	ldr	r1, [r3, #16]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4613      	mov	r3, r2
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	4413      	add	r3, r2
 800385a:	00db      	lsls	r3, r3, #3
 800385c:	440b      	add	r3, r1
 800385e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2200      	movs	r2, #0
 800386a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2200      	movs	r2, #0
 8003870:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2200      	movs	r2, #0
 8003876:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2200      	movs	r2, #0
 800387c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	2200      	movs	r2, #0
 8003882:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003884:	68b9      	ldr	r1, [r7, #8]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	3212      	adds	r2, #18
 800388c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	3301      	adds	r3, #1
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d9d8      	bls.n	800384e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	2200      	movs	r2, #0
 80038a6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2200      	movs	r2, #0
 80038ac:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038c2:	461a      	mov	r2, r3
 80038c4:	2303      	movs	r3, #3
 80038c6:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	691a      	ldr	r2, [r3, #16]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038d6:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	691b      	ldr	r3, [r3, #16]
 80038de:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80038ea:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
	...

080038fc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b098      	sub	sp, #96	@ 0x60
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8003904:	4a84      	ldr	r2, [pc, #528]	@ (8003b18 <HAL_FDCAN_Init+0x21c>)
 8003906:	f107 030c 	add.w	r3, r7, #12
 800390a:	4611      	mov	r1, r2
 800390c:	224c      	movs	r2, #76	@ 0x4c
 800390e:	4618      	mov	r0, r3
 8003910:	f012 feae 	bl	8016670 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e1c6      	b.n	8003cac <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a7e      	ldr	r2, [pc, #504]	@ (8003b1c <HAL_FDCAN_Init+0x220>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d106      	bne.n	8003936 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8003930:	461a      	mov	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800393c:	b2db      	uxtb	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d106      	bne.n	8003950 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7fd fd7a 	bl	8001444 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	699a      	ldr	r2, [r3, #24]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 0210 	bic.w	r2, r2, #16
 800395e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003960:	f7fe ff78 	bl	8002854 <HAL_GetTick>
 8003964:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003966:	e014      	b.n	8003992 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003968:	f7fe ff74 	bl	8002854 <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	2b0a      	cmp	r3, #10
 8003974:	d90d      	bls.n	8003992 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800397c:	f043 0201 	orr.w	r2, r3, #1
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2203      	movs	r2, #3
 800398a:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e18c      	b.n	8003cac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699b      	ldr	r3, [r3, #24]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b08      	cmp	r3, #8
 800399e:	d0e3      	beq.n	8003968 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	699a      	ldr	r2, [r3, #24]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0201 	orr.w	r2, r2, #1
 80039ae:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039b0:	f7fe ff50 	bl	8002854 <HAL_GetTick>
 80039b4:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80039b6:	e014      	b.n	80039e2 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80039b8:	f7fe ff4c 	bl	8002854 <HAL_GetTick>
 80039bc:	4602      	mov	r2, r0
 80039be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	2b0a      	cmp	r3, #10
 80039c4:	d90d      	bls.n	80039e2 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039cc:	f043 0201 	orr.w	r2, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2203      	movs	r2, #3
 80039da:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e164      	b.n	8003cac <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d0e3      	beq.n	80039b8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	699a      	ldr	r2, [r3, #24]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f042 0202 	orr.w	r2, r2, #2
 80039fe:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	7c1b      	ldrb	r3, [r3, #16]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d108      	bne.n	8003a1a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	699a      	ldr	r2, [r3, #24]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a16:	619a      	str	r2, [r3, #24]
 8003a18:	e007      	b.n	8003a2a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699a      	ldr	r2, [r3, #24]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a28:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	7c5b      	ldrb	r3, [r3, #17]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d108      	bne.n	8003a44 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	699a      	ldr	r2, [r3, #24]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a40:	619a      	str	r2, [r3, #24]
 8003a42:	e007      	b.n	8003a54 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	699a      	ldr	r2, [r3, #24]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003a52:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	7c9b      	ldrb	r3, [r3, #18]
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d108      	bne.n	8003a6e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	699a      	ldr	r2, [r3, #24]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a6a:	619a      	str	r2, [r3, #24]
 8003a6c:	e007      	b.n	8003a7e <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	699a      	ldr	r2, [r3, #24]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a7c:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699a      	ldr	r2, [r3, #24]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003aa2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691a      	ldr	r2, [r3, #16]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0210 	bic.w	r2, r2, #16
 8003ab2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d108      	bne.n	8003ace <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699a      	ldr	r2, [r3, #24]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0204 	orr.w	r2, r2, #4
 8003aca:	619a      	str	r2, [r3, #24]
 8003acc:	e030      	b.n	8003b30 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d02c      	beq.n	8003b30 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d020      	beq.n	8003b20 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699a      	ldr	r2, [r3, #24]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003aec:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f042 0210 	orr.w	r2, r2, #16
 8003afc:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d114      	bne.n	8003b30 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	699a      	ldr	r2, [r3, #24]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f042 0220 	orr.w	r2, r2, #32
 8003b14:	619a      	str	r2, [r3, #24]
 8003b16:	e00b      	b.n	8003b30 <HAL_FDCAN_Init+0x234>
 8003b18:	08016780 	.word	0x08016780
 8003b1c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699a      	ldr	r2, [r3, #24]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0220 	orr.w	r2, r2, #32
 8003b2e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	699b      	ldr	r3, [r3, #24]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b40:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003b48:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	3b01      	subs	r3, #1
 8003b52:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003b58:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003b5a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b64:	d115      	bne.n	8003b92 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b6a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b70:	3b01      	subs	r3, #1
 8003b72:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b74:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003b7e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b86:	3b01      	subs	r3, #1
 8003b88:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003b8e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003b90:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d00a      	beq.n	8003bb0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb8:	4413      	add	r3, r2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d011      	beq.n	8003be2 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8003bc6:	f023 0107 	bic.w	r1, r3, #7
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	3360      	adds	r3, #96	@ 0x60
 8003bd2:	443b      	add	r3, r7
 8003bd4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d011      	beq.n	8003c0e <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003bf2:	f023 0107 	bic.w	r1, r3, #7
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfa:	009b      	lsls	r3, r3, #2
 8003bfc:	3360      	adds	r3, #96	@ 0x60
 8003bfe:	443b      	add	r3, r7
 8003c00:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d012      	beq.n	8003c3c <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003c1e:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	3360      	adds	r3, #96	@ 0x60
 8003c2a:	443b      	add	r3, r7
 8003c2c:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003c30:	011a      	lsls	r2, r3, #4
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d012      	beq.n	8003c6a <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003c4c:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	3360      	adds	r3, #96	@ 0x60
 8003c58:	443b      	add	r3, r7
 8003c5a:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003c5e:	021a      	lsls	r2, r3, #8
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a11      	ldr	r2, [pc, #68]	@ (8003cb4 <HAL_FDCAN_Init+0x3b8>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d107      	bne.n	8003c84 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	689a      	ldr	r2, [r3, #8]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f022 0203 	bic.w	r2, r2, #3
 8003c82:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f000 ff0f 	bl	8004ac0 <FDCAN_CalcultateRamBlockAddresses>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8003ca8:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3760      	adds	r7, #96	@ 0x60
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	4000a000 	.word	0x4000a000

08003cb8 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003cc8:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003cca:	7bfb      	ldrb	r3, [r7, #15]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d002      	beq.n	8003cd6 <HAL_FDCAN_ConfigFilter+0x1e>
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d157      	bne.n	8003d86 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d12b      	bne.n	8003d36 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b07      	cmp	r3, #7
 8003ce4:	d10d      	bne.n	8003d02 <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	691b      	ldr	r3, [r3, #16]
 8003cea:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8003cf2:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8003cf8:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8003cfa:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	e00e      	b.n	8003d20 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d0e:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8003d16:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	e025      	b.n	8003d82 <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	075a      	lsls	r2, r3, #29
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b07      	cmp	r3, #7
 8003d4a:	d103      	bne.n	8003d54 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	613b      	str	r3, [r7, #16]
 8003d52:	e006      	b.n	8003d62 <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	079a      	lsls	r2, r3, #30
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	4413      	add	r3, r2
 8003d6e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	3304      	adds	r3, #4
 8003d7a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003d82:	2300      	movs	r3, #0
 8003d84:	e008      	b.n	8003d98 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d8c:	f043 0202 	orr.w	r2, r3, #2
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
  }
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	371c      	adds	r7, #28
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
 8003db0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d110      	bne.n	8003de0 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003dc6:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003dcc:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003dd4:	69ba      	ldr	r2, [r7, #24]
 8003dd6:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003dd8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	e008      	b.n	8003df2 <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003de6:	f043 0204 	orr.w	r2, r3, #4
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
  }
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3714      	adds	r7, #20
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d111      	bne.n	8003e36 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2202      	movs	r2, #2
 8003e16:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699a      	ldr	r2, [r3, #24]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e008      	b.n	8003e48 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e3c:	f043 0204 	orr.w	r2, r3, #4
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
  }
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d15b      	bne.n	8003f24 <HAL_FDCAN_Stop+0xd0>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699a      	ldr	r2, [r3, #24]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0201 	orr.w	r2, r2, #1
 8003e7a:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003e7c:	e013      	b.n	8003ea6 <HAL_FDCAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b32      	cmp	r3, #50	@ 0x32
 8003e82:	d90d      	bls.n	8003ea0 <HAL_FDCAN_Stop+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e8a:	f043 0201 	orr.w	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2203      	movs	r2, #3
 8003e98:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e04a      	b.n	8003f36 <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	699b      	ldr	r3, [r3, #24]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0e4      	beq.n	8003e7e <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699a      	ldr	r2, [r3, #24]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0210 	bic.w	r2, r2, #16
 8003ec6:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003ec8:	e013      	b.n	8003ef2 <HAL_FDCAN_Stop+0x9e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_COUNT)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2b32      	cmp	r3, #50	@ 0x32
 8003ece:	d90d      	bls.n	8003eec <HAL_FDCAN_Stop+0x98>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ed6:	f043 0201 	orr.w	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e024      	b.n	8003f36 <HAL_FDCAN_Stop+0xe2>
      }

      /* Increment counter */
      Counter++;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f003 0308 	and.w	r3, r3, #8
 8003efc:	2b08      	cmp	r3, #8
 8003efe:	d0e4      	beq.n	8003eca <HAL_FDCAN_Stop+0x76>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	699a      	ldr	r2, [r3, #24]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f042 0202 	orr.w	r2, r2, #2
 8003f0e:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Return function status */
    return HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	e008      	b.n	8003f36 <HAL_FDCAN_Stop+0xe2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f2a:	f043 0208 	orr.w	r2, r3, #8
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
  }
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr

08003f42 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003f42:	b580      	push	{r7, lr}
 8003f44:	b086      	sub	sp, #24
 8003f46:	af00      	add	r7, sp, #0
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d141      	bne.n	8003fde <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f62:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d109      	bne.n	8003f7e <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f70:	f043 0220 	orr.w	r2, r3, #32
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e038      	b.n	8003ff0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003f86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f94:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e026      	b.n	8003ff0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003faa:	0c1b      	lsrs	r3, r3, #16
 8003fac:	f003 031f 	and.w	r3, r3, #31
 8003fb0:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	68b9      	ldr	r1, [r7, #8]
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 ff07 	bl	8004dcc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8003fca:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003fce:	2201      	movs	r2, #1
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	409a      	lsls	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	e008      	b.n	8003ff0 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003fe4:	f043 0208 	orr.w	r2, r3, #8
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
  }
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b08b      	sub	sp, #44	@ 0x2c
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004010:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004012:	7efb      	ldrb	r3, [r7, #27]
 8004014:	2b02      	cmp	r3, #2
 8004016:	f040 8149 	bne.w	80042ac <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2b40      	cmp	r3, #64	@ 0x40
 800401e:	d14c      	bne.n	80040ba <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004028:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d109      	bne.n	8004044 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004036:	f043 0220 	orr.w	r2, r3, #32
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e13c      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800404c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004050:	2b00      	cmp	r3, #0
 8004052:	d109      	bne.n	8004068 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800405a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e12a      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004070:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004078:	d10a      	bne.n	8004090 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004082:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004086:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800408a:	d101      	bne.n	8004090 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800408c:	2301      	movs	r3, #1
 800408e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004098:	0a1b      	lsrs	r3, r3, #8
 800409a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800409e:	69fa      	ldr	r2, [r7, #28]
 80040a0:	4413      	add	r3, r2
 80040a2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	69f9      	ldr	r1, [r7, #28]
 80040ae:	fb01 f303 	mul.w	r3, r1, r3
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80040b8:	e068      	b.n	800418c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b41      	cmp	r3, #65	@ 0x41
 80040be:	d14c      	bne.n	800415a <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80040c8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040d6:	f043 0220 	orr.w	r2, r3, #32
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	e0ec      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80040ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d109      	bne.n	8004108 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e0da      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004110:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004114:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004118:	d10a      	bne.n	8004130 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004122:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004126:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800412a:	d101      	bne.n	8004130 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800412c:	2301      	movs	r3, #1
 800412e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004138:	0a1b      	lsrs	r3, r3, #8
 800413a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800413e:	69fa      	ldr	r2, [r7, #28]
 8004140:	4413      	add	r3, r2
 8004142:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800414c:	69f9      	ldr	r1, [r7, #28]
 800414e:	fb01 f303 	mul.w	r3, r1, r3
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	627b      	str	r3, [r7, #36]	@ 0x24
 8004158:	e018      	b.n	800418c <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	429a      	cmp	r2, r3
 8004162:	d309      	bcc.n	8004178 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800416a:	f043 0220 	orr.w	r2, r3, #32
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e0a2      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004180:	68b9      	ldr	r1, [r7, #8]
 8004182:	fb01 f303 	mul.w	r3, r1, r3
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	4413      	add	r3, r2
 800418a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800418c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d107      	bne.n	80041b0 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	0c9b      	lsrs	r3, r3, #18
 80041a6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	601a      	str	r2, [r3, #0]
 80041ae:	e005      	b.n	80041bc <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80041b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80041c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80041d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d6:	3304      	adds	r3, #4
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80041da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	b29a      	uxth	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80041e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	0c1b      	lsrs	r3, r3, #16
 80041ea:	f003 020f 	and.w	r2, r3, #15
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800420a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	0e1b      	lsrs	r3, r3, #24
 8004210:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	0fda      	lsrs	r2, r3, #31
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004224:	3304      	adds	r3, #4
 8004226:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800422c:	2300      	movs	r3, #0
 800422e:	623b      	str	r3, [r7, #32]
 8004230:	e00a      	b.n	8004248 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	441a      	add	r2, r3
 8004238:	6839      	ldr	r1, [r7, #0]
 800423a:	6a3b      	ldr	r3, [r7, #32]
 800423c:	440b      	add	r3, r1
 800423e:	7812      	ldrb	r2, [r2, #0]
 8004240:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004242:	6a3b      	ldr	r3, [r7, #32]
 8004244:	3301      	adds	r3, #1
 8004246:	623b      	str	r3, [r7, #32]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4a1f      	ldr	r2, [pc, #124]	@ (80042cc <HAL_FDCAN_GetRxMessage+0x2d4>)
 800424e:	5cd3      	ldrb	r3, [r2, r3]
 8004250:	461a      	mov	r2, r3
 8004252:	6a3b      	ldr	r3, [r7, #32]
 8004254:	4293      	cmp	r3, r2
 8004256:	d3ec      	bcc.n	8004232 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	2b40      	cmp	r3, #64	@ 0x40
 800425c:	d105      	bne.n	800426a <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69fa      	ldr	r2, [r7, #28]
 8004264:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8004268:	e01e      	b.n	80042a8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2b41      	cmp	r3, #65	@ 0x41
 800426e:	d105      	bne.n	800427c <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69fa      	ldr	r2, [r7, #28]
 8004276:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800427a:	e015      	b.n	80042a8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	2b1f      	cmp	r3, #31
 8004280:	d808      	bhi.n	8004294 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2101      	movs	r1, #1
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	fa01 f202 	lsl.w	r2, r1, r2
 800428e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004292:	e009      	b.n	80042a8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	f003 021f 	and.w	r2, r3, #31
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2101      	movs	r1, #1
 80042a0:	fa01 f202 	lsl.w	r2, r1, r2
 80042a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e008      	b.n	80042be <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042b2:	f043 0208 	orr.w	r2, r3, #8
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
  }
}
 80042be:	4618      	mov	r0, r3
 80042c0:	372c      	adds	r7, #44	@ 0x2c
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
 80042ca:	bf00      	nop
 80042cc:	080168b0 	.word	0x080168b0

080042d0 <HAL_FDCAN_GetTxEvent>:
  *         the configuration information for the specified FDCAN.
  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b087      	sub	sp, #28
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  uint32_t *TxEventAddress;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80042e0:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_MIN_VALUE(hfdcan->Init.TxEventsNbr, 1U));

  if (state == HAL_FDCAN_STATE_BUSY)
 80042e2:	7dfb      	ldrb	r3, [r7, #23]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	f040 8084 	bne.w	80043f2 <HAL_FDCAN_GetTxEvent+0x122>
  {
    /* Check that the Tx Event FIFO has an allocated area into the RAM */
    if ((hfdcan->Instance->TXEFC & FDCAN_TXEFC_EFS) == 0U)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042f2:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <HAL_FDCAN_GetTxEvent+0x3e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004300:	f043 0220 	orr.w	r2, r3, #32
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e07a      	b.n	8004404 <HAL_FDCAN_GetTxEvent+0x134>
    }

    /* Check that the Tx event FIFO is not empty */
    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004316:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800431a:	2b00      	cmp	r3, #0
 800431c:	d109      	bne.n	8004332 <HAL_FDCAN_GetTxEvent+0x62>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004324:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e068      	b.n	8004404 <HAL_FDCAN_GetTxEvent+0x134>
    }

    /* Calculate Tx event FIFO element address */
    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800433a:	0a1b      	lsrs	r3, r3, #8
 800433c:	f003 031f 	and.w	r3, r3, #31
 8004340:	613b      	str	r3, [r7, #16]
    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * 2U * 4U));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	4413      	add	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]

    /* Retrieve IdType */
    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d107      	bne.n	8004374 <HAL_FDCAN_GetTxEvent+0xa4>
    {
      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	0c9b      	lsrs	r3, r3, #18
 800436a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	601a      	str	r2, [r3, #0]
 8004372:	e005      	b.n	8004380 <HAL_FDCAN_GetTxEvent+0xb0>
    }
    else /* Extended ID element */
    {
      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve TxFrameType */
    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	611a      	str	r2, [r3, #16]

    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
    TxEventAddress++;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	3304      	adds	r3, #4
 800439c:	60fb      	str	r3, [r7, #12]

    /* Retrieve TxTimestamp */
    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pTxEvent->DataLength = ((*TxEventAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	0c1b      	lsrs	r3, r3, #16
 80043ae:	f003 020f 	and.w	r2, r3, #15
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	619a      	str	r2, [r3, #24]

    /* Retrieve EventType */
    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Retrieve MessageMarker */
    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	0e1a      	lsrs	r2, r3, #24
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	621a      	str	r2, [r3, #32]

    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
    hfdcan->Instance->TXEFA = GetIndex;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	693a      	ldr	r2, [r7, #16]
 80043ea:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

    /* Return function status */
    return HAL_OK;
 80043ee:	2300      	movs	r3, #0
 80043f0:	e008      	b.n	8004404 <HAL_FDCAN_GetTxEvent+0x134>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043f8:	f043 0208 	orr.w	r2, r3, #8
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
  }
}
 8004404:	4618      	mov	r0, r3
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004422:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004424:	7dfb      	ldrb	r3, [r7, #23]
 8004426:	2b01      	cmp	r3, #1
 8004428:	d002      	beq.n	8004430 <HAL_FDCAN_ActivateNotification+0x20>
 800442a:	7dfb      	ldrb	r3, [r7, #23]
 800442c:	2b02      	cmp	r3, #2
 800442e:	d155      	bne.n	80044dc <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	4013      	ands	r3, r2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d108      	bne.n	8004450 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800444e:	e014      	b.n	800447a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	4013      	ands	r3, r2
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	429a      	cmp	r2, r3
 800445e:	d108      	bne.n	8004472 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f042 0202 	orr.w	r2, r2, #2
 800446e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004470:	e003      	b.n	800447a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2203      	movs	r2, #3
 8004478:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004480:	2b00      	cmp	r3, #0
 8004482:	d009      	beq.n	8004498 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	430a      	orrs	r2, r1
 8004494:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d009      	beq.n	80044b6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	687a      	ldr	r2, [r7, #4]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80044bc:	68ba      	ldr	r2, [r7, #8]
 80044be:	4b0f      	ldr	r3, [pc, #60]	@ (80044fc <HAL_FDCAN_ActivateNotification+0xec>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	68fa      	ldr	r2, [r7, #12]
 80044c4:	6812      	ldr	r2, [r2, #0]
 80044c6:	430b      	orrs	r3, r1
 80044c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80044ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004500 <HAL_FDCAN_ActivateNotification+0xf0>)
 80044cc:	695a      	ldr	r2, [r3, #20]
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	0f9b      	lsrs	r3, r3, #30
 80044d2:	490b      	ldr	r1, [pc, #44]	@ (8004500 <HAL_FDCAN_ActivateNotification+0xf0>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80044d8:	2300      	movs	r3, #0
 80044da:	e008      	b.n	80044ee <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044e2:	f043 0202 	orr.w	r2, r3, #2
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
  }
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	3fcfffff 	.word	0x3fcfffff
 8004500:	4000a800 	.word	0x4000a800

08004504 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b096      	sub	sp, #88	@ 0x58
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800450c:	4b9a      	ldr	r3, [pc, #616]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	079b      	lsls	r3, r3, #30
 8004512:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004514:	4b98      	ldr	r3, [pc, #608]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	079b      	lsls	r3, r3, #30
 800451a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800451c:	4013      	ands	r3, r2
 800451e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004526:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800452a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004532:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004534:	4013      	ands	r3, r2
 8004536:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800454a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800454c:	4013      	ands	r3, r2
 800454e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004556:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800455a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004562:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004564:	4013      	ands	r3, r2
 8004566:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800456e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004572:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800457c:	4013      	ands	r3, r2
 800457e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004586:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800458a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004592:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004594:	4013      	ands	r3, r2
 8004596:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80045a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045aa:	0a1b      	lsrs	r3, r3, #8
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d010      	beq.n	80045d6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80045b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045b6:	0a1b      	lsrs	r3, r3, #8
 80045b8:	f003 0301 	and.w	r3, r3, #1
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80045c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80045ca:	4b6b      	ldr	r3, [pc, #428]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 80045cc:	2200      	movs	r2, #0
 80045ce:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 fa33 	bl	8004a3c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80045d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045d8:	0a9b      	lsrs	r3, r3, #10
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d01d      	beq.n	800461e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80045e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e4:	0a9b      	lsrs	r3, r3, #10
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d017      	beq.n	800461e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80045f6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004600:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004602:	4013      	ands	r3, r2
 8004604:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800460e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004610:	4b59      	ldr	r3, [pc, #356]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004612:	2200      	movs	r2, #0
 8004614:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004616:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f9e6 	bl	80049ea <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800461e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00d      	beq.n	8004640 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800462a:	4b54      	ldr	r3, [pc, #336]	@ (800477c <HAL_FDCAN_IRQHandler+0x278>)
 800462c:	400b      	ands	r3, r1
 800462e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004630:	4a51      	ldr	r2, [pc, #324]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	0f9b      	lsrs	r3, r3, #30
 8004636:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004638:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f9c0 	bl	80049c0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004640:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00d      	beq.n	8004662 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800464c:	4b4b      	ldr	r3, [pc, #300]	@ (800477c <HAL_FDCAN_IRQHandler+0x278>)
 800464e:	400b      	ands	r3, r1
 8004650:	6513      	str	r3, [r2, #80]	@ 0x50
 8004652:	4a49      	ldr	r2, [pc, #292]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004654:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004656:	0f9b      	lsrs	r3, r3, #30
 8004658:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800465a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f7fc f921 	bl	80008a4 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00d      	beq.n	8004684 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800466e:	4b43      	ldr	r3, [pc, #268]	@ (800477c <HAL_FDCAN_IRQHandler+0x278>)
 8004670:	400b      	ands	r3, r1
 8004672:	6513      	str	r3, [r2, #80]	@ 0x50
 8004674:	4a40      	ldr	r2, [pc, #256]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004676:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004678:	0f9b      	lsrs	r3, r3, #30
 800467a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800467c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fc f936 	bl	80008f0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004684:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00d      	beq.n	80046a6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004690:	4b3a      	ldr	r3, [pc, #232]	@ (800477c <HAL_FDCAN_IRQHandler+0x278>)
 8004692:	400b      	ands	r3, r1
 8004694:	6513      	str	r3, [r2, #80]	@ 0x50
 8004696:	4a38      	ldr	r2, [pc, #224]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800469a:	0f9b      	lsrs	r3, r3, #30
 800469c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800469e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f7fc f991 	bl	80009c8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80046a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a8:	0adb      	lsrs	r3, r3, #11
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d010      	beq.n	80046d4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80046b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046b4:	0adb      	lsrs	r3, r3, #11
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00a      	beq.n	80046d4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80046c6:	651a      	str	r2, [r3, #80]	@ 0x50
 80046c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 80046ca:	2200      	movs	r2, #0
 80046cc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f981 	bl	80049d6 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80046d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d6:	0a5b      	lsrs	r3, r3, #9
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d01d      	beq.n	800471c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80046e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e2:	0a5b      	lsrs	r3, r3, #9
 80046e4:	f003 0301 	and.w	r3, r3, #1
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d017      	beq.n	800471c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80046f4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004700:	4013      	ands	r3, r2
 8004702:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800470c:	651a      	str	r2, [r3, #80]	@ 0x50
 800470e:	4b1a      	ldr	r3, [pc, #104]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004710:	2200      	movs	r2, #0
 8004712:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004714:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7fc f8df 	bl	80008da <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800471c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800471e:	0cdb      	lsrs	r3, r3, #19
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d010      	beq.n	800474a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800472a:	0cdb      	lsrs	r3, r3, #19
 800472c:	f003 0301 	and.w	r3, r3, #1
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00a      	beq.n	800474a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800473c:	651a      	str	r2, [r3, #80]	@ 0x50
 800473e:	4b0e      	ldr	r3, [pc, #56]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 8004740:	2200      	movs	r2, #0
 8004742:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f000 f95b 	bl	8004a00 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800474a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800474c:	0c1b      	lsrs	r3, r3, #16
 800474e:	f003 0301 	and.w	r3, r3, #1
 8004752:	2b00      	cmp	r3, #0
 8004754:	d016      	beq.n	8004784 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004758:	0c1b      	lsrs	r3, r3, #16
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d010      	beq.n	8004784 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800476a:	651a      	str	r2, [r3, #80]	@ 0x50
 800476c:	4b02      	ldr	r3, [pc, #8]	@ (8004778 <HAL_FDCAN_IRQHandler+0x274>)
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	e004      	b.n	8004780 <HAL_FDCAN_IRQHandler+0x27c>
 8004776:	bf00      	nop
 8004778:	4000a800 	.word	0x4000a800
 800477c:	3fcfffff 	.word	0x3fcfffff
 8004780:	f000 f948 	bl	8004a14 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004786:	0c9b      	lsrs	r3, r3, #18
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b00      	cmp	r3, #0
 800478e:	d010      	beq.n	80047b2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004792:	0c9b      	lsrs	r3, r3, #18
 8004794:	f003 0301 	and.w	r3, r3, #1
 8004798:	2b00      	cmp	r3, #0
 800479a:	d00a      	beq.n	80047b2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80047a4:	651a      	str	r2, [r3, #80]	@ 0x50
 80047a6:	4b83      	ldr	r3, [pc, #524]	@ (80049b4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 f93b 	bl	8004a28 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80047b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b4:	0c5b      	lsrs	r3, r3, #17
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d015      	beq.n	80047ea <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80047be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047c0:	0c5b      	lsrs	r3, r3, #17
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d00f      	beq.n	80047ea <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80047d2:	651a      	str	r2, [r3, #80]	@ 0x50
 80047d4:	4b77      	ldr	r3, [pc, #476]	@ (80049b4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80047ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00d      	beq.n	800480c <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047f6:	4b70      	ldr	r3, [pc, #448]	@ (80049b8 <HAL_FDCAN_IRQHandler+0x4b4>)
 80047f8:	400b      	ands	r3, r1
 80047fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80047fc:	4a6d      	ldr	r2, [pc, #436]	@ (80049b4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80047fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004800:	0f9b      	lsrs	r3, r3, #30
 8004802:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004804:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f7fc f830 	bl	800086c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800480c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800480e:	2b00      	cmp	r3, #0
 8004810:	d011      	beq.n	8004836 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004818:	4b67      	ldr	r3, [pc, #412]	@ (80049b8 <HAL_FDCAN_IRQHandler+0x4b4>)
 800481a:	400b      	ands	r3, r1
 800481c:	6513      	str	r3, [r2, #80]	@ 0x50
 800481e:	4a65      	ldr	r2, [pc, #404]	@ (80049b4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8004820:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004822:	0f9b      	lsrs	r3, r3, #30
 8004824:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800482c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a60      	ldr	r2, [pc, #384]	@ (80049bc <HAL_FDCAN_IRQHandler+0x4b8>)
 800483c:	4293      	cmp	r3, r2
 800483e:	f040 80ac 	bne.w	800499a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 0303 	and.w	r3, r3, #3
 800484c:	2b00      	cmp	r3, #0
 800484e:	f000 80a4 	beq.w	800499a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f003 030f 	and.w	r3, r3, #15
 800485c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004866:	4013      	ands	r3, r2
 8004868:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004874:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800487e:	4013      	ands	r3, r2
 8004880:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800488c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004896:	4013      	ands	r3, r2
 8004898:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	6a1b      	ldr	r3, [r3, #32]
 80048a0:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80048a4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	6a3a      	ldr	r2, [r7, #32]
 80048ae:	4013      	ands	r3, r2
 80048b0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
 80048b8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80048bc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	4013      	ands	r3, r2
 80048c8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80048da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048e6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80048e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f8ba 	bl	8004a64 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80048f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80048fc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80048fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f8ba 	bl	8004a7a <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	099b      	lsrs	r3, r3, #6
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d01a      	beq.n	8004948 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	099b      	lsrs	r3, r3, #6
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d014      	beq.n	8004948 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004924:	0c1b      	lsrs	r3, r3, #16
 8004926:	b29b      	uxth	r3, r3
 8004928:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004930:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004934:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2240      	movs	r2, #64	@ 0x40
 800493c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	6939      	ldr	r1, [r7, #16]
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f8a4 	bl	8004a90 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8004948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494a:	2b00      	cmp	r3, #0
 800494c:	d007      	beq.n	800495e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004954:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8004956:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f000 f8a5 	bl	8004aa8 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00b      	beq.n	800497c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	6a3a      	ldr	r2, [r7, #32]
 800496a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	431a      	orrs	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d00b      	beq.n	800499a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	69fa      	ldr	r2, [r7, #28]
 8004988:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d002      	beq.n	80049aa <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f853 	bl	8004a50 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80049aa:	bf00      	nop
 80049ac:	3758      	adds	r7, #88	@ 0x58
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	4000a800 	.word	0x4000a800
 80049b8:	3fcfffff 	.word	0x3fcfffff
 80049bc:	4000a000 	.word	0x4000a000

080049c0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr

080049d6 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b083      	sub	sp, #12
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80049de:	bf00      	nop
 80049e0:	370c      	adds	r7, #12
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
 80049f2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80049f4:	bf00      	nop
 80049f6:	370c      	adds	r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fe:	4770      	bx	lr

08004a00 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8004a08:	bf00      	nop
 8004a0a:	370c      	adds	r7, #12
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a12:	4770      	bx	lr

08004a14 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004a1c:	bf00      	nop
 8004a1e:	370c      	adds	r7, #12
 8004a20:	46bd      	mov	sp, r7
 8004a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a26:	4770      	bx	lr

08004a28 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b083      	sub	sp, #12
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004a44:	bf00      	nop
 8004a46:	370c      	adds	r7, #12
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr

08004a50 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004a58:	bf00      	nop
 8004a5a:	370c      	adds	r7, #12
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr

08004a7a <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8004a7a:	b480      	push	{r7}
 8004a7c:	b083      	sub	sp, #12
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8004a84:	bf00      	nop
 8004a86:	370c      	adds	r7, #12
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8004a9c:	bf00      	nop
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8004ab2:	bf00      	nop
 8004ab4:	370c      	adds	r7, #12
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004acc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004ad6:	4ba7      	ldr	r3, [pc, #668]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004ad8:	4013      	ands	r3, r2
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	0091      	lsls	r1, r2, #2
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	6812      	ldr	r2, [r2, #0]
 8004ae2:	430b      	orrs	r3, r1
 8004ae4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004af0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af8:	041a      	lsls	r2, r3, #16
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	4413      	add	r3, r2
 8004b0c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004b16:	4b97      	ldr	r3, [pc, #604]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b18:	4013      	ands	r3, r2
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	0091      	lsls	r1, r2, #2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6812      	ldr	r2, [r2, #0]
 8004b22:	430b      	orrs	r3, r1
 8004b24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b30:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b38:	041a      	lsls	r2, r3, #16
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	430a      	orrs	r2, r1
 8004b40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8004b58:	4b86      	ldr	r3, [pc, #536]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	68ba      	ldr	r2, [r7, #8]
 8004b5e:	0091      	lsls	r1, r2, #2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	430b      	orrs	r3, r1
 8004b66:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b72:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	041a      	lsls	r2, r3, #16
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004b8e:	fb02 f303 	mul.w	r3, r2, r3
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	4413      	add	r3, r2
 8004b96:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004ba0:	4b74      	ldr	r3, [pc, #464]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	0091      	lsls	r1, r2, #2
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6812      	ldr	r2, [r2, #0]
 8004bac:	430b      	orrs	r3, r1
 8004bae:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004bba:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bc2:	041a      	lsls	r2, r3, #16
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004bd6:	fb02 f303 	mul.w	r3, r2, r3
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4413      	add	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004be8:	4b62      	ldr	r3, [pc, #392]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004bea:	4013      	ands	r3, r2
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	0091      	lsls	r1, r2, #2
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	430b      	orrs	r3, r1
 8004bf6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004c02:	fb02 f303 	mul.w	r3, r2, r3
 8004c06:	68ba      	ldr	r2, [r7, #8]
 8004c08:	4413      	add	r3, r2
 8004c0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004c14:	4b57      	ldr	r3, [pc, #348]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c16:	4013      	ands	r3, r2
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	0091      	lsls	r1, r2, #2
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6812      	ldr	r2, [r2, #0]
 8004c20:	430b      	orrs	r3, r1
 8004c22:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004c2e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c36:	041a      	lsls	r2, r3, #16
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c46:	005b      	lsls	r3, r3, #1
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004c56:	4b47      	ldr	r3, [pc, #284]	@ (8004d74 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004c58:	4013      	ands	r3, r2
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	0091      	lsls	r1, r2, #2
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6812      	ldr	r2, [r2, #0]
 8004c62:	430b      	orrs	r3, r1
 8004c64:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004c70:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c78:	041a      	lsls	r2, r3, #16
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004c8c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c94:	061a      	lsls	r2, r3, #24
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ca4:	4b34      	ldr	r3, [pc, #208]	@ (8004d78 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009a      	lsls	r2, r3, #2
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb6:	009b      	lsls	r3, r3, #2
 8004cb8:	441a      	add	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	441a      	add	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8004cda:	fb01 f303 	mul.w	r3, r1, r3
 8004cde:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004ce0:	441a      	add	r2, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004cf2:	fb01 f303 	mul.w	r3, r1, r3
 8004cf6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004cf8:	441a      	add	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8004d0a:	fb01 f303 	mul.w	r3, r1, r3
 8004d0e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004d10:	441a      	add	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d22:	00db      	lsls	r3, r3, #3
 8004d24:	441a      	add	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d36:	6879      	ldr	r1, [r7, #4]
 8004d38:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004d3a:	fb01 f303 	mul.w	r3, r1, r3
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	441a      	add	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8004d56:	fb01 f303 	mul.w	r3, r1, r3
 8004d5a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8004d5c:	441a      	add	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d6a:	4a04      	ldr	r2, [pc, #16]	@ (8004d7c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d915      	bls.n	8004d9c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8004d70:	e006      	b.n	8004d80 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8004d72:	bf00      	nop
 8004d74:	ffff0003 	.word	0xffff0003
 8004d78:	10002b00 	.word	0x10002b00
 8004d7c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d86:	f043 0220 	orr.w	r2, r3, #32
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2203      	movs	r2, #3
 8004d94:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e010      	b.n	8004dbe <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004da0:	60fb      	str	r3, [r7, #12]
 8004da2:	e005      	b.n	8004db0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	3304      	adds	r3, #4
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d3f3      	bcc.n	8004da4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop

08004dcc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b089      	sub	sp, #36	@ 0x24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
 8004dd8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004dea:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004df2:	4313      	orrs	r3, r2
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	e00a      	b.n	8004e0e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004e00:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004e06:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004e08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e0c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e18:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004e1e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004e24:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e3a:	6839      	ldr	r1, [r7, #0]
 8004e3c:	fb01 f303 	mul.w	r3, r1, r3
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	69fa      	ldr	r2, [r7, #28]
 8004e4a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	3304      	adds	r3, #4
 8004e50:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004e58:	69bb      	ldr	r3, [r7, #24]
 8004e5a:	3304      	adds	r3, #4
 8004e5c:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004e5e:	2300      	movs	r3, #0
 8004e60:	617b      	str	r3, [r7, #20]
 8004e62:	e020      	b.n	8004ea6 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	3303      	adds	r3, #3
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	4413      	add	r3, r2
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	3302      	adds	r3, #2
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	440b      	add	r3, r1
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004e7c:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	3301      	adds	r3, #1
 8004e82:	6879      	ldr	r1, [r7, #4]
 8004e84:	440b      	add	r3, r1
 8004e86:	781b      	ldrb	r3, [r3, #0]
 8004e88:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004e8a:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	440a      	add	r2, r1
 8004e92:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004e94:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004e9a:	69bb      	ldr	r3, [r7, #24]
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	3304      	adds	r3, #4
 8004ea4:	617b      	str	r3, [r7, #20]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	4a06      	ldr	r2, [pc, #24]	@ (8004ec4 <FDCAN_CopyMessageToRAM+0xf8>)
 8004eac:	5cd3      	ldrb	r3, [r2, r3]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d3d6      	bcc.n	8004e64 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8004eb6:	bf00      	nop
 8004eb8:	bf00      	nop
 8004eba:	3724      	adds	r7, #36	@ 0x24
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	080168b0 	.word	0x080168b0

08004ec8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b089      	sub	sp, #36	@ 0x24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004ed6:	4b89      	ldr	r3, [pc, #548]	@ (80050fc <HAL_GPIO_Init+0x234>)
 8004ed8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004eda:	e194      	b.n	8005206 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee8:	4013      	ands	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f000 8186 	beq.w	8005200 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f003 0303 	and.w	r3, r3, #3
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d005      	beq.n	8004f0c <HAL_GPIO_Init+0x44>
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f003 0303 	and.w	r3, r3, #3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d130      	bne.n	8004f6e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004f12:	69fb      	ldr	r3, [r7, #28]
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	2203      	movs	r2, #3
 8004f18:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4013      	ands	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f42:	2201      	movs	r2, #1
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4a:	43db      	mvns	r3, r3
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	4013      	ands	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	091b      	lsrs	r3, r3, #4
 8004f58:	f003 0201 	and.w	r2, r3, #1
 8004f5c:	69fb      	ldr	r3, [r7, #28]
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f003 0303 	and.w	r3, r3, #3
 8004f76:	2b03      	cmp	r3, #3
 8004f78:	d017      	beq.n	8004faa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	2203      	movs	r2, #3
 8004f86:	fa02 f303 	lsl.w	r3, r2, r3
 8004f8a:	43db      	mvns	r3, r3
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	4013      	ands	r3, r2
 8004f90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	689a      	ldr	r2, [r3, #8]
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	005b      	lsls	r3, r3, #1
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	69ba      	ldr	r2, [r7, #24]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d123      	bne.n	8004ffe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	08da      	lsrs	r2, r3, #3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3208      	adds	r2, #8
 8004fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	220f      	movs	r2, #15
 8004fce:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd2:	43db      	mvns	r3, r3
 8004fd4:	69ba      	ldr	r2, [r7, #24]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	691a      	ldr	r2, [r3, #16]
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	08da      	lsrs	r2, r3, #3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3208      	adds	r2, #8
 8004ff8:	69b9      	ldr	r1, [r7, #24]
 8004ffa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	2203      	movs	r2, #3
 800500a:	fa02 f303 	lsl.w	r3, r2, r3
 800500e:	43db      	mvns	r3, r3
 8005010:	69ba      	ldr	r2, [r7, #24]
 8005012:	4013      	ands	r3, r2
 8005014:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f003 0203 	and.w	r2, r3, #3
 800501e:	69fb      	ldr	r3, [r7, #28]
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	fa02 f303 	lsl.w	r3, r2, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80e0 	beq.w	8005200 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005040:	4b2f      	ldr	r3, [pc, #188]	@ (8005100 <HAL_GPIO_Init+0x238>)
 8005042:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005046:	4a2e      	ldr	r2, [pc, #184]	@ (8005100 <HAL_GPIO_Init+0x238>)
 8005048:	f043 0302 	orr.w	r3, r3, #2
 800504c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005050:	4b2b      	ldr	r3, [pc, #172]	@ (8005100 <HAL_GPIO_Init+0x238>)
 8005052:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800505e:	4a29      	ldr	r2, [pc, #164]	@ (8005104 <HAL_GPIO_Init+0x23c>)
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	089b      	lsrs	r3, r3, #2
 8005064:	3302      	adds	r3, #2
 8005066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800506a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	f003 0303 	and.w	r3, r3, #3
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	220f      	movs	r2, #15
 8005076:	fa02 f303 	lsl.w	r3, r2, r3
 800507a:	43db      	mvns	r3, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4013      	ands	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a20      	ldr	r2, [pc, #128]	@ (8005108 <HAL_GPIO_Init+0x240>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d052      	beq.n	8005130 <HAL_GPIO_Init+0x268>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a1f      	ldr	r2, [pc, #124]	@ (800510c <HAL_GPIO_Init+0x244>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d031      	beq.n	80050f6 <HAL_GPIO_Init+0x22e>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a1e      	ldr	r2, [pc, #120]	@ (8005110 <HAL_GPIO_Init+0x248>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d02b      	beq.n	80050f2 <HAL_GPIO_Init+0x22a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a1d      	ldr	r2, [pc, #116]	@ (8005114 <HAL_GPIO_Init+0x24c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d025      	beq.n	80050ee <HAL_GPIO_Init+0x226>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005118 <HAL_GPIO_Init+0x250>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d01f      	beq.n	80050ea <HAL_GPIO_Init+0x222>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a1b      	ldr	r2, [pc, #108]	@ (800511c <HAL_GPIO_Init+0x254>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d019      	beq.n	80050e6 <HAL_GPIO_Init+0x21e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005120 <HAL_GPIO_Init+0x258>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d013      	beq.n	80050e2 <HAL_GPIO_Init+0x21a>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a19      	ldr	r2, [pc, #100]	@ (8005124 <HAL_GPIO_Init+0x25c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d00d      	beq.n	80050de <HAL_GPIO_Init+0x216>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a18      	ldr	r2, [pc, #96]	@ (8005128 <HAL_GPIO_Init+0x260>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d007      	beq.n	80050da <HAL_GPIO_Init+0x212>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a17      	ldr	r2, [pc, #92]	@ (800512c <HAL_GPIO_Init+0x264>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d101      	bne.n	80050d6 <HAL_GPIO_Init+0x20e>
 80050d2:	2309      	movs	r3, #9
 80050d4:	e02d      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050d6:	230a      	movs	r3, #10
 80050d8:	e02b      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050da:	2308      	movs	r3, #8
 80050dc:	e029      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050de:	2307      	movs	r3, #7
 80050e0:	e027      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050e2:	2306      	movs	r3, #6
 80050e4:	e025      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050e6:	2305      	movs	r3, #5
 80050e8:	e023      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050ea:	2304      	movs	r3, #4
 80050ec:	e021      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050ee:	2303      	movs	r3, #3
 80050f0:	e01f      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050f2:	2302      	movs	r3, #2
 80050f4:	e01d      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050f6:	2301      	movs	r3, #1
 80050f8:	e01b      	b.n	8005132 <HAL_GPIO_Init+0x26a>
 80050fa:	bf00      	nop
 80050fc:	58000080 	.word	0x58000080
 8005100:	58024400 	.word	0x58024400
 8005104:	58000400 	.word	0x58000400
 8005108:	58020000 	.word	0x58020000
 800510c:	58020400 	.word	0x58020400
 8005110:	58020800 	.word	0x58020800
 8005114:	58020c00 	.word	0x58020c00
 8005118:	58021000 	.word	0x58021000
 800511c:	58021400 	.word	0x58021400
 8005120:	58021800 	.word	0x58021800
 8005124:	58021c00 	.word	0x58021c00
 8005128:	58022000 	.word	0x58022000
 800512c:	58022400 	.word	0x58022400
 8005130:	2300      	movs	r3, #0
 8005132:	69fa      	ldr	r2, [r7, #28]
 8005134:	f002 0203 	and.w	r2, r2, #3
 8005138:	0092      	lsls	r2, r2, #2
 800513a:	4093      	lsls	r3, r2
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	4313      	orrs	r3, r2
 8005140:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005142:	4938      	ldr	r1, [pc, #224]	@ (8005224 <HAL_GPIO_Init+0x35c>)
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	089b      	lsrs	r3, r3, #2
 8005148:	3302      	adds	r3, #2
 800514a:	69ba      	ldr	r2, [r7, #24]
 800514c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005150:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	43db      	mvns	r3, r3
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	4013      	ands	r3, r2
 8005160:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800516e:	69ba      	ldr	r2, [r7, #24]
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005176:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800517e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	43db      	mvns	r3, r3
 800518a:	69ba      	ldr	r2, [r7, #24]
 800518c:	4013      	ands	r3, r2
 800518e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d003      	beq.n	80051a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80051a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	43db      	mvns	r3, r3
 80051b6:	69ba      	ldr	r2, [r7, #24]
 80051b8:	4013      	ands	r3, r2
 80051ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d003      	beq.n	80051d0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	43db      	mvns	r3, r3
 80051e0:	69ba      	ldr	r2, [r7, #24]
 80051e2:	4013      	ands	r3, r2
 80051e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80051f2:	69ba      	ldr	r2, [r7, #24]
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	69ba      	ldr	r2, [r7, #24]
 80051fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	3301      	adds	r3, #1
 8005204:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	fa22 f303 	lsr.w	r3, r2, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	f47f ae63 	bne.w	8004edc <HAL_GPIO_Init+0x14>
  }
}
 8005216:	bf00      	nop
 8005218:	bf00      	nop
 800521a:	3724      	adds	r7, #36	@ 0x24
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr
 8005224:	58000400 	.word	0x58000400

08005228 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005228:	b480      	push	{r7}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005232:	2300      	movs	r3, #0
 8005234:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005236:	4b75      	ldr	r3, [pc, #468]	@ (800540c <HAL_GPIO_DeInit+0x1e4>)
 8005238:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800523a:	e0d9      	b.n	80053f0 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800523c:	2201      	movs	r2, #1
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	683a      	ldr	r2, [r7, #0]
 8005246:	4013      	ands	r3, r2
 8005248:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b00      	cmp	r3, #0
 800524e:	f000 80cc 	beq.w	80053ea <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005252:	4a6f      	ldr	r2, [pc, #444]	@ (8005410 <HAL_GPIO_DeInit+0x1e8>)
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	089b      	lsrs	r3, r3, #2
 8005258:	3302      	adds	r3, #2
 800525a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800525e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f003 0303 	and.w	r3, r3, #3
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	220f      	movs	r2, #15
 800526a:	fa02 f303 	lsl.w	r3, r2, r3
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4013      	ands	r3, r2
 8005272:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a67      	ldr	r2, [pc, #412]	@ (8005414 <HAL_GPIO_DeInit+0x1ec>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d037      	beq.n	80052ec <HAL_GPIO_DeInit+0xc4>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a66      	ldr	r2, [pc, #408]	@ (8005418 <HAL_GPIO_DeInit+0x1f0>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d031      	beq.n	80052e8 <HAL_GPIO_DeInit+0xc0>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a65      	ldr	r2, [pc, #404]	@ (800541c <HAL_GPIO_DeInit+0x1f4>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d02b      	beq.n	80052e4 <HAL_GPIO_DeInit+0xbc>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a64      	ldr	r2, [pc, #400]	@ (8005420 <HAL_GPIO_DeInit+0x1f8>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d025      	beq.n	80052e0 <HAL_GPIO_DeInit+0xb8>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a63      	ldr	r2, [pc, #396]	@ (8005424 <HAL_GPIO_DeInit+0x1fc>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d01f      	beq.n	80052dc <HAL_GPIO_DeInit+0xb4>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a62      	ldr	r2, [pc, #392]	@ (8005428 <HAL_GPIO_DeInit+0x200>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d019      	beq.n	80052d8 <HAL_GPIO_DeInit+0xb0>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a61      	ldr	r2, [pc, #388]	@ (800542c <HAL_GPIO_DeInit+0x204>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d013      	beq.n	80052d4 <HAL_GPIO_DeInit+0xac>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a60      	ldr	r2, [pc, #384]	@ (8005430 <HAL_GPIO_DeInit+0x208>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d00d      	beq.n	80052d0 <HAL_GPIO_DeInit+0xa8>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a5f      	ldr	r2, [pc, #380]	@ (8005434 <HAL_GPIO_DeInit+0x20c>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d007      	beq.n	80052cc <HAL_GPIO_DeInit+0xa4>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a5e      	ldr	r2, [pc, #376]	@ (8005438 <HAL_GPIO_DeInit+0x210>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d101      	bne.n	80052c8 <HAL_GPIO_DeInit+0xa0>
 80052c4:	2309      	movs	r3, #9
 80052c6:	e012      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052c8:	230a      	movs	r3, #10
 80052ca:	e010      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052cc:	2308      	movs	r3, #8
 80052ce:	e00e      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052d0:	2307      	movs	r3, #7
 80052d2:	e00c      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052d4:	2306      	movs	r3, #6
 80052d6:	e00a      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052d8:	2305      	movs	r3, #5
 80052da:	e008      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052dc:	2304      	movs	r3, #4
 80052de:	e006      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052e0:	2303      	movs	r3, #3
 80052e2:	e004      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052e4:	2302      	movs	r3, #2
 80052e6:	e002      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <HAL_GPIO_DeInit+0xc6>
 80052ec:	2300      	movs	r3, #0
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	f002 0203 	and.w	r2, r2, #3
 80052f4:	0092      	lsls	r2, r2, #2
 80052f6:	4093      	lsls	r3, r2
 80052f8:	68ba      	ldr	r2, [r7, #8]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d136      	bne.n	800536c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	43db      	mvns	r3, r3
 8005306:	401a      	ands	r2, r3
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	685a      	ldr	r2, [r3, #4]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	43db      	mvns	r3, r3
 8005314:	401a      	ands	r2, r3
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800531a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	43db      	mvns	r3, r3
 8005324:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005328:	4013      	ands	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800532c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	43db      	mvns	r3, r3
 8005336:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800533a:	4013      	ands	r3, r2
 800533c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f003 0303 	and.w	r3, r3, #3
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	220f      	movs	r2, #15
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800534e:	4a30      	ldr	r2, [pc, #192]	@ (8005410 <HAL_GPIO_DeInit+0x1e8>)
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	089b      	lsrs	r3, r3, #2
 8005354:	3302      	adds	r3, #2
 8005356:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	43da      	mvns	r2, r3
 800535e:	482c      	ldr	r0, [pc, #176]	@ (8005410 <HAL_GPIO_DeInit+0x1e8>)
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	089b      	lsrs	r3, r3, #2
 8005364:	400a      	ands	r2, r1
 8005366:	3302      	adds	r3, #2
 8005368:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	005b      	lsls	r3, r3, #1
 8005374:	2103      	movs	r1, #3
 8005376:	fa01 f303 	lsl.w	r3, r1, r3
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	08da      	lsrs	r2, r3, #3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	3208      	adds	r2, #8
 8005388:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	220f      	movs	r2, #15
 8005396:	fa02 f303 	lsl.w	r3, r2, r3
 800539a:	43db      	mvns	r3, r3
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	08d2      	lsrs	r2, r2, #3
 80053a0:	4019      	ands	r1, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	3208      	adds	r2, #8
 80053a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	005b      	lsls	r3, r3, #1
 80053b2:	2103      	movs	r1, #3
 80053b4:	fa01 f303 	lsl.w	r3, r1, r3
 80053b8:	43db      	mvns	r3, r3
 80053ba:	401a      	ands	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	2101      	movs	r1, #1
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	fa01 f303 	lsl.w	r3, r1, r3
 80053cc:	43db      	mvns	r3, r3
 80053ce:	401a      	ands	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689a      	ldr	r2, [r3, #8]
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	005b      	lsls	r3, r3, #1
 80053dc:	2103      	movs	r1, #3
 80053de:	fa01 f303 	lsl.w	r3, r1, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	401a      	ands	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	609a      	str	r2, [r3, #8]
    }

    position++;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	3301      	adds	r3, #1
 80053ee:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80053f0:	683a      	ldr	r2, [r7, #0]
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	fa22 f303 	lsr.w	r3, r2, r3
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	f47f af1f 	bne.w	800523c <HAL_GPIO_DeInit+0x14>
  }
}
 80053fe:	bf00      	nop
 8005400:	bf00      	nop
 8005402:	371c      	adds	r7, #28
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr
 800540c:	58000080 	.word	0x58000080
 8005410:	58000400 	.word	0x58000400
 8005414:	58020000 	.word	0x58020000
 8005418:	58020400 	.word	0x58020400
 800541c:	58020800 	.word	0x58020800
 8005420:	58020c00 	.word	0x58020c00
 8005424:	58021000 	.word	0x58021000
 8005428:	58021400 	.word	0x58021400
 800542c:	58021800 	.word	0x58021800
 8005430:	58021c00 	.word	0x58021c00
 8005434:	58022000 	.word	0x58022000
 8005438:	58022400 	.word	0x58022400

0800543c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
 8005444:	460b      	mov	r3, r1
 8005446:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	887b      	ldrh	r3, [r7, #2]
 800544e:	4013      	ands	r3, r2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d002      	beq.n	800545a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005454:	2301      	movs	r3, #1
 8005456:	73fb      	strb	r3, [r7, #15]
 8005458:	e001      	b.n	800545e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800545a:	2300      	movs	r3, #0
 800545c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800545e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005460:	4618      	mov	r0, r3
 8005462:	3714      	adds	r7, #20
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800546c:	b480      	push	{r7}
 800546e:	b083      	sub	sp, #12
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	460b      	mov	r3, r1
 8005476:	807b      	strh	r3, [r7, #2]
 8005478:	4613      	mov	r3, r2
 800547a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800547c:	787b      	ldrb	r3, [r7, #1]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005482:	887a      	ldrh	r2, [r7, #2]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005488:	e003      	b.n	8005492 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800548a:	887b      	ldrh	r3, [r7, #2]
 800548c:	041a      	lsls	r2, r3, #16
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	619a      	str	r2, [r3, #24]
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b084      	sub	sp, #16
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054a6:	f7fd f9d5 	bl	8002854 <HAL_GetTick>
 80054aa:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e03b      	b.n	800552e <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2202      	movs	r2, #2
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68da      	ldr	r2, [r3, #12]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0201 	bic.w	r2, r2, #1
 80054d4:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80054d6:	e00f      	b.n	80054f8 <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80054d8:	f7fd f9bc 	bl	8002854 <HAL_GetTick>
 80054dc:	4602      	mov	r2, r0
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	2b05      	cmp	r3, #5
 80054e4:	d908      	bls.n	80054f8 <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2240      	movs	r2, #64	@ 0x40
 80054ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2203      	movs	r2, #3
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e01a      	b.n	800552e <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1e8      	bne.n	80054d8 <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 fb5c 	bl	8005bc4 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3710      	adds	r7, #16
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 8005536:	b480      	push	{r7}
 8005538:	b087      	sub	sp, #28
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005542:	2300      	movs	r3, #0
 8005544:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d101      	bne.n	8005550 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e03e      	b.n	80055ce <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005556:	2b01      	cmp	r3, #1
 8005558:	d101      	bne.n	800555e <HAL_MDMA_ConfigPostRequestMask+0x28>
 800555a:	2302      	movs	r3, #2
 800555c:	e037      	b.n	80055ce <HAL_MDMA_ConfigPostRequestMask+0x98>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b01      	cmp	r3, #1
 8005570:	d126      	bne.n	80055c0 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d11c      	bne.n	80055ba <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d108      	bne.n	80055a8 <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80055a4:	611a      	str	r2, [r3, #16]
 80055a6:	e00d      	b.n	80055c4 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80055b6:	611a      	str	r2, [r3, #16]
 80055b8:	e004      	b.n	80055c4 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	75fb      	strb	r3, [r7, #23]
 80055be:	e001      	b.n	80055c4 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 80055da:	b480      	push	{r7}
 80055dc:	b085      	sub	sp, #20
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
 80055e2:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d002      	beq.n	80055f0 <HAL_MDMA_LinkedList_CreateNode+0x16>
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0c8      	b.n	8005786 <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	691a      	ldr	r2, [r3, #16]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8005620:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 800562c:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005632:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005638:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563e:	3b01      	subs	r3, #1
 8005640:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8005642:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005648:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005656:	d105      	bne.n	8005664 <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566c:	d003      	beq.n	8005676 <HAL_MDMA_LinkedList_CreateNode+0x9c>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005672:	2b00      	cmp	r3, #0
 8005674:	d005      	beq.n	8005682 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005686:	3b01      	subs	r3, #1
 8005688:	051a      	lsls	r2, r3, #20
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005692:	2b00      	cmp	r3, #0
 8005694:	da0e      	bge.n	80056b4 <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056a6:	425b      	negs	r3, r3
 80056a8:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	611a      	str	r2, [r3, #16]
 80056b2:	e004      	b.n	80056be <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	da11      	bge.n	80056ea <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d6:	425b      	negs	r3, r3
 80056d8:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	041b      	lsls	r3, r3, #16
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	611a      	str	r2, [r3, #16]
 80056e8:	e007      	b.n	80056fa <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	691a      	ldr	r2, [r3, #16]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f2:	041b      	lsls	r3, r3, #16
 80056f4:	431a      	orrs	r2, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005702:	431a      	orrs	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005720:	d00c      	beq.n	800573c <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	b2da      	uxtb	r2, r3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005740:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005744:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800574c:	d002      	beq.n	8005754 <HAL_MDMA_LinkedList_CreateNode+0x17a>
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d105      	bne.n	8005760 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005764:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005768:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005770:	d002      	beq.n	8005778 <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d105      	bne.n	8005784 <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, MDMA_LinkNodeTypeDef *pPrevNode)
{
 8005792:	b480      	push	{r7}
 8005794:	b089      	sub	sp, #36	@ 0x24
 8005796:	af00      	add	r7, sp, #0
 8005798:	60f8      	str	r0, [r7, #12]
 800579a:	60b9      	str	r1, [r7, #8]
 800579c:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 800579e:	2300      	movs	r3, #0
 80057a0:	61bb      	str	r3, [r7, #24]
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <HAL_MDMA_LinkedList_AddNode+0x24>
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e0a9      	b.n	800590e <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_MDMA_LinkedList_AddNode+0x36>
 80057c4:	2302      	movs	r3, #2
 80057c6:	e0a2      	b.n	800590e <HAL_MDMA_LinkedList_AddNode+0x17c>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b01      	cmp	r3, #1
 80057da:	f040 8093 	bne.w	8005904 <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2202      	movs	r2, #2
 80057e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d116      	bne.n	800581c <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d110      	bne.n	8005816 <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	2200      	movs	r2, #0
 8005806:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68ba      	ldr	r2, [r7, #8]
 800580c:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	665a      	str	r2, [r3, #100]	@ 0x64
 8005814:	e06c      	b.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	74fb      	strb	r3, [r7, #19]
 800581a:	e069      	b.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	429a      	cmp	r2, r3
 8005824:	d062      	beq.n	80058ec <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800582a:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 800582c:	e00c      	b.n	8005848 <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	695a      	ldr	r2, [r3, #20]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	429a      	cmp	r2, r3
 8005836:	d101      	bne.n	800583c <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 8005838:	2301      	movs	r3, #1
 800583a:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	61fb      	str	r3, [r7, #28]
        counter++;
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	3301      	adds	r3, #1
 8005846:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800584c:	69ba      	ldr	r2, [r7, #24]
 800584e:	429a      	cmp	r2, r3
 8005850:	d202      	bcs.n	8005858 <HAL_MDMA_LinkedList_AddNode+0xc6>
 8005852:	7cfb      	ldrb	r3, [r7, #19]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d0ea      	beq.n	800582e <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 8005858:	7cfb      	ldrb	r3, [r7, #19]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d148      	bne.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	429a      	cmp	r2, r3
 8005866:	d002      	beq.n	800586e <HAL_MDMA_LinkedList_AddNode+0xdc>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d111      	bne.n	8005892 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005872:	695a      	ldr	r2, [r3, #20]
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	68ba      	ldr	r2, [r7, #8]
 8005884:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800588a:	1c5a      	adds	r2, r3, #1
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	665a      	str	r2, [r3, #100]	@ 0x64
 8005890:	e02e      	b.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005896:	61fb      	str	r3, [r7, #28]
          counter = 0;
 8005898:	2300      	movs	r3, #0
 800589a:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 800589c:	e018      	b.n	80058d0 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	3301      	adds	r3, #1
 80058a2:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d10e      	bne.n	80058ca <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	695a      	ldr	r2, [r3, #20]
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 80058c4:	2301      	movs	r3, #1
 80058c6:	617b      	str	r3, [r7, #20]
 80058c8:	e002      	b.n	80058d0 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d202      	bcs.n	80058e0 <HAL_MDMA_LinkedList_AddNode+0x14e>
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0de      	beq.n	800589e <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d104      	bne.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 80058e6:	2301      	movs	r3, #1
 80058e8:	74fb      	strb	r3, [r7, #19]
 80058ea:	e001      	b.n	80058f0 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 80058ec:	2301      	movs	r3, #1
 80058ee:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2201      	movs	r2, #1
 80058fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8005900:	7cfb      	ldrb	r3, [r7, #19]
 8005902:	e004      	b.n	800590e <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 800590c:	2302      	movs	r3, #2
  }
}
 800590e:	4618      	mov	r0, r3
 8005910:	3724      	adds	r7, #36	@ 0x24
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
	...

0800591c <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8005924:	2300      	movs	r3, #0
 8005926:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005928:	4b91      	ldr	r3, [pc, #580]	@ (8005b70 <HAL_MDMA_IRQHandler+0x254>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a91      	ldr	r2, [pc, #580]	@ (8005b74 <HAL_MDMA_IRQHandler+0x258>)
 800592e:	fba2 2303 	umull	r2, r3, r2, r3
 8005932:	0a9b      	lsrs	r3, r3, #10
 8005934:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	4b8e      	ldr	r3, [pc, #568]	@ (8005b78 <HAL_MDMA_IRQHandler+0x25c>)
 800593e:	4413      	add	r3, r2
 8005940:	099b      	lsrs	r3, r3, #6
 8005942:	f003 031f 	and.w	r3, r3, #31
 8005946:	2201      	movs	r2, #1
 8005948:	fa02 f303 	lsl.w	r3, r2, r3
 800594c:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 800594e:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	4013      	ands	r3, r2
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 812d 	beq.w	8005bb8 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	d054      	beq.n	8005a16 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68db      	ldr	r3, [r3, #12]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d04d      	beq.n	8005a16 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0202 	bic.w	r2, r2, #2
 8005988:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005998:	2b00      	cmp	r3, #0
 800599a:	d106      	bne.n	80059aa <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059a0:	f043 0201 	orr.w	r2, r3, #1
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	669a      	str	r2, [r3, #104]	@ 0x68
 80059a8:	e005      	b.n	80059b6 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059ae:	f043 0202 	orr.w	r2, r3, #2
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d005      	beq.n	80059cc <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059c4:	f043 0204 	orr.w	r2, r3, #4
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d005      	beq.n	80059e2 <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059da:	f043 0208 	orr.w	r2, r3, #8
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d005      	beq.n	80059f8 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80059f0:	f043 0210 	orr.w	r2, r3, #16
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a06:	f043 0220 	orr.w	r2, r3, #32
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2201      	movs	r2, #1
 8005a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0310 	and.w	r3, r3, #16
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d012      	beq.n	8005a4a <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f003 0320 	and.w	r3, r3, #32
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00b      	beq.n	8005a4a <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2210      	movs	r2, #16
 8005a38:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d003      	beq.n	8005a4a <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d012      	beq.n	8005a7e <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00b      	beq.n	8005a7e <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2208      	movs	r2, #8
 8005a6c:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d012      	beq.n	8005ab2 <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	68db      	ldr	r3, [r3, #12]
 8005a92:	f003 0308 	and.w	r3, r3, #8
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00b      	beq.n	8005ab2 <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2204      	movs	r2, #4
 8005aa0:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d003      	beq.n	8005ab2 <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0302 	and.w	r3, r3, #2
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d039      	beq.n	8005b34 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68db      	ldr	r3, [r3, #12]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d032      	beq.n	8005b34 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68da      	ldr	r2, [r3, #12]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8005adc:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	d110      	bne.n	8005b0c <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d05c      	beq.n	8005bbc <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	4798      	blx	r3
        }
        return;
 8005b0a:	e057      	b.n	8005bbc <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2202      	movs	r2, #2
 8005b12:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d040      	beq.n	8005bbe <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2204      	movs	r2, #4
 8005b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0201 	bic.w	r2, r2, #1
 8005b52:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	3301      	adds	r3, #1
 8005b58:	60bb      	str	r3, [r7, #8]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d30d      	bcc.n	8005b7c <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1f2      	bne.n	8005b54 <HAL_MDMA_IRQHandler+0x238>
 8005b6e:	e006      	b.n	8005b7e <HAL_MDMA_IRQHandler+0x262>
 8005b70:	240020d8 	.word	0x240020d8
 8005b74:	1b4e81b5 	.word	0x1b4e81b5
 8005b78:	adffffc0 	.word	0xadffffc0
        break;
 8005b7c:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	f003 0301 	and.w	r3, r3, #1
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d004      	beq.n	8005b9e <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2203      	movs	r2, #3
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005b9c:	e003      	b.n	8005ba6 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	4798      	blx	r3
 8005bb6:	e002      	b.n	8005bbe <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8005bb8:	bf00      	nop
 8005bba:	e000      	b.n	8005bbe <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8005bbc:	bf00      	nop
    }
  }
}
 8005bbe:	3718      	adds	r7, #24
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68d9      	ldr	r1, [r3, #12]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	691a      	ldr	r2, [r3, #16]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005bea:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a1b      	ldr	r3, [r3, #32]
 8005bf0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8005bf6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8005c02:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8005c0c:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8005c18:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8005c1a:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c24:	d107      	bne.n	8005c36 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	691a      	ldr	r2, [r3, #16]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8005c34:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	da11      	bge.n	8005c6a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	695a      	ldr	r2, [r3, #20]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005c54:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c5a:	425b      	negs	r3, r3
 8005c5c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	b292      	uxth	r2, r2
 8005c66:	621a      	str	r2, [r3, #32]
 8005c68:	e006      	b.n	8005c78 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c6e:	461a      	mov	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	b292      	uxth	r2, r2
 8005c76:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	da15      	bge.n	8005cac <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	695a      	ldr	r2, [r3, #20]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8005c8e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c94:	425b      	negs	r3, r3
 8005c96:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6a19      	ldr	r1, [r3, #32]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	041a      	lsls	r2, r3, #16
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	621a      	str	r2, [r3, #32]
 8005caa:	e009      	b.n	8005cc0 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6a19      	ldr	r1, [r3, #32]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb6:	041a      	lsls	r2, r3, #16
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc8:	d006      	beq.n	8005cd8 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	685a      	ldr	r2, [r3, #4]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cd6:	e003      	b.n	8005ce0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8005ce8:	bf00      	nop
 8005cea:	3714      	adds	r7, #20
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b086      	sub	sp, #24
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e0fe      	b.n	8005f04 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f7fc fc88 	bl	8002630 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2203      	movs	r2, #3
 8005d24:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f008 fe83 	bl	800ea38 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6818      	ldr	r0, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	7c1a      	ldrb	r2, [r3, #16]
 8005d3a:	f88d 2000 	strb.w	r2, [sp]
 8005d3e:	3304      	adds	r3, #4
 8005d40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d42:	f008 fe07 	bl	800e954 <USB_CoreInit>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2202      	movs	r2, #2
 8005d50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e0d5      	b.n	8005f04 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f008 fe7b 	bl	800ea5a <USB_SetCurrentMode>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d005      	beq.n	8005d76 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e0c6      	b.n	8005f04 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d76:	2300      	movs	r3, #0
 8005d78:	73fb      	strb	r3, [r7, #15]
 8005d7a:	e04a      	b.n	8005e12 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005d7c:	7bfa      	ldrb	r2, [r7, #15]
 8005d7e:	6879      	ldr	r1, [r7, #4]
 8005d80:	4613      	mov	r3, r2
 8005d82:	00db      	lsls	r3, r3, #3
 8005d84:	4413      	add	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	440b      	add	r3, r1
 8005d8a:	3315      	adds	r3, #21
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005d90:	7bfa      	ldrb	r2, [r7, #15]
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	4613      	mov	r3, r2
 8005d96:	00db      	lsls	r3, r3, #3
 8005d98:	4413      	add	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	440b      	add	r3, r1
 8005d9e:	3314      	adds	r3, #20
 8005da0:	7bfa      	ldrb	r2, [r7, #15]
 8005da2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005da4:	7bfa      	ldrb	r2, [r7, #15]
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
 8005da8:	b298      	uxth	r0, r3
 8005daa:	6879      	ldr	r1, [r7, #4]
 8005dac:	4613      	mov	r3, r2
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	4413      	add	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	440b      	add	r3, r1
 8005db6:	332e      	adds	r3, #46	@ 0x2e
 8005db8:	4602      	mov	r2, r0
 8005dba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005dbc:	7bfa      	ldrb	r2, [r7, #15]
 8005dbe:	6879      	ldr	r1, [r7, #4]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	4413      	add	r3, r2
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	440b      	add	r3, r1
 8005dca:	3318      	adds	r3, #24
 8005dcc:	2200      	movs	r2, #0
 8005dce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005dd0:	7bfa      	ldrb	r2, [r7, #15]
 8005dd2:	6879      	ldr	r1, [r7, #4]
 8005dd4:	4613      	mov	r3, r2
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	4413      	add	r3, r2
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	440b      	add	r3, r1
 8005dde:	331c      	adds	r3, #28
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005de4:	7bfa      	ldrb	r2, [r7, #15]
 8005de6:	6879      	ldr	r1, [r7, #4]
 8005de8:	4613      	mov	r3, r2
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	4413      	add	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	440b      	add	r3, r1
 8005df2:	3320      	adds	r3, #32
 8005df4:	2200      	movs	r2, #0
 8005df6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005df8:	7bfa      	ldrb	r2, [r7, #15]
 8005dfa:	6879      	ldr	r1, [r7, #4]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	00db      	lsls	r3, r3, #3
 8005e00:	4413      	add	r3, r2
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	440b      	add	r3, r1
 8005e06:	3324      	adds	r3, #36	@ 0x24
 8005e08:	2200      	movs	r2, #0
 8005e0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e0c:	7bfb      	ldrb	r3, [r7, #15]
 8005e0e:	3301      	adds	r3, #1
 8005e10:	73fb      	strb	r3, [r7, #15]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	791b      	ldrb	r3, [r3, #4]
 8005e16:	7bfa      	ldrb	r2, [r7, #15]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d3af      	bcc.n	8005d7c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	73fb      	strb	r3, [r7, #15]
 8005e20:	e044      	b.n	8005eac <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005e22:	7bfa      	ldrb	r2, [r7, #15]
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	4613      	mov	r3, r2
 8005e28:	00db      	lsls	r3, r3, #3
 8005e2a:	4413      	add	r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	440b      	add	r3, r1
 8005e30:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005e34:	2200      	movs	r2, #0
 8005e36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005e38:	7bfa      	ldrb	r2, [r7, #15]
 8005e3a:	6879      	ldr	r1, [r7, #4]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	4413      	add	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	440b      	add	r3, r1
 8005e46:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005e4a:	7bfa      	ldrb	r2, [r7, #15]
 8005e4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005e4e:	7bfa      	ldrb	r2, [r7, #15]
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	4613      	mov	r3, r2
 8005e54:	00db      	lsls	r3, r3, #3
 8005e56:	4413      	add	r3, r2
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	440b      	add	r3, r1
 8005e5c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005e60:	2200      	movs	r2, #0
 8005e62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005e64:	7bfa      	ldrb	r2, [r7, #15]
 8005e66:	6879      	ldr	r1, [r7, #4]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	4413      	add	r3, r2
 8005e6e:	009b      	lsls	r3, r3, #2
 8005e70:	440b      	add	r3, r1
 8005e72:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005e76:	2200      	movs	r2, #0
 8005e78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005e7a:	7bfa      	ldrb	r2, [r7, #15]
 8005e7c:	6879      	ldr	r1, [r7, #4]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	440b      	add	r3, r1
 8005e88:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005e90:	7bfa      	ldrb	r2, [r7, #15]
 8005e92:	6879      	ldr	r1, [r7, #4]
 8005e94:	4613      	mov	r3, r2
 8005e96:	00db      	lsls	r3, r3, #3
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	440b      	add	r3, r1
 8005e9e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
 8005ea8:	3301      	adds	r3, #1
 8005eaa:	73fb      	strb	r3, [r7, #15]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	791b      	ldrb	r3, [r3, #4]
 8005eb0:	7bfa      	ldrb	r2, [r7, #15]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d3b5      	bcc.n	8005e22 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6818      	ldr	r0, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	7c1a      	ldrb	r2, [r3, #16]
 8005ebe:	f88d 2000 	strb.w	r2, [sp]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec6:	f008 fe15 	bl	800eaf4 <USB_DevInit>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d005      	beq.n	8005edc <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2202      	movs	r2, #2
 8005ed4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e013      	b.n	8005f04 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	7b1b      	ldrb	r3, [r3, #12]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d102      	bne.n	8005ef8 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f80a 	bl	8005f0c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f008 ffd0 	bl	800eea2 <USB_DevDisconnect>

  return HAL_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b085      	sub	sp, #20
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	699b      	ldr	r3, [r3, #24]
 8005f2e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f3a:	4b05      	ldr	r3, [pc, #20]	@ (8005f50 <HAL_PCDEx_ActivateLPM+0x44>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	10000003 	.word	0x10000003

08005f54 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b084      	sub	sp, #16
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005f5c:	4b19      	ldr	r3, [pc, #100]	@ (8005fc4 <HAL_PWREx_ConfigSupply+0x70>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	f003 0304 	and.w	r3, r3, #4
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d00a      	beq.n	8005f7e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005f68:	4b16      	ldr	r3, [pc, #88]	@ (8005fc4 <HAL_PWREx_ConfigSupply+0x70>)
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	687a      	ldr	r2, [r7, #4]
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d001      	beq.n	8005f7a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e01f      	b.n	8005fba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	e01d      	b.n	8005fba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005f7e:	4b11      	ldr	r3, [pc, #68]	@ (8005fc4 <HAL_PWREx_ConfigSupply+0x70>)
 8005f80:	68db      	ldr	r3, [r3, #12]
 8005f82:	f023 0207 	bic.w	r2, r3, #7
 8005f86:	490f      	ldr	r1, [pc, #60]	@ (8005fc4 <HAL_PWREx_ConfigSupply+0x70>)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005f8e:	f7fc fc61 	bl	8002854 <HAL_GetTick>
 8005f92:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005f94:	e009      	b.n	8005faa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005f96:	f7fc fc5d 	bl	8002854 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005fa4:	d901      	bls.n	8005faa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e007      	b.n	8005fba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005faa:	4b06      	ldr	r3, [pc, #24]	@ (8005fc4 <HAL_PWREx_ConfigSupply+0x70>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005fb6:	d1ee      	bne.n	8005f96 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	58024800 	.word	0x58024800

08005fc8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005fcc:	4b05      	ldr	r3, [pc, #20]	@ (8005fe4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	4a04      	ldr	r2, [pc, #16]	@ (8005fe4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005fd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005fd6:	60d3      	str	r3, [r2, #12]
}
 8005fd8:	bf00      	nop
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	58024800 	.word	0x58024800

08005fe8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08c      	sub	sp, #48	@ 0x30
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d102      	bne.n	8005ffc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	f000 bc48 	b.w	800688c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0301 	and.w	r3, r3, #1
 8006004:	2b00      	cmp	r3, #0
 8006006:	f000 8088 	beq.w	800611a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800600a:	4b99      	ldr	r3, [pc, #612]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006012:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006014:	4b96      	ldr	r3, [pc, #600]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006018:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800601a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800601c:	2b10      	cmp	r3, #16
 800601e:	d007      	beq.n	8006030 <HAL_RCC_OscConfig+0x48>
 8006020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006022:	2b18      	cmp	r3, #24
 8006024:	d111      	bne.n	800604a <HAL_RCC_OscConfig+0x62>
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	f003 0303 	and.w	r3, r3, #3
 800602c:	2b02      	cmp	r3, #2
 800602e:	d10c      	bne.n	800604a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006030:	4b8f      	ldr	r3, [pc, #572]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d06d      	beq.n	8006118 <HAL_RCC_OscConfig+0x130>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d169      	bne.n	8006118 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	f000 bc21 	b.w	800688c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006052:	d106      	bne.n	8006062 <HAL_RCC_OscConfig+0x7a>
 8006054:	4b86      	ldr	r3, [pc, #536]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	4a85      	ldr	r2, [pc, #532]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800605a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800605e:	6013      	str	r3, [r2, #0]
 8006060:	e02e      	b.n	80060c0 <HAL_RCC_OscConfig+0xd8>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d10c      	bne.n	8006084 <HAL_RCC_OscConfig+0x9c>
 800606a:	4b81      	ldr	r3, [pc, #516]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a80      	ldr	r2, [pc, #512]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006074:	6013      	str	r3, [r2, #0]
 8006076:	4b7e      	ldr	r3, [pc, #504]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a7d      	ldr	r2, [pc, #500]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800607c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006080:	6013      	str	r3, [r2, #0]
 8006082:	e01d      	b.n	80060c0 <HAL_RCC_OscConfig+0xd8>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800608c:	d10c      	bne.n	80060a8 <HAL_RCC_OscConfig+0xc0>
 800608e:	4b78      	ldr	r3, [pc, #480]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a77      	ldr	r2, [pc, #476]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006094:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006098:	6013      	str	r3, [r2, #0]
 800609a:	4b75      	ldr	r3, [pc, #468]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a74      	ldr	r2, [pc, #464]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060a4:	6013      	str	r3, [r2, #0]
 80060a6:	e00b      	b.n	80060c0 <HAL_RCC_OscConfig+0xd8>
 80060a8:	4b71      	ldr	r3, [pc, #452]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a70      	ldr	r2, [pc, #448]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060b2:	6013      	str	r3, [r2, #0]
 80060b4:	4b6e      	ldr	r3, [pc, #440]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a6d      	ldr	r2, [pc, #436]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d013      	beq.n	80060f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c8:	f7fc fbc4 	bl	8002854 <HAL_GetTick>
 80060cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060ce:	e008      	b.n	80060e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060d0:	f7fc fbc0 	bl	8002854 <HAL_GetTick>
 80060d4:	4602      	mov	r2, r0
 80060d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	2b64      	cmp	r3, #100	@ 0x64
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e3d4      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80060e2:	4b63      	ldr	r3, [pc, #396]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0f0      	beq.n	80060d0 <HAL_RCC_OscConfig+0xe8>
 80060ee:	e014      	b.n	800611a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f0:	f7fc fbb0 	bl	8002854 <HAL_GetTick>
 80060f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80060f6:	e008      	b.n	800610a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80060f8:	f7fc fbac 	bl	8002854 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b64      	cmp	r3, #100	@ 0x64
 8006104:	d901      	bls.n	800610a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e3c0      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800610a:	4b59      	ldr	r3, [pc, #356]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1f0      	bne.n	80060f8 <HAL_RCC_OscConfig+0x110>
 8006116:	e000      	b.n	800611a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 0302 	and.w	r3, r3, #2
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 80ca 	beq.w	80062bc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006128:	4b51      	ldr	r3, [pc, #324]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800612a:	691b      	ldr	r3, [r3, #16]
 800612c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006130:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006132:	4b4f      	ldr	r3, [pc, #316]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006136:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006138:	6a3b      	ldr	r3, [r7, #32]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d007      	beq.n	800614e <HAL_RCC_OscConfig+0x166>
 800613e:	6a3b      	ldr	r3, [r7, #32]
 8006140:	2b18      	cmp	r3, #24
 8006142:	d156      	bne.n	80061f2 <HAL_RCC_OscConfig+0x20a>
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	f003 0303 	and.w	r3, r3, #3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d151      	bne.n	80061f2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800614e:	4b48      	ldr	r3, [pc, #288]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d005      	beq.n	8006166 <HAL_RCC_OscConfig+0x17e>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	68db      	ldr	r3, [r3, #12]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e392      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006166:	4b42      	ldr	r3, [pc, #264]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f023 0219 	bic.w	r2, r3, #25
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	493f      	ldr	r1, [pc, #252]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006174:	4313      	orrs	r3, r2
 8006176:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006178:	f7fc fb6c 	bl	8002854 <HAL_GetTick>
 800617c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800617e:	e008      	b.n	8006192 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006180:	f7fc fb68 	bl	8002854 <HAL_GetTick>
 8006184:	4602      	mov	r2, r0
 8006186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006188:	1ad3      	subs	r3, r2, r3
 800618a:	2b02      	cmp	r3, #2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e37c      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006192:	4b37      	ldr	r3, [pc, #220]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f003 0304 	and.w	r3, r3, #4
 800619a:	2b00      	cmp	r3, #0
 800619c:	d0f0      	beq.n	8006180 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800619e:	f7fc fb89 	bl	80028b4 <HAL_GetREVID>
 80061a2:	4603      	mov	r3, r0
 80061a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d817      	bhi.n	80061dc <HAL_RCC_OscConfig+0x1f4>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	2b40      	cmp	r3, #64	@ 0x40
 80061b2:	d108      	bne.n	80061c6 <HAL_RCC_OscConfig+0x1de>
 80061b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80061bc:	4a2c      	ldr	r2, [pc, #176]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061c2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061c4:	e07a      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061c6:	4b2a      	ldr	r3, [pc, #168]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061c8:	685b      	ldr	r3, [r3, #4]
 80061ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	031b      	lsls	r3, r3, #12
 80061d4:	4926      	ldr	r1, [pc, #152]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061da:	e06f      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061dc:	4b24      	ldr	r3, [pc, #144]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	061b      	lsls	r3, r3, #24
 80061ea:	4921      	ldr	r1, [pc, #132]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061f0:	e064      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d047      	beq.n	800628a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80061fa:	4b1d      	ldr	r3, [pc, #116]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f023 0219 	bic.w	r2, r3, #25
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	491a      	ldr	r1, [pc, #104]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006208:	4313      	orrs	r3, r2
 800620a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800620c:	f7fc fb22 	bl	8002854 <HAL_GetTick>
 8006210:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006212:	e008      	b.n	8006226 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006214:	f7fc fb1e 	bl	8002854 <HAL_GetTick>
 8006218:	4602      	mov	r2, r0
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	2b02      	cmp	r3, #2
 8006220:	d901      	bls.n	8006226 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006222:	2303      	movs	r3, #3
 8006224:	e332      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006226:	4b12      	ldr	r3, [pc, #72]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d0f0      	beq.n	8006214 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006232:	f7fc fb3f 	bl	80028b4 <HAL_GetREVID>
 8006236:	4603      	mov	r3, r0
 8006238:	f241 0203 	movw	r2, #4099	@ 0x1003
 800623c:	4293      	cmp	r3, r2
 800623e:	d819      	bhi.n	8006274 <HAL_RCC_OscConfig+0x28c>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	2b40      	cmp	r3, #64	@ 0x40
 8006246:	d108      	bne.n	800625a <HAL_RCC_OscConfig+0x272>
 8006248:	4b09      	ldr	r3, [pc, #36]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006250:	4a07      	ldr	r2, [pc, #28]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 8006252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006256:	6053      	str	r3, [r2, #4]
 8006258:	e030      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
 800625a:	4b05      	ldr	r3, [pc, #20]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	031b      	lsls	r3, r3, #12
 8006268:	4901      	ldr	r1, [pc, #4]	@ (8006270 <HAL_RCC_OscConfig+0x288>)
 800626a:	4313      	orrs	r3, r2
 800626c:	604b      	str	r3, [r1, #4]
 800626e:	e025      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
 8006270:	58024400 	.word	0x58024400
 8006274:	4b9a      	ldr	r3, [pc, #616]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	691b      	ldr	r3, [r3, #16]
 8006280:	061b      	lsls	r3, r3, #24
 8006282:	4997      	ldr	r1, [pc, #604]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006284:	4313      	orrs	r3, r2
 8006286:	604b      	str	r3, [r1, #4]
 8006288:	e018      	b.n	80062bc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800628a:	4b95      	ldr	r3, [pc, #596]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a94      	ldr	r2, [pc, #592]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006290:	f023 0301 	bic.w	r3, r3, #1
 8006294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006296:	f7fc fadd 	bl	8002854 <HAL_GetTick>
 800629a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800629c:	e008      	b.n	80062b0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800629e:	f7fc fad9 	bl	8002854 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	2b02      	cmp	r3, #2
 80062aa:	d901      	bls.n	80062b0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80062ac:	2303      	movs	r3, #3
 80062ae:	e2ed      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80062b0:	4b8b      	ldr	r3, [pc, #556]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0304 	and.w	r3, r3, #4
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1f0      	bne.n	800629e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0310 	and.w	r3, r3, #16
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f000 80a9 	beq.w	800641c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062ca:	4b85      	ldr	r3, [pc, #532]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062d4:	4b82      	ldr	r3, [pc, #520]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80062d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80062da:	69bb      	ldr	r3, [r7, #24]
 80062dc:	2b08      	cmp	r3, #8
 80062de:	d007      	beq.n	80062f0 <HAL_RCC_OscConfig+0x308>
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	2b18      	cmp	r3, #24
 80062e4:	d13a      	bne.n	800635c <HAL_RCC_OscConfig+0x374>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d135      	bne.n	800635c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80062f0:	4b7b      	ldr	r3, [pc, #492]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d005      	beq.n	8006308 <HAL_RCC_OscConfig+0x320>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	69db      	ldr	r3, [r3, #28]
 8006300:	2b80      	cmp	r3, #128	@ 0x80
 8006302:	d001      	beq.n	8006308 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e2c1      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006308:	f7fc fad4 	bl	80028b4 <HAL_GetREVID>
 800630c:	4603      	mov	r3, r0
 800630e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006312:	4293      	cmp	r3, r2
 8006314:	d817      	bhi.n	8006346 <HAL_RCC_OscConfig+0x35e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a1b      	ldr	r3, [r3, #32]
 800631a:	2b20      	cmp	r3, #32
 800631c:	d108      	bne.n	8006330 <HAL_RCC_OscConfig+0x348>
 800631e:	4b70      	ldr	r3, [pc, #448]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006326:	4a6e      	ldr	r2, [pc, #440]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006328:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800632c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800632e:	e075      	b.n	800641c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006330:	4b6b      	ldr	r3, [pc, #428]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a1b      	ldr	r3, [r3, #32]
 800633c:	069b      	lsls	r3, r3, #26
 800633e:	4968      	ldr	r1, [pc, #416]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006340:	4313      	orrs	r3, r2
 8006342:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006344:	e06a      	b.n	800641c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006346:	4b66      	ldr	r3, [pc, #408]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	061b      	lsls	r3, r3, #24
 8006354:	4962      	ldr	r1, [pc, #392]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006356:	4313      	orrs	r3, r2
 8006358:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800635a:	e05f      	b.n	800641c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d042      	beq.n	80063ea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006364:	4b5e      	ldr	r3, [pc, #376]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a5d      	ldr	r2, [pc, #372]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 800636a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800636e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006370:	f7fc fa70 	bl	8002854 <HAL_GetTick>
 8006374:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006376:	e008      	b.n	800638a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006378:	f7fc fa6c 	bl	8002854 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	2b02      	cmp	r3, #2
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e280      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800638a:	4b55      	ldr	r3, [pc, #340]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006392:	2b00      	cmp	r3, #0
 8006394:	d0f0      	beq.n	8006378 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006396:	f7fc fa8d 	bl	80028b4 <HAL_GetREVID>
 800639a:	4603      	mov	r3, r0
 800639c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d817      	bhi.n	80063d4 <HAL_RCC_OscConfig+0x3ec>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a1b      	ldr	r3, [r3, #32]
 80063a8:	2b20      	cmp	r3, #32
 80063aa:	d108      	bne.n	80063be <HAL_RCC_OscConfig+0x3d6>
 80063ac:	4b4c      	ldr	r3, [pc, #304]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80063b4:	4a4a      	ldr	r2, [pc, #296]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80063ba:	6053      	str	r3, [r2, #4]
 80063bc:	e02e      	b.n	800641c <HAL_RCC_OscConfig+0x434>
 80063be:	4b48      	ldr	r3, [pc, #288]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	069b      	lsls	r3, r3, #26
 80063cc:	4944      	ldr	r1, [pc, #272]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	604b      	str	r3, [r1, #4]
 80063d2:	e023      	b.n	800641c <HAL_RCC_OscConfig+0x434>
 80063d4:	4b42      	ldr	r3, [pc, #264]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	061b      	lsls	r3, r3, #24
 80063e2:	493f      	ldr	r1, [pc, #252]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063e4:	4313      	orrs	r3, r2
 80063e6:	60cb      	str	r3, [r1, #12]
 80063e8:	e018      	b.n	800641c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80063ea:	4b3d      	ldr	r3, [pc, #244]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a3c      	ldr	r2, [pc, #240]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80063f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f6:	f7fc fa2d 	bl	8002854 <HAL_GetTick>
 80063fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80063fc:	e008      	b.n	8006410 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80063fe:	f7fc fa29 	bl	8002854 <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b02      	cmp	r3, #2
 800640a:	d901      	bls.n	8006410 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e23d      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006410:	4b33      	ldr	r3, [pc, #204]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1f0      	bne.n	80063fe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f003 0308 	and.w	r3, r3, #8
 8006424:	2b00      	cmp	r3, #0
 8006426:	d036      	beq.n	8006496 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d019      	beq.n	8006464 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006430:	4b2b      	ldr	r3, [pc, #172]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006432:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006434:	4a2a      	ldr	r2, [pc, #168]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006436:	f043 0301 	orr.w	r3, r3, #1
 800643a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800643c:	f7fc fa0a 	bl	8002854 <HAL_GetTick>
 8006440:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006442:	e008      	b.n	8006456 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006444:	f7fc fa06 	bl	8002854 <HAL_GetTick>
 8006448:	4602      	mov	r2, r0
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	2b02      	cmp	r3, #2
 8006450:	d901      	bls.n	8006456 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006452:	2303      	movs	r3, #3
 8006454:	e21a      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006456:	4b22      	ldr	r3, [pc, #136]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006458:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d0f0      	beq.n	8006444 <HAL_RCC_OscConfig+0x45c>
 8006462:	e018      	b.n	8006496 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006464:	4b1e      	ldr	r3, [pc, #120]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 8006466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006468:	4a1d      	ldr	r2, [pc, #116]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 800646a:	f023 0301 	bic.w	r3, r3, #1
 800646e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006470:	f7fc f9f0 	bl	8002854 <HAL_GetTick>
 8006474:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006478:	f7fc f9ec 	bl	8002854 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e200      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800648a:	4b15      	ldr	r3, [pc, #84]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 800648c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0320 	and.w	r3, r3, #32
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d039      	beq.n	8006516 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d01c      	beq.n	80064e4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064aa:	4b0d      	ldr	r3, [pc, #52]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a0c      	ldr	r2, [pc, #48]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80064b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80064b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064b6:	f7fc f9cd 	bl	8002854 <HAL_GetTick>
 80064ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064bc:	e008      	b.n	80064d0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064be:	f7fc f9c9 	bl	8002854 <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e1dd      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80064d0:	4b03      	ldr	r3, [pc, #12]	@ (80064e0 <HAL_RCC_OscConfig+0x4f8>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0f0      	beq.n	80064be <HAL_RCC_OscConfig+0x4d6>
 80064dc:	e01b      	b.n	8006516 <HAL_RCC_OscConfig+0x52e>
 80064de:	bf00      	nop
 80064e0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064e4:	4b9b      	ldr	r3, [pc, #620]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a9a      	ldr	r2, [pc, #616]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80064ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80064f0:	f7fc f9b0 	bl	8002854 <HAL_GetTick>
 80064f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80064f6:	e008      	b.n	800650a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064f8:	f7fc f9ac 	bl	8002854 <HAL_GetTick>
 80064fc:	4602      	mov	r2, r0
 80064fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006500:	1ad3      	subs	r3, r2, r3
 8006502:	2b02      	cmp	r3, #2
 8006504:	d901      	bls.n	800650a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006506:	2303      	movs	r3, #3
 8006508:	e1c0      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800650a:	4b92      	ldr	r3, [pc, #584]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1f0      	bne.n	80064f8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b00      	cmp	r3, #0
 8006520:	f000 8081 	beq.w	8006626 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006524:	4b8c      	ldr	r3, [pc, #560]	@ (8006758 <HAL_RCC_OscConfig+0x770>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a8b      	ldr	r2, [pc, #556]	@ (8006758 <HAL_RCC_OscConfig+0x770>)
 800652a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800652e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006530:	f7fc f990 	bl	8002854 <HAL_GetTick>
 8006534:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006538:	f7fc f98c 	bl	8002854 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b64      	cmp	r3, #100	@ 0x64
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e1a0      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800654a:	4b83      	ldr	r3, [pc, #524]	@ (8006758 <HAL_RCC_OscConfig+0x770>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0f0      	beq.n	8006538 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	2b01      	cmp	r3, #1
 800655c:	d106      	bne.n	800656c <HAL_RCC_OscConfig+0x584>
 800655e:	4b7d      	ldr	r3, [pc, #500]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006562:	4a7c      	ldr	r2, [pc, #496]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006564:	f043 0301 	orr.w	r3, r3, #1
 8006568:	6713      	str	r3, [r2, #112]	@ 0x70
 800656a:	e02d      	b.n	80065c8 <HAL_RCC_OscConfig+0x5e0>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10c      	bne.n	800658e <HAL_RCC_OscConfig+0x5a6>
 8006574:	4b77      	ldr	r3, [pc, #476]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006576:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006578:	4a76      	ldr	r2, [pc, #472]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800657a:	f023 0301 	bic.w	r3, r3, #1
 800657e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006580:	4b74      	ldr	r3, [pc, #464]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006582:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006584:	4a73      	ldr	r2, [pc, #460]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006586:	f023 0304 	bic.w	r3, r3, #4
 800658a:	6713      	str	r3, [r2, #112]	@ 0x70
 800658c:	e01c      	b.n	80065c8 <HAL_RCC_OscConfig+0x5e0>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	2b05      	cmp	r3, #5
 8006594:	d10c      	bne.n	80065b0 <HAL_RCC_OscConfig+0x5c8>
 8006596:	4b6f      	ldr	r3, [pc, #444]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800659a:	4a6e      	ldr	r2, [pc, #440]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800659c:	f043 0304 	orr.w	r3, r3, #4
 80065a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80065a2:	4b6c      	ldr	r3, [pc, #432]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a6:	4a6b      	ldr	r2, [pc, #428]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065a8:	f043 0301 	orr.w	r3, r3, #1
 80065ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80065ae:	e00b      	b.n	80065c8 <HAL_RCC_OscConfig+0x5e0>
 80065b0:	4b68      	ldr	r3, [pc, #416]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b4:	4a67      	ldr	r2, [pc, #412]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065b6:	f023 0301 	bic.w	r3, r3, #1
 80065ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80065bc:	4b65      	ldr	r3, [pc, #404]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c0:	4a64      	ldr	r2, [pc, #400]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065c2:	f023 0304 	bic.w	r3, r3, #4
 80065c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d015      	beq.n	80065fc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065d0:	f7fc f940 	bl	8002854 <HAL_GetTick>
 80065d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065d6:	e00a      	b.n	80065ee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065d8:	f7fc f93c 	bl	8002854 <HAL_GetTick>
 80065dc:	4602      	mov	r2, r0
 80065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e0:	1ad3      	subs	r3, r2, r3
 80065e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d901      	bls.n	80065ee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80065ea:	2303      	movs	r3, #3
 80065ec:	e14e      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80065ee:	4b59      	ldr	r3, [pc, #356]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f2:	f003 0302 	and.w	r3, r3, #2
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d0ee      	beq.n	80065d8 <HAL_RCC_OscConfig+0x5f0>
 80065fa:	e014      	b.n	8006626 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065fc:	f7fc f92a 	bl	8002854 <HAL_GetTick>
 8006600:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006602:	e00a      	b.n	800661a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006604:	f7fc f926 	bl	8002854 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006612:	4293      	cmp	r3, r2
 8006614:	d901      	bls.n	800661a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e138      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800661a:	4b4e      	ldr	r3, [pc, #312]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800661c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1ee      	bne.n	8006604 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 812d 	beq.w	800688a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006630:	4b48      	ldr	r3, [pc, #288]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006638:	2b18      	cmp	r3, #24
 800663a:	f000 80bd 	beq.w	80067b8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006642:	2b02      	cmp	r3, #2
 8006644:	f040 809e 	bne.w	8006784 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006648:	4b42      	ldr	r3, [pc, #264]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a41      	ldr	r2, [pc, #260]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800664e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006654:	f7fc f8fe 	bl	8002854 <HAL_GetTick>
 8006658:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800665c:	f7fc f8fa 	bl	8002854 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e10e      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800666e:	4b39      	ldr	r3, [pc, #228]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1f0      	bne.n	800665c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800667a:	4b36      	ldr	r3, [pc, #216]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800667c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800667e:	4b37      	ldr	r3, [pc, #220]	@ (800675c <HAL_RCC_OscConfig+0x774>)
 8006680:	4013      	ands	r3, r2
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800668a:	0112      	lsls	r2, r2, #4
 800668c:	430a      	orrs	r2, r1
 800668e:	4931      	ldr	r1, [pc, #196]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006690:	4313      	orrs	r3, r2
 8006692:	628b      	str	r3, [r1, #40]	@ 0x28
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006698:	3b01      	subs	r3, #1
 800669a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a2:	3b01      	subs	r3, #1
 80066a4:	025b      	lsls	r3, r3, #9
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	431a      	orrs	r2, r3
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ae:	3b01      	subs	r3, #1
 80066b0:	041b      	lsls	r3, r3, #16
 80066b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80066b6:	431a      	orrs	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066bc:	3b01      	subs	r3, #1
 80066be:	061b      	lsls	r3, r3, #24
 80066c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80066c4:	4923      	ldr	r1, [pc, #140]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80066ca:	4b22      	ldr	r3, [pc, #136]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ce:	4a21      	ldr	r2, [pc, #132]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066d0:	f023 0301 	bic.w	r3, r3, #1
 80066d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80066d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066da:	4b21      	ldr	r3, [pc, #132]	@ (8006760 <HAL_RCC_OscConfig+0x778>)
 80066dc:	4013      	ands	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80066e2:	00d2      	lsls	r2, r2, #3
 80066e4:	491b      	ldr	r1, [pc, #108]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066e6:	4313      	orrs	r3, r2
 80066e8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80066ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ee:	f023 020c 	bic.w	r2, r3, #12
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f6:	4917      	ldr	r1, [pc, #92]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80066fc:	4b15      	ldr	r3, [pc, #84]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 80066fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006700:	f023 0202 	bic.w	r2, r3, #2
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006708:	4912      	ldr	r1, [pc, #72]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800670a:	4313      	orrs	r3, r2
 800670c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800670e:	4b11      	ldr	r3, [pc, #68]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006712:	4a10      	ldr	r2, [pc, #64]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006714:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006718:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800671a:	4b0e      	ldr	r3, [pc, #56]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800671c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671e:	4a0d      	ldr	r2, [pc, #52]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006724:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006726:	4b0b      	ldr	r3, [pc, #44]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672a:	4a0a      	ldr	r2, [pc, #40]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 800672c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006730:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006732:	4b08      	ldr	r3, [pc, #32]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006736:	4a07      	ldr	r2, [pc, #28]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006738:	f043 0301 	orr.w	r3, r3, #1
 800673c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800673e:	4b05      	ldr	r3, [pc, #20]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a04      	ldr	r2, [pc, #16]	@ (8006754 <HAL_RCC_OscConfig+0x76c>)
 8006744:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006748:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800674a:	f7fc f883 	bl	8002854 <HAL_GetTick>
 800674e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006750:	e011      	b.n	8006776 <HAL_RCC_OscConfig+0x78e>
 8006752:	bf00      	nop
 8006754:	58024400 	.word	0x58024400
 8006758:	58024800 	.word	0x58024800
 800675c:	fffffc0c 	.word	0xfffffc0c
 8006760:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006764:	f7fc f876 	bl	8002854 <HAL_GetTick>
 8006768:	4602      	mov	r2, r0
 800676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676c:	1ad3      	subs	r3, r2, r3
 800676e:	2b02      	cmp	r3, #2
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e08a      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006776:	4b47      	ldr	r3, [pc, #284]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d0f0      	beq.n	8006764 <HAL_RCC_OscConfig+0x77c>
 8006782:	e082      	b.n	800688a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006784:	4b43      	ldr	r3, [pc, #268]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a42      	ldr	r2, [pc, #264]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 800678a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800678e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006790:	f7fc f860 	bl	8002854 <HAL_GetTick>
 8006794:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006796:	e008      	b.n	80067aa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006798:	f7fc f85c 	bl	8002854 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e070      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067aa:	4b3a      	ldr	r3, [pc, #232]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1f0      	bne.n	8006798 <HAL_RCC_OscConfig+0x7b0>
 80067b6:	e068      	b.n	800688a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80067b8:	4b36      	ldr	r3, [pc, #216]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 80067ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80067be:	4b35      	ldr	r3, [pc, #212]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 80067c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d031      	beq.n	8006830 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	f003 0203 	and.w	r2, r3, #3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d12a      	bne.n	8006830 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	091b      	lsrs	r3, r3, #4
 80067de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d122      	bne.n	8006830 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d11a      	bne.n	8006830 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	0a5b      	lsrs	r3, r3, #9
 80067fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006806:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006808:	429a      	cmp	r2, r3
 800680a:	d111      	bne.n	8006830 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	0c1b      	lsrs	r3, r3, #16
 8006810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006818:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800681a:	429a      	cmp	r2, r3
 800681c:	d108      	bne.n	8006830 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	0e1b      	lsrs	r3, r3, #24
 8006822:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800682a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800682c:	429a      	cmp	r2, r3
 800682e:	d001      	beq.n	8006834 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e02b      	b.n	800688c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006834:	4b17      	ldr	r3, [pc, #92]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006838:	08db      	lsrs	r3, r3, #3
 800683a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800683e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	429a      	cmp	r2, r3
 8006848:	d01f      	beq.n	800688a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800684a:	4b12      	ldr	r3, [pc, #72]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 800684c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684e:	4a11      	ldr	r2, [pc, #68]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006850:	f023 0301 	bic.w	r3, r3, #1
 8006854:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006856:	f7fb fffd 	bl	8002854 <HAL_GetTick>
 800685a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800685c:	bf00      	nop
 800685e:	f7fb fff9 	bl	8002854 <HAL_GetTick>
 8006862:	4602      	mov	r2, r0
 8006864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006866:	4293      	cmp	r3, r2
 8006868:	d0f9      	beq.n	800685e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800686a:	4b0a      	ldr	r3, [pc, #40]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 800686c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800686e:	4b0a      	ldr	r3, [pc, #40]	@ (8006898 <HAL_RCC_OscConfig+0x8b0>)
 8006870:	4013      	ands	r3, r2
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006876:	00d2      	lsls	r2, r2, #3
 8006878:	4906      	ldr	r1, [pc, #24]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 800687a:	4313      	orrs	r3, r2
 800687c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800687e:	4b05      	ldr	r3, [pc, #20]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006882:	4a04      	ldr	r2, [pc, #16]	@ (8006894 <HAL_RCC_OscConfig+0x8ac>)
 8006884:	f043 0301 	orr.w	r3, r3, #1
 8006888:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3730      	adds	r7, #48	@ 0x30
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	58024400 	.word	0x58024400
 8006898:	ffff0007 	.word	0xffff0007

0800689c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b086      	sub	sp, #24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d101      	bne.n	80068b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e19c      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068b0:	4b8a      	ldr	r3, [pc, #552]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 030f 	and.w	r3, r3, #15
 80068b8:	683a      	ldr	r2, [r7, #0]
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d910      	bls.n	80068e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068be:	4b87      	ldr	r3, [pc, #540]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f023 020f 	bic.w	r2, r3, #15
 80068c6:	4985      	ldr	r1, [pc, #532]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ce:	4b83      	ldr	r3, [pc, #524]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 030f 	and.w	r3, r3, #15
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d001      	beq.n	80068e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e184      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f003 0304 	and.w	r3, r3, #4
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d010      	beq.n	800690e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	691a      	ldr	r2, [r3, #16]
 80068f0:	4b7b      	ldr	r3, [pc, #492]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d908      	bls.n	800690e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80068fc:	4b78      	ldr	r3, [pc, #480]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80068fe:	699b      	ldr	r3, [r3, #24]
 8006900:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	4975      	ldr	r1, [pc, #468]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 800690a:	4313      	orrs	r3, r2
 800690c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0308 	and.w	r3, r3, #8
 8006916:	2b00      	cmp	r3, #0
 8006918:	d010      	beq.n	800693c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	695a      	ldr	r2, [r3, #20]
 800691e:	4b70      	ldr	r3, [pc, #448]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006926:	429a      	cmp	r2, r3
 8006928:	d908      	bls.n	800693c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800692a:	4b6d      	ldr	r3, [pc, #436]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	695b      	ldr	r3, [r3, #20]
 8006936:	496a      	ldr	r1, [pc, #424]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006938:	4313      	orrs	r3, r2
 800693a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f003 0310 	and.w	r3, r3, #16
 8006944:	2b00      	cmp	r3, #0
 8006946:	d010      	beq.n	800696a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	699a      	ldr	r2, [r3, #24]
 800694c:	4b64      	ldr	r3, [pc, #400]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 800694e:	69db      	ldr	r3, [r3, #28]
 8006950:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006954:	429a      	cmp	r2, r3
 8006956:	d908      	bls.n	800696a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006958:	4b61      	ldr	r3, [pc, #388]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 800695a:	69db      	ldr	r3, [r3, #28]
 800695c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	495e      	ldr	r1, [pc, #376]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006966:	4313      	orrs	r3, r2
 8006968:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0320 	and.w	r3, r3, #32
 8006972:	2b00      	cmp	r3, #0
 8006974:	d010      	beq.n	8006998 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	69da      	ldr	r2, [r3, #28]
 800697a:	4b59      	ldr	r3, [pc, #356]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 800697c:	6a1b      	ldr	r3, [r3, #32]
 800697e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006982:	429a      	cmp	r2, r3
 8006984:	d908      	bls.n	8006998 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006986:	4b56      	ldr	r3, [pc, #344]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006988:	6a1b      	ldr	r3, [r3, #32]
 800698a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	4953      	ldr	r1, [pc, #332]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006994:	4313      	orrs	r3, r2
 8006996:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d010      	beq.n	80069c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	68da      	ldr	r2, [r3, #12]
 80069a8:	4b4d      	ldr	r3, [pc, #308]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069aa:	699b      	ldr	r3, [r3, #24]
 80069ac:	f003 030f 	and.w	r3, r3, #15
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d908      	bls.n	80069c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069b4:	4b4a      	ldr	r3, [pc, #296]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	f023 020f 	bic.w	r2, r3, #15
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	4947      	ldr	r1, [pc, #284]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069c2:	4313      	orrs	r3, r2
 80069c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d055      	beq.n	8006a7e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80069d2:	4b43      	ldr	r3, [pc, #268]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	4940      	ldr	r1, [pc, #256]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	d107      	bne.n	80069fc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069ec:	4b3c      	ldr	r3, [pc, #240]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d121      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e0f6      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	2b03      	cmp	r3, #3
 8006a02:	d107      	bne.n	8006a14 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a04:	4b36      	ldr	r3, [pc, #216]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d115      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a10:	2301      	movs	r3, #1
 8006a12:	e0ea      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d107      	bne.n	8006a2c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006a1c:	4b30      	ldr	r3, [pc, #192]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d109      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e0de      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a2c:	4b2c      	ldr	r3, [pc, #176]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0304 	and.w	r3, r3, #4
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e0d6      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a3c:	4b28      	ldr	r3, [pc, #160]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	f023 0207 	bic.w	r2, r3, #7
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	4925      	ldr	r1, [pc, #148]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a4e:	f7fb ff01 	bl	8002854 <HAL_GetTick>
 8006a52:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a54:	e00a      	b.n	8006a6c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a56:	f7fb fefd 	bl	8002854 <HAL_GetTick>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	1ad3      	subs	r3, r2, r3
 8006a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d901      	bls.n	8006a6c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e0be      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	00db      	lsls	r3, r3, #3
 8006a7a:	429a      	cmp	r2, r3
 8006a7c:	d1eb      	bne.n	8006a56 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0302 	and.w	r3, r3, #2
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d010      	beq.n	8006aac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	68da      	ldr	r2, [r3, #12]
 8006a8e:	4b14      	ldr	r3, [pc, #80]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a90:	699b      	ldr	r3, [r3, #24]
 8006a92:	f003 030f 	and.w	r3, r3, #15
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d208      	bcs.n	8006aac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a9a:	4b11      	ldr	r3, [pc, #68]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	f023 020f 	bic.w	r2, r3, #15
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	490e      	ldr	r1, [pc, #56]	@ (8006ae0 <HAL_RCC_ClockConfig+0x244>)
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006aac:	4b0b      	ldr	r3, [pc, #44]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 030f 	and.w	r3, r3, #15
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d214      	bcs.n	8006ae4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aba:	4b08      	ldr	r3, [pc, #32]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f023 020f 	bic.w	r2, r3, #15
 8006ac2:	4906      	ldr	r1, [pc, #24]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aca:	4b04      	ldr	r3, [pc, #16]	@ (8006adc <HAL_RCC_ClockConfig+0x240>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f003 030f 	and.w	r3, r3, #15
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d005      	beq.n	8006ae4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e086      	b.n	8006bea <HAL_RCC_ClockConfig+0x34e>
 8006adc:	52002000 	.word	0x52002000
 8006ae0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f003 0304 	and.w	r3, r3, #4
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d010      	beq.n	8006b12 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	691a      	ldr	r2, [r3, #16]
 8006af4:	4b3f      	ldr	r3, [pc, #252]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d208      	bcs.n	8006b12 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006b00:	4b3c      	ldr	r3, [pc, #240]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b02:	699b      	ldr	r3, [r3, #24]
 8006b04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	4939      	ldr	r1, [pc, #228]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0308 	and.w	r3, r3, #8
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d010      	beq.n	8006b40 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	695a      	ldr	r2, [r3, #20]
 8006b22:	4b34      	ldr	r3, [pc, #208]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d208      	bcs.n	8006b40 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006b2e:	4b31      	ldr	r3, [pc, #196]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b30:	69db      	ldr	r3, [r3, #28]
 8006b32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	695b      	ldr	r3, [r3, #20]
 8006b3a:	492e      	ldr	r1, [pc, #184]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0310 	and.w	r3, r3, #16
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d010      	beq.n	8006b6e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	699a      	ldr	r2, [r3, #24]
 8006b50:	4b28      	ldr	r3, [pc, #160]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d208      	bcs.n	8006b6e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006b5c:	4b25      	ldr	r3, [pc, #148]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b5e:	69db      	ldr	r3, [r3, #28]
 8006b60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	699b      	ldr	r3, [r3, #24]
 8006b68:	4922      	ldr	r1, [pc, #136]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0320 	and.w	r3, r3, #32
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d010      	beq.n	8006b9c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	69da      	ldr	r2, [r3, #28]
 8006b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b80:	6a1b      	ldr	r3, [r3, #32]
 8006b82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d208      	bcs.n	8006b9c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	69db      	ldr	r3, [r3, #28]
 8006b96:	4917      	ldr	r1, [pc, #92]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006b9c:	f000 f834 	bl	8006c08 <HAL_RCC_GetSysClockFreq>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	4b14      	ldr	r3, [pc, #80]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	0a1b      	lsrs	r3, r3, #8
 8006ba8:	f003 030f 	and.w	r3, r3, #15
 8006bac:	4912      	ldr	r1, [pc, #72]	@ (8006bf8 <HAL_RCC_ClockConfig+0x35c>)
 8006bae:	5ccb      	ldrb	r3, [r1, r3]
 8006bb0:	f003 031f 	and.w	r3, r3, #31
 8006bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006bb8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006bba:	4b0e      	ldr	r3, [pc, #56]	@ (8006bf4 <HAL_RCC_ClockConfig+0x358>)
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	f003 030f 	and.w	r3, r3, #15
 8006bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8006bf8 <HAL_RCC_ClockConfig+0x35c>)
 8006bc4:	5cd3      	ldrb	r3, [r2, r3]
 8006bc6:	f003 031f 	and.w	r3, r3, #31
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	fa22 f303 	lsr.w	r3, r2, r3
 8006bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8006bfc <HAL_RCC_ClockConfig+0x360>)
 8006bd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006bd4:	4a0a      	ldr	r2, [pc, #40]	@ (8006c00 <HAL_RCC_ClockConfig+0x364>)
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006bda:	4b0a      	ldr	r3, [pc, #40]	@ (8006c04 <HAL_RCC_ClockConfig+0x368>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7fb f94e 	bl	8001e80 <HAL_InitTick>
 8006be4:	4603      	mov	r3, r0
 8006be6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3718      	adds	r7, #24
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	58024400 	.word	0x58024400
 8006bf8:	080168a0 	.word	0x080168a0
 8006bfc:	240020dc 	.word	0x240020dc
 8006c00:	240020d8 	.word	0x240020d8
 8006c04:	240020e0 	.word	0x240020e0

08006c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b089      	sub	sp, #36	@ 0x24
 8006c0c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c0e:	4bb3      	ldr	r3, [pc, #716]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c16:	2b18      	cmp	r3, #24
 8006c18:	f200 8155 	bhi.w	8006ec6 <HAL_RCC_GetSysClockFreq+0x2be>
 8006c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c24 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c22:	bf00      	nop
 8006c24:	08006c89 	.word	0x08006c89
 8006c28:	08006ec7 	.word	0x08006ec7
 8006c2c:	08006ec7 	.word	0x08006ec7
 8006c30:	08006ec7 	.word	0x08006ec7
 8006c34:	08006ec7 	.word	0x08006ec7
 8006c38:	08006ec7 	.word	0x08006ec7
 8006c3c:	08006ec7 	.word	0x08006ec7
 8006c40:	08006ec7 	.word	0x08006ec7
 8006c44:	08006caf 	.word	0x08006caf
 8006c48:	08006ec7 	.word	0x08006ec7
 8006c4c:	08006ec7 	.word	0x08006ec7
 8006c50:	08006ec7 	.word	0x08006ec7
 8006c54:	08006ec7 	.word	0x08006ec7
 8006c58:	08006ec7 	.word	0x08006ec7
 8006c5c:	08006ec7 	.word	0x08006ec7
 8006c60:	08006ec7 	.word	0x08006ec7
 8006c64:	08006cb5 	.word	0x08006cb5
 8006c68:	08006ec7 	.word	0x08006ec7
 8006c6c:	08006ec7 	.word	0x08006ec7
 8006c70:	08006ec7 	.word	0x08006ec7
 8006c74:	08006ec7 	.word	0x08006ec7
 8006c78:	08006ec7 	.word	0x08006ec7
 8006c7c:	08006ec7 	.word	0x08006ec7
 8006c80:	08006ec7 	.word	0x08006ec7
 8006c84:	08006cbb 	.word	0x08006cbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006c88:	4b94      	ldr	r3, [pc, #592]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0320 	and.w	r3, r3, #32
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d009      	beq.n	8006ca8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c94:	4b91      	ldr	r3, [pc, #580]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	08db      	lsrs	r3, r3, #3
 8006c9a:	f003 0303 	and.w	r3, r3, #3
 8006c9e:	4a90      	ldr	r2, [pc, #576]	@ (8006ee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006ca6:	e111      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006ca8:	4b8d      	ldr	r3, [pc, #564]	@ (8006ee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006caa:	61bb      	str	r3, [r7, #24]
      break;
 8006cac:	e10e      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006cae:	4b8d      	ldr	r3, [pc, #564]	@ (8006ee4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006cb0:	61bb      	str	r3, [r7, #24]
      break;
 8006cb2:	e10b      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006cb6:	61bb      	str	r3, [r7, #24]
      break;
 8006cb8:	e108      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006cba:	4b88      	ldr	r3, [pc, #544]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006cc4:	4b85      	ldr	r3, [pc, #532]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc8:	091b      	lsrs	r3, r3, #4
 8006cca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006cd0:	4b82      	ldr	r3, [pc, #520]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006cda:	4b80      	ldr	r3, [pc, #512]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006cdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cde:	08db      	lsrs	r3, r3, #3
 8006ce0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	fb02 f303 	mul.w	r3, r2, r3
 8006cea:	ee07 3a90 	vmov	s15, r3
 8006cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cf2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	f000 80e1 	beq.w	8006ec0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	f000 8083 	beq.w	8006e0c <HAL_RCC_GetSysClockFreq+0x204>
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	f200 80a1 	bhi.w	8006e50 <HAL_RCC_GetSysClockFreq+0x248>
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <HAL_RCC_GetSysClockFreq+0x114>
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d056      	beq.n	8006dc8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006d1a:	e099      	b.n	8006e50 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f003 0320 	and.w	r3, r3, #32
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d02d      	beq.n	8006d84 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006d28:	4b6c      	ldr	r3, [pc, #432]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	08db      	lsrs	r3, r3, #3
 8006d2e:	f003 0303 	and.w	r3, r3, #3
 8006d32:	4a6b      	ldr	r2, [pc, #428]	@ (8006ee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006d34:	fa22 f303 	lsr.w	r3, r2, r3
 8006d38:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	ee07 3a90 	vmov	s15, r3
 8006d40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	ee07 3a90 	vmov	s15, r3
 8006d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d52:	4b62      	ldr	r3, [pc, #392]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d5a:	ee07 3a90 	vmov	s15, r3
 8006d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d62:	ed97 6a02 	vldr	s12, [r7, #8]
 8006d66:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006eec <HAL_RCC_GetSysClockFreq+0x2e4>
 8006d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d7e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006d82:	e087      	b.n	8006e94 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	ee07 3a90 	vmov	s15, r3
 8006d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d8e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006ef0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d96:	4b51      	ldr	r3, [pc, #324]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d9e:	ee07 3a90 	vmov	s15, r3
 8006da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da6:	ed97 6a02 	vldr	s12, [r7, #8]
 8006daa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006eec <HAL_RCC_GetSysClockFreq+0x2e4>
 8006dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006dc6:	e065      	b.n	8006e94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	ee07 3a90 	vmov	s15, r3
 8006dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006ef4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006dd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dda:	4b40      	ldr	r3, [pc, #256]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dea:	ed97 6a02 	vldr	s12, [r7, #8]
 8006dee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006eec <HAL_RCC_GetSysClockFreq+0x2e4>
 8006df2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e0a:	e043      	b.n	8006e94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e0c:	693b      	ldr	r3, [r7, #16]
 8006e0e:	ee07 3a90 	vmov	s15, r3
 8006e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e16:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006ef8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006e1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e26:	ee07 3a90 	vmov	s15, r3
 8006e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e32:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006eec <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e4e:	e021      	b.n	8006e94 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	ee07 3a90 	vmov	s15, r3
 8006e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e5a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006ef4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006e5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e62:	4b1e      	ldr	r3, [pc, #120]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e6a:	ee07 3a90 	vmov	s15, r3
 8006e6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e72:	ed97 6a02 	vldr	s12, [r7, #8]
 8006e76:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006eec <HAL_RCC_GetSysClockFreq+0x2e4>
 8006e7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006e92:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006e94:	4b11      	ldr	r3, [pc, #68]	@ (8006edc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e98:	0a5b      	lsrs	r3, r3, #9
 8006e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	ee07 3a90 	vmov	s15, r3
 8006ea8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006eac:	edd7 6a07 	vldr	s13, [r7, #28]
 8006eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006eb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eb8:	ee17 3a90 	vmov	r3, s15
 8006ebc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006ebe:	e005      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61bb      	str	r3, [r7, #24]
      break;
 8006ec4:	e002      	b.n	8006ecc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006ec6:	4b07      	ldr	r3, [pc, #28]	@ (8006ee4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ec8:	61bb      	str	r3, [r7, #24]
      break;
 8006eca:	bf00      	nop
  }

  return sysclockfreq;
 8006ecc:	69bb      	ldr	r3, [r7, #24]
}
 8006ece:	4618      	mov	r0, r3
 8006ed0:	3724      	adds	r7, #36	@ 0x24
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed8:	4770      	bx	lr
 8006eda:	bf00      	nop
 8006edc:	58024400 	.word	0x58024400
 8006ee0:	03d09000 	.word	0x03d09000
 8006ee4:	003d0900 	.word	0x003d0900
 8006ee8:	007a1200 	.word	0x007a1200
 8006eec:	46000000 	.word	0x46000000
 8006ef0:	4c742400 	.word	0x4c742400
 8006ef4:	4a742400 	.word	0x4a742400
 8006ef8:	4af42400 	.word	0x4af42400

08006efc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006f02:	f7ff fe81 	bl	8006c08 <HAL_RCC_GetSysClockFreq>
 8006f06:	4602      	mov	r2, r0
 8006f08:	4b10      	ldr	r3, [pc, #64]	@ (8006f4c <HAL_RCC_GetHCLKFreq+0x50>)
 8006f0a:	699b      	ldr	r3, [r3, #24]
 8006f0c:	0a1b      	lsrs	r3, r3, #8
 8006f0e:	f003 030f 	and.w	r3, r3, #15
 8006f12:	490f      	ldr	r1, [pc, #60]	@ (8006f50 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f14:	5ccb      	ldrb	r3, [r1, r3]
 8006f16:	f003 031f 	and.w	r3, r3, #31
 8006f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006f20:	4b0a      	ldr	r3, [pc, #40]	@ (8006f4c <HAL_RCC_GetHCLKFreq+0x50>)
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	f003 030f 	and.w	r3, r3, #15
 8006f28:	4a09      	ldr	r2, [pc, #36]	@ (8006f50 <HAL_RCC_GetHCLKFreq+0x54>)
 8006f2a:	5cd3      	ldrb	r3, [r2, r3]
 8006f2c:	f003 031f 	and.w	r3, r3, #31
 8006f30:	687a      	ldr	r2, [r7, #4]
 8006f32:	fa22 f303 	lsr.w	r3, r2, r3
 8006f36:	4a07      	ldr	r2, [pc, #28]	@ (8006f54 <HAL_RCC_GetHCLKFreq+0x58>)
 8006f38:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f3a:	4a07      	ldr	r2, [pc, #28]	@ (8006f58 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006f40:	4b04      	ldr	r3, [pc, #16]	@ (8006f54 <HAL_RCC_GetHCLKFreq+0x58>)
 8006f42:	681b      	ldr	r3, [r3, #0]
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3708      	adds	r7, #8
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	58024400 	.word	0x58024400
 8006f50:	080168a0 	.word	0x080168a0
 8006f54:	240020dc 	.word	0x240020dc
 8006f58:	240020d8 	.word	0x240020d8

08006f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006f60:	f7ff ffcc 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8006f64:	4602      	mov	r2, r0
 8006f66:	4b06      	ldr	r3, [pc, #24]	@ (8006f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f68:	69db      	ldr	r3, [r3, #28]
 8006f6a:	091b      	lsrs	r3, r3, #4
 8006f6c:	f003 0307 	and.w	r3, r3, #7
 8006f70:	4904      	ldr	r1, [pc, #16]	@ (8006f84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f72:	5ccb      	ldrb	r3, [r1, r3]
 8006f74:	f003 031f 	and.w	r3, r3, #31
 8006f78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	58024400 	.word	0x58024400
 8006f84:	080168a0 	.word	0x080168a0

08006f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006f8c:	f7ff ffb6 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8006f90:	4602      	mov	r2, r0
 8006f92:	4b06      	ldr	r3, [pc, #24]	@ (8006fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f94:	69db      	ldr	r3, [r3, #28]
 8006f96:	0a1b      	lsrs	r3, r3, #8
 8006f98:	f003 0307 	and.w	r3, r3, #7
 8006f9c:	4904      	ldr	r1, [pc, #16]	@ (8006fb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f9e:	5ccb      	ldrb	r3, [r1, r3]
 8006fa0:	f003 031f 	and.w	r3, r3, #31
 8006fa4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	bd80      	pop	{r7, pc}
 8006fac:	58024400 	.word	0x58024400
 8006fb0:	080168a0 	.word	0x080168a0

08006fb4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	223f      	movs	r2, #63	@ 0x3f
 8006fc2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	f003 0207 	and.w	r2, r3, #7
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006fd0:	4b17      	ldr	r3, [pc, #92]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006fdc:	4b14      	ldr	r3, [pc, #80]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	f003 020f 	and.w	r2, r3, #15
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006fe8:	4b11      	ldr	r3, [pc, #68]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006ff4:	4b0e      	ldr	r3, [pc, #56]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8006ff6:	69db      	ldr	r3, [r3, #28]
 8006ff8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007000:	4b0b      	ldr	r3, [pc, #44]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 8007002:	69db      	ldr	r3, [r3, #28]
 8007004:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800700c:	4b08      	ldr	r3, [pc, #32]	@ (8007030 <HAL_RCC_GetClockConfig+0x7c>)
 800700e:	6a1b      	ldr	r3, [r3, #32]
 8007010:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007018:	4b06      	ldr	r3, [pc, #24]	@ (8007034 <HAL_RCC_GetClockConfig+0x80>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 020f 	and.w	r2, r3, #15
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	601a      	str	r2, [r3, #0]
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	58024400 	.word	0x58024400
 8007034:	52002000 	.word	0x52002000

08007038 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800703c:	b0ca      	sub	sp, #296	@ 0x128
 800703e:	af00      	add	r7, sp, #0
 8007040:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007044:	2300      	movs	r3, #0
 8007046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800704a:	2300      	movs	r3, #0
 800704c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007058:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800705c:	2500      	movs	r5, #0
 800705e:	ea54 0305 	orrs.w	r3, r4, r5
 8007062:	d049      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007068:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800706a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800706e:	d02f      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007070:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007074:	d828      	bhi.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007076:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800707a:	d01a      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800707c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007080:	d822      	bhi.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007086:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800708a:	d007      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800708c:	e01c      	b.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800708e:	4bb8      	ldr	r3, [pc, #736]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007092:	4ab7      	ldr	r2, [pc, #732]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007098:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800709a:	e01a      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800709c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070a0:	3308      	adds	r3, #8
 80070a2:	2102      	movs	r1, #2
 80070a4:	4618      	mov	r0, r3
 80070a6:	f002 fb61 	bl	800976c <RCCEx_PLL2_Config>
 80070aa:	4603      	mov	r3, r0
 80070ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070b0:	e00f      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80070b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070b6:	3328      	adds	r3, #40	@ 0x28
 80070b8:	2102      	movs	r1, #2
 80070ba:	4618      	mov	r0, r3
 80070bc:	f002 fc08 	bl	80098d0 <RCCEx_PLL3_Config>
 80070c0:	4603      	mov	r3, r0
 80070c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80070c6:	e004      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070ce:	e000      	b.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80070d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10a      	bne.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80070da:	4ba5      	ldr	r3, [pc, #660]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070de:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80070e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80070e8:	4aa1      	ldr	r2, [pc, #644]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80070ea:	430b      	orrs	r3, r1
 80070ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80070ee:	e003      	b.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80070f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007104:	f04f 0900 	mov.w	r9, #0
 8007108:	ea58 0309 	orrs.w	r3, r8, r9
 800710c:	d047      	beq.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800710e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007114:	2b04      	cmp	r3, #4
 8007116:	d82a      	bhi.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007118:	a201      	add	r2, pc, #4	@ (adr r2, 8007120 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800711a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711e:	bf00      	nop
 8007120:	08007135 	.word	0x08007135
 8007124:	08007143 	.word	0x08007143
 8007128:	08007159 	.word	0x08007159
 800712c:	08007177 	.word	0x08007177
 8007130:	08007177 	.word	0x08007177
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007134:	4b8e      	ldr	r3, [pc, #568]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007138:	4a8d      	ldr	r2, [pc, #564]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800713a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800713e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007140:	e01a      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007146:	3308      	adds	r3, #8
 8007148:	2100      	movs	r1, #0
 800714a:	4618      	mov	r0, r3
 800714c:	f002 fb0e 	bl	800976c <RCCEx_PLL2_Config>
 8007150:	4603      	mov	r3, r0
 8007152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007156:	e00f      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715c:	3328      	adds	r3, #40	@ 0x28
 800715e:	2100      	movs	r1, #0
 8007160:	4618      	mov	r0, r3
 8007162:	f002 fbb5 	bl	80098d0 <RCCEx_PLL3_Config>
 8007166:	4603      	mov	r3, r0
 8007168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800716c:	e004      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007174:	e000      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10a      	bne.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007180:	4b7b      	ldr	r3, [pc, #492]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007184:	f023 0107 	bic.w	r1, r3, #7
 8007188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800718e:	4a78      	ldr	r2, [pc, #480]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007190:	430b      	orrs	r3, r1
 8007192:	6513      	str	r3, [r2, #80]	@ 0x50
 8007194:	e003      	b.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800719a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800719e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80071aa:	f04f 0b00 	mov.w	fp, #0
 80071ae:	ea5a 030b 	orrs.w	r3, sl, fp
 80071b2:	d04c      	beq.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80071b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071be:	d030      	beq.n	8007222 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80071c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071c4:	d829      	bhi.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80071c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80071c8:	d02d      	beq.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80071ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80071cc:	d825      	bhi.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80071ce:	2b80      	cmp	r3, #128	@ 0x80
 80071d0:	d018      	beq.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80071d2:	2b80      	cmp	r3, #128	@ 0x80
 80071d4:	d821      	bhi.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80071da:	2b40      	cmp	r3, #64	@ 0x40
 80071dc:	d007      	beq.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80071de:	e01c      	b.n	800721a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80071e0:	4b63      	ldr	r3, [pc, #396]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071e4:	4a62      	ldr	r2, [pc, #392]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80071ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80071ec:	e01c      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f2:	3308      	adds	r3, #8
 80071f4:	2100      	movs	r1, #0
 80071f6:	4618      	mov	r0, r3
 80071f8:	f002 fab8 	bl	800976c <RCCEx_PLL2_Config>
 80071fc:	4603      	mov	r3, r0
 80071fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007202:	e011      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007208:	3328      	adds	r3, #40	@ 0x28
 800720a:	2100      	movs	r1, #0
 800720c:	4618      	mov	r0, r3
 800720e:	f002 fb5f 	bl	80098d0 <RCCEx_PLL3_Config>
 8007212:	4603      	mov	r3, r0
 8007214:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007218:	e006      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007220:	e002      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007222:	bf00      	nop
 8007224:	e000      	b.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007226:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007228:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800722c:	2b00      	cmp	r3, #0
 800722e:	d10a      	bne.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007230:	4b4f      	ldr	r3, [pc, #316]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007234:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800723c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800723e:	4a4c      	ldr	r2, [pc, #304]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007240:	430b      	orrs	r3, r1
 8007242:	6513      	str	r3, [r2, #80]	@ 0x50
 8007244:	e003      	b.n	800724e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007246:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800724a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800724e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800725a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800725e:	2300      	movs	r3, #0
 8007260:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007264:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007268:	460b      	mov	r3, r1
 800726a:	4313      	orrs	r3, r2
 800726c:	d053      	beq.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800726e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007272:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007276:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800727a:	d035      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800727c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007280:	d82e      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007282:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007286:	d031      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007288:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800728c:	d828      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800728e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007292:	d01a      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007294:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007298:	d822      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800729a:	2b00      	cmp	r3, #0
 800729c:	d003      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800729e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072a2:	d007      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80072a4:	e01c      	b.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072a6:	4b32      	ldr	r3, [pc, #200]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072aa:	4a31      	ldr	r2, [pc, #196]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072b2:	e01c      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072b8:	3308      	adds	r3, #8
 80072ba:	2100      	movs	r1, #0
 80072bc:	4618      	mov	r0, r3
 80072be:	f002 fa55 	bl	800976c <RCCEx_PLL2_Config>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072c8:	e011      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ce:	3328      	adds	r3, #40	@ 0x28
 80072d0:	2100      	movs	r1, #0
 80072d2:	4618      	mov	r0, r3
 80072d4:	f002 fafc 	bl	80098d0 <RCCEx_PLL3_Config>
 80072d8:	4603      	mov	r3, r0
 80072da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072de:	e006      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072e6:	e002      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80072e8:	bf00      	nop
 80072ea:	e000      	b.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80072ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d10b      	bne.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80072f6:	4b1e      	ldr	r3, [pc, #120]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072fa:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80072fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007302:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007306:	4a1a      	ldr	r2, [pc, #104]	@ (8007370 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007308:	430b      	orrs	r3, r1
 800730a:	6593      	str	r3, [r2, #88]	@ 0x58
 800730c:	e003      	b.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800730e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007312:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800731a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007322:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007326:	2300      	movs	r3, #0
 8007328:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800732c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007330:	460b      	mov	r3, r1
 8007332:	4313      	orrs	r3, r2
 8007334:	d056      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800733a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800733e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007342:	d038      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007344:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007348:	d831      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800734a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800734e:	d034      	beq.n	80073ba <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007350:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007354:	d82b      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007356:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800735a:	d01d      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800735c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007360:	d825      	bhi.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007362:	2b00      	cmp	r3, #0
 8007364:	d006      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007366:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800736a:	d00a      	beq.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800736c:	e01f      	b.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x376>
 800736e:	bf00      	nop
 8007370:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007374:	4ba2      	ldr	r3, [pc, #648]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007378:	4aa1      	ldr	r2, [pc, #644]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800737a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800737e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007380:	e01c      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007386:	3308      	adds	r3, #8
 8007388:	2100      	movs	r1, #0
 800738a:	4618      	mov	r0, r3
 800738c:	f002 f9ee 	bl	800976c <RCCEx_PLL2_Config>
 8007390:	4603      	mov	r3, r0
 8007392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007396:	e011      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800739c:	3328      	adds	r3, #40	@ 0x28
 800739e:	2100      	movs	r1, #0
 80073a0:	4618      	mov	r0, r3
 80073a2:	f002 fa95 	bl	80098d0 <RCCEx_PLL3_Config>
 80073a6:	4603      	mov	r3, r0
 80073a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073ac:	e006      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073b4:	e002      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80073b6:	bf00      	nop
 80073b8:	e000      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80073ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10b      	bne.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80073c4:	4b8e      	ldr	r3, [pc, #568]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073c8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80073cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80073d4:	4a8a      	ldr	r2, [pc, #552]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80073d6:	430b      	orrs	r3, r1
 80073d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80073da:	e003      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80073e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ec:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80073f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80073f4:	2300      	movs	r3, #0
 80073f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80073fa:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80073fe:	460b      	mov	r3, r1
 8007400:	4313      	orrs	r3, r2
 8007402:	d03a      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800740a:	2b30      	cmp	r3, #48	@ 0x30
 800740c:	d01f      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800740e:	2b30      	cmp	r3, #48	@ 0x30
 8007410:	d819      	bhi.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007412:	2b20      	cmp	r3, #32
 8007414:	d00c      	beq.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007416:	2b20      	cmp	r3, #32
 8007418:	d815      	bhi.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800741a:	2b00      	cmp	r3, #0
 800741c:	d019      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800741e:	2b10      	cmp	r3, #16
 8007420:	d111      	bne.n	8007446 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007422:	4b77      	ldr	r3, [pc, #476]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007426:	4a76      	ldr	r2, [pc, #472]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800742c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800742e:	e011      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007430:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007434:	3308      	adds	r3, #8
 8007436:	2102      	movs	r1, #2
 8007438:	4618      	mov	r0, r3
 800743a:	f002 f997 	bl	800976c <RCCEx_PLL2_Config>
 800743e:	4603      	mov	r3, r0
 8007440:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007444:	e006      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800744c:	e002      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800744e:	bf00      	nop
 8007450:	e000      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007452:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007458:	2b00      	cmp	r3, #0
 800745a:	d10a      	bne.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800745c:	4b68      	ldr	r3, [pc, #416]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800745e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007460:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800746a:	4a65      	ldr	r2, [pc, #404]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800746c:	430b      	orrs	r3, r1
 800746e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007470:	e003      	b.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800747a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800747e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007482:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007486:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800748a:	2300      	movs	r3, #0
 800748c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007490:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007494:	460b      	mov	r3, r1
 8007496:	4313      	orrs	r3, r2
 8007498:	d051      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800749a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800749e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074a4:	d035      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80074a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074aa:	d82e      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80074ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074b0:	d031      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80074b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074b6:	d828      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80074b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074bc:	d01a      	beq.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80074be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074c2:	d822      	bhi.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d003      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80074c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074cc:	d007      	beq.n	80074de <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80074ce:	e01c      	b.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074d0:	4b4b      	ldr	r3, [pc, #300]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d4:	4a4a      	ldr	r2, [pc, #296]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074dc:	e01c      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e2:	3308      	adds	r3, #8
 80074e4:	2100      	movs	r1, #0
 80074e6:	4618      	mov	r0, r3
 80074e8:	f002 f940 	bl	800976c <RCCEx_PLL2_Config>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80074f2:	e011      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f8:	3328      	adds	r3, #40	@ 0x28
 80074fa:	2100      	movs	r1, #0
 80074fc:	4618      	mov	r0, r3
 80074fe:	f002 f9e7 	bl	80098d0 <RCCEx_PLL3_Config>
 8007502:	4603      	mov	r3, r0
 8007504:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007508:	e006      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007510:	e002      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007512:	bf00      	nop
 8007514:	e000      	b.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007516:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10a      	bne.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007520:	4b37      	ldr	r3, [pc, #220]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007524:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800752c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800752e:	4a34      	ldr	r2, [pc, #208]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007530:	430b      	orrs	r3, r1
 8007532:	6513      	str	r3, [r2, #80]	@ 0x50
 8007534:	e003      	b.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800753a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800753e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800754a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800754e:	2300      	movs	r3, #0
 8007550:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007554:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007558:	460b      	mov	r3, r1
 800755a:	4313      	orrs	r3, r2
 800755c:	d056      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800755e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007564:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007568:	d033      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800756a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800756e:	d82c      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007570:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007574:	d02f      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007576:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800757a:	d826      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 800757c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007580:	d02b      	beq.n	80075da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007582:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007586:	d820      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007588:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800758c:	d012      	beq.n	80075b4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800758e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007592:	d81a      	bhi.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007594:	2b00      	cmp	r3, #0
 8007596:	d022      	beq.n	80075de <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800759c:	d115      	bne.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800759e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075a2:	3308      	adds	r3, #8
 80075a4:	2101      	movs	r1, #1
 80075a6:	4618      	mov	r0, r3
 80075a8:	f002 f8e0 	bl	800976c <RCCEx_PLL2_Config>
 80075ac:	4603      	mov	r3, r0
 80075ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075b2:	e015      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b8:	3328      	adds	r3, #40	@ 0x28
 80075ba:	2101      	movs	r1, #1
 80075bc:	4618      	mov	r0, r3
 80075be:	f002 f987 	bl	80098d0 <RCCEx_PLL3_Config>
 80075c2:	4603      	mov	r3, r0
 80075c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075c8:	e00a      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075d0:	e006      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80075d2:	bf00      	nop
 80075d4:	e004      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80075d6:	bf00      	nop
 80075d8:	e002      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80075da:	bf00      	nop
 80075dc:	e000      	b.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80075de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10d      	bne.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80075e8:	4b05      	ldr	r3, [pc, #20]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075ec:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80075f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075f6:	4a02      	ldr	r2, [pc, #8]	@ (8007600 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075f8:	430b      	orrs	r3, r1
 80075fa:	6513      	str	r3, [r2, #80]	@ 0x50
 80075fc:	e006      	b.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80075fe:	bf00      	nop
 8007600:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007608:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800760c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007614:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007618:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800761c:	2300      	movs	r3, #0
 800761e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007622:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007626:	460b      	mov	r3, r1
 8007628:	4313      	orrs	r3, r2
 800762a:	d055      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800762c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007630:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007634:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007638:	d033      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800763a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800763e:	d82c      	bhi.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007644:	d02f      	beq.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764a:	d826      	bhi.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800764c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007650:	d02b      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007652:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007656:	d820      	bhi.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007658:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800765c:	d012      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800765e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007662:	d81a      	bhi.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007664:	2b00      	cmp	r3, #0
 8007666:	d022      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007668:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800766c:	d115      	bne.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800766e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007672:	3308      	adds	r3, #8
 8007674:	2101      	movs	r1, #1
 8007676:	4618      	mov	r0, r3
 8007678:	f002 f878 	bl	800976c <RCCEx_PLL2_Config>
 800767c:	4603      	mov	r3, r0
 800767e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007682:	e015      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007688:	3328      	adds	r3, #40	@ 0x28
 800768a:	2101      	movs	r1, #1
 800768c:	4618      	mov	r0, r3
 800768e:	f002 f91f 	bl	80098d0 <RCCEx_PLL3_Config>
 8007692:	4603      	mov	r3, r0
 8007694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007698:	e00a      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076a0:	e006      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80076a2:	bf00      	nop
 80076a4:	e004      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80076a6:	bf00      	nop
 80076a8:	e002      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80076aa:	bf00      	nop
 80076ac:	e000      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80076ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d10b      	bne.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80076b8:	4ba3      	ldr	r3, [pc, #652]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076bc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80076c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80076c8:	4a9f      	ldr	r2, [pc, #636]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80076ca:	430b      	orrs	r3, r1
 80076cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80076ce:	e003      	b.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80076d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80076e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076e8:	2300      	movs	r3, #0
 80076ea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80076ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076f2:	460b      	mov	r3, r1
 80076f4:	4313      	orrs	r3, r2
 80076f6:	d037      	beq.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80076f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007702:	d00e      	beq.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007704:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007708:	d816      	bhi.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800770a:	2b00      	cmp	r3, #0
 800770c:	d018      	beq.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800770e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007712:	d111      	bne.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007714:	4b8c      	ldr	r3, [pc, #560]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007718:	4a8b      	ldr	r2, [pc, #556]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800771a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800771e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007720:	e00f      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007726:	3308      	adds	r3, #8
 8007728:	2101      	movs	r1, #1
 800772a:	4618      	mov	r0, r3
 800772c:	f002 f81e 	bl	800976c <RCCEx_PLL2_Config>
 8007730:	4603      	mov	r3, r0
 8007732:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007736:	e004      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007738:	2301      	movs	r3, #1
 800773a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800773e:	e000      	b.n	8007742 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007740:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10a      	bne.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800774a:	4b7f      	ldr	r3, [pc, #508]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800774c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800774e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007756:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007758:	4a7b      	ldr	r2, [pc, #492]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800775a:	430b      	orrs	r3, r1
 800775c:	6513      	str	r3, [r2, #80]	@ 0x50
 800775e:	e003      	b.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007760:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007764:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007774:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007778:	2300      	movs	r3, #0
 800777a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800777e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007782:	460b      	mov	r3, r1
 8007784:	4313      	orrs	r3, r2
 8007786:	d039      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007788:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800778c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800778e:	2b03      	cmp	r3, #3
 8007790:	d81c      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007792:	a201      	add	r2, pc, #4	@ (adr r2, 8007798 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007798:	080077d5 	.word	0x080077d5
 800779c:	080077a9 	.word	0x080077a9
 80077a0:	080077b7 	.word	0x080077b7
 80077a4:	080077d5 	.word	0x080077d5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077a8:	4b67      	ldr	r3, [pc, #412]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ac:	4a66      	ldr	r2, [pc, #408]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077b4:	e00f      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ba:	3308      	adds	r3, #8
 80077bc:	2102      	movs	r1, #2
 80077be:	4618      	mov	r0, r3
 80077c0:	f001 ffd4 	bl	800976c <RCCEx_PLL2_Config>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077ca:	e004      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80077d2:	e000      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80077d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10a      	bne.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80077de:	4b5a      	ldr	r3, [pc, #360]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077e2:	f023 0103 	bic.w	r1, r3, #3
 80077e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077ec:	4a56      	ldr	r2, [pc, #344]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ee:	430b      	orrs	r3, r1
 80077f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80077f2:	e003      	b.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80077fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007804:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007808:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800780c:	2300      	movs	r3, #0
 800780e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007812:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007816:	460b      	mov	r3, r1
 8007818:	4313      	orrs	r3, r2
 800781a:	f000 809f 	beq.w	800795c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800781e:	4b4b      	ldr	r3, [pc, #300]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a4a      	ldr	r2, [pc, #296]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007828:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800782a:	f7fb f813 	bl	8002854 <HAL_GetTick>
 800782e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007832:	e00b      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007834:	f7fb f80e 	bl	8002854 <HAL_GetTick>
 8007838:	4602      	mov	r2, r0
 800783a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	2b64      	cmp	r3, #100	@ 0x64
 8007842:	d903      	bls.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007844:	2303      	movs	r3, #3
 8007846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800784a:	e005      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800784c:	4b3f      	ldr	r3, [pc, #252]	@ (800794c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007854:	2b00      	cmp	r3, #0
 8007856:	d0ed      	beq.n	8007834 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007858:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800785c:	2b00      	cmp	r3, #0
 800785e:	d179      	bne.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007860:	4b39      	ldr	r3, [pc, #228]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007862:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007864:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007868:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800786c:	4053      	eors	r3, r2
 800786e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007872:	2b00      	cmp	r3, #0
 8007874:	d015      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007876:	4b34      	ldr	r3, [pc, #208]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800787a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800787e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007882:	4b31      	ldr	r3, [pc, #196]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007886:	4a30      	ldr	r2, [pc, #192]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800788c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800788e:	4b2e      	ldr	r3, [pc, #184]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007892:	4a2d      	ldr	r2, [pc, #180]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007894:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007898:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800789a:	4a2b      	ldr	r2, [pc, #172]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800789c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80078a0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80078a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80078aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078ae:	d118      	bne.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b0:	f7fa ffd0 	bl	8002854 <HAL_GetTick>
 80078b4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078b8:	e00d      	b.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078ba:	f7fa ffcb 	bl	8002854 <HAL_GetTick>
 80078be:	4602      	mov	r2, r0
 80078c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80078c4:	1ad2      	subs	r2, r2, r3
 80078c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d903      	bls.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80078ce:	2303      	movs	r3, #3
 80078d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80078d4:	e005      	b.n	80078e2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078da:	f003 0302 	and.w	r3, r3, #2
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d0eb      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80078e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d129      	bne.n	800793e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80078ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80078f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078fa:	d10e      	bne.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80078fc:	4b12      	ldr	r3, [pc, #72]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007908:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800790c:	091a      	lsrs	r2, r3, #4
 800790e:	4b10      	ldr	r3, [pc, #64]	@ (8007950 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007910:	4013      	ands	r3, r2
 8007912:	4a0d      	ldr	r2, [pc, #52]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007914:	430b      	orrs	r3, r1
 8007916:	6113      	str	r3, [r2, #16]
 8007918:	e005      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800791a:	4b0b      	ldr	r3, [pc, #44]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800791c:	691b      	ldr	r3, [r3, #16]
 800791e:	4a0a      	ldr	r2, [pc, #40]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007920:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007924:	6113      	str	r3, [r2, #16]
 8007926:	4b08      	ldr	r3, [pc, #32]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007928:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800792a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800792e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007936:	4a04      	ldr	r2, [pc, #16]	@ (8007948 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007938:	430b      	orrs	r3, r1
 800793a:	6713      	str	r3, [r2, #112]	@ 0x70
 800793c:	e00e      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800793e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007946:	e009      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007948:	58024400 	.word	0x58024400
 800794c:	58024800 	.word	0x58024800
 8007950:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007954:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007958:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800795c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	f002 0301 	and.w	r3, r2, #1
 8007968:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800796c:	2300      	movs	r3, #0
 800796e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007972:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007976:	460b      	mov	r3, r1
 8007978:	4313      	orrs	r3, r2
 800797a:	f000 8089 	beq.w	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800797e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007982:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007984:	2b28      	cmp	r3, #40	@ 0x28
 8007986:	d86b      	bhi.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007988:	a201      	add	r2, pc, #4	@ (adr r2, 8007990 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800798a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800798e:	bf00      	nop
 8007990:	08007a69 	.word	0x08007a69
 8007994:	08007a61 	.word	0x08007a61
 8007998:	08007a61 	.word	0x08007a61
 800799c:	08007a61 	.word	0x08007a61
 80079a0:	08007a61 	.word	0x08007a61
 80079a4:	08007a61 	.word	0x08007a61
 80079a8:	08007a61 	.word	0x08007a61
 80079ac:	08007a61 	.word	0x08007a61
 80079b0:	08007a35 	.word	0x08007a35
 80079b4:	08007a61 	.word	0x08007a61
 80079b8:	08007a61 	.word	0x08007a61
 80079bc:	08007a61 	.word	0x08007a61
 80079c0:	08007a61 	.word	0x08007a61
 80079c4:	08007a61 	.word	0x08007a61
 80079c8:	08007a61 	.word	0x08007a61
 80079cc:	08007a61 	.word	0x08007a61
 80079d0:	08007a4b 	.word	0x08007a4b
 80079d4:	08007a61 	.word	0x08007a61
 80079d8:	08007a61 	.word	0x08007a61
 80079dc:	08007a61 	.word	0x08007a61
 80079e0:	08007a61 	.word	0x08007a61
 80079e4:	08007a61 	.word	0x08007a61
 80079e8:	08007a61 	.word	0x08007a61
 80079ec:	08007a61 	.word	0x08007a61
 80079f0:	08007a69 	.word	0x08007a69
 80079f4:	08007a61 	.word	0x08007a61
 80079f8:	08007a61 	.word	0x08007a61
 80079fc:	08007a61 	.word	0x08007a61
 8007a00:	08007a61 	.word	0x08007a61
 8007a04:	08007a61 	.word	0x08007a61
 8007a08:	08007a61 	.word	0x08007a61
 8007a0c:	08007a61 	.word	0x08007a61
 8007a10:	08007a69 	.word	0x08007a69
 8007a14:	08007a61 	.word	0x08007a61
 8007a18:	08007a61 	.word	0x08007a61
 8007a1c:	08007a61 	.word	0x08007a61
 8007a20:	08007a61 	.word	0x08007a61
 8007a24:	08007a61 	.word	0x08007a61
 8007a28:	08007a61 	.word	0x08007a61
 8007a2c:	08007a61 	.word	0x08007a61
 8007a30:	08007a69 	.word	0x08007a69
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a38:	3308      	adds	r3, #8
 8007a3a:	2101      	movs	r1, #1
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f001 fe95 	bl	800976c <RCCEx_PLL2_Config>
 8007a42:	4603      	mov	r3, r0
 8007a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a48:	e00f      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a4e:	3328      	adds	r3, #40	@ 0x28
 8007a50:	2101      	movs	r1, #1
 8007a52:	4618      	mov	r0, r3
 8007a54:	f001 ff3c 	bl	80098d0 <RCCEx_PLL3_Config>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a5e:	e004      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a66:	e000      	b.n	8007a6a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007a68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d10a      	bne.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007a72:	4bbf      	ldr	r3, [pc, #764]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a76:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007a7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a80:	4abb      	ldr	r2, [pc, #748]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007a82:	430b      	orrs	r3, r1
 8007a84:	6553      	str	r3, [r2, #84]	@ 0x54
 8007a86:	e003      	b.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a98:	f002 0302 	and.w	r3, r2, #2
 8007a9c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007aa6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4313      	orrs	r3, r2
 8007aae:	d041      	beq.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ab4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ab6:	2b05      	cmp	r3, #5
 8007ab8:	d824      	bhi.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007aba:	a201      	add	r2, pc, #4	@ (adr r2, 8007ac0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ac0:	08007b0d 	.word	0x08007b0d
 8007ac4:	08007ad9 	.word	0x08007ad9
 8007ac8:	08007aef 	.word	0x08007aef
 8007acc:	08007b0d 	.word	0x08007b0d
 8007ad0:	08007b0d 	.word	0x08007b0d
 8007ad4:	08007b0d 	.word	0x08007b0d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007adc:	3308      	adds	r3, #8
 8007ade:	2101      	movs	r1, #1
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	f001 fe43 	bl	800976c <RCCEx_PLL2_Config>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007aec:	e00f      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af2:	3328      	adds	r3, #40	@ 0x28
 8007af4:	2101      	movs	r1, #1
 8007af6:	4618      	mov	r0, r3
 8007af8:	f001 feea 	bl	80098d0 <RCCEx_PLL3_Config>
 8007afc:	4603      	mov	r3, r0
 8007afe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b02:	e004      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b0a:	e000      	b.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10a      	bne.n	8007b2c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007b16:	4b96      	ldr	r3, [pc, #600]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b1a:	f023 0107 	bic.w	r1, r3, #7
 8007b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b24:	4a92      	ldr	r2, [pc, #584]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b26:	430b      	orrs	r3, r1
 8007b28:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b2a:	e003      	b.n	8007b34 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b3c:	f002 0304 	and.w	r3, r2, #4
 8007b40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b44:	2300      	movs	r3, #0
 8007b46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b4a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4313      	orrs	r3, r2
 8007b52:	d044      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b5c:	2b05      	cmp	r3, #5
 8007b5e:	d825      	bhi.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007b60:	a201      	add	r2, pc, #4	@ (adr r2, 8007b68 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b66:	bf00      	nop
 8007b68:	08007bb5 	.word	0x08007bb5
 8007b6c:	08007b81 	.word	0x08007b81
 8007b70:	08007b97 	.word	0x08007b97
 8007b74:	08007bb5 	.word	0x08007bb5
 8007b78:	08007bb5 	.word	0x08007bb5
 8007b7c:	08007bb5 	.word	0x08007bb5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b84:	3308      	adds	r3, #8
 8007b86:	2101      	movs	r1, #1
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f001 fdef 	bl	800976c <RCCEx_PLL2_Config>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007b94:	e00f      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b9a:	3328      	adds	r3, #40	@ 0x28
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f001 fe96 	bl	80098d0 <RCCEx_PLL3_Config>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007baa:	e004      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007bb2:	e000      	b.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d10b      	bne.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bbe:	4b6c      	ldr	r3, [pc, #432]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bc2:	f023 0107 	bic.w	r1, r3, #7
 8007bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bce:	4a68      	ldr	r2, [pc, #416]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bd0:	430b      	orrs	r3, r1
 8007bd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bd4:	e003      	b.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be6:	f002 0320 	and.w	r3, r2, #32
 8007bea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007bf4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	d055      	beq.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c0a:	d033      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c10:	d82c      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c16:	d02f      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007c18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c1c:	d826      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007c1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c22:	d02b      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007c24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c28:	d820      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007c2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c2e:	d012      	beq.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007c30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c34:	d81a      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d022      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c3e:	d115      	bne.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c44:	3308      	adds	r3, #8
 8007c46:	2100      	movs	r1, #0
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f001 fd8f 	bl	800976c <RCCEx_PLL2_Config>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c54:	e015      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5a:	3328      	adds	r3, #40	@ 0x28
 8007c5c:	2102      	movs	r1, #2
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f001 fe36 	bl	80098d0 <RCCEx_PLL3_Config>
 8007c64:	4603      	mov	r3, r0
 8007c66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c6a:	e00a      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c72:	e006      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c74:	bf00      	nop
 8007c76:	e004      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c78:	bf00      	nop
 8007c7a:	e002      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c7c:	bf00      	nop
 8007c7e:	e000      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10b      	bne.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c8a:	4b39      	ldr	r3, [pc, #228]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c8e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c9a:	4a35      	ldr	r2, [pc, #212]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c9c:	430b      	orrs	r3, r1
 8007c9e:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ca0:	e003      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ca6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007cba:	2300      	movs	r3, #0
 8007cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007cc0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	d058      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007cca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cd2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007cd6:	d033      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007cd8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007cdc:	d82c      	bhi.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ce2:	d02f      	beq.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007ce4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ce8:	d826      	bhi.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007cea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cee:	d02b      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007cf0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cf4:	d820      	bhi.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007cf6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cfa:	d012      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d00:	d81a      	bhi.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d022      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d0a:	d115      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d10:	3308      	adds	r3, #8
 8007d12:	2100      	movs	r1, #0
 8007d14:	4618      	mov	r0, r3
 8007d16:	f001 fd29 	bl	800976c <RCCEx_PLL2_Config>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d20:	e015      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d26:	3328      	adds	r3, #40	@ 0x28
 8007d28:	2102      	movs	r1, #2
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f001 fdd0 	bl	80098d0 <RCCEx_PLL3_Config>
 8007d30:	4603      	mov	r3, r0
 8007d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d36:	e00a      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d3e:	e006      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007d40:	bf00      	nop
 8007d42:	e004      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007d44:	bf00      	nop
 8007d46:	e002      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007d48:	bf00      	nop
 8007d4a:	e000      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007d4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10e      	bne.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d56:	4b06      	ldr	r3, [pc, #24]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d5a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d66:	4a02      	ldr	r2, [pc, #8]	@ (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d68:	430b      	orrs	r3, r1
 8007d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d6c:	e006      	b.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007d6e:	bf00      	nop
 8007d70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007d7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d84:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007d88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d92:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007d96:	460b      	mov	r3, r1
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	d055      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007da4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007da8:	d033      	beq.n	8007e12 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007daa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007dae:	d82c      	bhi.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007db0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007db4:	d02f      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007db6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dba:	d826      	bhi.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007dbc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007dc0:	d02b      	beq.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007dc2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007dc6:	d820      	bhi.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007dc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dcc:	d012      	beq.n	8007df4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007dce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dd2:	d81a      	bhi.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d022      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007dd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ddc:	d115      	bne.n	8007e0a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de2:	3308      	adds	r3, #8
 8007de4:	2100      	movs	r1, #0
 8007de6:	4618      	mov	r0, r3
 8007de8:	f001 fcc0 	bl	800976c <RCCEx_PLL2_Config>
 8007dec:	4603      	mov	r3, r0
 8007dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007df2:	e015      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007df4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007df8:	3328      	adds	r3, #40	@ 0x28
 8007dfa:	2102      	movs	r1, #2
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f001 fd67 	bl	80098d0 <RCCEx_PLL3_Config>
 8007e02:	4603      	mov	r3, r0
 8007e04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e08:	e00a      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e10:	e006      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007e12:	bf00      	nop
 8007e14:	e004      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007e16:	bf00      	nop
 8007e18:	e002      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007e1a:	bf00      	nop
 8007e1c:	e000      	b.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007e1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10b      	bne.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007e28:	4ba1      	ldr	r3, [pc, #644]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e2c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007e30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e38:	4a9d      	ldr	r2, [pc, #628]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e3a:	430b      	orrs	r3, r1
 8007e3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e3e:	e003      	b.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e50:	f002 0308 	and.w	r3, r2, #8
 8007e54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e58:	2300      	movs	r3, #0
 8007e5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007e5e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007e62:	460b      	mov	r3, r1
 8007e64:	4313      	orrs	r3, r2
 8007e66:	d01e      	beq.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e74:	d10c      	bne.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7a:	3328      	adds	r3, #40	@ 0x28
 8007e7c:	2102      	movs	r1, #2
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f001 fd26 	bl	80098d0 <RCCEx_PLL3_Config>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d002      	beq.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007e90:	4b87      	ldr	r3, [pc, #540]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e94:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007e98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ea0:	4a83      	ldr	r2, [pc, #524]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ea2:	430b      	orrs	r3, r1
 8007ea4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eae:	f002 0310 	and.w	r3, r2, #16
 8007eb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ebc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	d01e      	beq.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ece:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ed2:	d10c      	bne.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed8:	3328      	adds	r3, #40	@ 0x28
 8007eda:	2102      	movs	r1, #2
 8007edc:	4618      	mov	r0, r3
 8007ede:	f001 fcf7 	bl	80098d0 <RCCEx_PLL3_Config>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d002      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007eee:	4b70      	ldr	r3, [pc, #448]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ef2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007efa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007efe:	4a6c      	ldr	r2, [pc, #432]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f00:	430b      	orrs	r3, r1
 8007f02:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f14:	2300      	movs	r3, #0
 8007f16:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f1a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4313      	orrs	r3, r2
 8007f22:	d03e      	beq.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f28:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f30:	d022      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f36:	d81b      	bhi.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f40:	d00b      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007f42:	e015      	b.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f48:	3308      	adds	r3, #8
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f001 fc0d 	bl	800976c <RCCEx_PLL2_Config>
 8007f52:	4603      	mov	r3, r0
 8007f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f58:	e00f      	b.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f5e:	3328      	adds	r3, #40	@ 0x28
 8007f60:	2102      	movs	r1, #2
 8007f62:	4618      	mov	r0, r3
 8007f64:	f001 fcb4 	bl	80098d0 <RCCEx_PLL3_Config>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f6e:	e004      	b.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f76:	e000      	b.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007f78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10b      	bne.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007f82:	4b4b      	ldr	r3, [pc, #300]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f86:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f92:	4a47      	ldr	r2, [pc, #284]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f94:	430b      	orrs	r3, r1
 8007f96:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f98:	e003      	b.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007faa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007fae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007fb4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	d03b      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fc6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fca:	d01f      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007fcc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007fd0:	d818      	bhi.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fd6:	d003      	beq.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007fd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007fdc:	d007      	beq.n	8007fee <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007fde:	e011      	b.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fe0:	4b33      	ldr	r3, [pc, #204]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fe4:	4a32      	ldr	r2, [pc, #200]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007fec:	e00f      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff2:	3328      	adds	r3, #40	@ 0x28
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f001 fc6a 	bl	80098d0 <RCCEx_PLL3_Config>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008002:	e004      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800800a:	e000      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800800c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800800e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008012:	2b00      	cmp	r3, #0
 8008014:	d10b      	bne.n	800802e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008016:	4b26      	ldr	r3, [pc, #152]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800801a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800801e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008026:	4a22      	ldr	r2, [pc, #136]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008028:	430b      	orrs	r3, r1
 800802a:	6553      	str	r3, [r2, #84]	@ 0x54
 800802c:	e003      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800802e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008032:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800803a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008042:	673b      	str	r3, [r7, #112]	@ 0x70
 8008044:	2300      	movs	r3, #0
 8008046:	677b      	str	r3, [r7, #116]	@ 0x74
 8008048:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800804c:	460b      	mov	r3, r1
 800804e:	4313      	orrs	r3, r2
 8008050:	d034      	beq.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008058:	2b00      	cmp	r3, #0
 800805a:	d003      	beq.n	8008064 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800805c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008060:	d007      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8008062:	e011      	b.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008064:	4b12      	ldr	r3, [pc, #72]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008068:	4a11      	ldr	r2, [pc, #68]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800806a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800806e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008070:	e00e      	b.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008076:	3308      	adds	r3, #8
 8008078:	2102      	movs	r1, #2
 800807a:	4618      	mov	r0, r3
 800807c:	f001 fb76 	bl	800976c <RCCEx_PLL2_Config>
 8008080:	4603      	mov	r3, r0
 8008082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008086:	e003      	b.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800808e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008090:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008094:	2b00      	cmp	r3, #0
 8008096:	d10d      	bne.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008098:	4b05      	ldr	r3, [pc, #20]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800809a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800809c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a6:	4a02      	ldr	r2, [pc, #8]	@ (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080a8:	430b      	orrs	r3, r1
 80080aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080ac:	e006      	b.n	80080bc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80080ae:	bf00      	nop
 80080b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80080bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80080c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80080ca:	2300      	movs	r3, #0
 80080cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80080ce:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80080d2:	460b      	mov	r3, r1
 80080d4:	4313      	orrs	r3, r2
 80080d6:	d00c      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080dc:	3328      	adds	r3, #40	@ 0x28
 80080de:	2102      	movs	r1, #2
 80080e0:	4618      	mov	r0, r3
 80080e2:	f001 fbf5 	bl	80098d0 <RCCEx_PLL3_Config>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d002      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80080f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80080fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8008100:	2300      	movs	r3, #0
 8008102:	667b      	str	r3, [r7, #100]	@ 0x64
 8008104:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008108:	460b      	mov	r3, r1
 800810a:	4313      	orrs	r3, r2
 800810c:	d038      	beq.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800810e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008116:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800811a:	d018      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800811c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008120:	d811      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008122:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008126:	d014      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800812c:	d80b      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800812e:	2b00      	cmp	r3, #0
 8008130:	d011      	beq.n	8008156 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8008132:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008136:	d106      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008138:	4bc3      	ldr	r3, [pc, #780]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800813a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813c:	4ac2      	ldr	r2, [pc, #776]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800813e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008142:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008144:	e008      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800814c:	e004      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800814e:	bf00      	nop
 8008150:	e002      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008152:	bf00      	nop
 8008154:	e000      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008156:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008158:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10b      	bne.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008160:	4bb9      	ldr	r3, [pc, #740]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008164:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800816c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008170:	4ab5      	ldr	r2, [pc, #724]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008172:	430b      	orrs	r3, r1
 8008174:	6553      	str	r3, [r2, #84]	@ 0x54
 8008176:	e003      	b.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800817c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008188:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800818c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800818e:	2300      	movs	r3, #0
 8008190:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008192:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008196:	460b      	mov	r3, r1
 8008198:	4313      	orrs	r3, r2
 800819a:	d009      	beq.n	80081b0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800819c:	4baa      	ldr	r3, [pc, #680]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800819e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80081a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081aa:	4aa7      	ldr	r2, [pc, #668]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081ac:	430b      	orrs	r3, r1
 80081ae:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80081b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80081bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80081be:	2300      	movs	r3, #0
 80081c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80081c2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80081c6:	460b      	mov	r3, r1
 80081c8:	4313      	orrs	r3, r2
 80081ca:	d00a      	beq.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80081cc:	4b9e      	ldr	r3, [pc, #632]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80081d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80081dc:	4a9a      	ldr	r2, [pc, #616]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80081de:	430b      	orrs	r3, r1
 80081e0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80081e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ea:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80081ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081f0:	2300      	movs	r3, #0
 80081f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081f4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80081f8:	460b      	mov	r3, r1
 80081fa:	4313      	orrs	r3, r2
 80081fc:	d009      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80081fe:	4b92      	ldr	r3, [pc, #584]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008200:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008202:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800820a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800820c:	4a8e      	ldr	r2, [pc, #568]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800820e:	430b      	orrs	r3, r1
 8008210:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800821a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800821e:	643b      	str	r3, [r7, #64]	@ 0x40
 8008220:	2300      	movs	r3, #0
 8008222:	647b      	str	r3, [r7, #68]	@ 0x44
 8008224:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008228:	460b      	mov	r3, r1
 800822a:	4313      	orrs	r3, r2
 800822c:	d00e      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800822e:	4b86      	ldr	r3, [pc, #536]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	4a85      	ldr	r2, [pc, #532]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008234:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008238:	6113      	str	r3, [r2, #16]
 800823a:	4b83      	ldr	r3, [pc, #524]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800823c:	6919      	ldr	r1, [r3, #16]
 800823e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008242:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008246:	4a80      	ldr	r2, [pc, #512]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008248:	430b      	orrs	r3, r1
 800824a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800824c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008254:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008258:	63bb      	str	r3, [r7, #56]	@ 0x38
 800825a:	2300      	movs	r3, #0
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800825e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008262:	460b      	mov	r3, r1
 8008264:	4313      	orrs	r3, r2
 8008266:	d009      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008268:	4b77      	ldr	r3, [pc, #476]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800826a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800826c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008276:	4a74      	ldr	r2, [pc, #464]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008278:	430b      	orrs	r3, r1
 800827a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800827c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008284:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008288:	633b      	str	r3, [r7, #48]	@ 0x30
 800828a:	2300      	movs	r3, #0
 800828c:	637b      	str	r3, [r7, #52]	@ 0x34
 800828e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008292:	460b      	mov	r3, r1
 8008294:	4313      	orrs	r3, r2
 8008296:	d00a      	beq.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008298:	4b6b      	ldr	r3, [pc, #428]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800829a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800829c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80082a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80082a8:	4a67      	ldr	r2, [pc, #412]	@ (8008448 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082aa:	430b      	orrs	r3, r1
 80082ac:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80082ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b6:	2100      	movs	r1, #0
 80082b8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80082ba:	f003 0301 	and.w	r3, r3, #1
 80082be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082c0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80082c4:	460b      	mov	r3, r1
 80082c6:	4313      	orrs	r3, r2
 80082c8:	d011      	beq.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ce:	3308      	adds	r3, #8
 80082d0:	2100      	movs	r1, #0
 80082d2:	4618      	mov	r0, r3
 80082d4:	f001 fa4a 	bl	800976c <RCCEx_PLL2_Config>
 80082d8:	4603      	mov	r3, r0
 80082da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80082de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d003      	beq.n	80082ee <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80082ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	2100      	movs	r1, #0
 80082f8:	6239      	str	r1, [r7, #32]
 80082fa:	f003 0302 	and.w	r3, r3, #2
 80082fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8008300:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008304:	460b      	mov	r3, r1
 8008306:	4313      	orrs	r3, r2
 8008308:	d011      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800830a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800830e:	3308      	adds	r3, #8
 8008310:	2101      	movs	r1, #1
 8008312:	4618      	mov	r0, r3
 8008314:	f001 fa2a 	bl	800976c <RCCEx_PLL2_Config>
 8008318:	4603      	mov	r3, r0
 800831a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800831e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008322:	2b00      	cmp	r3, #0
 8008324:	d003      	beq.n	800832e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008326:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800832a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800832e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008336:	2100      	movs	r1, #0
 8008338:	61b9      	str	r1, [r7, #24]
 800833a:	f003 0304 	and.w	r3, r3, #4
 800833e:	61fb      	str	r3, [r7, #28]
 8008340:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008344:	460b      	mov	r3, r1
 8008346:	4313      	orrs	r3, r2
 8008348:	d011      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800834a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800834e:	3308      	adds	r3, #8
 8008350:	2102      	movs	r1, #2
 8008352:	4618      	mov	r0, r3
 8008354:	f001 fa0a 	bl	800976c <RCCEx_PLL2_Config>
 8008358:	4603      	mov	r3, r0
 800835a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800835e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008362:	2b00      	cmp	r3, #0
 8008364:	d003      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008366:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800836a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800836e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008376:	2100      	movs	r1, #0
 8008378:	6139      	str	r1, [r7, #16]
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008384:	460b      	mov	r3, r1
 8008386:	4313      	orrs	r3, r2
 8008388:	d011      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800838a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800838e:	3328      	adds	r3, #40	@ 0x28
 8008390:	2100      	movs	r1, #0
 8008392:	4618      	mov	r0, r3
 8008394:	f001 fa9c 	bl	80098d0 <RCCEx_PLL3_Config>
 8008398:	4603      	mov	r3, r0
 800839a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800839e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d003      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80083ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b6:	2100      	movs	r1, #0
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	f003 0310 	and.w	r3, r3, #16
 80083be:	60fb      	str	r3, [r7, #12]
 80083c0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80083c4:	460b      	mov	r3, r1
 80083c6:	4313      	orrs	r3, r2
 80083c8:	d011      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ce:	3328      	adds	r3, #40	@ 0x28
 80083d0:	2101      	movs	r1, #1
 80083d2:	4618      	mov	r0, r3
 80083d4:	f001 fa7c 	bl	80098d0 <RCCEx_PLL3_Config>
 80083d8:	4603      	mov	r3, r0
 80083da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80083de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d003      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80083ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f6:	2100      	movs	r1, #0
 80083f8:	6039      	str	r1, [r7, #0]
 80083fa:	f003 0320 	and.w	r3, r3, #32
 80083fe:	607b      	str	r3, [r7, #4]
 8008400:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008404:	460b      	mov	r3, r1
 8008406:	4313      	orrs	r3, r2
 8008408:	d011      	beq.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800840a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800840e:	3328      	adds	r3, #40	@ 0x28
 8008410:	2102      	movs	r1, #2
 8008412:	4618      	mov	r0, r3
 8008414:	f001 fa5c 	bl	80098d0 <RCCEx_PLL3_Config>
 8008418:	4603      	mov	r3, r0
 800841a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800841e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008422:	2b00      	cmp	r3, #0
 8008424:	d003      	beq.n	800842e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800842a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800842e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008432:	2b00      	cmp	r3, #0
 8008434:	d101      	bne.n	800843a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008436:	2300      	movs	r3, #0
 8008438:	e000      	b.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
}
 800843c:	4618      	mov	r0, r3
 800843e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008442:	46bd      	mov	sp, r7
 8008444:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008448:	58024400 	.word	0x58024400

0800844c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b090      	sub	sp, #64	@ 0x40
 8008450:	af00      	add	r7, sp, #0
 8008452:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008456:	e9d7 2300 	ldrd	r2, r3, [r7]
 800845a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800845e:	430b      	orrs	r3, r1
 8008460:	f040 8094 	bne.w	800858c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008464:	4b9e      	ldr	r3, [pc, #632]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008468:	f003 0307 	and.w	r3, r3, #7
 800846c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800846e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008470:	2b04      	cmp	r3, #4
 8008472:	f200 8087 	bhi.w	8008584 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008476:	a201      	add	r2, pc, #4	@ (adr r2, 800847c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800847c:	08008491 	.word	0x08008491
 8008480:	080084b9 	.word	0x080084b9
 8008484:	080084e1 	.word	0x080084e1
 8008488:	0800857d 	.word	0x0800857d
 800848c:	08008509 	.word	0x08008509
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008490:	4b93      	ldr	r3, [pc, #588]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008498:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800849c:	d108      	bne.n	80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800849e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80084a2:	4618      	mov	r0, r3
 80084a4:	f001 f810 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084ac:	f000 bd45 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084b0:	2300      	movs	r3, #0
 80084b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084b4:	f000 bd41 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084b8:	4b89      	ldr	r3, [pc, #548]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084c4:	d108      	bne.n	80084d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084c6:	f107 0318 	add.w	r3, r7, #24
 80084ca:	4618      	mov	r0, r3
 80084cc:	f000 fd54 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084d0:	69bb      	ldr	r3, [r7, #24]
 80084d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084d4:	f000 bd31 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80084d8:	2300      	movs	r3, #0
 80084da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084dc:	f000 bd2d 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084e0:	4b7f      	ldr	r3, [pc, #508]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084ec:	d108      	bne.n	8008500 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084ee:	f107 030c 	add.w	r3, r7, #12
 80084f2:	4618      	mov	r0, r3
 80084f4:	f000 fe94 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084fc:	f000 bd1d 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008500:	2300      	movs	r3, #0
 8008502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008504:	f000 bd19 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008508:	4b75      	ldr	r3, [pc, #468]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800850a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800850c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008510:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008512:	4b73      	ldr	r3, [pc, #460]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 0304 	and.w	r3, r3, #4
 800851a:	2b04      	cmp	r3, #4
 800851c:	d10c      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800851e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008520:	2b00      	cmp	r3, #0
 8008522:	d109      	bne.n	8008538 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008524:	4b6e      	ldr	r3, [pc, #440]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	08db      	lsrs	r3, r3, #3
 800852a:	f003 0303 	and.w	r3, r3, #3
 800852e:	4a6d      	ldr	r2, [pc, #436]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008530:	fa22 f303 	lsr.w	r3, r2, r3
 8008534:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008536:	e01f      	b.n	8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008538:	4b69      	ldr	r3, [pc, #420]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008540:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008544:	d106      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008548:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800854c:	d102      	bne.n	8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800854e:	4b66      	ldr	r3, [pc, #408]	@ (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008550:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008552:	e011      	b.n	8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008554:	4b62      	ldr	r3, [pc, #392]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800855c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008560:	d106      	bne.n	8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008564:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008568:	d102      	bne.n	8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800856a:	4b60      	ldr	r3, [pc, #384]	@ (80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800856c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800856e:	e003      	b.n	8008578 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008570:	2300      	movs	r3, #0
 8008572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008574:	f000 bce1 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008578:	f000 bcdf 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800857c:	4b5c      	ldr	r3, [pc, #368]	@ (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800857e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008580:	f000 bcdb 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008584:	2300      	movs	r3, #0
 8008586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008588:	f000 bcd7 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800858c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008590:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008594:	430b      	orrs	r3, r1
 8008596:	f040 80ad 	bne.w	80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800859a:	4b51      	ldr	r3, [pc, #324]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800859c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800859e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80085a2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085aa:	d056      	beq.n	800865a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085b2:	f200 8090 	bhi.w	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80085b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b8:	2bc0      	cmp	r3, #192	@ 0xc0
 80085ba:	f000 8088 	beq.w	80086ce <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80085be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c0:	2bc0      	cmp	r3, #192	@ 0xc0
 80085c2:	f200 8088 	bhi.w	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	2b80      	cmp	r3, #128	@ 0x80
 80085ca:	d032      	beq.n	8008632 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80085cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ce:	2b80      	cmp	r3, #128	@ 0x80
 80085d0:	f200 8081 	bhi.w	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80085d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d003      	beq.n	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80085da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085dc:	2b40      	cmp	r3, #64	@ 0x40
 80085de:	d014      	beq.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80085e0:	e079      	b.n	80086d6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085e2:	4b3f      	ldr	r3, [pc, #252]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085ee:	d108      	bne.n	8008602 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085f4:	4618      	mov	r0, r3
 80085f6:	f000 ff67 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085fe:	f000 bc9c 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008602:	2300      	movs	r3, #0
 8008604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008606:	f000 bc98 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800860a:	4b35      	ldr	r3, [pc, #212]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008612:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008616:	d108      	bne.n	800862a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008618:	f107 0318 	add.w	r3, r7, #24
 800861c:	4618      	mov	r0, r3
 800861e:	f000 fcab 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008626:	f000 bc88 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800862a:	2300      	movs	r3, #0
 800862c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800862e:	f000 bc84 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008632:	4b2b      	ldr	r3, [pc, #172]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800863a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800863e:	d108      	bne.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008640:	f107 030c 	add.w	r3, r7, #12
 8008644:	4618      	mov	r0, r3
 8008646:	f000 fdeb 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864e:	f000 bc74 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008652:	2300      	movs	r3, #0
 8008654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008656:	f000 bc70 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800865a:	4b21      	ldr	r3, [pc, #132]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800865c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800865e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008664:	4b1e      	ldr	r3, [pc, #120]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b04      	cmp	r3, #4
 800866e:	d10c      	bne.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008672:	2b00      	cmp	r3, #0
 8008674:	d109      	bne.n	800868a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008676:	4b1a      	ldr	r3, [pc, #104]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	08db      	lsrs	r3, r3, #3
 800867c:	f003 0303 	and.w	r3, r3, #3
 8008680:	4a18      	ldr	r2, [pc, #96]	@ (80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008682:	fa22 f303 	lsr.w	r3, r2, r3
 8008686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008688:	e01f      	b.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800868a:	4b15      	ldr	r3, [pc, #84]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008696:	d106      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800869e:	d102      	bne.n	80086a6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80086a0:	4b11      	ldr	r3, [pc, #68]	@ (80086e8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80086a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086a4:	e011      	b.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80086a6:	4b0e      	ldr	r3, [pc, #56]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086b2:	d106      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80086b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ba:	d102      	bne.n	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086bc:	4b0b      	ldr	r3, [pc, #44]	@ (80086ec <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80086be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086c0:	e003      	b.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80086c2:	2300      	movs	r3, #0
 80086c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80086c6:	f000 bc38 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086ca:	f000 bc36 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80086ce:	4b08      	ldr	r3, [pc, #32]	@ (80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80086d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086d2:	f000 bc32 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80086d6:	2300      	movs	r3, #0
 80086d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086da:	f000 bc2e 	b.w	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80086de:	bf00      	nop
 80086e0:	58024400 	.word	0x58024400
 80086e4:	03d09000 	.word	0x03d09000
 80086e8:	003d0900 	.word	0x003d0900
 80086ec:	007a1200 	.word	0x007a1200
 80086f0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80086f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086f8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80086fc:	430b      	orrs	r3, r1
 80086fe:	f040 809c 	bne.w	800883a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008702:	4b9e      	ldr	r3, [pc, #632]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008706:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800870a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800870c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008712:	d054      	beq.n	80087be <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800871a:	f200 808b 	bhi.w	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008724:	f000 8083 	beq.w	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800872e:	f200 8081 	bhi.w	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008738:	d02f      	beq.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800873a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008740:	d878      	bhi.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008744:	2b00      	cmp	r3, #0
 8008746:	d004      	beq.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800874e:	d012      	beq.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008750:	e070      	b.n	8008834 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008752:	4b8a      	ldr	r3, [pc, #552]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800875a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800875e:	d107      	bne.n	8008770 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008764:	4618      	mov	r0, r3
 8008766:	f000 feaf 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800876a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800876e:	e3e4      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008770:	2300      	movs	r3, #0
 8008772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008774:	e3e1      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008776:	4b81      	ldr	r3, [pc, #516]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800877e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008782:	d107      	bne.n	8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008784:	f107 0318 	add.w	r3, r7, #24
 8008788:	4618      	mov	r0, r3
 800878a:	f000 fbf5 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008792:	e3d2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008794:	2300      	movs	r3, #0
 8008796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008798:	e3cf      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800879a:	4b78      	ldr	r3, [pc, #480]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80087a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087a6:	d107      	bne.n	80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087a8:	f107 030c 	add.w	r3, r7, #12
 80087ac:	4618      	mov	r0, r3
 80087ae:	f000 fd37 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087b6:	e3c0      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087bc:	e3bd      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087be:	4b6f      	ldr	r3, [pc, #444]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087c6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087c8:	4b6c      	ldr	r3, [pc, #432]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d10c      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80087d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d109      	bne.n	80087ee <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087da:	4b68      	ldr	r3, [pc, #416]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	08db      	lsrs	r3, r3, #3
 80087e0:	f003 0303 	and.w	r3, r3, #3
 80087e4:	4a66      	ldr	r2, [pc, #408]	@ (8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80087e6:	fa22 f303 	lsr.w	r3, r2, r3
 80087ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ec:	e01e      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087ee:	4b63      	ldr	r3, [pc, #396]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087fa:	d106      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80087fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008802:	d102      	bne.n	800880a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008804:	4b5f      	ldr	r3, [pc, #380]	@ (8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008808:	e010      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800880a:	4b5c      	ldr	r3, [pc, #368]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008812:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008816:	d106      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800881a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800881e:	d102      	bne.n	8008826 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008820:	4b59      	ldr	r3, [pc, #356]	@ (8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008822:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008824:	e002      	b.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008826:	2300      	movs	r3, #0
 8008828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800882a:	e386      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800882c:	e385      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800882e:	4b57      	ldr	r3, [pc, #348]	@ (800898c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008832:	e382      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008834:	2300      	movs	r3, #0
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008838:	e37f      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800883a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800883e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008842:	430b      	orrs	r3, r1
 8008844:	f040 80a7 	bne.w	8008996 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008848:	4b4c      	ldr	r3, [pc, #304]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800884a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800884c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008850:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008858:	d055      	beq.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008860:	f200 8096 	bhi.w	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008866:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800886a:	f000 8084 	beq.w	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800886e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008870:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008874:	f200 808c 	bhi.w	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800887e:	d030      	beq.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008882:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008886:	f200 8083 	bhi.w	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	2b00      	cmp	r3, #0
 800888e:	d004      	beq.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008896:	d012      	beq.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008898:	e07a      	b.n	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800889a:	4b38      	ldr	r3, [pc, #224]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088a6:	d107      	bne.n	80088b8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088ac:	4618      	mov	r0, r3
 80088ae:	f000 fe0b 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088b6:	e340      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088b8:	2300      	movs	r3, #0
 80088ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088bc:	e33d      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088be:	4b2f      	ldr	r3, [pc, #188]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ca:	d107      	bne.n	80088dc <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088cc:	f107 0318 	add.w	r3, r7, #24
 80088d0:	4618      	mov	r0, r3
 80088d2:	f000 fb51 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088da:	e32e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088dc:	2300      	movs	r3, #0
 80088de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088e0:	e32b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088e2:	4b26      	ldr	r3, [pc, #152]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088ee:	d107      	bne.n	8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088f0:	f107 030c 	add.w	r3, r7, #12
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 fc93 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088fe:	e31c      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008900:	2300      	movs	r3, #0
 8008902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008904:	e319      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008906:	4b1d      	ldr	r3, [pc, #116]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800890a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800890e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008910:	4b1a      	ldr	r3, [pc, #104]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f003 0304 	and.w	r3, r3, #4
 8008918:	2b04      	cmp	r3, #4
 800891a:	d10c      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800891c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800891e:	2b00      	cmp	r3, #0
 8008920:	d109      	bne.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008922:	4b16      	ldr	r3, [pc, #88]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	08db      	lsrs	r3, r3, #3
 8008928:	f003 0303 	and.w	r3, r3, #3
 800892c:	4a14      	ldr	r2, [pc, #80]	@ (8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800892e:	fa22 f303 	lsr.w	r3, r2, r3
 8008932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008934:	e01e      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008936:	4b11      	ldr	r3, [pc, #68]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800893e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008942:	d106      	bne.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008946:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800894a:	d102      	bne.n	8008952 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800894c:	4b0d      	ldr	r3, [pc, #52]	@ (8008984 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800894e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008950:	e010      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008952:	4b0a      	ldr	r3, [pc, #40]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800895a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800895e:	d106      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008962:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008966:	d102      	bne.n	800896e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008968:	4b07      	ldr	r3, [pc, #28]	@ (8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800896a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800896c:	e002      	b.n	8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800896e:	2300      	movs	r3, #0
 8008970:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008972:	e2e2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008974:	e2e1      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008976:	4b05      	ldr	r3, [pc, #20]	@ (800898c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800897a:	e2de      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800897c:	58024400 	.word	0x58024400
 8008980:	03d09000 	.word	0x03d09000
 8008984:	003d0900 	.word	0x003d0900
 8008988:	007a1200 	.word	0x007a1200
 800898c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008990:	2300      	movs	r3, #0
 8008992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008994:	e2d1      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008996:	e9d7 2300 	ldrd	r2, r3, [r7]
 800899a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800899e:	430b      	orrs	r3, r1
 80089a0:	f040 809c 	bne.w	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 80089a4:	4b93      	ldr	r3, [pc, #588]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80089a8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80089ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80089ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089b4:	d054      	beq.n	8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80089bc:	f200 808b 	bhi.w	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80089c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80089c6:	f000 8083 	beq.w	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 80089ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80089d0:	f200 8081 	bhi.w	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80089d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089da:	d02f      	beq.n	8008a3c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 80089dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80089e2:	d878      	bhi.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 80089e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d004      	beq.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80089ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80089f0:	d012      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 80089f2:	e070      	b.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089f4:	4b7f      	ldr	r3, [pc, #508]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a00:	d107      	bne.n	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a06:	4618      	mov	r0, r3
 8008a08:	f000 fd5e 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a10:	e293      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a12:	2300      	movs	r3, #0
 8008a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a16:	e290      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a18:	4b76      	ldr	r3, [pc, #472]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a24:	d107      	bne.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a26:	f107 0318 	add.w	r3, r7, #24
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f000 faa4 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a30:	69bb      	ldr	r3, [r7, #24]
 8008a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a34:	e281      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a36:	2300      	movs	r3, #0
 8008a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a3a:	e27e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a3c:	4b6d      	ldr	r3, [pc, #436]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a48:	d107      	bne.n	8008a5a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a4a:	f107 030c 	add.w	r3, r7, #12
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f000 fbe6 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a58:	e26f      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a5e:	e26c      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a60:	4b64      	ldr	r3, [pc, #400]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a64:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a68:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a6a:	4b62      	ldr	r3, [pc, #392]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0304 	and.w	r3, r3, #4
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d10c      	bne.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d109      	bne.n	8008a90 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	08db      	lsrs	r3, r3, #3
 8008a82:	f003 0303 	and.w	r3, r3, #3
 8008a86:	4a5c      	ldr	r2, [pc, #368]	@ (8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008a88:	fa22 f303 	lsr.w	r3, r2, r3
 8008a8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a8e:	e01e      	b.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a90:	4b58      	ldr	r3, [pc, #352]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a9c:	d106      	bne.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008a9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008aa4:	d102      	bne.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008aa6:	4b55      	ldr	r3, [pc, #340]	@ (8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008aaa:	e010      	b.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008aac:	4b51      	ldr	r3, [pc, #324]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ab4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ab8:	d106      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008abc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ac0:	d102      	bne.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ac2:	4b4f      	ldr	r3, [pc, #316]	@ (8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ac6:	e002      	b.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008acc:	e235      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ace:	e234      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008ad0:	4b4c      	ldr	r3, [pc, #304]	@ (8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ad4:	e231      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ada:	e22e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008adc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ae0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008ae4:	430b      	orrs	r3, r1
 8008ae6:	f040 808f 	bne.w	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008aea:	4b42      	ldr	r3, [pc, #264]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008aec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008aee:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008af2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008af4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008afa:	d06b      	beq.n	8008bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008afe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008b02:	d874      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b0a:	d056      	beq.n	8008bba <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008b12:	d86c      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b1a:	d03b      	beq.n	8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008b22:	d864      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b2a:	d021      	beq.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b32:	d85c      	bhi.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d004      	beq.n	8008b44 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008b40:	d004      	beq.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008b42:	e054      	b.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008b44:	f7fe fa0a 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 8008b48:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008b4a:	e1f6      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b4c:	4b29      	ldr	r3, [pc, #164]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b54:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b58:	d107      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b5a:	f107 0318 	add.w	r3, r7, #24
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f000 fa0a 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b64:	69fb      	ldr	r3, [r7, #28]
 8008b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b68:	e1e7      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b6e:	e1e4      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b70:	4b20      	ldr	r3, [pc, #128]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b7c:	d107      	bne.n	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b7e:	f107 030c 	add.w	r3, r7, #12
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 fb4c 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b8c:	e1d5      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b8e:	2300      	movs	r3, #0
 8008b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b92:	e1d2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b94:	4b17      	ldr	r3, [pc, #92]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f003 0304 	and.w	r3, r3, #4
 8008b9c:	2b04      	cmp	r3, #4
 8008b9e:	d109      	bne.n	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ba0:	4b14      	ldr	r3, [pc, #80]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	08db      	lsrs	r3, r3, #3
 8008ba6:	f003 0303 	and.w	r3, r3, #3
 8008baa:	4a13      	ldr	r2, [pc, #76]	@ (8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008bac:	fa22 f303 	lsr.w	r3, r2, r3
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bb2:	e1c2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb8:	e1bf      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008bba:	4b0e      	ldr	r3, [pc, #56]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bc2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bc6:	d102      	bne.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bcc:	e1b5      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bd2:	e1b2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008bd4:	4b07      	ldr	r3, [pc, #28]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bdc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008be0:	d102      	bne.n	8008be8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008be2:	4b07      	ldr	r3, [pc, #28]	@ (8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008be4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008be6:	e1a8      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008be8:	2300      	movs	r3, #0
 8008bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bec:	e1a5      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bf2:	e1a2      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008bf4:	58024400 	.word	0x58024400
 8008bf8:	03d09000 	.word	0x03d09000
 8008bfc:	003d0900 	.word	0x003d0900
 8008c00:	007a1200 	.word	0x007a1200
 8008c04:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008c08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c0c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008c10:	430b      	orrs	r3, r1
 8008c12:	d173      	bne.n	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008c14:	4b9c      	ldr	r3, [pc, #624]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008c1c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c24:	d02f      	beq.n	8008c86 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c2c:	d863      	bhi.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d004      	beq.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c3a:	d012      	beq.n	8008c62 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008c3c:	e05b      	b.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c3e:	4b92      	ldr	r3, [pc, #584]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c4a:	d107      	bne.n	8008c5c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c4c:	f107 0318 	add.w	r3, r7, #24
 8008c50:	4618      	mov	r0, r3
 8008c52:	f000 f991 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c5a:	e16e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c60:	e16b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c62:	4b89      	ldr	r3, [pc, #548]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c6e:	d107      	bne.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c70:	f107 030c 	add.w	r3, r7, #12
 8008c74:	4618      	mov	r0, r3
 8008c76:	f000 fad3 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c7e:	e15c      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c80:	2300      	movs	r3, #0
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c84:	e159      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c86:	4b80      	ldr	r3, [pc, #512]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008c8e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c90:	4b7d      	ldr	r3, [pc, #500]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 0304 	and.w	r3, r3, #4
 8008c98:	2b04      	cmp	r3, #4
 8008c9a:	d10c      	bne.n	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008c9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d109      	bne.n	8008cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ca2:	4b79      	ldr	r3, [pc, #484]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	08db      	lsrs	r3, r3, #3
 8008ca8:	f003 0303 	and.w	r3, r3, #3
 8008cac:	4a77      	ldr	r2, [pc, #476]	@ (8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008cae:	fa22 f303 	lsr.w	r3, r2, r3
 8008cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cb4:	e01e      	b.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008cb6:	4b74      	ldr	r3, [pc, #464]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cc2:	d106      	bne.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cca:	d102      	bne.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ccc:	4b70      	ldr	r3, [pc, #448]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cd0:	e010      	b.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cd2:	4b6d      	ldr	r3, [pc, #436]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cde:	d106      	bne.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ce2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ce6:	d102      	bne.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008ce8:	4b6a      	ldr	r3, [pc, #424]	@ (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cec:	e002      	b.n	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008cf2:	e122      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008cf4:	e121      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cfa:	e11e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008cfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d00:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008d04:	430b      	orrs	r3, r1
 8008d06:	d133      	bne.n	8008d70 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008d08:	4b5f      	ldr	r3, [pc, #380]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d10:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d004      	beq.n	8008d22 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d1e:	d012      	beq.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008d20:	e023      	b.n	8008d6a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d22:	4b59      	ldr	r3, [pc, #356]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d2e:	d107      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d34:	4618      	mov	r0, r3
 8008d36:	f000 fbc7 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d3e:	e0fc      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d40:	2300      	movs	r3, #0
 8008d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d44:	e0f9      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d46:	4b50      	ldr	r3, [pc, #320]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d4e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d52:	d107      	bne.n	8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d54:	f107 0318 	add.w	r3, r7, #24
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f000 f90d 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008d5e:	6a3b      	ldr	r3, [r7, #32]
 8008d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d62:	e0ea      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d64:	2300      	movs	r3, #0
 8008d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d68:	e0e7      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d6e:	e0e4      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d74:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008d78:	430b      	orrs	r3, r1
 8008d7a:	f040 808d 	bne.w	8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008d7e:	4b42      	ldr	r3, [pc, #264]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d82:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008d86:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d8e:	d06b      	beq.n	8008e68 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d96:	d874      	bhi.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d9e:	d056      	beq.n	8008e4e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008da6:	d86c      	bhi.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008daa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008dae:	d03b      	beq.n	8008e28 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008db6:	d864      	bhi.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dbe:	d021      	beq.n	8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dc6:	d85c      	bhi.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d004      	beq.n	8008dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dd4:	d004      	beq.n	8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008dd6:	e054      	b.n	8008e82 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008dd8:	f000 f8b8 	bl	8008f4c <HAL_RCCEx_GetD3PCLK1Freq>
 8008ddc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008dde:	e0ac      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008de0:	4b29      	ldr	r3, [pc, #164]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008de8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dec:	d107      	bne.n	8008dfe <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dee:	f107 0318 	add.w	r3, r7, #24
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 f8c0 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dfc:	e09d      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e02:	e09a      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e04:	4b20      	ldr	r3, [pc, #128]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e10:	d107      	bne.n	8008e22 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e12:	f107 030c 	add.w	r3, r7, #12
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fa02 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e20:	e08b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e22:	2300      	movs	r3, #0
 8008e24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e26:	e088      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008e28:	4b17      	ldr	r3, [pc, #92]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f003 0304 	and.w	r3, r3, #4
 8008e30:	2b04      	cmp	r3, #4
 8008e32:	d109      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e34:	4b14      	ldr	r3, [pc, #80]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	08db      	lsrs	r3, r3, #3
 8008e3a:	f003 0303 	and.w	r3, r3, #3
 8008e3e:	4a13      	ldr	r2, [pc, #76]	@ (8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008e40:	fa22 f303 	lsr.w	r3, r2, r3
 8008e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e46:	e078      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4c:	e075      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e5a:	d102      	bne.n	8008e62 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e60:	e06b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e62:	2300      	movs	r3, #0
 8008e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e66:	e068      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008e68:	4b07      	ldr	r3, [pc, #28]	@ (8008e88 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e74:	d102      	bne.n	8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008e76:	4b07      	ldr	r3, [pc, #28]	@ (8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e7a:	e05e      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e80:	e05b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008e82:	2300      	movs	r3, #0
 8008e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e86:	e058      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008e88:	58024400 	.word	0x58024400
 8008e8c:	03d09000 	.word	0x03d09000
 8008e90:	003d0900 	.word	0x003d0900
 8008e94:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008e98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e9c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008ea0:	430b      	orrs	r3, r1
 8008ea2:	d148      	bne.n	8008f36 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008ea4:	4b27      	ldr	r3, [pc, #156]	@ (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ea8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008eac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008eb4:	d02a      	beq.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ebc:	d838      	bhi.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d004      	beq.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eca:	d00d      	beq.n	8008ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008ecc:	e030      	b.n	8008f30 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008ece:	4b1d      	ldr	r3, [pc, #116]	@ (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ed6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eda:	d102      	bne.n	8008ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008edc:	4b1a      	ldr	r3, [pc, #104]	@ (8008f48 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ee0:	e02b      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ee6:	e028      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ee8:	4b16      	ldr	r3, [pc, #88]	@ (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ef0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ef4:	d107      	bne.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008efa:	4618      	mov	r0, r3
 8008efc:	f000 fae4 	bl	80094c8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f04:	e019      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f06:	2300      	movs	r3, #0
 8008f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f0a:	e016      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f18:	d107      	bne.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f1a:	f107 0318 	add.w	r3, r7, #24
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 f82a 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008f24:	69fb      	ldr	r3, [r7, #28]
 8008f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f28:	e007      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f2e:	e004      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008f30:	2300      	movs	r3, #0
 8008f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f34:	e001      	b.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008f36:	2300      	movs	r3, #0
 8008f38:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008f3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3740      	adds	r7, #64	@ 0x40
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}
 8008f44:	58024400 	.word	0x58024400
 8008f48:	007a1200 	.word	0x007a1200

08008f4c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008f50:	f7fd ffd4 	bl	8006efc <HAL_RCC_GetHCLKFreq>
 8008f54:	4602      	mov	r2, r0
 8008f56:	4b06      	ldr	r3, [pc, #24]	@ (8008f70 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	091b      	lsrs	r3, r3, #4
 8008f5c:	f003 0307 	and.w	r3, r3, #7
 8008f60:	4904      	ldr	r1, [pc, #16]	@ (8008f74 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008f62:	5ccb      	ldrb	r3, [r1, r3]
 8008f64:	f003 031f 	and.w	r3, r3, #31
 8008f68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	bd80      	pop	{r7, pc}
 8008f70:	58024400 	.word	0x58024400
 8008f74:	080168a0 	.word	0x080168a0

08008f78 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b089      	sub	sp, #36	@ 0x24
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f80:	4ba1      	ldr	r3, [pc, #644]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f84:	f003 0303 	and.w	r3, r3, #3
 8008f88:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008f8a:	4b9f      	ldr	r3, [pc, #636]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f8e:	0b1b      	lsrs	r3, r3, #12
 8008f90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f94:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008f96:	4b9c      	ldr	r3, [pc, #624]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f9a:	091b      	lsrs	r3, r3, #4
 8008f9c:	f003 0301 	and.w	r3, r3, #1
 8008fa0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008fa2:	4b99      	ldr	r3, [pc, #612]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fa6:	08db      	lsrs	r3, r3, #3
 8008fa8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	fb02 f303 	mul.w	r3, r2, r3
 8008fb2:	ee07 3a90 	vmov	s15, r3
 8008fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 8111 	beq.w	80091e8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	2b02      	cmp	r3, #2
 8008fca:	f000 8083 	beq.w	80090d4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	f200 80a1 	bhi.w	8009118 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008fd6:	69bb      	ldr	r3, [r7, #24]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d003      	beq.n	8008fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008fdc:	69bb      	ldr	r3, [r7, #24]
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d056      	beq.n	8009090 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008fe2:	e099      	b.n	8009118 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fe4:	4b88      	ldr	r3, [pc, #544]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 0320 	and.w	r3, r3, #32
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d02d      	beq.n	800904c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ff0:	4b85      	ldr	r3, [pc, #532]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	08db      	lsrs	r3, r3, #3
 8008ff6:	f003 0303 	and.w	r3, r3, #3
 8008ffa:	4a84      	ldr	r2, [pc, #528]	@ (800920c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8009000:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	ee07 3a90 	vmov	s15, r3
 8009008:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	ee07 3a90 	vmov	s15, r3
 8009012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800901a:	4b7b      	ldr	r3, [pc, #492]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800901c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800901e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009022:	ee07 3a90 	vmov	s15, r3
 8009026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800902a:	ed97 6a03 	vldr	s12, [r7, #12]
 800902e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009210 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800903a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800903e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009046:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800904a:	e087      	b.n	800915c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	ee07 3a90 	vmov	s15, r3
 8009052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009056:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009214 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800905a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800905e:	4b6a      	ldr	r3, [pc, #424]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009066:	ee07 3a90 	vmov	s15, r3
 800906a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800906e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009072:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009210 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800907a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800907e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800908a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800908e:	e065      	b.n	800915c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	ee07 3a90 	vmov	s15, r3
 8009096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800909a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009218 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800909e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090a2:	4b59      	ldr	r3, [pc, #356]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090aa:	ee07 3a90 	vmov	s15, r3
 80090ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80090b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009210 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090d2:	e043      	b.n	800915c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	ee07 3a90 	vmov	s15, r3
 80090da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800921c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80090e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090e6:	4b48      	ldr	r3, [pc, #288]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ee:	ee07 3a90 	vmov	s15, r3
 80090f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80090fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009210 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80090fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009106:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800910a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800910e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009112:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009116:	e021      	b.n	800915c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	ee07 3a90 	vmov	s15, r3
 800911e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009122:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009218 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800912a:	4b37      	ldr	r3, [pc, #220]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800912c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009132:	ee07 3a90 	vmov	s15, r3
 8009136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800913a:	ed97 6a03 	vldr	s12, [r7, #12]
 800913e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009210 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800914a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800914e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009156:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800915a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800915c:	4b2a      	ldr	r3, [pc, #168]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800915e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009160:	0a5b      	lsrs	r3, r3, #9
 8009162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009166:	ee07 3a90 	vmov	s15, r3
 800916a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800916e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009172:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009176:	edd7 6a07 	vldr	s13, [r7, #28]
 800917a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800917e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009182:	ee17 2a90 	vmov	r2, s15
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800918a:	4b1f      	ldr	r3, [pc, #124]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800918c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800918e:	0c1b      	lsrs	r3, r3, #16
 8009190:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009194:	ee07 3a90 	vmov	s15, r3
 8009198:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800919c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80091a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091b0:	ee17 2a90 	vmov	r2, s15
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80091b8:	4b13      	ldr	r3, [pc, #76]	@ (8009208 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091bc:	0e1b      	lsrs	r3, r3, #24
 80091be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091c2:	ee07 3a90 	vmov	s15, r3
 80091c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80091d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091de:	ee17 2a90 	vmov	r2, s15
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80091e6:	e008      	b.n	80091fa <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	609a      	str	r2, [r3, #8]
}
 80091fa:	bf00      	nop
 80091fc:	3724      	adds	r7, #36	@ 0x24
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	58024400 	.word	0x58024400
 800920c:	03d09000 	.word	0x03d09000
 8009210:	46000000 	.word	0x46000000
 8009214:	4c742400 	.word	0x4c742400
 8009218:	4a742400 	.word	0x4a742400
 800921c:	4af42400 	.word	0x4af42400

08009220 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009220:	b480      	push	{r7}
 8009222:	b089      	sub	sp, #36	@ 0x24
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009228:	4ba1      	ldr	r3, [pc, #644]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800922a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800922c:	f003 0303 	and.w	r3, r3, #3
 8009230:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009232:	4b9f      	ldr	r3, [pc, #636]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009236:	0d1b      	lsrs	r3, r3, #20
 8009238:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800923c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800923e:	4b9c      	ldr	r3, [pc, #624]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009242:	0a1b      	lsrs	r3, r3, #8
 8009244:	f003 0301 	and.w	r3, r3, #1
 8009248:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800924a:	4b99      	ldr	r3, [pc, #612]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800924c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800924e:	08db      	lsrs	r3, r3, #3
 8009250:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009254:	693a      	ldr	r2, [r7, #16]
 8009256:	fb02 f303 	mul.w	r3, r2, r3
 800925a:	ee07 3a90 	vmov	s15, r3
 800925e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009262:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	2b00      	cmp	r3, #0
 800926a:	f000 8111 	beq.w	8009490 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800926e:	69bb      	ldr	r3, [r7, #24]
 8009270:	2b02      	cmp	r3, #2
 8009272:	f000 8083 	beq.w	800937c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	2b02      	cmp	r3, #2
 800927a:	f200 80a1 	bhi.w	80093c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800927e:	69bb      	ldr	r3, [r7, #24]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d003      	beq.n	800928c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	2b01      	cmp	r3, #1
 8009288:	d056      	beq.n	8009338 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800928a:	e099      	b.n	80093c0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800928c:	4b88      	ldr	r3, [pc, #544]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0320 	and.w	r3, r3, #32
 8009294:	2b00      	cmp	r3, #0
 8009296:	d02d      	beq.n	80092f4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009298:	4b85      	ldr	r3, [pc, #532]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	08db      	lsrs	r3, r3, #3
 800929e:	f003 0303 	and.w	r3, r3, #3
 80092a2:	4a84      	ldr	r2, [pc, #528]	@ (80094b4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80092a4:	fa22 f303 	lsr.w	r3, r2, r3
 80092a8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	ee07 3a90 	vmov	s15, r3
 80092b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	ee07 3a90 	vmov	s15, r3
 80092ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092c2:	4b7b      	ldr	r3, [pc, #492]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ca:	ee07 3a90 	vmov	s15, r3
 80092ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80092d6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80094b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80092da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80092f2:	e087      	b.n	8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	ee07 3a90 	vmov	s15, r3
 80092fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092fe:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80094bc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009302:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009306:	4b6a      	ldr	r3, [pc, #424]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800930e:	ee07 3a90 	vmov	s15, r3
 8009312:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009316:	ed97 6a03 	vldr	s12, [r7, #12]
 800931a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80094b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800931e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009322:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009326:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800932a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800932e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009332:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009336:	e065      	b.n	8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	ee07 3a90 	vmov	s15, r3
 800933e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009342:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80094c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009346:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800934a:	4b59      	ldr	r3, [pc, #356]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800934c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800934e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009352:	ee07 3a90 	vmov	s15, r3
 8009356:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800935a:	ed97 6a03 	vldr	s12, [r7, #12]
 800935e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80094b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009362:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009366:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800936a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800936e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009372:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009376:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800937a:	e043      	b.n	8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	ee07 3a90 	vmov	s15, r3
 8009382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009386:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80094c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800938a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800938e:	4b48      	ldr	r3, [pc, #288]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009396:	ee07 3a90 	vmov	s15, r3
 800939a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800939e:	ed97 6a03 	vldr	s12, [r7, #12]
 80093a2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80094b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80093a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093be:	e021      	b.n	8009404 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	ee07 3a90 	vmov	s15, r3
 80093c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ca:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80094c0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80093ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093d2:	4b37      	ldr	r3, [pc, #220]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093da:	ee07 3a90 	vmov	s15, r3
 80093de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80093e6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80094b8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80093ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009402:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009404:	4b2a      	ldr	r3, [pc, #168]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009408:	0a5b      	lsrs	r3, r3, #9
 800940a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800940e:	ee07 3a90 	vmov	s15, r3
 8009412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009416:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800941a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800941e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800942a:	ee17 2a90 	vmov	r2, s15
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009432:	4b1f      	ldr	r3, [pc, #124]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009436:	0c1b      	lsrs	r3, r3, #16
 8009438:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800943c:	ee07 3a90 	vmov	s15, r3
 8009440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009444:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009448:	ee37 7a87 	vadd.f32	s14, s15, s14
 800944c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009454:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009458:	ee17 2a90 	vmov	r2, s15
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009460:	4b13      	ldr	r3, [pc, #76]	@ (80094b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009462:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009464:	0e1b      	lsrs	r3, r3, #24
 8009466:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800946a:	ee07 3a90 	vmov	s15, r3
 800946e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009472:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009476:	ee37 7a87 	vadd.f32	s14, s15, s14
 800947a:	edd7 6a07 	vldr	s13, [r7, #28]
 800947e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009486:	ee17 2a90 	vmov	r2, s15
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800948e:	e008      	b.n	80094a2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2200      	movs	r2, #0
 8009494:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	2200      	movs	r2, #0
 800949a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	609a      	str	r2, [r3, #8]
}
 80094a2:	bf00      	nop
 80094a4:	3724      	adds	r7, #36	@ 0x24
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	58024400 	.word	0x58024400
 80094b4:	03d09000 	.word	0x03d09000
 80094b8:	46000000 	.word	0x46000000
 80094bc:	4c742400 	.word	0x4c742400
 80094c0:	4a742400 	.word	0x4a742400
 80094c4:	4af42400 	.word	0x4af42400

080094c8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b089      	sub	sp, #36	@ 0x24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80094d0:	4ba0      	ldr	r3, [pc, #640]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094d4:	f003 0303 	and.w	r3, r3, #3
 80094d8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80094da:	4b9e      	ldr	r3, [pc, #632]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094de:	091b      	lsrs	r3, r3, #4
 80094e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094e4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80094e6:	4b9b      	ldr	r3, [pc, #620]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ea:	f003 0301 	and.w	r3, r3, #1
 80094ee:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80094f0:	4b98      	ldr	r3, [pc, #608]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094f4:	08db      	lsrs	r3, r3, #3
 80094f6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	fb02 f303 	mul.w	r3, r2, r3
 8009500:	ee07 3a90 	vmov	s15, r3
 8009504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009508:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	2b00      	cmp	r3, #0
 8009510:	f000 8111 	beq.w	8009736 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	2b02      	cmp	r3, #2
 8009518:	f000 8083 	beq.w	8009622 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800951c:	69bb      	ldr	r3, [r7, #24]
 800951e:	2b02      	cmp	r3, #2
 8009520:	f200 80a1 	bhi.w	8009666 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009524:	69bb      	ldr	r3, [r7, #24]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800952a:	69bb      	ldr	r3, [r7, #24]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d056      	beq.n	80095de <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009530:	e099      	b.n	8009666 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009532:	4b88      	ldr	r3, [pc, #544]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 0320 	and.w	r3, r3, #32
 800953a:	2b00      	cmp	r3, #0
 800953c:	d02d      	beq.n	800959a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800953e:	4b85      	ldr	r3, [pc, #532]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	08db      	lsrs	r3, r3, #3
 8009544:	f003 0303 	and.w	r3, r3, #3
 8009548:	4a83      	ldr	r2, [pc, #524]	@ (8009758 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800954a:	fa22 f303 	lsr.w	r3, r2, r3
 800954e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	ee07 3a90 	vmov	s15, r3
 8009556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800955a:	697b      	ldr	r3, [r7, #20]
 800955c:	ee07 3a90 	vmov	s15, r3
 8009560:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009564:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009568:	4b7a      	ldr	r3, [pc, #488]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800956a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800956c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009570:	ee07 3a90 	vmov	s15, r3
 8009574:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009578:	ed97 6a03 	vldr	s12, [r7, #12]
 800957c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800975c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009580:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009584:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009588:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800958c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009594:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009598:	e087      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	ee07 3a90 	vmov	s15, r3
 80095a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095a4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009760 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80095a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095ac:	4b69      	ldr	r3, [pc, #420]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095b4:	ee07 3a90 	vmov	s15, r3
 80095b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80095c0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800975c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80095c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095dc:	e065      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	ee07 3a90 	vmov	s15, r3
 80095e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009764 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80095ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095f0:	4b58      	ldr	r3, [pc, #352]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095f8:	ee07 3a90 	vmov	s15, r3
 80095fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009600:	ed97 6a03 	vldr	s12, [r7, #12]
 8009604:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800975c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009608:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800960c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009610:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009614:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800961c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009620:	e043      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	ee07 3a90 	vmov	s15, r3
 8009628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009768 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009630:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009634:	4b47      	ldr	r3, [pc, #284]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800963c:	ee07 3a90 	vmov	s15, r3
 8009640:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009644:	ed97 6a03 	vldr	s12, [r7, #12]
 8009648:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800975c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800964c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009650:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009654:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009658:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800965c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009660:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009664:	e021      	b.n	80096aa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	ee07 3a90 	vmov	s15, r3
 800966c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009670:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009760 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009674:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009678:	4b36      	ldr	r3, [pc, #216]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800967a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800967c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009680:	ee07 3a90 	vmov	s15, r3
 8009684:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009688:	ed97 6a03 	vldr	s12, [r7, #12]
 800968c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800975c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009690:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009694:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009698:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800969c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096a4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096a8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80096aa:	4b2a      	ldr	r3, [pc, #168]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80096ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096ae:	0a5b      	lsrs	r3, r3, #9
 80096b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096b4:	ee07 3a90 	vmov	s15, r3
 80096b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80096c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096d0:	ee17 2a90 	vmov	r2, s15
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80096d8:	4b1e      	ldr	r3, [pc, #120]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80096da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096dc:	0c1b      	lsrs	r3, r3, #16
 80096de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096e2:	ee07 3a90 	vmov	s15, r3
 80096e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80096f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096fe:	ee17 2a90 	vmov	r2, s15
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009706:	4b13      	ldr	r3, [pc, #76]	@ (8009754 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800970a:	0e1b      	lsrs	r3, r3, #24
 800970c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009710:	ee07 3a90 	vmov	s15, r3
 8009714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009718:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800971c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009720:	edd7 6a07 	vldr	s13, [r7, #28]
 8009724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800972c:	ee17 2a90 	vmov	r2, s15
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009734:	e008      	b.n	8009748 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2200      	movs	r2, #0
 800973a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2200      	movs	r2, #0
 8009740:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2200      	movs	r2, #0
 8009746:	609a      	str	r2, [r3, #8]
}
 8009748:	bf00      	nop
 800974a:	3724      	adds	r7, #36	@ 0x24
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr
 8009754:	58024400 	.word	0x58024400
 8009758:	03d09000 	.word	0x03d09000
 800975c:	46000000 	.word	0x46000000
 8009760:	4c742400 	.word	0x4c742400
 8009764:	4a742400 	.word	0x4a742400
 8009768:	4af42400 	.word	0x4af42400

0800976c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009776:	2300      	movs	r3, #0
 8009778:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800977a:	4b53      	ldr	r3, [pc, #332]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800977c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800977e:	f003 0303 	and.w	r3, r3, #3
 8009782:	2b03      	cmp	r3, #3
 8009784:	d101      	bne.n	800978a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e099      	b.n	80098be <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800978a:	4b4f      	ldr	r3, [pc, #316]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a4e      	ldr	r2, [pc, #312]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009790:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009794:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009796:	f7f9 f85d 	bl	8002854 <HAL_GetTick>
 800979a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800979c:	e008      	b.n	80097b0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800979e:	f7f9 f859 	bl	8002854 <HAL_GetTick>
 80097a2:	4602      	mov	r2, r0
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	2b02      	cmp	r3, #2
 80097aa:	d901      	bls.n	80097b0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80097ac:	2303      	movs	r3, #3
 80097ae:	e086      	b.n	80098be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80097b0:	4b45      	ldr	r3, [pc, #276]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d1f0      	bne.n	800979e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80097bc:	4b42      	ldr	r3, [pc, #264]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 80097be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	031b      	lsls	r3, r3, #12
 80097ca:	493f      	ldr	r1, [pc, #252]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	685b      	ldr	r3, [r3, #4]
 80097d4:	3b01      	subs	r3, #1
 80097d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	3b01      	subs	r3, #1
 80097e0:	025b      	lsls	r3, r3, #9
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	431a      	orrs	r2, r3
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	3b01      	subs	r3, #1
 80097ec:	041b      	lsls	r3, r3, #16
 80097ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80097f2:	431a      	orrs	r2, r3
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	3b01      	subs	r3, #1
 80097fa:	061b      	lsls	r3, r3, #24
 80097fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009800:	4931      	ldr	r1, [pc, #196]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009802:	4313      	orrs	r3, r2
 8009804:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009806:	4b30      	ldr	r3, [pc, #192]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800980a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	695b      	ldr	r3, [r3, #20]
 8009812:	492d      	ldr	r1, [pc, #180]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009814:	4313      	orrs	r3, r2
 8009816:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009818:	4b2b      	ldr	r3, [pc, #172]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800981a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800981c:	f023 0220 	bic.w	r2, r3, #32
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	699b      	ldr	r3, [r3, #24]
 8009824:	4928      	ldr	r1, [pc, #160]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009826:	4313      	orrs	r3, r2
 8009828:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800982a:	4b27      	ldr	r3, [pc, #156]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800982c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982e:	4a26      	ldr	r2, [pc, #152]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009830:	f023 0310 	bic.w	r3, r3, #16
 8009834:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009836:	4b24      	ldr	r3, [pc, #144]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009838:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800983a:	4b24      	ldr	r3, [pc, #144]	@ (80098cc <RCCEx_PLL2_Config+0x160>)
 800983c:	4013      	ands	r3, r2
 800983e:	687a      	ldr	r2, [r7, #4]
 8009840:	69d2      	ldr	r2, [r2, #28]
 8009842:	00d2      	lsls	r2, r2, #3
 8009844:	4920      	ldr	r1, [pc, #128]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009846:	4313      	orrs	r3, r2
 8009848:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800984a:	4b1f      	ldr	r3, [pc, #124]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800984c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984e:	4a1e      	ldr	r2, [pc, #120]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009850:	f043 0310 	orr.w	r3, r3, #16
 8009854:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d106      	bne.n	800986a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800985c:	4b1a      	ldr	r3, [pc, #104]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800985e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009860:	4a19      	ldr	r2, [pc, #100]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009862:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009866:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009868:	e00f      	b.n	800988a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2b01      	cmp	r3, #1
 800986e:	d106      	bne.n	800987e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009870:	4b15      	ldr	r3, [pc, #84]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009874:	4a14      	ldr	r2, [pc, #80]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009876:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800987a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800987c:	e005      	b.n	800988a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800987e:	4b12      	ldr	r3, [pc, #72]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009882:	4a11      	ldr	r2, [pc, #68]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009884:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009888:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800988a:	4b0f      	ldr	r3, [pc, #60]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a0e      	ldr	r2, [pc, #56]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 8009890:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009894:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009896:	f7f8 ffdd 	bl	8002854 <HAL_GetTick>
 800989a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800989c:	e008      	b.n	80098b0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800989e:	f7f8 ffd9 	bl	8002854 <HAL_GetTick>
 80098a2:	4602      	mov	r2, r0
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	1ad3      	subs	r3, r2, r3
 80098a8:	2b02      	cmp	r3, #2
 80098aa:	d901      	bls.n	80098b0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80098ac:	2303      	movs	r3, #3
 80098ae:	e006      	b.n	80098be <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80098b0:	4b05      	ldr	r3, [pc, #20]	@ (80098c8 <RCCEx_PLL2_Config+0x15c>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d0f0      	beq.n	800989e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80098bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098be:	4618      	mov	r0, r3
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	58024400 	.word	0x58024400
 80098cc:	ffff0007 	.word	0xffff0007

080098d0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80098de:	4b53      	ldr	r3, [pc, #332]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80098e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098e2:	f003 0303 	and.w	r3, r3, #3
 80098e6:	2b03      	cmp	r3, #3
 80098e8:	d101      	bne.n	80098ee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e099      	b.n	8009a22 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80098ee:	4b4f      	ldr	r3, [pc, #316]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a4e      	ldr	r2, [pc, #312]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80098f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80098fa:	f7f8 ffab 	bl	8002854 <HAL_GetTick>
 80098fe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009900:	e008      	b.n	8009914 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009902:	f7f8 ffa7 	bl	8002854 <HAL_GetTick>
 8009906:	4602      	mov	r2, r0
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	1ad3      	subs	r3, r2, r3
 800990c:	2b02      	cmp	r3, #2
 800990e:	d901      	bls.n	8009914 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009910:	2303      	movs	r3, #3
 8009912:	e086      	b.n	8009a22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009914:	4b45      	ldr	r3, [pc, #276]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800991c:	2b00      	cmp	r3, #0
 800991e:	d1f0      	bne.n	8009902 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009920:	4b42      	ldr	r3, [pc, #264]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009924:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	051b      	lsls	r3, r3, #20
 800992e:	493f      	ldr	r1, [pc, #252]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009930:	4313      	orrs	r3, r2
 8009932:	628b      	str	r3, [r1, #40]	@ 0x28
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	3b01      	subs	r3, #1
 800993a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	3b01      	subs	r3, #1
 8009944:	025b      	lsls	r3, r3, #9
 8009946:	b29b      	uxth	r3, r3
 8009948:	431a      	orrs	r2, r3
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68db      	ldr	r3, [r3, #12]
 800994e:	3b01      	subs	r3, #1
 8009950:	041b      	lsls	r3, r3, #16
 8009952:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009956:	431a      	orrs	r2, r3
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	691b      	ldr	r3, [r3, #16]
 800995c:	3b01      	subs	r3, #1
 800995e:	061b      	lsls	r3, r3, #24
 8009960:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009964:	4931      	ldr	r1, [pc, #196]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009966:	4313      	orrs	r3, r2
 8009968:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800996a:	4b30      	ldr	r3, [pc, #192]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 800996c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800996e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	695b      	ldr	r3, [r3, #20]
 8009976:	492d      	ldr	r1, [pc, #180]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009978:	4313      	orrs	r3, r2
 800997a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800997c:	4b2b      	ldr	r3, [pc, #172]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 800997e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009980:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	699b      	ldr	r3, [r3, #24]
 8009988:	4928      	ldr	r1, [pc, #160]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 800998a:	4313      	orrs	r3, r2
 800998c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800998e:	4b27      	ldr	r3, [pc, #156]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009992:	4a26      	ldr	r2, [pc, #152]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009998:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800999a:	4b24      	ldr	r3, [pc, #144]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 800999c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800999e:	4b24      	ldr	r3, [pc, #144]	@ (8009a30 <RCCEx_PLL3_Config+0x160>)
 80099a0:	4013      	ands	r3, r2
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	69d2      	ldr	r2, [r2, #28]
 80099a6:	00d2      	lsls	r2, r2, #3
 80099a8:	4920      	ldr	r1, [pc, #128]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099aa:	4313      	orrs	r3, r2
 80099ac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80099ae:	4b1f      	ldr	r3, [pc, #124]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b2:	4a1e      	ldr	r2, [pc, #120]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d106      	bne.n	80099ce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80099c0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c4:	4a19      	ldr	r2, [pc, #100]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099c6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80099ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80099cc:	e00f      	b.n	80099ee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	2b01      	cmp	r3, #1
 80099d2:	d106      	bne.n	80099e2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80099d4:	4b15      	ldr	r3, [pc, #84]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d8:	4a14      	ldr	r2, [pc, #80]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80099de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80099e0:	e005      	b.n	80099ee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80099e2:	4b12      	ldr	r3, [pc, #72]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099e6:	4a11      	ldr	r2, [pc, #68]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099ec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80099ee:	4b0f      	ldr	r3, [pc, #60]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a0e      	ldr	r2, [pc, #56]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 80099f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099fa:	f7f8 ff2b 	bl	8002854 <HAL_GetTick>
 80099fe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a00:	e008      	b.n	8009a14 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009a02:	f7f8 ff27 	bl	8002854 <HAL_GetTick>
 8009a06:	4602      	mov	r2, r0
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	1ad3      	subs	r3, r2, r3
 8009a0c:	2b02      	cmp	r3, #2
 8009a0e:	d901      	bls.n	8009a14 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009a10:	2303      	movs	r3, #3
 8009a12:	e006      	b.n	8009a22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009a14:	4b05      	ldr	r3, [pc, #20]	@ (8009a2c <RCCEx_PLL3_Config+0x15c>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d0f0      	beq.n	8009a02 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009a20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3710      	adds	r7, #16
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
 8009a2a:	bf00      	nop
 8009a2c:	58024400 	.word	0x58024400
 8009a30:	ffff0007 	.word	0xffff0007

08009a34 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b08a      	sub	sp, #40	@ 0x28
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d101      	bne.n	8009a46 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8009a42:	2301      	movs	r3, #1
 8009a44:	e075      	b.n	8009b32 <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009a4c:	b2db      	uxtb	r3, r3
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d105      	bne.n	8009a5e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2200      	movs	r2, #0
 8009a56:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f7f8 f837 	bl	8001acc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2204      	movs	r2, #4
 8009a62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f868 	bl	8009b3c <HAL_SD_InitCard>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d001      	beq.n	8009a76 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	e05d      	b.n	8009b32 <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8009a76:	f107 0308 	add.w	r3, r7, #8
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f000 fdcf 	bl	800a620 <HAL_SD_GetCardStatus>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e052      	b.n	8009b32 <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8009a8c:	7e3b      	ldrb	r3, [r7, #24]
 8009a8e:	b2db      	uxtb	r3, r3
 8009a90:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 8009a92:	7e7b      	ldrb	r3, [r7, #25]
 8009a94:	b2db      	uxtb	r3, r3
 8009a96:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d10a      	bne.n	8009ab6 <HAL_SD_Init+0x82>
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d102      	bne.n	8009aac <HAL_SD_Init+0x78>
 8009aa6:	6a3b      	ldr	r3, [r7, #32]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d004      	beq.n	8009ab6 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ab2:	659a      	str	r2, [r3, #88]	@ 0x58
 8009ab4:	e00b      	b.n	8009ace <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	d104      	bne.n	8009ac8 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009ac4:	659a      	str	r2, [r3, #88]	@ 0x58
 8009ac6:	e002      	b.n	8009ace <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	68db      	ldr	r3, [r3, #12]
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 fe8d 	bl	800a7f4 <HAL_SD_ConfigWideBusOperation>
 8009ada:	4603      	mov	r3, r0
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d001      	beq.n	8009ae4 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e026      	b.n	8009b32 <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8009ae4:	f7f8 feb6 	bl	8002854 <HAL_GetTick>
 8009ae8:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009aea:	e011      	b.n	8009b10 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8009aec:	f7f8 feb2 	bl	8002854 <HAL_GetTick>
 8009af0:	4602      	mov	r2, r0
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	1ad3      	subs	r3, r2, r3
 8009af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009afa:	d109      	bne.n	8009b10 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009b02:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8009b0c:	2303      	movs	r3, #3
 8009b0e:	e010      	b.n	8009b32 <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 ff81 	bl	800aa18 <HAL_SD_GetCardState>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b04      	cmp	r3, #4
 8009b1a:	d1e7      	bne.n	8009aec <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2200      	movs	r2, #0
 8009b26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8009b30:	2300      	movs	r3, #0
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3728      	adds	r7, #40	@ 0x28
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
	...

08009b3c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8009b3c:	b590      	push	{r4, r7, lr}
 8009b3e:	b08d      	sub	sp, #52	@ 0x34
 8009b40:	af02      	add	r7, sp, #8
 8009b42:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8009b44:	2300      	movs	r3, #0
 8009b46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8009b50:	2300      	movs	r3, #0
 8009b52:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8009b54:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8009b58:	f04f 0100 	mov.w	r1, #0
 8009b5c:	f7fe fc76 	bl	800844c <HAL_RCCEx_GetPeriphCLKFreq>
 8009b60:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8009b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d109      	bne.n	8009b7c <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8009b76:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009b78:	2301      	movs	r3, #1
 8009b7a:	e070      	b.n	8009c5e <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8009b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b7e:	0a1b      	lsrs	r3, r3, #8
 8009b80:	4a39      	ldr	r2, [pc, #228]	@ (8009c68 <HAL_SD_InitCard+0x12c>)
 8009b82:	fba2 2303 	umull	r2, r3, r2, r3
 8009b86:	091b      	lsrs	r3, r3, #4
 8009b88:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681c      	ldr	r4, [r3, #0]
 8009b8e:	466a      	mov	r2, sp
 8009b90:	f107 0318 	add.w	r3, r7, #24
 8009b94:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009b98:	e882 0003 	stmia.w	r2, {r0, r1}
 8009b9c:	f107 030c 	add.w	r3, r7, #12
 8009ba0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	f004 f8fc 	bl	800dda0 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4618      	mov	r0, r3
 8009bae:	f004 f93f 	bl	800de30 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 8009bb2:	69fb      	ldr	r3, [r7, #28]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d005      	beq.n	8009bc4 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	005b      	lsls	r3, r3, #1
 8009bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d007      	beq.n	8009bda <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8009bca:	4a28      	ldr	r2, [pc, #160]	@ (8009c6c <HAL_SD_InitCard+0x130>)
 8009bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bce:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7f8 fe49 	bl	800286c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f001 f8be 	bl	800ad5c <SD_PowerON>
 8009be0:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009be2:	6a3b      	ldr	r3, [r7, #32]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d00b      	beq.n	8009c00 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2201      	movs	r2, #1
 8009bec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bf4:	6a3b      	ldr	r3, [r7, #32]
 8009bf6:	431a      	orrs	r2, r3
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e02e      	b.n	8009c5e <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 ffdd 	bl	800abc0 <SD_InitCard>
 8009c06:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009c08:	6a3b      	ldr	r3, [r7, #32]
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d00b      	beq.n	8009c26 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c1a:	6a3b      	ldr	r3, [r7, #32]
 8009c1c:	431a      	orrs	r2, r3
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	e01b      	b.n	8009c5e <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f004 f9a4 	bl	800df7c <SDMMC_CmdBlockLength>
 8009c34:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8009c36:	6a3b      	ldr	r3, [r7, #32]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d00f      	beq.n	8009c5c <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a0b      	ldr	r2, [pc, #44]	@ (8009c70 <HAL_SD_InitCard+0x134>)
 8009c42:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c48:	6a3b      	ldr	r3, [r7, #32]
 8009c4a:	431a      	orrs	r2, r3
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	e000      	b.n	8009c5e <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8009c5c:	2300      	movs	r3, #0
}
 8009c5e:	4618      	mov	r0, r3
 8009c60:	372c      	adds	r7, #44	@ 0x2c
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd90      	pop	{r4, r7, pc}
 8009c66:	bf00      	nop
 8009c68:	014f8b59 	.word	0x014f8b59
 8009c6c:	00012110 	.word	0x00012110
 8009c70:	1fe00fff 	.word	0x1fe00fff

08009c74 <HAL_SD_DeInit>:
  * @brief  De-Initializes the SD card.
  * @param  hsd: Pointer to SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_DeInit(SD_HandleTypeDef *hsd)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if (hsd == NULL)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d101      	bne.n	8009c86 <HAL_SD_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e011      	b.n	8009caa <HAL_SD_DeInit+0x36>
  }

  /* Check the parameters */
  assert_param(IS_SDMMC_ALL_INSTANCE(hsd->Instance));

  hsd->State = HAL_SD_STATE_BUSY;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2203      	movs	r2, #3
 8009c8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }
#endif /* USE_SD_TRANSCEIVER   */

  /* Set SD power state to off */
  SD_PowerOFF(hsd);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f001 f8f2 	bl	800ae78 <SD_PowerOFF>

  /* DeInit the low level hardware */
  hsd->MspDeInitCallback(hsd);
#else
  /* De-Initialize the MSP layer */
  HAL_SD_MspDeInit(hsd);
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7f7 ffaf 	bl	8001bf8 <HAL_SD_MspDeInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsd->State = HAL_SD_STATE_RESET;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 8009ca8:	2300      	movs	r3, #0
}
 8009caa:	4618      	mov	r0, r3
 8009cac:	3708      	adds	r7, #8
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd80      	pop	{r7, pc}
	...

08009cb4 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b08c      	sub	sp, #48	@ 0x30
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
 8009cc0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d107      	bne.n	8009cdc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cd0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e08d      	b.n	8009df8 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	2b01      	cmp	r3, #1
 8009ce6:	f040 8086 	bne.w	8009df6 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2200      	movs	r2, #0
 8009cee:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009cf0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	441a      	add	r2, r3
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d907      	bls.n	8009d0e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d02:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e074      	b.n	8009df8 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2203      	movs	r2, #3
 8009d12:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pRxBuffPtr = pData;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	68ba      	ldr	r2, [r7, #8]
 8009d22:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 8009d24:	683b      	ldr	r3, [r7, #0]
 8009d26:	025a      	lsls	r2, r3, #9
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d002      	beq.n	8009d3a <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 8009d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d36:	025b      	lsls	r3, r3, #9
 8009d38:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8009d3e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	025b      	lsls	r3, r3, #9
 8009d44:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009d46:	2390      	movs	r3, #144	@ 0x90
 8009d48:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009d52:	2300      	movs	r3, #0
 8009d54:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f107 0210 	add.w	r2, r7, #16
 8009d5e:	4611      	mov	r1, r2
 8009d60:	4618      	mov	r0, r3
 8009d62:	f004 f8df 	bl	800df24 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68da      	ldr	r2, [r3, #12]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009d74:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68ba      	ldr	r2, [r7, #8]
 8009d7c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2201      	movs	r2, #1
 8009d84:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	2b01      	cmp	r3, #1
 8009d8a:	d90a      	bls.n	8009da2 <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2282      	movs	r2, #130	@ 0x82
 8009d90:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f004 f935 	bl	800e008 <SDMMC_CmdReadMultiBlock>
 8009d9e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009da0:	e009      	b.n	8009db6 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2281      	movs	r2, #129	@ 0x81
 8009da6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009dae:	4618      	mov	r0, r3
 8009db0:	f004 f907 	bl	800dfc2 <SDMMC_CmdReadSingleBlock>
 8009db4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d012      	beq.n	8009de2 <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	4a0f      	ldr	r2, [pc, #60]	@ (8009e00 <HAL_SD_ReadBlocks_DMA+0x14c>)
 8009dc2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dca:	431a      	orrs	r2, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009dde:	2301      	movs	r3, #1
 8009de0:	e00a      	b.n	8009df8 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8009df0:	63da      	str	r2, [r3, #60]	@ 0x3c


    return HAL_OK;
 8009df2:	2300      	movs	r3, #0
 8009df4:	e000      	b.n	8009df8 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8009df6:	2302      	movs	r3, #2
  }
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3730      	adds	r7, #48	@ 0x30
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}
 8009e00:	1fe00fff 	.word	0x1fe00fff

08009e04 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b08c      	sub	sp, #48	@ 0x30
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
 8009e10:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (NULL == pData)
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d107      	bne.n	8009e2c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e08d      	b.n	8009f48 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009e32:	b2db      	uxtb	r3, r3
 8009e34:	2b01      	cmp	r3, #1
 8009e36:	f040 8086 	bne.w	8009f46 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009e40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	441a      	add	r2, r3
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d907      	bls.n	8009e5e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e52:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e074      	b.n	8009f48 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2203      	movs	r2, #3
 8009e62:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    hsd->pTxBuffPtr = pData;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	68ba      	ldr	r2, [r7, #8]
 8009e72:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	025a      	lsls	r2, r3, #9
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d002      	beq.n	8009e8a <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 8009e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e86:	025b      	lsls	r3, r3, #9
 8009e88:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e8e:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	025b      	lsls	r3, r3, #9
 8009e94:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009e96:	2390      	movs	r3, #144	@ 0x90
 8009e98:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f107 0210 	add.w	r2, r7, #16
 8009eae:	4611      	mov	r1, r2
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f004 f837 	bl	800df24 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009ec4:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68ba      	ldr	r2, [r7, #8]
 8009ecc:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d90a      	bls.n	8009ef2 <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	22a0      	movs	r2, #160	@ 0xa0
 8009ee0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f004 f8d3 	bl	800e094 <SDMMC_CmdWriteMultiBlock>
 8009eee:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009ef0:	e009      	b.n	8009f06 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	2290      	movs	r2, #144	@ 0x90
 8009ef6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009efe:	4618      	mov	r0, r3
 8009f00:	f004 f8a5 	bl	800e04e <SDMMC_CmdWriteSingleBlock>
 8009f04:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 8009f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d012      	beq.n	8009f32 <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	4a0f      	ldr	r2, [pc, #60]	@ (8009f50 <HAL_SD_WriteBlocks_DMA+0x14c>)
 8009f12:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1a:	431a      	orrs	r2, r3
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2201      	movs	r2, #1
 8009f24:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 8009f2e:	2301      	movs	r3, #1
 8009f30:	e00a      	b.n	8009f48 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f442 728d 	orr.w	r2, r2, #282	@ 0x11a
 8009f40:	63da      	str	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	e000      	b.n	8009f48 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 8009f46:	2302      	movs	r3, #2
  }
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3730      	adds	r7, #48	@ 0x30
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	1fe00fff 	.word	0x1fe00fff

08009f54 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f60:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d008      	beq.n	8009f82 <HAL_SD_IRQHandler+0x2e>
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f003 0308 	and.w	r3, r3, #8
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d003      	beq.n	8009f82 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f001 f9e8 	bl	800b350 <SD_Read_IT>
 8009f80:	e19a      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 80ac 	beq.w	800a0ea <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009f9a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	4b59      	ldr	r3, [pc, #356]	@ (800a10c <HAL_SD_IRQHandler+0x1b8>)
 8009fa8:	400b      	ands	r3, r1
 8009faa:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8009fba:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	68da      	ldr	r2, [r3, #12]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009fca:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f003 0308 	and.w	r3, r3, #8
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d038      	beq.n	800a048 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f003 0302 	and.w	r3, r3, #2
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d104      	bne.n	8009fea <HAL_SD_IRQHandler+0x96>
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f003 0320 	and.w	r3, r3, #32
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d011      	beq.n	800a00e <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f004 f874 	bl	800e0dc <SDMMC_CmdStopTransfer>
 8009ff4:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d008      	beq.n	800a00e <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	431a      	orrs	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f95b 	bl	800a2c4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a3f      	ldr	r2, [pc, #252]	@ (800a110 <HAL_SD_IRQHandler+0x1bc>)
 800a014:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2201      	movs	r2, #1
 800a01a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f003 0301 	and.w	r3, r3, #1
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d104      	bne.n	800a038 <HAL_SD_IRQHandler+0xe4>
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	f003 0302 	and.w	r3, r3, #2
 800a034:	2b00      	cmp	r3, #0
 800a036:	d003      	beq.n	800a040 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800a038:	6878      	ldr	r0, [r7, #4]
 800a03a:	f005 f82f 	bl	800f09c <HAL_SD_RxCpltCallback>
 800a03e:	e13b      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f005 f821 	bl	800f088 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a046:	e137      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a04e:	2b00      	cmp	r3, #0
 800a050:	f000 8132 	beq.w	800a2b8 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	2200      	movs	r2, #0
 800a05a:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	2200      	movs	r2, #0
 800a062:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2200      	movs	r2, #0
 800a06a:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f003 0302 	and.w	r3, r3, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	d104      	bne.n	800a080 <HAL_SD_IRQHandler+0x12c>
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	f003 0320 	and.w	r3, r3, #32
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d011      	beq.n	800a0a4 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4618      	mov	r0, r3
 800a086:	f004 f829 	bl	800e0dc <SDMMC_CmdStopTransfer>
 800a08a:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d008      	beq.n	800a0a4 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	431a      	orrs	r2, r3
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f000 f910 	bl	800a2c4 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	f003 0310 	and.w	r3, r3, #16
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d104      	bne.n	800a0c6 <HAL_SD_IRQHandler+0x172>
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f003 0320 	and.w	r3, r3, #32
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d002      	beq.n	800a0cc <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f004 ffde 	bl	800f088 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f003 0301 	and.w	r3, r3, #1
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d105      	bne.n	800a0e2 <HAL_SD_IRQHandler+0x18e>
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f003 0302 	and.w	r3, r3, #2
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	f000 80eb 	beq.w	800a2b8 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f004 ffda 	bl	800f09c <HAL_SD_RxCpltCallback>
}
 800a0e8:	e0e6      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00d      	beq.n	800a114 <HAL_SD_IRQHandler+0x1c0>
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f003 0308 	and.w	r3, r3, #8
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d008      	beq.n	800a114 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f001 f96a 	bl	800b3dc <SD_Write_IT>
 800a108:	e0d6      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
 800a10a:	bf00      	nop
 800a10c:	ffff3ec5 	.word	0xffff3ec5
 800a110:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a11a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800a11e:	2b00      	cmp	r3, #0
 800a120:	f000 809d 	beq.w	800a25e <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a12a:	f003 0302 	and.w	r3, r3, #2
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d005      	beq.n	800a13e <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a136:	f043 0202 	orr.w	r2, r3, #2
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a144:	f003 0308 	and.w	r3, r3, #8
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d005      	beq.n	800a158 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a150:	f043 0208 	orr.w	r2, r3, #8
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a15e:	f003 0320 	and.w	r3, r3, #32
 800a162:	2b00      	cmp	r3, #0
 800a164:	d005      	beq.n	800a172 <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a16a:	f043 0220 	orr.w	r2, r3, #32
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a178:	f003 0310 	and.w	r3, r3, #16
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d005      	beq.n	800a18c <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a184:	f043 0210 	orr.w	r2, r3, #16
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a4b      	ldr	r2, [pc, #300]	@ (800a2c0 <HAL_SD_IRQHandler+0x36c>)
 800a192:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800a1a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	68da      	ldr	r2, [r3, #12]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1b2:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a1c2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	68da      	ldr	r2, [r3, #12]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a1d2:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	4618      	mov	r0, r3
 800a1da:	f003 ff7f 	bl	800e0dc <SDMMC_CmdStopTransfer>
 800a1de:	4602      	mov	r2, r0
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1e4:	431a      	orrs	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	68da      	ldr	r2, [r3, #12]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a1f8:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a202:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	f003 0308 	and.w	r3, r3, #8
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d00a      	beq.n	800a224 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2201      	movs	r2, #1
 800a212:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f000 f851 	bl	800a2c4 <HAL_SD_ErrorCallback>
}
 800a222:	e049      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d044      	beq.n	800a2b8 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a232:	2b00      	cmp	r3, #0
 800a234:	d040      	beq.n	800a2b8 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800a244:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	2200      	movs	r2, #0
 800a24c:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2201      	movs	r2, #1
 800a252:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 800a256:	6878      	ldr	r0, [r7, #4]
 800a258:	f000 f834 	bl	800a2c4 <HAL_SD_ErrorCallback>
}
 800a25c:	e02c      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d025      	beq.n	800a2b8 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a274:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a27c:	f003 0304 	and.w	r3, r3, #4
 800a280:	2b00      	cmp	r3, #0
 800a282:	d10c      	bne.n	800a29e <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f003 0320 	and.w	r3, r3, #32
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d003      	beq.n	800a296 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f001 f90c 	bl	800b4ac <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800a294:	e010      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f001 f8f4 	bl	800b484 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800a29c:	e00c      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f003 0320 	and.w	r3, r3, #32
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d003      	beq.n	800a2b0 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f001 f8f5 	bl	800b498 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800a2ae:	e003      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f001 f8dd 	bl	800b470 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800a2b6:	e7ff      	b.n	800a2b8 <HAL_SD_IRQHandler+0x364>
 800a2b8:	bf00      	nop
 800a2ba:	3710      	adds	r7, #16
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	18000f3a 	.word	0x18000f3a

0800a2c4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	b083      	sub	sp, #12
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800a2cc:	bf00      	nop
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b083      	sub	sp, #12
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2e6:	0f9b      	lsrs	r3, r3, #30
 800a2e8:	b2da      	uxtb	r2, r3
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2f2:	0e9b      	lsrs	r3, r3, #26
 800a2f4:	b2db      	uxtb	r3, r3
 800a2f6:	f003 030f 	and.w	r3, r3, #15
 800a2fa:	b2da      	uxtb	r2, r3
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a304:	0e1b      	lsrs	r3, r3, #24
 800a306:	b2db      	uxtb	r3, r3
 800a308:	f003 0303 	and.w	r3, r3, #3
 800a30c:	b2da      	uxtb	r2, r3
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a316:	0c1b      	lsrs	r3, r3, #16
 800a318:	b2da      	uxtb	r2, r3
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a322:	0a1b      	lsrs	r3, r3, #8
 800a324:	b2da      	uxtb	r2, r3
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a32e:	b2da      	uxtb	r2, r3
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a338:	0d1b      	lsrs	r3, r3, #20
 800a33a:	b29a      	uxth	r2, r3
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a344:	0c1b      	lsrs	r3, r3, #16
 800a346:	b2db      	uxtb	r3, r3
 800a348:	f003 030f 	and.w	r3, r3, #15
 800a34c:	b2da      	uxtb	r2, r3
 800a34e:	683b      	ldr	r3, [r7, #0]
 800a350:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a356:	0bdb      	lsrs	r3, r3, #15
 800a358:	b2db      	uxtb	r3, r3
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	b2da      	uxtb	r2, r3
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a368:	0b9b      	lsrs	r3, r3, #14
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	f003 0301 	and.w	r3, r3, #1
 800a370:	b2da      	uxtb	r2, r3
 800a372:	683b      	ldr	r3, [r7, #0]
 800a374:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a37a:	0b5b      	lsrs	r3, r3, #13
 800a37c:	b2db      	uxtb	r3, r3
 800a37e:	f003 0301 	and.w	r3, r3, #1
 800a382:	b2da      	uxtb	r2, r3
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a38c:	0b1b      	lsrs	r3, r3, #12
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	f003 0301 	and.w	r3, r3, #1
 800a394:	b2da      	uxtb	r2, r3
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	2200      	movs	r2, #0
 800a39e:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d163      	bne.n	800a470 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a3ac:	009a      	lsls	r2, r3, #2
 800a3ae:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a3b2:	4013      	ands	r3, r2
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800a3b8:	0f92      	lsrs	r2, r2, #30
 800a3ba:	431a      	orrs	r2, r3
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3c4:	0edb      	lsrs	r3, r3, #27
 800a3c6:	b2db      	uxtb	r3, r3
 800a3c8:	f003 0307 	and.w	r3, r3, #7
 800a3cc:	b2da      	uxtb	r2, r3
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3d6:	0e1b      	lsrs	r3, r3, #24
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	f003 0307 	and.w	r3, r3, #7
 800a3de:	b2da      	uxtb	r2, r3
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3e8:	0d5b      	lsrs	r3, r3, #21
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	f003 0307 	and.w	r3, r3, #7
 800a3f0:	b2da      	uxtb	r2, r3
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3fa:	0c9b      	lsrs	r3, r3, #18
 800a3fc:	b2db      	uxtb	r3, r3
 800a3fe:	f003 0307 	and.w	r3, r3, #7
 800a402:	b2da      	uxtb	r2, r3
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a40c:	0bdb      	lsrs	r3, r3, #15
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	f003 0307 	and.w	r3, r3, #7
 800a414:	b2da      	uxtb	r2, r3
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	1c5a      	adds	r2, r3, #1
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	7e1b      	ldrb	r3, [r3, #24]
 800a428:	b2db      	uxtb	r3, r3
 800a42a:	f003 0307 	and.w	r3, r3, #7
 800a42e:	3302      	adds	r3, #2
 800a430:	2201      	movs	r2, #1
 800a432:	fa02 f303 	lsl.w	r3, r2, r3
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a43a:	fb03 f202 	mul.w	r2, r3, r2
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	7a1b      	ldrb	r3, [r3, #8]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	f003 030f 	and.w	r3, r3, #15
 800a44c:	2201      	movs	r2, #1
 800a44e:	409a      	lsls	r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800a45c:	0a52      	lsrs	r2, r2, #9
 800a45e:	fb03 f202 	mul.w	r2, r3, r2
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a46c:	655a      	str	r2, [r3, #84]	@ 0x54
 800a46e:	e031      	b.n	800a4d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a474:	2b01      	cmp	r3, #1
 800a476:	d11d      	bne.n	800a4b4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a47c:	041b      	lsls	r3, r3, #16
 800a47e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a486:	0c1b      	lsrs	r3, r3, #16
 800a488:	431a      	orrs	r2, r3
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	691b      	ldr	r3, [r3, #16]
 800a492:	3301      	adds	r3, #1
 800a494:	029a      	lsls	r2, r3, #10
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4a8:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	655a      	str	r2, [r3, #84]	@ 0x54
 800a4b2:	e00f      	b.n	800a4d4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a58      	ldr	r2, [pc, #352]	@ (800a61c <HAL_SD_GetCardCSD+0x344>)
 800a4ba:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4c0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e09d      	b.n	800a610 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4d8:	0b9b      	lsrs	r3, r3, #14
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	f003 0301 	and.w	r3, r3, #1
 800a4e0:	b2da      	uxtb	r2, r3
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4ea:	09db      	lsrs	r3, r3, #7
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4f2:	b2da      	uxtb	r2, r3
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a4fc:	b2db      	uxtb	r3, r3
 800a4fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a502:	b2da      	uxtb	r2, r3
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a50c:	0fdb      	lsrs	r3, r3, #31
 800a50e:	b2da      	uxtb	r2, r3
 800a510:	683b      	ldr	r3, [r7, #0]
 800a512:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a518:	0f5b      	lsrs	r3, r3, #29
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	f003 0303 	and.w	r3, r3, #3
 800a520:	b2da      	uxtb	r2, r3
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a52a:	0e9b      	lsrs	r3, r3, #26
 800a52c:	b2db      	uxtb	r3, r3
 800a52e:	f003 0307 	and.w	r3, r3, #7
 800a532:	b2da      	uxtb	r2, r3
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a53c:	0d9b      	lsrs	r3, r3, #22
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	f003 030f 	and.w	r3, r3, #15
 800a544:	b2da      	uxtb	r2, r3
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a54e:	0d5b      	lsrs	r3, r3, #21
 800a550:	b2db      	uxtb	r3, r3
 800a552:	f003 0301 	and.w	r3, r3, #1
 800a556:	b2da      	uxtb	r2, r3
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	2200      	movs	r2, #0
 800a562:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a56a:	0c1b      	lsrs	r3, r3, #16
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	f003 0301 	and.w	r3, r3, #1
 800a572:	b2da      	uxtb	r2, r3
 800a574:	683b      	ldr	r3, [r7, #0]
 800a576:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a57e:	0bdb      	lsrs	r3, r3, #15
 800a580:	b2db      	uxtb	r3, r3
 800a582:	f003 0301 	and.w	r3, r3, #1
 800a586:	b2da      	uxtb	r2, r3
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a592:	0b9b      	lsrs	r3, r3, #14
 800a594:	b2db      	uxtb	r3, r3
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	b2da      	uxtb	r2, r3
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5a6:	0b5b      	lsrs	r3, r3, #13
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	f003 0301 	and.w	r3, r3, #1
 800a5ae:	b2da      	uxtb	r2, r3
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5ba:	0b1b      	lsrs	r3, r3, #12
 800a5bc:	b2db      	uxtb	r3, r3
 800a5be:	f003 0301 	and.w	r3, r3, #1
 800a5c2:	b2da      	uxtb	r2, r3
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5ce:	0a9b      	lsrs	r3, r3, #10
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	f003 0303 	and.w	r3, r3, #3
 800a5d6:	b2da      	uxtb	r2, r3
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5e2:	0a1b      	lsrs	r3, r3, #8
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	f003 0303 	and.w	r3, r3, #3
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a5f6:	085b      	lsrs	r3, r3, #1
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5fe:	b2da      	uxtb	r2, r3
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	2201      	movs	r2, #1
 800a60a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800a60e:	2300      	movs	r3, #0
}
 800a610:	4618      	mov	r0, r3
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	1fe00fff 	.word	0x1fe00fff

0800a620 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b094      	sub	sp, #80	@ 0x50
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800a62a:	2300      	movs	r3, #0
 800a62c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a636:	b2db      	uxtb	r3, r3
 800a638:	2b03      	cmp	r3, #3
 800a63a:	d101      	bne.n	800a640 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800a63c:	2301      	movs	r3, #1
 800a63e:	e0a7      	b.n	800a790 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800a640:	f107 0308 	add.w	r3, r7, #8
 800a644:	4619      	mov	r1, r3
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f000 fc24 	bl	800ae94 <SD_SendSDStatus>
 800a64c:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a64e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a650:	2b00      	cmp	r3, #0
 800a652:	d011      	beq.n	800a678 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a4f      	ldr	r2, [pc, #316]	@ (800a798 <HAL_SD_GetCardStatus+0x178>)
 800a65a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a660:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a662:	431a      	orrs	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2201      	movs	r2, #1
 800a66c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800a676:	e070      	b.n	800a75a <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	099b      	lsrs	r3, r3, #6
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	f003 0303 	and.w	r3, r3, #3
 800a682:	b2da      	uxtb	r2, r3
 800a684:	683b      	ldr	r3, [r7, #0]
 800a686:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	095b      	lsrs	r3, r3, #5
 800a68c:	b2db      	uxtb	r3, r3
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	b2da      	uxtb	r2, r3
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800a698:	68bb      	ldr	r3, [r7, #8]
 800a69a:	0a1b      	lsrs	r3, r3, #8
 800a69c:	b29b      	uxth	r3, r3
 800a69e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a6a2:	b29a      	uxth	r2, r3
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	0e1b      	lsrs	r3, r3, #24
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	b29a      	uxth	r2, r3
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	061a      	lsls	r2, r3, #24
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	021b      	lsls	r3, r3, #8
 800a6ba:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a6be:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	0a1b      	lsrs	r3, r3, #8
 800a6c4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a6c8:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	0e1b      	lsrs	r3, r3, #24
 800a6ce:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	b2da      	uxtb	r2, r3
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	0a1b      	lsrs	r3, r3, #8
 800a6e0:	b2da      	uxtb	r2, r3
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800a6e6:	693b      	ldr	r3, [r7, #16]
 800a6e8:	0d1b      	lsrs	r3, r3, #20
 800a6ea:	b2db      	uxtb	r3, r3
 800a6ec:	f003 030f 	and.w	r3, r3, #15
 800a6f0:	b2da      	uxtb	r2, r3
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800a6f6:	693b      	ldr	r3, [r7, #16]
 800a6f8:	0c1b      	lsrs	r3, r3, #16
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a700:	b29a      	uxth	r2, r3
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	b29b      	uxth	r3, r3
 800a706:	b2db      	uxtb	r3, r3
 800a708:	b29b      	uxth	r3, r3
 800a70a:	4313      	orrs	r3, r2
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	0a9b      	lsrs	r3, r3, #10
 800a716:	b2db      	uxtb	r3, r3
 800a718:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a71c:	b2da      	uxtb	r2, r3
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800a722:	697b      	ldr	r3, [r7, #20]
 800a724:	0a1b      	lsrs	r3, r3, #8
 800a726:	b2db      	uxtb	r3, r3
 800a728:	f003 0303 	and.w	r3, r3, #3
 800a72c:	b2da      	uxtb	r2, r3
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	091b      	lsrs	r3, r3, #4
 800a736:	b2db      	uxtb	r3, r3
 800a738:	f003 030f 	and.w	r3, r3, #15
 800a73c:	b2da      	uxtb	r2, r3
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	b2db      	uxtb	r3, r3
 800a746:	f003 030f 	and.w	r3, r3, #15
 800a74a:	b2da      	uxtb	r2, r3
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	0e1b      	lsrs	r3, r3, #24
 800a754:	b2da      	uxtb	r2, r3
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a762:	4618      	mov	r0, r3
 800a764:	f003 fc0a 	bl	800df7c <SDMMC_CmdBlockLength>
 800a768:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800a76a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d00d      	beq.n	800a78c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a08      	ldr	r2, [pc, #32]	@ (800a798 <HAL_SD_GetCardStatus+0x178>)
 800a776:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a77c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2201      	movs	r2, #1
 800a782:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800a786:	2301      	movs	r3, #1
 800a788:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800a78c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800a790:	4618      	mov	r0, r3
 800a792:	3750      	adds	r7, #80	@ 0x50
 800a794:	46bd      	mov	sp, r7
 800a796:	bd80      	pop	{r7, pc}
 800a798:	1fe00fff 	.word	0x1fe00fff

0800a79c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800a79c:	b480      	push	{r7}
 800a79e:	b083      	sub	sp, #12
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a7b2:	683b      	ldr	r3, [r7, #0]
 800a7b4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800a7e6:	2300      	movs	r3, #0
}
 800a7e8:	4618      	mov	r0, r3
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800a7f4:	b590      	push	{r4, r7, lr}
 800a7f6:	b08d      	sub	sp, #52	@ 0x34
 800a7f8:	af02      	add	r7, sp, #8
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800a7fe:	2300      	movs	r3, #0
 800a800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2203      	movs	r2, #3
 800a808:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a810:	2b03      	cmp	r3, #3
 800a812:	d02e      	beq.n	800a872 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800a814:	683b      	ldr	r3, [r7, #0]
 800a816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a81a:	d106      	bne.n	800a82a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a820:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	635a      	str	r2, [r3, #52]	@ 0x34
 800a828:	e029      	b.n	800a87e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a830:	d10a      	bne.n	800a848 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 fc26 	bl	800b084 <SD_WideBus_Enable>
 800a838:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a83e:	6a3b      	ldr	r3, [r7, #32]
 800a840:	431a      	orrs	r2, r3
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	635a      	str	r2, [r3, #52]	@ 0x34
 800a846:	e01a      	b.n	800a87e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10a      	bne.n	800a864 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fc63 	bl	800b11a <SD_WideBus_Disable>
 800a854:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	431a      	orrs	r2, r3
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	635a      	str	r2, [r3, #52]	@ 0x34
 800a862:	e00c      	b.n	800a87e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a868:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	635a      	str	r2, [r3, #52]	@ 0x34
 800a870:	e005      	b.n	800a87e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a876:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a882:	2b00      	cmp	r3, #0
 800a884:	d007      	beq.n	800a896 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4a5f      	ldr	r2, [pc, #380]	@ (800aa08 <HAL_SD_ConfigWideBusOperation+0x214>)
 800a88c:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800a88e:	2301      	movs	r3, #1
 800a890:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a894:	e096      	b.n	800a9c4 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800a896:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800a89a:	f04f 0100 	mov.w	r1, #0
 800a89e:	f7fd fdd5 	bl	800844c <HAL_RCCEx_GetPeriphCLKFreq>
 800a8a2:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800a8a4:	69fb      	ldr	r3, [r7, #28]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	f000 8083 	beq.w	800a9b2 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	685b      	ldr	r3, [r3, #4]
 800a8b0:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	689b      	ldr	r3, [r3, #8]
 800a8b6:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	695a      	ldr	r2, [r3, #20]
 800a8c6:	69fb      	ldr	r3, [r7, #28]
 800a8c8:	4950      	ldr	r1, [pc, #320]	@ (800aa0c <HAL_SD_ConfigWideBusOperation+0x218>)
 800a8ca:	fba1 1303 	umull	r1, r3, r1, r3
 800a8ce:	0e1b      	lsrs	r3, r3, #24
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d303      	bcc.n	800a8dc <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	695b      	ldr	r3, [r3, #20]
 800a8d8:	61bb      	str	r3, [r7, #24]
 800a8da:	e05a      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a8e4:	d103      	bne.n	800a8ee <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	695b      	ldr	r3, [r3, #20]
 800a8ea:	61bb      	str	r3, [r7, #24]
 800a8ec:	e051      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8f6:	d126      	bne.n	800a946 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	695b      	ldr	r3, [r3, #20]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d10e      	bne.n	800a91e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	4a43      	ldr	r2, [pc, #268]	@ (800aa10 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d906      	bls.n	800a916 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a908:	69fb      	ldr	r3, [r7, #28]
 800a90a:	4a40      	ldr	r2, [pc, #256]	@ (800aa0c <HAL_SD_ConfigWideBusOperation+0x218>)
 800a90c:	fba2 2303 	umull	r2, r3, r2, r3
 800a910:	0e5b      	lsrs	r3, r3, #25
 800a912:	61bb      	str	r3, [r7, #24]
 800a914:	e03d      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	695b      	ldr	r3, [r3, #20]
 800a91a:	61bb      	str	r3, [r7, #24]
 800a91c:	e039      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	005b      	lsls	r3, r3, #1
 800a924:	69fa      	ldr	r2, [r7, #28]
 800a926:	fbb2 f3f3 	udiv	r3, r2, r3
 800a92a:	4a39      	ldr	r2, [pc, #228]	@ (800aa10 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d906      	bls.n	800a93e <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800a930:	69fb      	ldr	r3, [r7, #28]
 800a932:	4a36      	ldr	r2, [pc, #216]	@ (800aa0c <HAL_SD_ConfigWideBusOperation+0x218>)
 800a934:	fba2 2303 	umull	r2, r3, r2, r3
 800a938:	0e5b      	lsrs	r3, r3, #25
 800a93a:	61bb      	str	r3, [r7, #24]
 800a93c:	e029      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	61bb      	str	r3, [r7, #24]
 800a944:	e025      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10e      	bne.n	800a96c <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	4a30      	ldr	r2, [pc, #192]	@ (800aa14 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a952:	4293      	cmp	r3, r2
 800a954:	d906      	bls.n	800a964 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	4a2c      	ldr	r2, [pc, #176]	@ (800aa0c <HAL_SD_ConfigWideBusOperation+0x218>)
 800a95a:	fba2 2303 	umull	r2, r3, r2, r3
 800a95e:	0e1b      	lsrs	r3, r3, #24
 800a960:	61bb      	str	r3, [r7, #24]
 800a962:	e016      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	695b      	ldr	r3, [r3, #20]
 800a968:	61bb      	str	r3, [r7, #24]
 800a96a:	e012      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	695b      	ldr	r3, [r3, #20]
 800a970:	005b      	lsls	r3, r3, #1
 800a972:	69fa      	ldr	r2, [r7, #28]
 800a974:	fbb2 f3f3 	udiv	r3, r2, r3
 800a978:	4a26      	ldr	r2, [pc, #152]	@ (800aa14 <HAL_SD_ConfigWideBusOperation+0x220>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d906      	bls.n	800a98c <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	4a22      	ldr	r2, [pc, #136]	@ (800aa0c <HAL_SD_ConfigWideBusOperation+0x218>)
 800a982:	fba2 2303 	umull	r2, r3, r2, r3
 800a986:	0e1b      	lsrs	r3, r3, #24
 800a988:	61bb      	str	r3, [r7, #24]
 800a98a:	e002      	b.n	800a992 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	695b      	ldr	r3, [r3, #20]
 800a990:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681c      	ldr	r4, [r3, #0]
 800a996:	466a      	mov	r2, sp
 800a998:	f107 0314 	add.w	r3, r7, #20
 800a99c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800a9a0:	e882 0003 	stmia.w	r2, {r0, r1}
 800a9a4:	f107 0308 	add.w	r3, r7, #8
 800a9a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a9aa:	4620      	mov	r0, r4
 800a9ac:	f003 f9f8 	bl	800dda0 <SDMMC_Init>
 800a9b0:	e008      	b.n	800a9c4 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9b6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f003 fad5 	bl	800df7c <SDMMC_CmdBlockLength>
 800a9d2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800a9d4:	6a3b      	ldr	r3, [r7, #32]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00c      	beq.n	800a9f4 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	4a0a      	ldr	r2, [pc, #40]	@ (800aa08 <HAL_SD_ConfigWideBusOperation+0x214>)
 800a9e0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9e6:	6a3b      	ldr	r3, [r7, #32]
 800a9e8:	431a      	orrs	r2, r3
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800a9fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800aa00:	4618      	mov	r0, r3
 800aa02:	372c      	adds	r7, #44	@ 0x2c
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd90      	pop	{r4, r7, pc}
 800aa08:	1fe00fff 	.word	0x1fe00fff
 800aa0c:	55e63b89 	.word	0x55e63b89
 800aa10:	02faf080 	.word	0x02faf080
 800aa14:	017d7840 	.word	0x017d7840

0800aa18 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b086      	sub	sp, #24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800aa20:	2300      	movs	r3, #0
 800aa22:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800aa24:	f107 030c 	add.w	r3, r7, #12
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 fb02 	bl	800b034 <SD_SendStatus>
 800aa30:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d005      	beq.n	800aa44 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aa3c:	697b      	ldr	r3, [r7, #20]
 800aa3e:	431a      	orrs	r2, r3
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	0a5b      	lsrs	r3, r3, #9
 800aa48:	f003 030f 	and.w	r3, r3, #15
 800aa4c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800aa4e:	693b      	ldr	r3, [r7, #16]
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	3718      	adds	r7, #24
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bd80      	pop	{r7, pc}

0800aa58 <HAL_SD_Abort>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *                the configuration information for SD module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Abort(SD_HandleTypeDef *hsd)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  uint32_t error_code;
  uint32_t tickstart;

  if (hsd->State == HAL_SD_STATE_BUSY)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800aa66:	b2db      	uxtb	r3, r3
 800aa68:	2b03      	cmp	r3, #3
 800aa6a:	f040 809f 	bne.w	800abac <HAL_SD_Abort+0x154>
  {
    /* DIsable All interrupts */
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800aa7c:	63da      	str	r2, [r3, #60]	@ 0x3c
                         SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR);
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	68da      	ldr	r2, [r3, #12]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aa8c:	60da      	str	r2, [r3, #12]
    /*we will send the CMD12 in all cases in order to stop the data transfers*/
    /*In case the data transfer just finished , the external memory will not respond and will return HAL_SD_ERROR_CMD_RSP_TIMEOUT*/
    /*In case the data transfer aborted , the external memory will respond and will return HAL_SD_ERROR_NONE*/
    /*Other scenario will return HAL_ERROR*/

    hsd->ErrorCode = SDMMC_CmdStopTransfer(hsd->Instance);
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4618      	mov	r0, r3
 800aa94:	f003 fb22 	bl	800e0dc <SDMMC_CmdStopTransfer>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	635a      	str	r2, [r3, #52]	@ 0x34
    error_code = hsd->ErrorCode;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaa2:	60fb      	str	r3, [r7, #12]
    if ((error_code != HAL_SD_ERROR_NONE) && (error_code != HAL_SD_ERROR_CMD_RSP_TIMEOUT))
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d004      	beq.n	800aab4 <HAL_SD_Abort+0x5c>
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2b04      	cmp	r3, #4
 800aaae:	d001      	beq.n	800aab4 <HAL_SD_Abort+0x5c>
    {
      return HAL_ERROR;
 800aab0:	2301      	movs	r3, #1
 800aab2:	e07c      	b.n	800abae <HAL_SD_Abort+0x156>
    }

    tickstart = HAL_GetTick();
 800aab4:	f7f7 fece 	bl	8002854 <HAL_GetTick>
 800aab8:	60b8      	str	r0, [r7, #8]
    if ((hsd->Instance->DCTRL & SDMMC_DCTRL_DTDIR) == SDMMC_TRANSFER_DIR_TO_CARD)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aac0:	f003 0302 	and.w	r3, r3, #2
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d13c      	bne.n	800ab42 <HAL_SD_Abort+0xea>
    {
      if (hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d119      	bne.n	800ab04 <HAL_SD_Abort+0xac>
      {
         while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DABORT | SDMMC_FLAG_BUSYD0END))
 800aad0:	e011      	b.n	800aaf6 <HAL_SD_Abort+0x9e>
        {
           if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800aad2:	f7f7 febf 	bl	8002854 <HAL_GetTick>
 800aad6:	4602      	mov	r2, r0
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	1ad3      	subs	r3, r2, r3
 800aadc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae0:	d109      	bne.n	800aaf6 <HAL_SD_Abort+0x9e>
           {
              hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aae8:	635a      	str	r2, [r3, #52]	@ 0x34
              hsd->State = HAL_SD_STATE_READY;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2201      	movs	r2, #1
 800aaee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
              return HAL_TIMEOUT;
 800aaf2:	2303      	movs	r3, #3
 800aaf4:	e05b      	b.n	800abae <HAL_SD_Abort+0x156>
         while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DABORT | SDMMC_FLAG_BUSYD0END))
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aafc:	4b2e      	ldr	r3, [pc, #184]	@ (800abb8 <HAL_SD_Abort+0x160>)
 800aafe:	4013      	ands	r3, r2
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d0e6      	beq.n	800aad2 <HAL_SD_Abort+0x7a>
           }
        }
      }

      if (hsd->ErrorCode == HAL_SD_ERROR_CMD_RSP_TIMEOUT)
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab08:	2b04      	cmp	r3, #4
 800ab0a:	d13b      	bne.n	800ab84 <HAL_SD_Abort+0x12c>
      {
        while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND))
 800ab0c:	e011      	b.n	800ab32 <HAL_SD_Abort+0xda>
        {
           if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ab0e:	f7f7 fea1 	bl	8002854 <HAL_GetTick>
 800ab12:	4602      	mov	r2, r0
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	1ad3      	subs	r3, r2, r3
 800ab18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab1c:	d109      	bne.n	800ab32 <HAL_SD_Abort+0xda>
           {
              hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab24:	635a      	str	r2, [r3, #52]	@ 0x34
              hsd->State = HAL_SD_STATE_READY;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	2201      	movs	r2, #1
 800ab2a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
              return HAL_TIMEOUT;
 800ab2e:	2303      	movs	r3, #3
 800ab30:	e03d      	b.n	800abae <HAL_SD_Abort+0x156>
        while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND))
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d0e6      	beq.n	800ab0e <HAL_SD_Abort+0xb6>
 800ab40:	e020      	b.n	800ab84 <HAL_SD_Abort+0x12c>
           }
        }
      }
    }
    else if ((hsd->Instance->DCTRL & SDMMC_DCTRL_DTDIR) == SDMMC_TRANSFER_DIR_TO_SDMMC)
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab48:	f003 0302 	and.w	r3, r3, #2
 800ab4c:	2b02      	cmp	r3, #2
 800ab4e:	d119      	bne.n	800ab84 <HAL_SD_Abort+0x12c>
    {
      while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DABORT | SDMMC_FLAG_DATAEND))
 800ab50:	e011      	b.n	800ab76 <HAL_SD_Abort+0x11e>
      {
           if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800ab52:	f7f7 fe7f 	bl	8002854 <HAL_GetTick>
 800ab56:	4602      	mov	r2, r0
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	1ad3      	subs	r3, r2, r3
 800ab5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab60:	d109      	bne.n	800ab76 <HAL_SD_Abort+0x11e>
           {
              hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab68:	635a      	str	r2, [r3, #52]	@ 0x34
              hsd->State = HAL_SD_STATE_READY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
              return HAL_TIMEOUT;
 800ab72:	2303      	movs	r3, #3
 800ab74:	e01b      	b.n	800abae <HAL_SD_Abort+0x156>
      while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DABORT | SDMMC_FLAG_DATAEND))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab7c:	f403 6310 	and.w	r3, r3, #2304	@ 0x900
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d0e6      	beq.n	800ab52 <HAL_SD_Abort+0xfa>
      the appropriate flags that will be set depending of the abort/non abort of the memory */
    /*Not waiting the SDMMC flags will cause the next SDMMC_DISABLE_IDMA to not get cleared
      and will result in next SDMMC read/write operation to fail */

    /*SDMMC ready for clear data flags*/
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_BUSYD0END);
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800ab8c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4a0a      	ldr	r2, [pc, #40]	@ (800abbc <HAL_SD_Abort+0x164>)
 800ab94:	639a      	str	r2, [r3, #56]	@ 0x38
      /* If IDMA Context, disable Internal DMA */
    hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	651a      	str	r2, [r3, #80]	@ 0x50

    hsd->State = HAL_SD_STATE_READY;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2201      	movs	r2, #1
 800aba2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize the SD operation */
    hsd->Context = SD_CONTEXT_NONE;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return HAL_OK;
 800abac:	2300      	movs	r3, #0
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	00200800 	.word	0x00200800
 800abbc:	18000f3a 	.word	0x18000f3a

0800abc0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b090      	sub	sp, #64	@ 0x40
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800abc8:	2300      	movs	r3, #0
 800abca:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800abcc:	f7f7 fe42 	bl	8002854 <HAL_GetTick>
 800abd0:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4618      	mov	r0, r3
 800abd8:	f003 f94c 	bl	800de74 <SDMMC_GetPowerState>
 800abdc:	4603      	mov	r3, r0
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d102      	bne.n	800abe8 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800abe2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800abe6:	e0b5      	b.n	800ad54 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abec:	2b03      	cmp	r3, #3
 800abee:	d02e      	beq.n	800ac4e <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4618      	mov	r0, r3
 800abf6:	f003 fb96 	bl	800e326 <SDMMC_CmdSendCID>
 800abfa:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800abfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d001      	beq.n	800ac06 <SD_InitCard+0x46>
    {
      return errorstate;
 800ac02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac04:	e0a6      	b.n	800ad54 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	2100      	movs	r1, #0
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	f003 f976 	bl	800defe <SDMMC_GetResponse>
 800ac12:	4602      	mov	r2, r0
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	2104      	movs	r1, #4
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f003 f96d 	bl	800defe <SDMMC_GetResponse>
 800ac24:	4602      	mov	r2, r0
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	2108      	movs	r1, #8
 800ac30:	4618      	mov	r0, r3
 800ac32:	f003 f964 	bl	800defe <SDMMC_GetResponse>
 800ac36:	4602      	mov	r2, r0
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	210c      	movs	r1, #12
 800ac42:	4618      	mov	r0, r3
 800ac44:	f003 f95b 	bl	800defe <SDMMC_GetResponse>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac52:	2b03      	cmp	r3, #3
 800ac54:	d01d      	beq.n	800ac92 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800ac56:	e019      	b.n	800ac8c <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f107 020a 	add.w	r2, r7, #10
 800ac60:	4611      	mov	r1, r2
 800ac62:	4618      	mov	r0, r3
 800ac64:	f003 fb9e 	bl	800e3a4 <SDMMC_CmdSetRelAdd>
 800ac68:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800ac6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d001      	beq.n	800ac74 <SD_InitCard+0xb4>
      {
        return errorstate;
 800ac70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac72:	e06f      	b.n	800ad54 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800ac74:	f7f7 fdee 	bl	8002854 <HAL_GetTick>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	f241 3287 	movw	r2, #4999	@ 0x1387
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d902      	bls.n	800ac8c <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800ac86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ac8a:	e063      	b.n	800ad54 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800ac8c:	897b      	ldrh	r3, [r7, #10]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d0e2      	beq.n	800ac58 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac96:	2b03      	cmp	r3, #3
 800ac98:	d036      	beq.n	800ad08 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800ac9a:	897b      	ldrh	r3, [r7, #10]
 800ac9c:	461a      	mov	r2, r3
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800acaa:	041b      	lsls	r3, r3, #16
 800acac:	4619      	mov	r1, r3
 800acae:	4610      	mov	r0, r2
 800acb0:	f003 fb58 	bl	800e364 <SDMMC_CmdSendCSD>
 800acb4:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800acb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d001      	beq.n	800acc0 <SD_InitCard+0x100>
    {
      return errorstate;
 800acbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acbe:	e049      	b.n	800ad54 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2100      	movs	r1, #0
 800acc6:	4618      	mov	r0, r3
 800acc8:	f003 f919 	bl	800defe <SDMMC_GetResponse>
 800accc:	4602      	mov	r2, r0
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	2104      	movs	r1, #4
 800acd8:	4618      	mov	r0, r3
 800acda:	f003 f910 	bl	800defe <SDMMC_GetResponse>
 800acde:	4602      	mov	r2, r0
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2108      	movs	r1, #8
 800acea:	4618      	mov	r0, r3
 800acec:	f003 f907 	bl	800defe <SDMMC_GetResponse>
 800acf0:	4602      	mov	r2, r0
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	210c      	movs	r1, #12
 800acfc:	4618      	mov	r0, r3
 800acfe:	f003 f8fe 	bl	800defe <SDMMC_GetResponse>
 800ad02:	4602      	mov	r2, r0
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	2104      	movs	r1, #4
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f003 f8f5 	bl	800defe <SDMMC_GetResponse>
 800ad14:	4603      	mov	r3, r0
 800ad16:	0d1a      	lsrs	r2, r3, #20
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ad1c:	f107 030c 	add.w	r3, r7, #12
 800ad20:	4619      	mov	r1, r3
 800ad22:	6878      	ldr	r0, [r7, #4]
 800ad24:	f7ff fad8 	bl	800a2d8 <HAL_SD_GetCardCSD>
 800ad28:	4603      	mov	r3, r0
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d002      	beq.n	800ad34 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ad2e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ad32:	e00f      	b.n	800ad54 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681a      	ldr	r2, [r3, #0]
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad3c:	041b      	lsls	r3, r3, #16
 800ad3e:	4619      	mov	r1, r3
 800ad40:	4610      	mov	r0, r2
 800ad42:	f003 fa07 	bl	800e154 <SDMMC_CmdSelDesel>
 800ad46:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800ad48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d001      	beq.n	800ad52 <SD_InitCard+0x192>
  {
    return errorstate;
 800ad4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad50:	e000      	b.n	800ad54 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800ad52:	2300      	movs	r3, #0
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3740      	adds	r7, #64	@ 0x40
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b086      	sub	sp, #24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ad64:	2300      	movs	r3, #0
 800ad66:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4618      	mov	r0, r3
 800ad76:	f003 fa10 	bl	800e19a <SDMMC_CmdGoIdleState>
 800ad7a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d001      	beq.n	800ad86 <SD_PowerON+0x2a>
  {
    return errorstate;
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	e072      	b.n	800ae6c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f003 fa23 	bl	800e1d6 <SDMMC_CmdOperCond>
 800ad90:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad98:	d10d      	bne.n	800adb6 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4618      	mov	r0, r3
 800ada6:	f003 f9f8 	bl	800e19a <SDMMC_CmdGoIdleState>
 800adaa:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	d004      	beq.n	800adbc <SD_PowerON+0x60>
    {
      return errorstate;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	e05a      	b.n	800ae6c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2201      	movs	r2, #1
 800adba:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adc0:	2b01      	cmp	r3, #1
 800adc2:	d137      	bne.n	800ae34 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	2100      	movs	r1, #0
 800adca:	4618      	mov	r0, r3
 800adcc:	f003 fa23 	bl	800e216 <SDMMC_CmdAppCommand>
 800add0:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d02d      	beq.n	800ae34 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800add8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800addc:	e046      	b.n	800ae6c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2100      	movs	r1, #0
 800ade4:	4618      	mov	r0, r3
 800ade6:	f003 fa16 	bl	800e216 <SDMMC_CmdAppCommand>
 800adea:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <SD_PowerON+0x9a>
    {
      return errorstate;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	e03a      	b.n	800ae6c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	491e      	ldr	r1, [pc, #120]	@ (800ae74 <SD_PowerON+0x118>)
 800adfc:	4618      	mov	r0, r3
 800adfe:	f003 fa2d 	bl	800e25c <SDMMC_CmdAppOperCommand>
 800ae02:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d002      	beq.n	800ae10 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ae0a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800ae0e:	e02d      	b.n	800ae6c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	2100      	movs	r1, #0
 800ae16:	4618      	mov	r0, r3
 800ae18:	f003 f871 	bl	800defe <SDMMC_GetResponse>
 800ae1c:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800ae1e:	697b      	ldr	r3, [r7, #20]
 800ae20:	0fdb      	lsrs	r3, r3, #31
 800ae22:	2b01      	cmp	r3, #1
 800ae24:	d101      	bne.n	800ae2a <SD_PowerON+0xce>
 800ae26:	2301      	movs	r3, #1
 800ae28:	e000      	b.n	800ae2c <SD_PowerON+0xd0>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	613b      	str	r3, [r7, #16]

    count++;
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	3301      	adds	r3, #1
 800ae32:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d802      	bhi.n	800ae44 <SD_PowerON+0xe8>
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d0cc      	beq.n	800adde <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d902      	bls.n	800ae54 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800ae4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ae52:	e00b      	b.n	800ae6c <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800ae5a:	697b      	ldr	r3, [r7, #20]
 800ae5c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d002      	beq.n	800ae6a <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3718      	adds	r7, #24
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	c1100000 	.word	0xc1100000

0800ae78 <SD_PowerOFF>:
  * @brief  Turns the SDMMC output signals off.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
static void SD_PowerOFF(SD_HandleTypeDef *hsd)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b082      	sub	sp, #8
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Set Power State to OFF */
  (void)SDMMC_PowerState_OFF(hsd->Instance);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4618      	mov	r0, r3
 800ae86:	f002 ffe4 	bl	800de52 <SDMMC_PowerState_OFF>
}
 800ae8a:	bf00      	nop
 800ae8c:	3708      	adds	r7, #8
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
	...

0800ae94 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b08c      	sub	sp, #48	@ 0x30
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
 800ae9c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800ae9e:	f7f7 fcd9 	bl	8002854 <HAL_GetTick>
 800aea2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	2100      	movs	r1, #0
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f003 f825 	bl	800defe <SDMMC_GetResponse>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aeba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aebe:	d102      	bne.n	800aec6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800aec0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800aec4:	e0b0      	b.n	800b028 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	2140      	movs	r1, #64	@ 0x40
 800aecc:	4618      	mov	r0, r3
 800aece:	f003 f855 	bl	800df7c <SDMMC_CmdBlockLength>
 800aed2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aed4:	6a3b      	ldr	r3, [r7, #32]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d005      	beq.n	800aee6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800aee2:	6a3b      	ldr	r3, [r7, #32]
 800aee4:	e0a0      	b.n	800b028 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681a      	ldr	r2, [r3, #0]
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeee:	041b      	lsls	r3, r3, #16
 800aef0:	4619      	mov	r1, r3
 800aef2:	4610      	mov	r0, r2
 800aef4:	f003 f98f 	bl	800e216 <SDMMC_CmdAppCommand>
 800aef8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800aefa:	6a3b      	ldr	r3, [r7, #32]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d005      	beq.n	800af0c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800af08:	6a3b      	ldr	r3, [r7, #32]
 800af0a:	e08d      	b.n	800b028 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800af0c:	f04f 33ff 	mov.w	r3, #4294967295
 800af10:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800af12:	2340      	movs	r3, #64	@ 0x40
 800af14:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800af16:	2360      	movs	r3, #96	@ 0x60
 800af18:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800af1a:	2302      	movs	r3, #2
 800af1c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800af1e:	2300      	movs	r3, #0
 800af20:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800af22:	2301      	movs	r3, #1
 800af24:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f107 0208 	add.w	r2, r7, #8
 800af2e:	4611      	mov	r1, r2
 800af30:	4618      	mov	r0, r3
 800af32:	f002 fff7 	bl	800df24 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	4618      	mov	r0, r3
 800af3c:	f003 fa77 	bl	800e42e <SDMMC_CmdStatusRegister>
 800af40:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800af42:	6a3b      	ldr	r3, [r7, #32]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d02b      	beq.n	800afa0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800af50:	6a3b      	ldr	r3, [r7, #32]
 800af52:	e069      	b.n	800b028 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d013      	beq.n	800af8a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800af62:	2300      	movs	r3, #0
 800af64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af66:	e00d      	b.n	800af84 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4618      	mov	r0, r3
 800af6e:	f002 ff41 	bl	800ddf4 <SDMMC_ReadFIFO>
 800af72:	4602      	mov	r2, r0
 800af74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af76:	601a      	str	r2, [r3, #0]
        pData++;
 800af78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af7a:	3304      	adds	r3, #4
 800af7c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800af7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af80:	3301      	adds	r3, #1
 800af82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af86:	2b07      	cmp	r3, #7
 800af88:	d9ee      	bls.n	800af68 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800af8a:	f7f7 fc63 	bl	8002854 <HAL_GetTick>
 800af8e:	4602      	mov	r2, r0
 800af90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af98:	d102      	bne.n	800afa0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800af9a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800af9e:	e043      	b.n	800b028 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afa6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d0d2      	beq.n	800af54 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb4:	f003 0308 	and.w	r3, r3, #8
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d001      	beq.n	800afc0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800afbc:	2308      	movs	r3, #8
 800afbe:	e033      	b.n	800b028 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afc6:	f003 0302 	and.w	r3, r3, #2
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d001      	beq.n	800afd2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800afce:	2302      	movs	r3, #2
 800afd0:	e02a      	b.n	800b028 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afd8:	f003 0320 	and.w	r3, r3, #32
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d017      	beq.n	800b010 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800afe0:	2320      	movs	r3, #32
 800afe2:	e021      	b.n	800b028 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4618      	mov	r0, r3
 800afea:	f002 ff03 	bl	800ddf4 <SDMMC_ReadFIFO>
 800afee:	4602      	mov	r2, r0
 800aff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff2:	601a      	str	r2, [r3, #0]
    pData++;
 800aff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff6:	3304      	adds	r3, #4
 800aff8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800affa:	f7f7 fc2b 	bl	8002854 <HAL_GetTick>
 800affe:	4602      	mov	r2, r0
 800b000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b002:	1ad3      	subs	r3, r2, r3
 800b004:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b008:	d102      	bne.n	800b010 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b00a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b00e:	e00b      	b.n	800b028 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b016:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d1e2      	bne.n	800afe4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a03      	ldr	r2, [pc, #12]	@ (800b030 <SD_SendSDStatus+0x19c>)
 800b024:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800b026:	2300      	movs	r3, #0
}
 800b028:	4618      	mov	r0, r3
 800b02a:	3730      	adds	r7, #48	@ 0x30
 800b02c:	46bd      	mov	sp, r7
 800b02e:	bd80      	pop	{r7, pc}
 800b030:	18000f3a 	.word	0x18000f3a

0800b034 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800b03e:	683b      	ldr	r3, [r7, #0]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d102      	bne.n	800b04a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800b044:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b048:	e018      	b.n	800b07c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b052:	041b      	lsls	r3, r3, #16
 800b054:	4619      	mov	r1, r3
 800b056:	4610      	mov	r0, r2
 800b058:	f003 f9c6 	bl	800e3e8 <SDMMC_CmdSendStatus>
 800b05c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d001      	beq.n	800b068 <SD_SendStatus+0x34>
  {
    return errorstate;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	e009      	b.n	800b07c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	2100      	movs	r1, #0
 800b06e:	4618      	mov	r0, r3
 800b070:	f002 ff45 	bl	800defe <SDMMC_GetResponse>
 800b074:	4602      	mov	r2, r0
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800b07a:	2300      	movs	r3, #0
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3710      	adds	r7, #16
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b086      	sub	sp, #24
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b08c:	2300      	movs	r3, #0
 800b08e:	60fb      	str	r3, [r7, #12]
 800b090:	2300      	movs	r3, #0
 800b092:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2100      	movs	r1, #0
 800b09a:	4618      	mov	r0, r3
 800b09c:	f002 ff2f 	bl	800defe <SDMMC_GetResponse>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0aa:	d102      	bne.n	800b0b2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b0ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b0b0:	e02f      	b.n	800b112 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b0b2:	f107 030c 	add.w	r3, r7, #12
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	6878      	ldr	r0, [r7, #4]
 800b0ba:	f000 f879 	bl	800b1b0 <SD_FindSCR>
 800b0be:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d001      	beq.n	800b0ca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800b0c6:	697b      	ldr	r3, [r7, #20]
 800b0c8:	e023      	b.n	800b112 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d01c      	beq.n	800b10e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0dc:	041b      	lsls	r3, r3, #16
 800b0de:	4619      	mov	r1, r3
 800b0e0:	4610      	mov	r0, r2
 800b0e2:	f003 f898 	bl	800e216 <SDMMC_CmdAppCommand>
 800b0e6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d001      	beq.n	800b0f2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800b0ee:	697b      	ldr	r3, [r7, #20]
 800b0f0:	e00f      	b.n	800b112 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	2102      	movs	r1, #2
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f003 f8cf 	bl	800e29c <SDMMC_CmdBusWidth>
 800b0fe:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d001      	beq.n	800b10a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800b106:	697b      	ldr	r3, [r7, #20]
 800b108:	e003      	b.n	800b112 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e001      	b.n	800b112 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b10e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b112:	4618      	mov	r0, r3
 800b114:	3718      	adds	r7, #24
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}

0800b11a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800b11a:	b580      	push	{r7, lr}
 800b11c:	b086      	sub	sp, #24
 800b11e:	af00      	add	r7, sp, #0
 800b120:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800b122:	2300      	movs	r3, #0
 800b124:	60fb      	str	r3, [r7, #12]
 800b126:	2300      	movs	r3, #0
 800b128:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	2100      	movs	r1, #0
 800b130:	4618      	mov	r0, r3
 800b132:	f002 fee4 	bl	800defe <SDMMC_GetResponse>
 800b136:	4603      	mov	r3, r0
 800b138:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b13c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b140:	d102      	bne.n	800b148 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800b142:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b146:	e02f      	b.n	800b1a8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800b148:	f107 030c 	add.w	r3, r7, #12
 800b14c:	4619      	mov	r1, r3
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 f82e 	bl	800b1b0 <SD_FindSCR>
 800b154:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d001      	beq.n	800b160 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	e023      	b.n	800b1a8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800b160:	693b      	ldr	r3, [r7, #16]
 800b162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b166:	2b00      	cmp	r3, #0
 800b168:	d01c      	beq.n	800b1a4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681a      	ldr	r2, [r3, #0]
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b172:	041b      	lsls	r3, r3, #16
 800b174:	4619      	mov	r1, r3
 800b176:	4610      	mov	r0, r2
 800b178:	f003 f84d 	bl	800e216 <SDMMC_CmdAppCommand>
 800b17c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d001      	beq.n	800b188 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	e00f      	b.n	800b1a8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	2100      	movs	r1, #0
 800b18e:	4618      	mov	r0, r3
 800b190:	f003 f884 	bl	800e29c <SDMMC_CmdBusWidth>
 800b194:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d001      	beq.n	800b1a0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800b19c:	697b      	ldr	r3, [r7, #20]
 800b19e:	e003      	b.n	800b1a8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	e001      	b.n	800b1a8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b1a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3718      	adds	r7, #24
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	b08e      	sub	sp, #56	@ 0x38
 800b1b4:	af00      	add	r7, sp, #0
 800b1b6:	6078      	str	r0, [r7, #4]
 800b1b8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800b1ba:	f7f7 fb4b 	bl	8002854 <HAL_GetTick>
 800b1be:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	60bb      	str	r3, [r7, #8]
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	2108      	movs	r1, #8
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f002 fed0 	bl	800df7c <SDMMC_CmdBlockLength>
 800b1dc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d001      	beq.n	800b1e8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800b1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e6:	e0ad      	b.n	800b344 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1f0:	041b      	lsls	r3, r3, #16
 800b1f2:	4619      	mov	r1, r3
 800b1f4:	4610      	mov	r0, r2
 800b1f6:	f003 f80e 	bl	800e216 <SDMMC_CmdAppCommand>
 800b1fa:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b1fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d001      	beq.n	800b206 <SD_FindSCR+0x56>
  {
    return errorstate;
 800b202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b204:	e09e      	b.n	800b344 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b206:	f04f 33ff 	mov.w	r3, #4294967295
 800b20a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800b20c:	2308      	movs	r3, #8
 800b20e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800b210:	2330      	movs	r3, #48	@ 0x30
 800b212:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800b214:	2302      	movs	r3, #2
 800b216:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800b218:	2300      	movs	r3, #0
 800b21a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800b21c:	2301      	movs	r3, #1
 800b21e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f107 0210 	add.w	r2, r7, #16
 800b228:	4611      	mov	r1, r2
 800b22a:	4618      	mov	r0, r3
 800b22c:	f002 fe7a 	bl	800df24 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4618      	mov	r0, r3
 800b236:	f003 f854 	bl	800e2e2 <SDMMC_CmdSendSCR>
 800b23a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800b23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d027      	beq.n	800b292 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800b242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b244:	e07e      	b.n	800b344 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b24c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d113      	bne.n	800b27c <SD_FindSCR+0xcc>
 800b254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b256:	2b00      	cmp	r3, #0
 800b258:	d110      	bne.n	800b27c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	4618      	mov	r0, r3
 800b260:	f002 fdc8 	bl	800ddf4 <SDMMC_ReadFIFO>
 800b264:	4603      	mov	r3, r0
 800b266:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4618      	mov	r0, r3
 800b26e:	f002 fdc1 	bl	800ddf4 <SDMMC_ReadFIFO>
 800b272:	4603      	mov	r3, r0
 800b274:	60fb      	str	r3, [r7, #12]
      index++;
 800b276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b278:	3301      	adds	r3, #1
 800b27a:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800b27c:	f7f7 faea 	bl	8002854 <HAL_GetTick>
 800b280:	4602      	mov	r2, r0
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	1ad3      	subs	r3, r2, r3
 800b286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b28a:	d102      	bne.n	800b292 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800b28c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b290:	e058      	b.n	800b344 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b298:	f240 532a 	movw	r3, #1322	@ 0x52a
 800b29c:	4013      	ands	r3, r2
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d0d1      	beq.n	800b246 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2a8:	f003 0308 	and.w	r3, r3, #8
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d005      	beq.n	800b2bc <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	2208      	movs	r2, #8
 800b2b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800b2b8:	2308      	movs	r3, #8
 800b2ba:	e043      	b.n	800b344 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2c2:	f003 0302 	and.w	r3, r3, #2
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d005      	beq.n	800b2d6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	2202      	movs	r2, #2
 800b2d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800b2d2:	2302      	movs	r3, #2
 800b2d4:	e036      	b.n	800b344 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2dc:	f003 0320 	and.w	r3, r3, #32
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d005      	beq.n	800b2f0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	2220      	movs	r2, #32
 800b2ea:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800b2ec:	2320      	movs	r3, #32
 800b2ee:	e029      	b.n	800b344 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a15      	ldr	r2, [pc, #84]	@ (800b34c <SD_FindSCR+0x19c>)
 800b2f6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	061a      	lsls	r2, r3, #24
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	021b      	lsls	r3, r3, #8
 800b300:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b304:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	0a1b      	lsrs	r3, r3, #8
 800b30a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b30e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	0e1b      	lsrs	r3, r3, #24
 800b314:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800b316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b318:	601a      	str	r2, [r3, #0]
    scr++;
 800b31a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b31c:	3304      	adds	r3, #4
 800b31e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	061a      	lsls	r2, r3, #24
 800b324:	68bb      	ldr	r3, [r7, #8]
 800b326:	021b      	lsls	r3, r3, #8
 800b328:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b32c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	0a1b      	lsrs	r3, r3, #8
 800b332:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b336:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	0e1b      	lsrs	r3, r3, #24
 800b33c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800b33e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b340:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800b342:	2300      	movs	r3, #0
}
 800b344:	4618      	mov	r0, r3
 800b346:	3738      	adds	r7, #56	@ 0x38
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}
 800b34c:	18000f3a 	.word	0x18000f3a

0800b350 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b086      	sub	sp, #24
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b35c:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b362:	2b1f      	cmp	r3, #31
 800b364:	d936      	bls.n	800b3d4 <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800b366:	2300      	movs	r3, #0
 800b368:	617b      	str	r3, [r7, #20]
 800b36a:	e027      	b.n	800b3bc <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	4618      	mov	r0, r3
 800b372:	f002 fd3f 	bl	800ddf4 <SDMMC_ReadFIFO>
 800b376:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	b2da      	uxtb	r2, r3
 800b37c:	693b      	ldr	r3, [r7, #16]
 800b37e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b380:	693b      	ldr	r3, [r7, #16]
 800b382:	3301      	adds	r3, #1
 800b384:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	0a1b      	lsrs	r3, r3, #8
 800b38a:	b2da      	uxtb	r2, r3
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	3301      	adds	r3, #1
 800b394:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	0c1b      	lsrs	r3, r3, #16
 800b39a:	b2da      	uxtb	r2, r3
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	0e1b      	lsrs	r3, r3, #24
 800b3aa:	b2da      	uxtb	r2, r3
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	701a      	strb	r2, [r3, #0]
      tmp++;
 800b3b0:	693b      	ldr	r3, [r7, #16]
 800b3b2:	3301      	adds	r3, #1
 800b3b4:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800b3b6:	697b      	ldr	r3, [r7, #20]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	617b      	str	r3, [r7, #20]
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	2b07      	cmp	r3, #7
 800b3c0:	d9d4      	bls.n	800b36c <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	693a      	ldr	r2, [r7, #16]
 800b3c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= 32U;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3cc:	f1a3 0220 	sub.w	r2, r3, #32
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 800b3d4:	bf00      	nop
 800b3d6:	3718      	adds	r7, #24
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b086      	sub	sp, #24
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	69db      	ldr	r3, [r3, #28]
 800b3e8:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6a1b      	ldr	r3, [r3, #32]
 800b3ee:	2b1f      	cmp	r3, #31
 800b3f0:	d93a      	bls.n	800b468 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	617b      	str	r3, [r7, #20]
 800b3f6:	e02b      	b.n	800b450 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800b3f8:	693b      	ldr	r3, [r7, #16]
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	3301      	adds	r3, #1
 800b402:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	021a      	lsls	r2, r3, #8
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	4313      	orrs	r3, r2
 800b40e:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	3301      	adds	r3, #1
 800b414:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800b416:	693b      	ldr	r3, [r7, #16]
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	041a      	lsls	r2, r3, #16
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	4313      	orrs	r3, r2
 800b420:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	3301      	adds	r3, #1
 800b426:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	781b      	ldrb	r3, [r3, #0]
 800b42c:	061a      	lsls	r2, r3, #24
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	4313      	orrs	r3, r2
 800b432:	60fb      	str	r3, [r7, #12]
      tmp++;
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	3301      	adds	r3, #1
 800b438:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	f107 020c 	add.w	r2, r7, #12
 800b442:	4611      	mov	r1, r2
 800b444:	4618      	mov	r0, r3
 800b446:	f002 fce2 	bl	800de0e <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	3301      	adds	r3, #1
 800b44e:	617b      	str	r3, [r7, #20]
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	2b07      	cmp	r3, #7
 800b454:	d9d0      	bls.n	800b3f8 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	693a      	ldr	r2, [r7, #16]
 800b45a:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6a1b      	ldr	r3, [r3, #32]
 800b460:	f1a3 0220 	sub.w	r2, r3, #32
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	621a      	str	r2, [r3, #32]
  }
}
 800b468:	bf00      	nop
 800b46a:	3718      	adds	r7, #24
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b470:	b480      	push	{r7}
 800b472:	b083      	sub	sp, #12
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b478:	bf00      	nop
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr

0800b484 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b48c:	bf00      	nop
 800b48e:	370c      	adds	r7, #12
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr

0800b498 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800b498:	b480      	push	{r7}
 800b49a:	b083      	sub	sp, #12
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800b4a0:	bf00      	nop
 800b4a2:	370c      	adds	r7, #12
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4aa:	4770      	bx	lr

0800b4ac <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800b4b4:	bf00      	nop
 800b4b6:	370c      	adds	r7, #12
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4be:	4770      	bx	lr

0800b4c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b4c0:	b580      	push	{r7, lr}
 800b4c2:	b084      	sub	sp, #16
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d101      	bne.n	800b4d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	e10f      	b.n	800b6f2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	4a87      	ldr	r2, [pc, #540]	@ (800b6fc <HAL_SPI_Init+0x23c>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d00f      	beq.n	800b502 <HAL_SPI_Init+0x42>
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	4a86      	ldr	r2, [pc, #536]	@ (800b700 <HAL_SPI_Init+0x240>)
 800b4e8:	4293      	cmp	r3, r2
 800b4ea:	d00a      	beq.n	800b502 <HAL_SPI_Init+0x42>
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	4a84      	ldr	r2, [pc, #528]	@ (800b704 <HAL_SPI_Init+0x244>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d005      	beq.n	800b502 <HAL_SPI_Init+0x42>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	2b0f      	cmp	r3, #15
 800b4fc:	d901      	bls.n	800b502 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b4fe:	2301      	movs	r3, #1
 800b500:	e0f7      	b.n	800b6f2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f000 fbba 	bl	800bc7c <SPI_GetPacketSize>
 800b508:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a7b      	ldr	r2, [pc, #492]	@ (800b6fc <HAL_SPI_Init+0x23c>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d00c      	beq.n	800b52e <HAL_SPI_Init+0x6e>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	4a79      	ldr	r2, [pc, #484]	@ (800b700 <HAL_SPI_Init+0x240>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d007      	beq.n	800b52e <HAL_SPI_Init+0x6e>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	4a78      	ldr	r2, [pc, #480]	@ (800b704 <HAL_SPI_Init+0x244>)
 800b524:	4293      	cmp	r3, r2
 800b526:	d002      	beq.n	800b52e <HAL_SPI_Init+0x6e>
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2b08      	cmp	r3, #8
 800b52c:	d811      	bhi.n	800b552 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b532:	4a72      	ldr	r2, [pc, #456]	@ (800b6fc <HAL_SPI_Init+0x23c>)
 800b534:	4293      	cmp	r3, r2
 800b536:	d009      	beq.n	800b54c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a70      	ldr	r2, [pc, #448]	@ (800b700 <HAL_SPI_Init+0x240>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d004      	beq.n	800b54c <HAL_SPI_Init+0x8c>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	4a6f      	ldr	r2, [pc, #444]	@ (800b704 <HAL_SPI_Init+0x244>)
 800b548:	4293      	cmp	r3, r2
 800b54a:	d104      	bne.n	800b556 <HAL_SPI_Init+0x96>
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2b10      	cmp	r3, #16
 800b550:	d901      	bls.n	800b556 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e0cd      	b.n	800b6f2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d106      	bne.n	800b570 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2200      	movs	r2, #0
 800b566:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f7f6 fbc2 	bl	8001cf4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	2202      	movs	r2, #2
 800b574:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	681a      	ldr	r2, [r3, #0]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	f022 0201 	bic.w	r2, r2, #1
 800b586:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800b592:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	699b      	ldr	r3, [r3, #24]
 800b598:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b59c:	d119      	bne.n	800b5d2 <HAL_SPI_Init+0x112>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b5a6:	d103      	bne.n	800b5b0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d008      	beq.n	800b5c2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d10c      	bne.n	800b5d2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b5bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5c0:	d107      	bne.n	800b5d2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	681a      	ldr	r2, [r3, #0]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b5d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00f      	beq.n	800b5fe <HAL_SPI_Init+0x13e>
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	68db      	ldr	r3, [r3, #12]
 800b5e2:	2b06      	cmp	r3, #6
 800b5e4:	d90b      	bls.n	800b5fe <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	430a      	orrs	r2, r1
 800b5fa:	601a      	str	r2, [r3, #0]
 800b5fc:	e007      	b.n	800b60e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	681a      	ldr	r2, [r3, #0]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b60c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	69da      	ldr	r2, [r3, #28]
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b616:	431a      	orrs	r2, r3
 800b618:	68bb      	ldr	r3, [r7, #8]
 800b61a:	431a      	orrs	r2, r3
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b620:	ea42 0103 	orr.w	r1, r2, r3
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	68da      	ldr	r2, [r3, #12]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	430a      	orrs	r2, r1
 800b62e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b638:	431a      	orrs	r2, r3
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b63e:	431a      	orrs	r2, r3
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	699b      	ldr	r3, [r3, #24]
 800b644:	431a      	orrs	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	691b      	ldr	r3, [r3, #16]
 800b64a:	431a      	orrs	r2, r3
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	695b      	ldr	r3, [r3, #20]
 800b650:	431a      	orrs	r2, r3
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6a1b      	ldr	r3, [r3, #32]
 800b656:	431a      	orrs	r2, r3
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	431a      	orrs	r2, r3
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b662:	431a      	orrs	r2, r3
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	431a      	orrs	r2, r3
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b66e:	ea42 0103 	orr.w	r1, r2, r3
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	430a      	orrs	r2, r1
 800b67c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d113      	bne.n	800b6ae <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b698:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b6ac:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f022 0201 	bic.w	r2, r2, #1
 800b6bc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	685b      	ldr	r3, [r3, #4]
 800b6c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00a      	beq.n	800b6e0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	430a      	orrs	r2, r1
 800b6de:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800b6f0:	2300      	movs	r3, #0
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	3710      	adds	r7, #16
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bd80      	pop	{r7, pc}
 800b6fa:	bf00      	nop
 800b6fc:	40013000 	.word	0x40013000
 800b700:	40003800 	.word	0x40003800
 800b704:	40003c00 	.word	0x40003c00

0800b708 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b08a      	sub	sp, #40	@ 0x28
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	691b      	ldr	r3, [r3, #16]
 800b716:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	695b      	ldr	r3, [r3, #20]
 800b71e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800b720:	6a3a      	ldr	r2, [r7, #32]
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	4013      	ands	r3, r2
 800b726:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	689b      	ldr	r3, [r3, #8]
 800b72e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800b730:	2300      	movs	r3, #0
 800b732:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800b73a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	3330      	adds	r3, #48	@ 0x30
 800b742:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d010      	beq.n	800b770 <HAL_SPI_IRQHandler+0x68>
 800b74e:	6a3b      	ldr	r3, [r7, #32]
 800b750:	f003 0308 	and.w	r3, r3, #8
 800b754:	2b00      	cmp	r3, #0
 800b756:	d00b      	beq.n	800b770 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	699a      	ldr	r2, [r3, #24]
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b766:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f000 f9c3 	bl	800baf4 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800b76e:	e192      	b.n	800ba96 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b770:	69bb      	ldr	r3, [r7, #24]
 800b772:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b776:	2b00      	cmp	r3, #0
 800b778:	d113      	bne.n	800b7a2 <HAL_SPI_IRQHandler+0x9a>
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	f003 0320 	and.w	r3, r3, #32
 800b780:	2b00      	cmp	r3, #0
 800b782:	d10e      	bne.n	800b7a2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d009      	beq.n	800b7a2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	4798      	blx	r3
    hspi->RxISR(hspi);
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	4798      	blx	r3
    handled = 1UL;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b7a2:	69bb      	ldr	r3, [r7, #24]
 800b7a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d10f      	bne.n	800b7cc <HAL_SPI_IRQHandler+0xc4>
 800b7ac:	69bb      	ldr	r3, [r7, #24]
 800b7ae:	f003 0301 	and.w	r3, r3, #1
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d00a      	beq.n	800b7cc <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b7b6:	69bb      	ldr	r3, [r7, #24]
 800b7b8:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d105      	bne.n	800b7cc <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	4798      	blx	r3
    handled = 1UL;
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	f003 0320 	and.w	r3, r3, #32
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d10f      	bne.n	800b7f6 <HAL_SPI_IRQHandler+0xee>
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	f003 0302 	and.w	r3, r3, #2
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d00a      	beq.n	800b7f6 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d105      	bne.n	800b7f6 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	4798      	blx	r3
    handled = 1UL;
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800b7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	f040 8147 	bne.w	800ba8c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800b7fe:	69bb      	ldr	r3, [r7, #24]
 800b800:	f003 0308 	and.w	r3, r3, #8
 800b804:	2b00      	cmp	r3, #0
 800b806:	f000 808b 	beq.w	800b920 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	699a      	ldr	r2, [r3, #24]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f042 0208 	orr.w	r2, r2, #8
 800b818:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	699a      	ldr	r2, [r3, #24]
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	f042 0210 	orr.w	r2, r2, #16
 800b828:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	699a      	ldr	r2, [r3, #24]
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b838:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	691a      	ldr	r2, [r3, #16]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	f022 0208 	bic.w	r2, r2, #8
 800b848:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b854:	2b00      	cmp	r3, #0
 800b856:	d13d      	bne.n	800b8d4 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800b858:	e036      	b.n	800b8c8 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	68db      	ldr	r3, [r3, #12]
 800b85e:	2b0f      	cmp	r3, #15
 800b860:	d90b      	bls.n	800b87a <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681a      	ldr	r2, [r3, #0]
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b86a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800b86c:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b872:	1d1a      	adds	r2, r3, #4
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	665a      	str	r2, [r3, #100]	@ 0x64
 800b878:	e01d      	b.n	800b8b6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	2b07      	cmp	r3, #7
 800b880:	d90b      	bls.n	800b89a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b886:	68fa      	ldr	r2, [r7, #12]
 800b888:	8812      	ldrh	r2, [r2, #0]
 800b88a:	b292      	uxth	r2, r2
 800b88c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b892:	1c9a      	adds	r2, r3, #2
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	665a      	str	r2, [r3, #100]	@ 0x64
 800b898:	e00d      	b.n	800b8b6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8a6:	7812      	ldrb	r2, [r2, #0]
 800b8a8:	b2d2      	uxtb	r2, r2
 800b8aa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b8b0:	1c5a      	adds	r2, r3, #1
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b8bc:	b29b      	uxth	r3, r3
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	b29a      	uxth	r2, r3
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800b8ce:	b29b      	uxth	r3, r3
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d1c2      	bne.n	800b85a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 f931 	bl	800bb3c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d003      	beq.n	800b8f4 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b8ec:	6878      	ldr	r0, [r7, #4]
 800b8ee:	f000 f8f7 	bl	800bae0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b8f2:	e0d0      	b.n	800ba96 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800b8f4:	7cfb      	ldrb	r3, [r7, #19]
 800b8f6:	2b05      	cmp	r3, #5
 800b8f8:	d103      	bne.n	800b902 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800b8fa:	6878      	ldr	r0, [r7, #4]
 800b8fc:	f000 f8e6 	bl	800bacc <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800b900:	e0c6      	b.n	800ba90 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800b902:	7cfb      	ldrb	r3, [r7, #19]
 800b904:	2b04      	cmp	r3, #4
 800b906:	d103      	bne.n	800b910 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800b908:	6878      	ldr	r0, [r7, #4]
 800b90a:	f000 f8d5 	bl	800bab8 <HAL_SPI_RxCpltCallback>
    return;
 800b90e:	e0bf      	b.n	800ba90 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800b910:	7cfb      	ldrb	r3, [r7, #19]
 800b912:	2b03      	cmp	r3, #3
 800b914:	f040 80bc 	bne.w	800ba90 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800b918:	6878      	ldr	r0, [r7, #4]
 800b91a:	f000 f8c3 	bl	800baa4 <HAL_SPI_TxCpltCallback>
    return;
 800b91e:	e0b7      	b.n	800ba90 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800b920:	69bb      	ldr	r3, [r7, #24]
 800b922:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800b926:	2b00      	cmp	r3, #0
 800b928:	f000 80b5 	beq.w	800ba96 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800b92c:	69bb      	ldr	r3, [r7, #24]
 800b92e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b932:	2b00      	cmp	r3, #0
 800b934:	d00f      	beq.n	800b956 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b93c:	f043 0204 	orr.w	r2, r3, #4
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	699a      	ldr	r2, [r3, #24]
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b954:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800b956:	69bb      	ldr	r3, [r7, #24]
 800b958:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d00f      	beq.n	800b980 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b966:	f043 0201 	orr.w	r2, r3, #1
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	699a      	ldr	r2, [r3, #24]
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800b97e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800b980:	69bb      	ldr	r3, [r7, #24]
 800b982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b986:	2b00      	cmp	r3, #0
 800b988:	d00f      	beq.n	800b9aa <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b990:	f043 0208 	orr.w	r2, r3, #8
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	699a      	ldr	r2, [r3, #24]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800b9a8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	f003 0320 	and.w	r3, r3, #32
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d00f      	beq.n	800b9d4 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	699a      	ldr	r2, [r3, #24]
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f042 0220 	orr.w	r2, r2, #32
 800b9d2:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d05a      	beq.n	800ba94 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	681a      	ldr	r2, [r3, #0]
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f022 0201 	bic.w	r2, r2, #1
 800b9ec:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	6919      	ldr	r1, [r3, #16]
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681a      	ldr	r2, [r3, #0]
 800b9f8:	4b28      	ldr	r3, [pc, #160]	@ (800ba9c <HAL_SPI_IRQHandler+0x394>)
 800b9fa:	400b      	ands	r3, r1
 800b9fc:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ba04:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ba08:	d138      	bne.n	800ba7c <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	689a      	ldr	r2, [r3, #8]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ba18:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d013      	beq.n	800ba4a <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba26:	4a1e      	ldr	r2, [pc, #120]	@ (800baa0 <HAL_SPI_IRQHandler+0x398>)
 800ba28:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f7f7 f8ea 	bl	8002c08 <HAL_DMA_Abort_IT>
 800ba34:	4603      	mov	r3, r0
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d007      	beq.n	800ba4a <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba40:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d020      	beq.n	800ba94 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba56:	4a12      	ldr	r2, [pc, #72]	@ (800baa0 <HAL_SPI_IRQHandler+0x398>)
 800ba58:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7f7 f8d2 	bl	8002c08 <HAL_DMA_Abort_IT>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d014      	beq.n	800ba94 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba70:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800ba7a:	e00b      	b.n	800ba94 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2201      	movs	r2, #1
 800ba80:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800ba84:	6878      	ldr	r0, [r7, #4]
 800ba86:	f000 f82b 	bl	800bae0 <HAL_SPI_ErrorCallback>
    return;
 800ba8a:	e003      	b.n	800ba94 <HAL_SPI_IRQHandler+0x38c>
    return;
 800ba8c:	bf00      	nop
 800ba8e:	e002      	b.n	800ba96 <HAL_SPI_IRQHandler+0x38e>
    return;
 800ba90:	bf00      	nop
 800ba92:	e000      	b.n	800ba96 <HAL_SPI_IRQHandler+0x38e>
    return;
 800ba94:	bf00      	nop
  }
}
 800ba96:	3728      	adds	r7, #40	@ 0x28
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	fffffc94 	.word	0xfffffc94
 800baa0:	0800bb09 	.word	0x0800bb09

0800baa4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800baa4:	b480      	push	{r7}
 800baa6:	b083      	sub	sp, #12
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800baac:	bf00      	nop
 800baae:	370c      	adds	r7, #12
 800bab0:	46bd      	mov	sp, r7
 800bab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab6:	4770      	bx	lr

0800bab8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bac0:	bf00      	nop
 800bac2:	370c      	adds	r7, #12
 800bac4:	46bd      	mov	sp, r7
 800bac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baca:	4770      	bx	lr

0800bacc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bacc:	b480      	push	{r7}
 800bace:	b083      	sub	sp, #12
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800bad4:	bf00      	nop
 800bad6:	370c      	adds	r7, #12
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr

0800bae0 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800bae0:	b480      	push	{r7}
 800bae2:	b083      	sub	sp, #12
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bae8:	bf00      	nop
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800baf4:	b480      	push	{r7}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800bafc:	bf00      	nop
 800bafe:	370c      	adds	r7, #12
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb14:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2200      	movs	r2, #0
 800bb1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	2200      	movs	r2, #0
 800bb22:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2201      	movs	r2, #1
 800bb2a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bb2e:	68f8      	ldr	r0, [r7, #12]
 800bb30:	f7ff ffd6 	bl	800bae0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bb34:	bf00      	nop
 800bb36:	3710      	adds	r7, #16
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b085      	sub	sp, #20
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	695b      	ldr	r3, [r3, #20]
 800bb4a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	699a      	ldr	r2, [r3, #24]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f042 0208 	orr.w	r2, r2, #8
 800bb5a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	699a      	ldr	r2, [r3, #24]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f042 0210 	orr.w	r2, r2, #16
 800bb6a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f022 0201 	bic.w	r2, r2, #1
 800bb7a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6919      	ldr	r1, [r3, #16]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681a      	ldr	r2, [r3, #0]
 800bb86:	4b3c      	ldr	r3, [pc, #240]	@ (800bc78 <SPI_CloseTransfer+0x13c>)
 800bb88:	400b      	ands	r3, r1
 800bb8a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	689a      	ldr	r2, [r3, #8]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800bb9a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bba2:	b2db      	uxtb	r3, r3
 800bba4:	2b04      	cmp	r3, #4
 800bba6:	d014      	beq.n	800bbd2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	f003 0320 	and.w	r3, r3, #32
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d00f      	beq.n	800bbd2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbb8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	699a      	ldr	r2, [r3, #24]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f042 0220 	orr.w	r2, r2, #32
 800bbd0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	2b03      	cmp	r3, #3
 800bbdc:	d014      	beq.n	800bc08 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d00f      	beq.n	800bc08 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bbee:	f043 0204 	orr.w	r2, r3, #4
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	699a      	ldr	r2, [r3, #24]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bc06:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d00f      	beq.n	800bc32 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc18:	f043 0201 	orr.w	r2, r3, #1
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	699a      	ldr	r2, [r3, #24]
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800bc30:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d00f      	beq.n	800bc5c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc42:	f043 0208 	orr.w	r2, r3, #8
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	699a      	ldr	r2, [r3, #24]
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bc5a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800bc6c:	bf00      	nop
 800bc6e:	3714      	adds	r7, #20
 800bc70:	46bd      	mov	sp, r7
 800bc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc76:	4770      	bx	lr
 800bc78:	fffffc90 	.word	0xfffffc90

0800bc7c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b085      	sub	sp, #20
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc88:	095b      	lsrs	r3, r3, #5
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	3301      	adds	r3, #1
 800bc94:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800bc96:	68bb      	ldr	r3, [r7, #8]
 800bc98:	3307      	adds	r3, #7
 800bc9a:	08db      	lsrs	r3, r3, #3
 800bc9c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	68fa      	ldr	r2, [r7, #12]
 800bca2:	fb02 f303 	mul.w	r3, r2, r3
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	3714      	adds	r7, #20
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b082      	sub	sp, #8
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d101      	bne.n	800bcc4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bcc0:	2301      	movs	r3, #1
 800bcc2:	e049      	b.n	800bd58 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d106      	bne.n	800bcde <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f000 f841 	bl	800bd60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	2202      	movs	r2, #2
 800bce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	3304      	adds	r3, #4
 800bcee:	4619      	mov	r1, r3
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	f000 fb51 	bl	800c398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	2201      	movs	r2, #1
 800bcfa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2201      	movs	r2, #1
 800bd02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2201      	movs	r2, #1
 800bd0a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2201      	movs	r2, #1
 800bd12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2201      	movs	r2, #1
 800bd1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2201      	movs	r2, #1
 800bd22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	2201      	movs	r2, #1
 800bd2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	2201      	movs	r2, #1
 800bd32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2201      	movs	r2, #1
 800bd3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2201      	movs	r2, #1
 800bd42:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	2201      	movs	r2, #1
 800bd4a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	2201      	movs	r2, #1
 800bd52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bd56:	2300      	movs	r3, #0
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800bd60:	b480      	push	{r7}
 800bd62:	b083      	sub	sp, #12
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800bd68:	bf00      	nop
 800bd6a:	370c      	adds	r7, #12
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd72:	4770      	bx	lr

0800bd74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b085      	sub	sp, #20
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	2b01      	cmp	r3, #1
 800bd86:	d001      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e054      	b.n	800be36 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2202      	movs	r2, #2
 800bd90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	68da      	ldr	r2, [r3, #12]
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f042 0201 	orr.w	r2, r2, #1
 800bda2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a26      	ldr	r2, [pc, #152]	@ (800be44 <HAL_TIM_Base_Start_IT+0xd0>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d022      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bdb6:	d01d      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4a22      	ldr	r2, [pc, #136]	@ (800be48 <HAL_TIM_Base_Start_IT+0xd4>)
 800bdbe:	4293      	cmp	r3, r2
 800bdc0:	d018      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	4a21      	ldr	r2, [pc, #132]	@ (800be4c <HAL_TIM_Base_Start_IT+0xd8>)
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d013      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	4a1f      	ldr	r2, [pc, #124]	@ (800be50 <HAL_TIM_Base_Start_IT+0xdc>)
 800bdd2:	4293      	cmp	r3, r2
 800bdd4:	d00e      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4a1e      	ldr	r2, [pc, #120]	@ (800be54 <HAL_TIM_Base_Start_IT+0xe0>)
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d009      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4a1c      	ldr	r2, [pc, #112]	@ (800be58 <HAL_TIM_Base_Start_IT+0xe4>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d004      	beq.n	800bdf4 <HAL_TIM_Base_Start_IT+0x80>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	4a1b      	ldr	r2, [pc, #108]	@ (800be5c <HAL_TIM_Base_Start_IT+0xe8>)
 800bdf0:	4293      	cmp	r3, r2
 800bdf2:	d115      	bne.n	800be20 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	689a      	ldr	r2, [r3, #8]
 800bdfa:	4b19      	ldr	r3, [pc, #100]	@ (800be60 <HAL_TIM_Base_Start_IT+0xec>)
 800bdfc:	4013      	ands	r3, r2
 800bdfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2b06      	cmp	r3, #6
 800be04:	d015      	beq.n	800be32 <HAL_TIM_Base_Start_IT+0xbe>
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be0c:	d011      	beq.n	800be32 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f042 0201 	orr.w	r2, r2, #1
 800be1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be1e:	e008      	b.n	800be32 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f042 0201 	orr.w	r2, r2, #1
 800be2e:	601a      	str	r2, [r3, #0]
 800be30:	e000      	b.n	800be34 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be34:	2300      	movs	r3, #0
}
 800be36:	4618      	mov	r0, r3
 800be38:	3714      	adds	r7, #20
 800be3a:	46bd      	mov	sp, r7
 800be3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be40:	4770      	bx	lr
 800be42:	bf00      	nop
 800be44:	40010000 	.word	0x40010000
 800be48:	40000400 	.word	0x40000400
 800be4c:	40000800 	.word	0x40000800
 800be50:	40000c00 	.word	0x40000c00
 800be54:	40010400 	.word	0x40010400
 800be58:	40001800 	.word	0x40001800
 800be5c:	40014000 	.word	0x40014000
 800be60:	00010007 	.word	0x00010007

0800be64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d101      	bne.n	800be76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	e049      	b.n	800bf0a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be7c:	b2db      	uxtb	r3, r3
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d106      	bne.n	800be90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	2200      	movs	r2, #0
 800be86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f7f6 fa28 	bl	80022e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2202      	movs	r2, #2
 800be94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681a      	ldr	r2, [r3, #0]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	3304      	adds	r3, #4
 800bea0:	4619      	mov	r1, r3
 800bea2:	4610      	mov	r0, r2
 800bea4:	f000 fa78 	bl	800c398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	2201      	movs	r2, #1
 800bedc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2201      	movs	r2, #1
 800bee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	2201      	movs	r2, #1
 800beec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2201      	movs	r2, #1
 800bef4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2201      	movs	r2, #1
 800befc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	2201      	movs	r2, #1
 800bf04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf08:	2300      	movs	r3, #0
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3708      	adds	r7, #8
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b084      	sub	sp, #16
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	68db      	ldr	r3, [r3, #12]
 800bf20:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	691b      	ldr	r3, [r3, #16]
 800bf28:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	f003 0302 	and.w	r3, r3, #2
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d020      	beq.n	800bf76 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f003 0302 	and.w	r3, r3, #2
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d01b      	beq.n	800bf76 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f06f 0202 	mvn.w	r2, #2
 800bf46:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	2201      	movs	r2, #1
 800bf4c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	699b      	ldr	r3, [r3, #24]
 800bf54:	f003 0303 	and.w	r3, r3, #3
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d003      	beq.n	800bf64 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bf5c:	6878      	ldr	r0, [r7, #4]
 800bf5e:	f000 f9fd 	bl	800c35c <HAL_TIM_IC_CaptureCallback>
 800bf62:	e005      	b.n	800bf70 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf64:	6878      	ldr	r0, [r7, #4]
 800bf66:	f000 f9ef 	bl	800c348 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f000 fa00 	bl	800c370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	2200      	movs	r2, #0
 800bf74:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bf76:	68bb      	ldr	r3, [r7, #8]
 800bf78:	f003 0304 	and.w	r3, r3, #4
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d020      	beq.n	800bfc2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f003 0304 	and.w	r3, r3, #4
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d01b      	beq.n	800bfc2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	f06f 0204 	mvn.w	r2, #4
 800bf92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2202      	movs	r2, #2
 800bf98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	699b      	ldr	r3, [r3, #24]
 800bfa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d003      	beq.n	800bfb0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f000 f9d7 	bl	800c35c <HAL_TIM_IC_CaptureCallback>
 800bfae:	e005      	b.n	800bfbc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 f9c9 	bl	800c348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfb6:	6878      	ldr	r0, [r7, #4]
 800bfb8:	f000 f9da 	bl	800c370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	f003 0308 	and.w	r3, r3, #8
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d020      	beq.n	800c00e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	f003 0308 	and.w	r3, r3, #8
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d01b      	beq.n	800c00e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	f06f 0208 	mvn.w	r2, #8
 800bfde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	2204      	movs	r2, #4
 800bfe4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	69db      	ldr	r3, [r3, #28]
 800bfec:	f003 0303 	and.w	r3, r3, #3
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d003      	beq.n	800bffc <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f9b1 	bl	800c35c <HAL_TIM_IC_CaptureCallback>
 800bffa:	e005      	b.n	800c008 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 f9a3 	bl	800c348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f000 f9b4 	bl	800c370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2200      	movs	r2, #0
 800c00c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	f003 0310 	and.w	r3, r3, #16
 800c014:	2b00      	cmp	r3, #0
 800c016:	d020      	beq.n	800c05a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	f003 0310 	and.w	r3, r3, #16
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d01b      	beq.n	800c05a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f06f 0210 	mvn.w	r2, #16
 800c02a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2208      	movs	r2, #8
 800c030:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	69db      	ldr	r3, [r3, #28]
 800c038:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d003      	beq.n	800c048 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 f98b 	bl	800c35c <HAL_TIM_IC_CaptureCallback>
 800c046:	e005      	b.n	800c054 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c048:	6878      	ldr	r0, [r7, #4]
 800c04a:	f000 f97d 	bl	800c348 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f000 f98e 	bl	800c370 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2200      	movs	r2, #0
 800c058:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	f003 0301 	and.w	r3, r3, #1
 800c060:	2b00      	cmp	r3, #0
 800c062:	d00c      	beq.n	800c07e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	f003 0301 	and.w	r3, r3, #1
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d007      	beq.n	800c07e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f06f 0201 	mvn.w	r2, #1
 800c076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c078:	6878      	ldr	r0, [r7, #4]
 800c07a:	f7f5 fc47 	bl	800190c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c084:	2b00      	cmp	r3, #0
 800c086:	d104      	bne.n	800c092 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c088:	68bb      	ldr	r3, [r7, #8]
 800c08a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d00c      	beq.n	800c0ac <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d007      	beq.n	800c0ac <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c0a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 fd8a 	bl	800cbc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d00c      	beq.n	800c0d0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d007      	beq.n	800c0d0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c0c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f000 fd82 	bl	800cbd4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c0d0:	68bb      	ldr	r3, [r7, #8]
 800c0d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d00c      	beq.n	800c0f4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d007      	beq.n	800c0f4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c0ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f000 f948 	bl	800c384 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c0f4:	68bb      	ldr	r3, [r7, #8]
 800c0f6:	f003 0320 	and.w	r3, r3, #32
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d00c      	beq.n	800c118 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	f003 0320 	and.w	r3, r3, #32
 800c104:	2b00      	cmp	r3, #0
 800c106:	d007      	beq.n	800c118 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f06f 0220 	mvn.w	r2, #32
 800c110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c112:	6878      	ldr	r0, [r7, #4]
 800c114:	f000 fd4a 	bl	800cbac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c118:	bf00      	nop
 800c11a:	3710      	adds	r7, #16
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b086      	sub	sp, #24
 800c124:	af00      	add	r7, sp, #0
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	60b9      	str	r1, [r7, #8]
 800c12a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c12c:	2300      	movs	r3, #0
 800c12e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c136:	2b01      	cmp	r3, #1
 800c138:	d101      	bne.n	800c13e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c13a:	2302      	movs	r3, #2
 800c13c:	e0ff      	b.n	800c33e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2201      	movs	r2, #1
 800c142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2b14      	cmp	r3, #20
 800c14a:	f200 80f0 	bhi.w	800c32e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c14e:	a201      	add	r2, pc, #4	@ (adr r2, 800c154 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c154:	0800c1a9 	.word	0x0800c1a9
 800c158:	0800c32f 	.word	0x0800c32f
 800c15c:	0800c32f 	.word	0x0800c32f
 800c160:	0800c32f 	.word	0x0800c32f
 800c164:	0800c1e9 	.word	0x0800c1e9
 800c168:	0800c32f 	.word	0x0800c32f
 800c16c:	0800c32f 	.word	0x0800c32f
 800c170:	0800c32f 	.word	0x0800c32f
 800c174:	0800c22b 	.word	0x0800c22b
 800c178:	0800c32f 	.word	0x0800c32f
 800c17c:	0800c32f 	.word	0x0800c32f
 800c180:	0800c32f 	.word	0x0800c32f
 800c184:	0800c26b 	.word	0x0800c26b
 800c188:	0800c32f 	.word	0x0800c32f
 800c18c:	0800c32f 	.word	0x0800c32f
 800c190:	0800c32f 	.word	0x0800c32f
 800c194:	0800c2ad 	.word	0x0800c2ad
 800c198:	0800c32f 	.word	0x0800c32f
 800c19c:	0800c32f 	.word	0x0800c32f
 800c1a0:	0800c32f 	.word	0x0800c32f
 800c1a4:	0800c2ed 	.word	0x0800c2ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	68b9      	ldr	r1, [r7, #8]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f000 f998 	bl	800c4e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	699a      	ldr	r2, [r3, #24]
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f042 0208 	orr.w	r2, r2, #8
 800c1c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	699a      	ldr	r2, [r3, #24]
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f022 0204 	bic.w	r2, r2, #4
 800c1d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	6999      	ldr	r1, [r3, #24]
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	691a      	ldr	r2, [r3, #16]
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	430a      	orrs	r2, r1
 800c1e4:	619a      	str	r2, [r3, #24]
      break;
 800c1e6:	e0a5      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	68b9      	ldr	r1, [r7, #8]
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f000 fa08 	bl	800c604 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	699a      	ldr	r2, [r3, #24]
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c202:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	699a      	ldr	r2, [r3, #24]
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c212:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	6999      	ldr	r1, [r3, #24]
 800c21a:	68bb      	ldr	r3, [r7, #8]
 800c21c:	691b      	ldr	r3, [r3, #16]
 800c21e:	021a      	lsls	r2, r3, #8
 800c220:	68fb      	ldr	r3, [r7, #12]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	430a      	orrs	r2, r1
 800c226:	619a      	str	r2, [r3, #24]
      break;
 800c228:	e084      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	68b9      	ldr	r1, [r7, #8]
 800c230:	4618      	mov	r0, r3
 800c232:	f000 fa71 	bl	800c718 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	69da      	ldr	r2, [r3, #28]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f042 0208 	orr.w	r2, r2, #8
 800c244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	69da      	ldr	r2, [r3, #28]
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f022 0204 	bic.w	r2, r2, #4
 800c254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	69d9      	ldr	r1, [r3, #28]
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	691a      	ldr	r2, [r3, #16]
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	430a      	orrs	r2, r1
 800c266:	61da      	str	r2, [r3, #28]
      break;
 800c268:	e064      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c26a:	68fb      	ldr	r3, [r7, #12]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	68b9      	ldr	r1, [r7, #8]
 800c270:	4618      	mov	r0, r3
 800c272:	f000 fad9 	bl	800c828 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	69da      	ldr	r2, [r3, #28]
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c284:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	69da      	ldr	r2, [r3, #28]
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c294:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	69d9      	ldr	r1, [r3, #28]
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	691b      	ldr	r3, [r3, #16]
 800c2a0:	021a      	lsls	r2, r3, #8
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	430a      	orrs	r2, r1
 800c2a8:	61da      	str	r2, [r3, #28]
      break;
 800c2aa:	e043      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	68b9      	ldr	r1, [r7, #8]
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f000 fb22 	bl	800c8fc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f042 0208 	orr.w	r2, r2, #8
 800c2c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f022 0204 	bic.w	r2, r2, #4
 800c2d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c2de:	68bb      	ldr	r3, [r7, #8]
 800c2e0:	691a      	ldr	r2, [r3, #16]
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	430a      	orrs	r2, r1
 800c2e8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c2ea:	e023      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	68b9      	ldr	r1, [r7, #8]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f000 fb66 	bl	800c9c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c306:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c316:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	691b      	ldr	r3, [r3, #16]
 800c322:	021a      	lsls	r2, r3, #8
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	430a      	orrs	r2, r1
 800c32a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c32c:	e002      	b.n	800c334 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c32e:	2301      	movs	r3, #1
 800c330:	75fb      	strb	r3, [r7, #23]
      break;
 800c332:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2200      	movs	r2, #0
 800c338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c33c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3718      	adds	r7, #24
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop

0800c348 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c348:	b480      	push	{r7}
 800c34a:	b083      	sub	sp, #12
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c350:	bf00      	nop
 800c352:	370c      	adds	r7, #12
 800c354:	46bd      	mov	sp, r7
 800c356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35a:	4770      	bx	lr

0800c35c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c35c:	b480      	push	{r7}
 800c35e:	b083      	sub	sp, #12
 800c360:	af00      	add	r7, sp, #0
 800c362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c364:	bf00      	nop
 800c366:	370c      	adds	r7, #12
 800c368:	46bd      	mov	sp, r7
 800c36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36e:	4770      	bx	lr

0800c370 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c370:	b480      	push	{r7}
 800c372:	b083      	sub	sp, #12
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c378:	bf00      	nop
 800c37a:	370c      	adds	r7, #12
 800c37c:	46bd      	mov	sp, r7
 800c37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c382:	4770      	bx	lr

0800c384 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c384:	b480      	push	{r7}
 800c386:	b083      	sub	sp, #12
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c38c:	bf00      	nop
 800c38e:	370c      	adds	r7, #12
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr

0800c398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c398:	b480      	push	{r7}
 800c39a:	b085      	sub	sp, #20
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
 800c3a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	4a46      	ldr	r2, [pc, #280]	@ (800c4c4 <TIM_Base_SetConfig+0x12c>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	d013      	beq.n	800c3d8 <TIM_Base_SetConfig+0x40>
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3b6:	d00f      	beq.n	800c3d8 <TIM_Base_SetConfig+0x40>
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	4a43      	ldr	r2, [pc, #268]	@ (800c4c8 <TIM_Base_SetConfig+0x130>)
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	d00b      	beq.n	800c3d8 <TIM_Base_SetConfig+0x40>
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	4a42      	ldr	r2, [pc, #264]	@ (800c4cc <TIM_Base_SetConfig+0x134>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d007      	beq.n	800c3d8 <TIM_Base_SetConfig+0x40>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	4a41      	ldr	r2, [pc, #260]	@ (800c4d0 <TIM_Base_SetConfig+0x138>)
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d003      	beq.n	800c3d8 <TIM_Base_SetConfig+0x40>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	4a40      	ldr	r2, [pc, #256]	@ (800c4d4 <TIM_Base_SetConfig+0x13c>)
 800c3d4:	4293      	cmp	r3, r2
 800c3d6:	d108      	bne.n	800c3ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	68fa      	ldr	r2, [r7, #12]
 800c3e6:	4313      	orrs	r3, r2
 800c3e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	4a35      	ldr	r2, [pc, #212]	@ (800c4c4 <TIM_Base_SetConfig+0x12c>)
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d01f      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3f8:	d01b      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	4a32      	ldr	r2, [pc, #200]	@ (800c4c8 <TIM_Base_SetConfig+0x130>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d017      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	4a31      	ldr	r2, [pc, #196]	@ (800c4cc <TIM_Base_SetConfig+0x134>)
 800c406:	4293      	cmp	r3, r2
 800c408:	d013      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	4a30      	ldr	r2, [pc, #192]	@ (800c4d0 <TIM_Base_SetConfig+0x138>)
 800c40e:	4293      	cmp	r3, r2
 800c410:	d00f      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	4a2f      	ldr	r2, [pc, #188]	@ (800c4d4 <TIM_Base_SetConfig+0x13c>)
 800c416:	4293      	cmp	r3, r2
 800c418:	d00b      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	4a2e      	ldr	r2, [pc, #184]	@ (800c4d8 <TIM_Base_SetConfig+0x140>)
 800c41e:	4293      	cmp	r3, r2
 800c420:	d007      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	4a2d      	ldr	r2, [pc, #180]	@ (800c4dc <TIM_Base_SetConfig+0x144>)
 800c426:	4293      	cmp	r3, r2
 800c428:	d003      	beq.n	800c432 <TIM_Base_SetConfig+0x9a>
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	4a2c      	ldr	r2, [pc, #176]	@ (800c4e0 <TIM_Base_SetConfig+0x148>)
 800c42e:	4293      	cmp	r3, r2
 800c430:	d108      	bne.n	800c444 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c43a:	683b      	ldr	r3, [r7, #0]
 800c43c:	68db      	ldr	r3, [r3, #12]
 800c43e:	68fa      	ldr	r2, [r7, #12]
 800c440:	4313      	orrs	r3, r2
 800c442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	695b      	ldr	r3, [r3, #20]
 800c44e:	4313      	orrs	r3, r2
 800c450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	68fa      	ldr	r2, [r7, #12]
 800c456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c458:	683b      	ldr	r3, [r7, #0]
 800c45a:	689a      	ldr	r2, [r3, #8]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c460:	683b      	ldr	r3, [r7, #0]
 800c462:	681a      	ldr	r2, [r3, #0]
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	4a16      	ldr	r2, [pc, #88]	@ (800c4c4 <TIM_Base_SetConfig+0x12c>)
 800c46c:	4293      	cmp	r3, r2
 800c46e:	d00f      	beq.n	800c490 <TIM_Base_SetConfig+0xf8>
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	4a18      	ldr	r2, [pc, #96]	@ (800c4d4 <TIM_Base_SetConfig+0x13c>)
 800c474:	4293      	cmp	r3, r2
 800c476:	d00b      	beq.n	800c490 <TIM_Base_SetConfig+0xf8>
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	4a17      	ldr	r2, [pc, #92]	@ (800c4d8 <TIM_Base_SetConfig+0x140>)
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d007      	beq.n	800c490 <TIM_Base_SetConfig+0xf8>
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	4a16      	ldr	r2, [pc, #88]	@ (800c4dc <TIM_Base_SetConfig+0x144>)
 800c484:	4293      	cmp	r3, r2
 800c486:	d003      	beq.n	800c490 <TIM_Base_SetConfig+0xf8>
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	4a15      	ldr	r2, [pc, #84]	@ (800c4e0 <TIM_Base_SetConfig+0x148>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	d103      	bne.n	800c498 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	691a      	ldr	r2, [r3, #16]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2201      	movs	r2, #1
 800c49c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	691b      	ldr	r3, [r3, #16]
 800c4a2:	f003 0301 	and.w	r3, r3, #1
 800c4a6:	2b01      	cmp	r3, #1
 800c4a8:	d105      	bne.n	800c4b6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	691b      	ldr	r3, [r3, #16]
 800c4ae:	f023 0201 	bic.w	r2, r3, #1
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	611a      	str	r2, [r3, #16]
  }
}
 800c4b6:	bf00      	nop
 800c4b8:	3714      	adds	r7, #20
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop
 800c4c4:	40010000 	.word	0x40010000
 800c4c8:	40000400 	.word	0x40000400
 800c4cc:	40000800 	.word	0x40000800
 800c4d0:	40000c00 	.word	0x40000c00
 800c4d4:	40010400 	.word	0x40010400
 800c4d8:	40014000 	.word	0x40014000
 800c4dc:	40014400 	.word	0x40014400
 800c4e0:	40014800 	.word	0x40014800

0800c4e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b087      	sub	sp, #28
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a1b      	ldr	r3, [r3, #32]
 800c4f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6a1b      	ldr	r3, [r3, #32]
 800c4f8:	f023 0201 	bic.w	r2, r3, #1
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	699b      	ldr	r3, [r3, #24]
 800c50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c50c:	68fa      	ldr	r2, [r7, #12]
 800c50e:	4b37      	ldr	r3, [pc, #220]	@ (800c5ec <TIM_OC1_SetConfig+0x108>)
 800c510:	4013      	ands	r3, r2
 800c512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f023 0303 	bic.w	r3, r3, #3
 800c51a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c51c:	683b      	ldr	r3, [r7, #0]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	68fa      	ldr	r2, [r7, #12]
 800c522:	4313      	orrs	r3, r2
 800c524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	f023 0302 	bic.w	r3, r3, #2
 800c52c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	689b      	ldr	r3, [r3, #8]
 800c532:	697a      	ldr	r2, [r7, #20]
 800c534:	4313      	orrs	r3, r2
 800c536:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	4a2d      	ldr	r2, [pc, #180]	@ (800c5f0 <TIM_OC1_SetConfig+0x10c>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d00f      	beq.n	800c560 <TIM_OC1_SetConfig+0x7c>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	4a2c      	ldr	r2, [pc, #176]	@ (800c5f4 <TIM_OC1_SetConfig+0x110>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d00b      	beq.n	800c560 <TIM_OC1_SetConfig+0x7c>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	4a2b      	ldr	r2, [pc, #172]	@ (800c5f8 <TIM_OC1_SetConfig+0x114>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d007      	beq.n	800c560 <TIM_OC1_SetConfig+0x7c>
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	4a2a      	ldr	r2, [pc, #168]	@ (800c5fc <TIM_OC1_SetConfig+0x118>)
 800c554:	4293      	cmp	r3, r2
 800c556:	d003      	beq.n	800c560 <TIM_OC1_SetConfig+0x7c>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4a29      	ldr	r2, [pc, #164]	@ (800c600 <TIM_OC1_SetConfig+0x11c>)
 800c55c:	4293      	cmp	r3, r2
 800c55e:	d10c      	bne.n	800c57a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	f023 0308 	bic.w	r3, r3, #8
 800c566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	68db      	ldr	r3, [r3, #12]
 800c56c:	697a      	ldr	r2, [r7, #20]
 800c56e:	4313      	orrs	r3, r2
 800c570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	f023 0304 	bic.w	r3, r3, #4
 800c578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	4a1c      	ldr	r2, [pc, #112]	@ (800c5f0 <TIM_OC1_SetConfig+0x10c>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	d00f      	beq.n	800c5a2 <TIM_OC1_SetConfig+0xbe>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	4a1b      	ldr	r2, [pc, #108]	@ (800c5f4 <TIM_OC1_SetConfig+0x110>)
 800c586:	4293      	cmp	r3, r2
 800c588:	d00b      	beq.n	800c5a2 <TIM_OC1_SetConfig+0xbe>
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	4a1a      	ldr	r2, [pc, #104]	@ (800c5f8 <TIM_OC1_SetConfig+0x114>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d007      	beq.n	800c5a2 <TIM_OC1_SetConfig+0xbe>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	4a19      	ldr	r2, [pc, #100]	@ (800c5fc <TIM_OC1_SetConfig+0x118>)
 800c596:	4293      	cmp	r3, r2
 800c598:	d003      	beq.n	800c5a2 <TIM_OC1_SetConfig+0xbe>
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	4a18      	ldr	r2, [pc, #96]	@ (800c600 <TIM_OC1_SetConfig+0x11c>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	d111      	bne.n	800c5c6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c5a2:	693b      	ldr	r3, [r7, #16]
 800c5a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c5a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c5aa:	693b      	ldr	r3, [r7, #16]
 800c5ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c5b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	695b      	ldr	r3, [r3, #20]
 800c5b6:	693a      	ldr	r2, [r7, #16]
 800c5b8:	4313      	orrs	r3, r2
 800c5ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	699b      	ldr	r3, [r3, #24]
 800c5c0:	693a      	ldr	r2, [r7, #16]
 800c5c2:	4313      	orrs	r3, r2
 800c5c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	693a      	ldr	r2, [r7, #16]
 800c5ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	68fa      	ldr	r2, [r7, #12]
 800c5d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	685a      	ldr	r2, [r3, #4]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	697a      	ldr	r2, [r7, #20]
 800c5de:	621a      	str	r2, [r3, #32]
}
 800c5e0:	bf00      	nop
 800c5e2:	371c      	adds	r7, #28
 800c5e4:	46bd      	mov	sp, r7
 800c5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ea:	4770      	bx	lr
 800c5ec:	fffeff8f 	.word	0xfffeff8f
 800c5f0:	40010000 	.word	0x40010000
 800c5f4:	40010400 	.word	0x40010400
 800c5f8:	40014000 	.word	0x40014000
 800c5fc:	40014400 	.word	0x40014400
 800c600:	40014800 	.word	0x40014800

0800c604 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c604:	b480      	push	{r7}
 800c606:	b087      	sub	sp, #28
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	6a1b      	ldr	r3, [r3, #32]
 800c612:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6a1b      	ldr	r3, [r3, #32]
 800c618:	f023 0210 	bic.w	r2, r3, #16
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	685b      	ldr	r3, [r3, #4]
 800c624:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	699b      	ldr	r3, [r3, #24]
 800c62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c62c:	68fa      	ldr	r2, [r7, #12]
 800c62e:	4b34      	ldr	r3, [pc, #208]	@ (800c700 <TIM_OC2_SetConfig+0xfc>)
 800c630:	4013      	ands	r3, r2
 800c632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c63a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	021b      	lsls	r3, r3, #8
 800c642:	68fa      	ldr	r2, [r7, #12]
 800c644:	4313      	orrs	r3, r2
 800c646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c648:	697b      	ldr	r3, [r7, #20]
 800c64a:	f023 0320 	bic.w	r3, r3, #32
 800c64e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	689b      	ldr	r3, [r3, #8]
 800c654:	011b      	lsls	r3, r3, #4
 800c656:	697a      	ldr	r2, [r7, #20]
 800c658:	4313      	orrs	r3, r2
 800c65a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	4a29      	ldr	r2, [pc, #164]	@ (800c704 <TIM_OC2_SetConfig+0x100>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d003      	beq.n	800c66c <TIM_OC2_SetConfig+0x68>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	4a28      	ldr	r2, [pc, #160]	@ (800c708 <TIM_OC2_SetConfig+0x104>)
 800c668:	4293      	cmp	r3, r2
 800c66a:	d10d      	bne.n	800c688 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c672:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	011b      	lsls	r3, r3, #4
 800c67a:	697a      	ldr	r2, [r7, #20]
 800c67c:	4313      	orrs	r3, r2
 800c67e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c680:	697b      	ldr	r3, [r7, #20]
 800c682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c686:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	4a1e      	ldr	r2, [pc, #120]	@ (800c704 <TIM_OC2_SetConfig+0x100>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d00f      	beq.n	800c6b0 <TIM_OC2_SetConfig+0xac>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	4a1d      	ldr	r2, [pc, #116]	@ (800c708 <TIM_OC2_SetConfig+0x104>)
 800c694:	4293      	cmp	r3, r2
 800c696:	d00b      	beq.n	800c6b0 <TIM_OC2_SetConfig+0xac>
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	4a1c      	ldr	r2, [pc, #112]	@ (800c70c <TIM_OC2_SetConfig+0x108>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d007      	beq.n	800c6b0 <TIM_OC2_SetConfig+0xac>
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	4a1b      	ldr	r2, [pc, #108]	@ (800c710 <TIM_OC2_SetConfig+0x10c>)
 800c6a4:	4293      	cmp	r3, r2
 800c6a6:	d003      	beq.n	800c6b0 <TIM_OC2_SetConfig+0xac>
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	4a1a      	ldr	r2, [pc, #104]	@ (800c714 <TIM_OC2_SetConfig+0x110>)
 800c6ac:	4293      	cmp	r3, r2
 800c6ae:	d113      	bne.n	800c6d8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c6b0:	693b      	ldr	r3, [r7, #16]
 800c6b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c6b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c6be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	695b      	ldr	r3, [r3, #20]
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	693a      	ldr	r2, [r7, #16]
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	699b      	ldr	r3, [r3, #24]
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	693a      	ldr	r2, [r7, #16]
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	693a      	ldr	r2, [r7, #16]
 800c6dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	68fa      	ldr	r2, [r7, #12]
 800c6e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	685a      	ldr	r2, [r3, #4]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	697a      	ldr	r2, [r7, #20]
 800c6f0:	621a      	str	r2, [r3, #32]
}
 800c6f2:	bf00      	nop
 800c6f4:	371c      	adds	r7, #28
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6fc:	4770      	bx	lr
 800c6fe:	bf00      	nop
 800c700:	feff8fff 	.word	0xfeff8fff
 800c704:	40010000 	.word	0x40010000
 800c708:	40010400 	.word	0x40010400
 800c70c:	40014000 	.word	0x40014000
 800c710:	40014400 	.word	0x40014400
 800c714:	40014800 	.word	0x40014800

0800c718 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c718:	b480      	push	{r7}
 800c71a:	b087      	sub	sp, #28
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	6a1b      	ldr	r3, [r3, #32]
 800c72c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	685b      	ldr	r3, [r3, #4]
 800c738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	69db      	ldr	r3, [r3, #28]
 800c73e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c740:	68fa      	ldr	r2, [r7, #12]
 800c742:	4b33      	ldr	r3, [pc, #204]	@ (800c810 <TIM_OC3_SetConfig+0xf8>)
 800c744:	4013      	ands	r3, r2
 800c746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f023 0303 	bic.w	r3, r3, #3
 800c74e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	68fa      	ldr	r2, [r7, #12]
 800c756:	4313      	orrs	r3, r2
 800c758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c760:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c762:	683b      	ldr	r3, [r7, #0]
 800c764:	689b      	ldr	r3, [r3, #8]
 800c766:	021b      	lsls	r3, r3, #8
 800c768:	697a      	ldr	r2, [r7, #20]
 800c76a:	4313      	orrs	r3, r2
 800c76c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	4a28      	ldr	r2, [pc, #160]	@ (800c814 <TIM_OC3_SetConfig+0xfc>)
 800c772:	4293      	cmp	r3, r2
 800c774:	d003      	beq.n	800c77e <TIM_OC3_SetConfig+0x66>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	4a27      	ldr	r2, [pc, #156]	@ (800c818 <TIM_OC3_SetConfig+0x100>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	d10d      	bne.n	800c79a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c77e:	697b      	ldr	r3, [r7, #20]
 800c780:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c784:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	68db      	ldr	r3, [r3, #12]
 800c78a:	021b      	lsls	r3, r3, #8
 800c78c:	697a      	ldr	r2, [r7, #20]
 800c78e:	4313      	orrs	r3, r2
 800c790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800c798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	4a1d      	ldr	r2, [pc, #116]	@ (800c814 <TIM_OC3_SetConfig+0xfc>)
 800c79e:	4293      	cmp	r3, r2
 800c7a0:	d00f      	beq.n	800c7c2 <TIM_OC3_SetConfig+0xaa>
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	4a1c      	ldr	r2, [pc, #112]	@ (800c818 <TIM_OC3_SetConfig+0x100>)
 800c7a6:	4293      	cmp	r3, r2
 800c7a8:	d00b      	beq.n	800c7c2 <TIM_OC3_SetConfig+0xaa>
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	4a1b      	ldr	r2, [pc, #108]	@ (800c81c <TIM_OC3_SetConfig+0x104>)
 800c7ae:	4293      	cmp	r3, r2
 800c7b0:	d007      	beq.n	800c7c2 <TIM_OC3_SetConfig+0xaa>
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	4a1a      	ldr	r2, [pc, #104]	@ (800c820 <TIM_OC3_SetConfig+0x108>)
 800c7b6:	4293      	cmp	r3, r2
 800c7b8:	d003      	beq.n	800c7c2 <TIM_OC3_SetConfig+0xaa>
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	4a19      	ldr	r2, [pc, #100]	@ (800c824 <TIM_OC3_SetConfig+0x10c>)
 800c7be:	4293      	cmp	r3, r2
 800c7c0:	d113      	bne.n	800c7ea <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c7c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c7ca:	693b      	ldr	r3, [r7, #16]
 800c7cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c7d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c7d2:	683b      	ldr	r3, [r7, #0]
 800c7d4:	695b      	ldr	r3, [r3, #20]
 800c7d6:	011b      	lsls	r3, r3, #4
 800c7d8:	693a      	ldr	r2, [r7, #16]
 800c7da:	4313      	orrs	r3, r2
 800c7dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	699b      	ldr	r3, [r3, #24]
 800c7e2:	011b      	lsls	r3, r3, #4
 800c7e4:	693a      	ldr	r2, [r7, #16]
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	693a      	ldr	r2, [r7, #16]
 800c7ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	68fa      	ldr	r2, [r7, #12]
 800c7f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c7f6:	683b      	ldr	r3, [r7, #0]
 800c7f8:	685a      	ldr	r2, [r3, #4]
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	697a      	ldr	r2, [r7, #20]
 800c802:	621a      	str	r2, [r3, #32]
}
 800c804:	bf00      	nop
 800c806:	371c      	adds	r7, #28
 800c808:	46bd      	mov	sp, r7
 800c80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80e:	4770      	bx	lr
 800c810:	fffeff8f 	.word	0xfffeff8f
 800c814:	40010000 	.word	0x40010000
 800c818:	40010400 	.word	0x40010400
 800c81c:	40014000 	.word	0x40014000
 800c820:	40014400 	.word	0x40014400
 800c824:	40014800 	.word	0x40014800

0800c828 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c828:	b480      	push	{r7}
 800c82a:	b087      	sub	sp, #28
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
 800c830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6a1b      	ldr	r3, [r3, #32]
 800c836:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6a1b      	ldr	r3, [r3, #32]
 800c83c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	69db      	ldr	r3, [r3, #28]
 800c84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c850:	68fa      	ldr	r2, [r7, #12]
 800c852:	4b24      	ldr	r3, [pc, #144]	@ (800c8e4 <TIM_OC4_SetConfig+0xbc>)
 800c854:	4013      	ands	r3, r2
 800c856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c85e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	021b      	lsls	r3, r3, #8
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	4313      	orrs	r3, r2
 800c86a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c86c:	693b      	ldr	r3, [r7, #16]
 800c86e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800c872:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	689b      	ldr	r3, [r3, #8]
 800c878:	031b      	lsls	r3, r3, #12
 800c87a:	693a      	ldr	r2, [r7, #16]
 800c87c:	4313      	orrs	r3, r2
 800c87e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	4a19      	ldr	r2, [pc, #100]	@ (800c8e8 <TIM_OC4_SetConfig+0xc0>)
 800c884:	4293      	cmp	r3, r2
 800c886:	d00f      	beq.n	800c8a8 <TIM_OC4_SetConfig+0x80>
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4a18      	ldr	r2, [pc, #96]	@ (800c8ec <TIM_OC4_SetConfig+0xc4>)
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d00b      	beq.n	800c8a8 <TIM_OC4_SetConfig+0x80>
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	4a17      	ldr	r2, [pc, #92]	@ (800c8f0 <TIM_OC4_SetConfig+0xc8>)
 800c894:	4293      	cmp	r3, r2
 800c896:	d007      	beq.n	800c8a8 <TIM_OC4_SetConfig+0x80>
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	4a16      	ldr	r2, [pc, #88]	@ (800c8f4 <TIM_OC4_SetConfig+0xcc>)
 800c89c:	4293      	cmp	r3, r2
 800c89e:	d003      	beq.n	800c8a8 <TIM_OC4_SetConfig+0x80>
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	4a15      	ldr	r2, [pc, #84]	@ (800c8f8 <TIM_OC4_SetConfig+0xd0>)
 800c8a4:	4293      	cmp	r3, r2
 800c8a6:	d109      	bne.n	800c8bc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c8a8:	697b      	ldr	r3, [r7, #20]
 800c8aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c8ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c8b0:	683b      	ldr	r3, [r7, #0]
 800c8b2:	695b      	ldr	r3, [r3, #20]
 800c8b4:	019b      	lsls	r3, r3, #6
 800c8b6:	697a      	ldr	r2, [r7, #20]
 800c8b8:	4313      	orrs	r3, r2
 800c8ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	697a      	ldr	r2, [r7, #20]
 800c8c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	68fa      	ldr	r2, [r7, #12]
 800c8c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	685a      	ldr	r2, [r3, #4]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	693a      	ldr	r2, [r7, #16]
 800c8d4:	621a      	str	r2, [r3, #32]
}
 800c8d6:	bf00      	nop
 800c8d8:	371c      	adds	r7, #28
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e0:	4770      	bx	lr
 800c8e2:	bf00      	nop
 800c8e4:	feff8fff 	.word	0xfeff8fff
 800c8e8:	40010000 	.word	0x40010000
 800c8ec:	40010400 	.word	0x40010400
 800c8f0:	40014000 	.word	0x40014000
 800c8f4:	40014400 	.word	0x40014400
 800c8f8:	40014800 	.word	0x40014800

0800c8fc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c8fc:	b480      	push	{r7}
 800c8fe:	b087      	sub	sp, #28
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	6a1b      	ldr	r3, [r3, #32]
 800c90a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6a1b      	ldr	r3, [r3, #32]
 800c910:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	685b      	ldr	r3, [r3, #4]
 800c91c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	4b21      	ldr	r3, [pc, #132]	@ (800c9ac <TIM_OC5_SetConfig+0xb0>)
 800c928:	4013      	ands	r3, r2
 800c92a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	4313      	orrs	r3, r2
 800c934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c936:	693b      	ldr	r3, [r7, #16]
 800c938:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800c93c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	041b      	lsls	r3, r3, #16
 800c944:	693a      	ldr	r2, [r7, #16]
 800c946:	4313      	orrs	r3, r2
 800c948:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a18      	ldr	r2, [pc, #96]	@ (800c9b0 <TIM_OC5_SetConfig+0xb4>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d00f      	beq.n	800c972 <TIM_OC5_SetConfig+0x76>
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	4a17      	ldr	r2, [pc, #92]	@ (800c9b4 <TIM_OC5_SetConfig+0xb8>)
 800c956:	4293      	cmp	r3, r2
 800c958:	d00b      	beq.n	800c972 <TIM_OC5_SetConfig+0x76>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	4a16      	ldr	r2, [pc, #88]	@ (800c9b8 <TIM_OC5_SetConfig+0xbc>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d007      	beq.n	800c972 <TIM_OC5_SetConfig+0x76>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	4a15      	ldr	r2, [pc, #84]	@ (800c9bc <TIM_OC5_SetConfig+0xc0>)
 800c966:	4293      	cmp	r3, r2
 800c968:	d003      	beq.n	800c972 <TIM_OC5_SetConfig+0x76>
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	4a14      	ldr	r2, [pc, #80]	@ (800c9c0 <TIM_OC5_SetConfig+0xc4>)
 800c96e:	4293      	cmp	r3, r2
 800c970:	d109      	bne.n	800c986 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c978:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	695b      	ldr	r3, [r3, #20]
 800c97e:	021b      	lsls	r3, r3, #8
 800c980:	697a      	ldr	r2, [r7, #20]
 800c982:	4313      	orrs	r3, r2
 800c984:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	697a      	ldr	r2, [r7, #20]
 800c98a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	68fa      	ldr	r2, [r7, #12]
 800c990:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	685a      	ldr	r2, [r3, #4]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	693a      	ldr	r2, [r7, #16]
 800c99e:	621a      	str	r2, [r3, #32]
}
 800c9a0:	bf00      	nop
 800c9a2:	371c      	adds	r7, #28
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9aa:	4770      	bx	lr
 800c9ac:	fffeff8f 	.word	0xfffeff8f
 800c9b0:	40010000 	.word	0x40010000
 800c9b4:	40010400 	.word	0x40010400
 800c9b8:	40014000 	.word	0x40014000
 800c9bc:	40014400 	.word	0x40014400
 800c9c0:	40014800 	.word	0x40014800

0800c9c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b087      	sub	sp, #28
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	6a1b      	ldr	r3, [r3, #32]
 800c9d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	6a1b      	ldr	r3, [r3, #32]
 800c9d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	685b      	ldr	r3, [r3, #4]
 800c9e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c9ec:	68fa      	ldr	r2, [r7, #12]
 800c9ee:	4b22      	ldr	r3, [pc, #136]	@ (800ca78 <TIM_OC6_SetConfig+0xb4>)
 800c9f0:	4013      	ands	r3, r2
 800c9f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c9f4:	683b      	ldr	r3, [r7, #0]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	021b      	lsls	r3, r3, #8
 800c9fa:	68fa      	ldr	r2, [r7, #12]
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ca00:	693b      	ldr	r3, [r7, #16]
 800ca02:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	689b      	ldr	r3, [r3, #8]
 800ca0c:	051b      	lsls	r3, r3, #20
 800ca0e:	693a      	ldr	r2, [r7, #16]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	4a19      	ldr	r2, [pc, #100]	@ (800ca7c <TIM_OC6_SetConfig+0xb8>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d00f      	beq.n	800ca3c <TIM_OC6_SetConfig+0x78>
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	4a18      	ldr	r2, [pc, #96]	@ (800ca80 <TIM_OC6_SetConfig+0xbc>)
 800ca20:	4293      	cmp	r3, r2
 800ca22:	d00b      	beq.n	800ca3c <TIM_OC6_SetConfig+0x78>
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	4a17      	ldr	r2, [pc, #92]	@ (800ca84 <TIM_OC6_SetConfig+0xc0>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d007      	beq.n	800ca3c <TIM_OC6_SetConfig+0x78>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4a16      	ldr	r2, [pc, #88]	@ (800ca88 <TIM_OC6_SetConfig+0xc4>)
 800ca30:	4293      	cmp	r3, r2
 800ca32:	d003      	beq.n	800ca3c <TIM_OC6_SetConfig+0x78>
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	4a15      	ldr	r2, [pc, #84]	@ (800ca8c <TIM_OC6_SetConfig+0xc8>)
 800ca38:	4293      	cmp	r3, r2
 800ca3a:	d109      	bne.n	800ca50 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ca42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	695b      	ldr	r3, [r3, #20]
 800ca48:	029b      	lsls	r3, r3, #10
 800ca4a:	697a      	ldr	r2, [r7, #20]
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	697a      	ldr	r2, [r7, #20]
 800ca54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	68fa      	ldr	r2, [r7, #12]
 800ca5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	685a      	ldr	r2, [r3, #4]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	693a      	ldr	r2, [r7, #16]
 800ca68:	621a      	str	r2, [r3, #32]
}
 800ca6a:	bf00      	nop
 800ca6c:	371c      	adds	r7, #28
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca74:	4770      	bx	lr
 800ca76:	bf00      	nop
 800ca78:	feff8fff 	.word	0xfeff8fff
 800ca7c:	40010000 	.word	0x40010000
 800ca80:	40010400 	.word	0x40010400
 800ca84:	40014000 	.word	0x40014000
 800ca88:	40014400 	.word	0x40014400
 800ca8c:	40014800 	.word	0x40014800

0800ca90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b085      	sub	sp, #20
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800caa0:	2b01      	cmp	r3, #1
 800caa2:	d101      	bne.n	800caa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800caa4:	2302      	movs	r3, #2
 800caa6:	e06d      	b.n	800cb84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2202      	movs	r2, #2
 800cab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	689b      	ldr	r3, [r3, #8]
 800cac6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	4a30      	ldr	r2, [pc, #192]	@ (800cb90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d004      	beq.n	800cadc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	4a2f      	ldr	r2, [pc, #188]	@ (800cb94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cad8:	4293      	cmp	r3, r2
 800cada:	d108      	bne.n	800caee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800cae2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cae4:	683b      	ldr	r3, [r7, #0]
 800cae6:	685b      	ldr	r3, [r3, #4]
 800cae8:	68fa      	ldr	r2, [r7, #12]
 800caea:	4313      	orrs	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caf4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800caf6:	683b      	ldr	r3, [r7, #0]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	68fa      	ldr	r2, [r7, #12]
 800cafc:	4313      	orrs	r3, r2
 800cafe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	68fa      	ldr	r2, [r7, #12]
 800cb06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	4a20      	ldr	r2, [pc, #128]	@ (800cb90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cb0e:	4293      	cmp	r3, r2
 800cb10:	d022      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb1a:	d01d      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	4a1d      	ldr	r2, [pc, #116]	@ (800cb98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cb22:	4293      	cmp	r3, r2
 800cb24:	d018      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	4a1c      	ldr	r2, [pc, #112]	@ (800cb9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cb2c:	4293      	cmp	r3, r2
 800cb2e:	d013      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	4a1a      	ldr	r2, [pc, #104]	@ (800cba0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d00e      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	4a15      	ldr	r2, [pc, #84]	@ (800cb94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d009      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	4a16      	ldr	r2, [pc, #88]	@ (800cba4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d004      	beq.n	800cb58 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	4a15      	ldr	r2, [pc, #84]	@ (800cba8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cb54:	4293      	cmp	r3, r2
 800cb56:	d10c      	bne.n	800cb72 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800cb5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	689b      	ldr	r3, [r3, #8]
 800cb64:	68ba      	ldr	r2, [r7, #8]
 800cb66:	4313      	orrs	r3, r2
 800cb68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	68ba      	ldr	r2, [r7, #8]
 800cb70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	2201      	movs	r2, #1
 800cb76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800cb82:	2300      	movs	r3, #0
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	3714      	adds	r7, #20
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr
 800cb90:	40010000 	.word	0x40010000
 800cb94:	40010400 	.word	0x40010400
 800cb98:	40000400 	.word	0x40000400
 800cb9c:	40000800 	.word	0x40000800
 800cba0:	40000c00 	.word	0x40000c00
 800cba4:	40001800 	.word	0x40001800
 800cba8:	40014000 	.word	0x40014000

0800cbac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cbac:	b480      	push	{r7}
 800cbae:	b083      	sub	sp, #12
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cbb4:	bf00      	nop
 800cbb6:	370c      	adds	r7, #12
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbe:	4770      	bx	lr

0800cbc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b083      	sub	sp, #12
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cbc8:	bf00      	nop
 800cbca:	370c      	adds	r7, #12
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd2:	4770      	bx	lr

0800cbd4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b083      	sub	sp, #12
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cbdc:	bf00      	nop
 800cbde:	370c      	adds	r7, #12
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b082      	sub	sp, #8
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d101      	bne.n	800cbfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cbf6:	2301      	movs	r3, #1
 800cbf8:	e042      	b.n	800cc80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d106      	bne.n	800cc12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2200      	movs	r2, #0
 800cc08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f7f5 fc73 	bl	80024f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	2224      	movs	r2, #36	@ 0x24
 800cc16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	681a      	ldr	r2, [r3, #0]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f022 0201 	bic.w	r2, r2, #1
 800cc28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d002      	beq.n	800cc38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 fd90 	bl	800d758 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cc38:	6878      	ldr	r0, [r7, #4]
 800cc3a:	f000 f825 	bl	800cc88 <UART_SetConfig>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	d101      	bne.n	800cc48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800cc44:	2301      	movs	r3, #1
 800cc46:	e01b      	b.n	800cc80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	685a      	ldr	r2, [r3, #4]
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800cc56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	689a      	ldr	r2, [r3, #8]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800cc66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	681a      	ldr	r2, [r3, #0]
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f042 0201 	orr.w	r2, r2, #1
 800cc76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cc78:	6878      	ldr	r0, [r7, #4]
 800cc7a:	f000 fe0f 	bl	800d89c <UART_CheckIdleState>
 800cc7e:	4603      	mov	r3, r0
}
 800cc80:	4618      	mov	r0, r3
 800cc82:	3708      	adds	r7, #8
 800cc84:	46bd      	mov	sp, r7
 800cc86:	bd80      	pop	{r7, pc}

0800cc88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cc88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800cc8c:	b092      	sub	sp, #72	@ 0x48
 800cc8e:	af00      	add	r7, sp, #0
 800cc90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cc92:	2300      	movs	r3, #0
 800cc94:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cc98:	697b      	ldr	r3, [r7, #20]
 800cc9a:	689a      	ldr	r2, [r3, #8]
 800cc9c:	697b      	ldr	r3, [r7, #20]
 800cc9e:	691b      	ldr	r3, [r3, #16]
 800cca0:	431a      	orrs	r2, r3
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	695b      	ldr	r3, [r3, #20]
 800cca6:	431a      	orrs	r2, r3
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	69db      	ldr	r3, [r3, #28]
 800ccac:	4313      	orrs	r3, r2
 800ccae:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	4bbe      	ldr	r3, [pc, #760]	@ (800cfb0 <UART_SetConfig+0x328>)
 800ccb8:	4013      	ands	r3, r2
 800ccba:	697a      	ldr	r2, [r7, #20]
 800ccbc:	6812      	ldr	r2, [r2, #0]
 800ccbe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ccc0:	430b      	orrs	r3, r1
 800ccc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ccc4:	697b      	ldr	r3, [r7, #20]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	68da      	ldr	r2, [r3, #12]
 800ccd2:	697b      	ldr	r3, [r7, #20]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	430a      	orrs	r2, r1
 800ccd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	699b      	ldr	r3, [r3, #24]
 800ccde:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cce0:	697b      	ldr	r3, [r7, #20]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	4ab3      	ldr	r2, [pc, #716]	@ (800cfb4 <UART_SetConfig+0x32c>)
 800cce6:	4293      	cmp	r3, r2
 800cce8:	d004      	beq.n	800ccf4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	6a1b      	ldr	r3, [r3, #32]
 800ccee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	689a      	ldr	r2, [r3, #8]
 800ccfa:	4baf      	ldr	r3, [pc, #700]	@ (800cfb8 <UART_SetConfig+0x330>)
 800ccfc:	4013      	ands	r3, r2
 800ccfe:	697a      	ldr	r2, [r7, #20]
 800cd00:	6812      	ldr	r2, [r2, #0]
 800cd02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cd04:	430b      	orrs	r3, r1
 800cd06:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd0e:	f023 010f 	bic.w	r1, r3, #15
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	430a      	orrs	r2, r1
 800cd1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4aa6      	ldr	r2, [pc, #664]	@ (800cfbc <UART_SetConfig+0x334>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d177      	bne.n	800ce18 <UART_SetConfig+0x190>
 800cd28:	4ba5      	ldr	r3, [pc, #660]	@ (800cfc0 <UART_SetConfig+0x338>)
 800cd2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cd2c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cd30:	2b28      	cmp	r3, #40	@ 0x28
 800cd32:	d86d      	bhi.n	800ce10 <UART_SetConfig+0x188>
 800cd34:	a201      	add	r2, pc, #4	@ (adr r2, 800cd3c <UART_SetConfig+0xb4>)
 800cd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd3a:	bf00      	nop
 800cd3c:	0800cde1 	.word	0x0800cde1
 800cd40:	0800ce11 	.word	0x0800ce11
 800cd44:	0800ce11 	.word	0x0800ce11
 800cd48:	0800ce11 	.word	0x0800ce11
 800cd4c:	0800ce11 	.word	0x0800ce11
 800cd50:	0800ce11 	.word	0x0800ce11
 800cd54:	0800ce11 	.word	0x0800ce11
 800cd58:	0800ce11 	.word	0x0800ce11
 800cd5c:	0800cde9 	.word	0x0800cde9
 800cd60:	0800ce11 	.word	0x0800ce11
 800cd64:	0800ce11 	.word	0x0800ce11
 800cd68:	0800ce11 	.word	0x0800ce11
 800cd6c:	0800ce11 	.word	0x0800ce11
 800cd70:	0800ce11 	.word	0x0800ce11
 800cd74:	0800ce11 	.word	0x0800ce11
 800cd78:	0800ce11 	.word	0x0800ce11
 800cd7c:	0800cdf1 	.word	0x0800cdf1
 800cd80:	0800ce11 	.word	0x0800ce11
 800cd84:	0800ce11 	.word	0x0800ce11
 800cd88:	0800ce11 	.word	0x0800ce11
 800cd8c:	0800ce11 	.word	0x0800ce11
 800cd90:	0800ce11 	.word	0x0800ce11
 800cd94:	0800ce11 	.word	0x0800ce11
 800cd98:	0800ce11 	.word	0x0800ce11
 800cd9c:	0800cdf9 	.word	0x0800cdf9
 800cda0:	0800ce11 	.word	0x0800ce11
 800cda4:	0800ce11 	.word	0x0800ce11
 800cda8:	0800ce11 	.word	0x0800ce11
 800cdac:	0800ce11 	.word	0x0800ce11
 800cdb0:	0800ce11 	.word	0x0800ce11
 800cdb4:	0800ce11 	.word	0x0800ce11
 800cdb8:	0800ce11 	.word	0x0800ce11
 800cdbc:	0800ce01 	.word	0x0800ce01
 800cdc0:	0800ce11 	.word	0x0800ce11
 800cdc4:	0800ce11 	.word	0x0800ce11
 800cdc8:	0800ce11 	.word	0x0800ce11
 800cdcc:	0800ce11 	.word	0x0800ce11
 800cdd0:	0800ce11 	.word	0x0800ce11
 800cdd4:	0800ce11 	.word	0x0800ce11
 800cdd8:	0800ce11 	.word	0x0800ce11
 800cddc:	0800ce09 	.word	0x0800ce09
 800cde0:	2301      	movs	r3, #1
 800cde2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cde6:	e222      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cde8:	2304      	movs	r3, #4
 800cdea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdee:	e21e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cdf0:	2308      	movs	r3, #8
 800cdf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdf6:	e21a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cdf8:	2310      	movs	r3, #16
 800cdfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cdfe:	e216      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce00:	2320      	movs	r3, #32
 800ce02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce06:	e212      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce08:	2340      	movs	r3, #64	@ 0x40
 800ce0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce0e:	e20e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce10:	2380      	movs	r3, #128	@ 0x80
 800ce12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce16:	e20a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4a69      	ldr	r2, [pc, #420]	@ (800cfc4 <UART_SetConfig+0x33c>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d130      	bne.n	800ce84 <UART_SetConfig+0x1fc>
 800ce22:	4b67      	ldr	r3, [pc, #412]	@ (800cfc0 <UART_SetConfig+0x338>)
 800ce24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce26:	f003 0307 	and.w	r3, r3, #7
 800ce2a:	2b05      	cmp	r3, #5
 800ce2c:	d826      	bhi.n	800ce7c <UART_SetConfig+0x1f4>
 800ce2e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce34 <UART_SetConfig+0x1ac>)
 800ce30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce34:	0800ce4d 	.word	0x0800ce4d
 800ce38:	0800ce55 	.word	0x0800ce55
 800ce3c:	0800ce5d 	.word	0x0800ce5d
 800ce40:	0800ce65 	.word	0x0800ce65
 800ce44:	0800ce6d 	.word	0x0800ce6d
 800ce48:	0800ce75 	.word	0x0800ce75
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce52:	e1ec      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce54:	2304      	movs	r3, #4
 800ce56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce5a:	e1e8      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce5c:	2308      	movs	r3, #8
 800ce5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce62:	e1e4      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce64:	2310      	movs	r3, #16
 800ce66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce6a:	e1e0      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce6c:	2320      	movs	r3, #32
 800ce6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce72:	e1dc      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce74:	2340      	movs	r3, #64	@ 0x40
 800ce76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce7a:	e1d8      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce7c:	2380      	movs	r3, #128	@ 0x80
 800ce7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ce82:	e1d4      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4a4f      	ldr	r2, [pc, #316]	@ (800cfc8 <UART_SetConfig+0x340>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d130      	bne.n	800cef0 <UART_SetConfig+0x268>
 800ce8e:	4b4c      	ldr	r3, [pc, #304]	@ (800cfc0 <UART_SetConfig+0x338>)
 800ce90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce92:	f003 0307 	and.w	r3, r3, #7
 800ce96:	2b05      	cmp	r3, #5
 800ce98:	d826      	bhi.n	800cee8 <UART_SetConfig+0x260>
 800ce9a:	a201      	add	r2, pc, #4	@ (adr r2, 800cea0 <UART_SetConfig+0x218>)
 800ce9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cea0:	0800ceb9 	.word	0x0800ceb9
 800cea4:	0800cec1 	.word	0x0800cec1
 800cea8:	0800cec9 	.word	0x0800cec9
 800ceac:	0800ced1 	.word	0x0800ced1
 800ceb0:	0800ced9 	.word	0x0800ced9
 800ceb4:	0800cee1 	.word	0x0800cee1
 800ceb8:	2300      	movs	r3, #0
 800ceba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cebe:	e1b6      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cec0:	2304      	movs	r3, #4
 800cec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cec6:	e1b2      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cec8:	2308      	movs	r3, #8
 800ceca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cece:	e1ae      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ced0:	2310      	movs	r3, #16
 800ced2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ced6:	e1aa      	b.n	800d22e <UART_SetConfig+0x5a6>
 800ced8:	2320      	movs	r3, #32
 800ceda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cede:	e1a6      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cee0:	2340      	movs	r3, #64	@ 0x40
 800cee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cee6:	e1a2      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cee8:	2380      	movs	r3, #128	@ 0x80
 800ceea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ceee:	e19e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cef0:	697b      	ldr	r3, [r7, #20]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a35      	ldr	r2, [pc, #212]	@ (800cfcc <UART_SetConfig+0x344>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d130      	bne.n	800cf5c <UART_SetConfig+0x2d4>
 800cefa:	4b31      	ldr	r3, [pc, #196]	@ (800cfc0 <UART_SetConfig+0x338>)
 800cefc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cefe:	f003 0307 	and.w	r3, r3, #7
 800cf02:	2b05      	cmp	r3, #5
 800cf04:	d826      	bhi.n	800cf54 <UART_SetConfig+0x2cc>
 800cf06:	a201      	add	r2, pc, #4	@ (adr r2, 800cf0c <UART_SetConfig+0x284>)
 800cf08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf0c:	0800cf25 	.word	0x0800cf25
 800cf10:	0800cf2d 	.word	0x0800cf2d
 800cf14:	0800cf35 	.word	0x0800cf35
 800cf18:	0800cf3d 	.word	0x0800cf3d
 800cf1c:	0800cf45 	.word	0x0800cf45
 800cf20:	0800cf4d 	.word	0x0800cf4d
 800cf24:	2300      	movs	r3, #0
 800cf26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf2a:	e180      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf2c:	2304      	movs	r3, #4
 800cf2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf32:	e17c      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf34:	2308      	movs	r3, #8
 800cf36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf3a:	e178      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf3c:	2310      	movs	r3, #16
 800cf3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf42:	e174      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf44:	2320      	movs	r3, #32
 800cf46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf4a:	e170      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf4c:	2340      	movs	r3, #64	@ 0x40
 800cf4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf52:	e16c      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf54:	2380      	movs	r3, #128	@ 0x80
 800cf56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf5a:	e168      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf5c:	697b      	ldr	r3, [r7, #20]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	4a1b      	ldr	r2, [pc, #108]	@ (800cfd0 <UART_SetConfig+0x348>)
 800cf62:	4293      	cmp	r3, r2
 800cf64:	d142      	bne.n	800cfec <UART_SetConfig+0x364>
 800cf66:	4b16      	ldr	r3, [pc, #88]	@ (800cfc0 <UART_SetConfig+0x338>)
 800cf68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf6a:	f003 0307 	and.w	r3, r3, #7
 800cf6e:	2b05      	cmp	r3, #5
 800cf70:	d838      	bhi.n	800cfe4 <UART_SetConfig+0x35c>
 800cf72:	a201      	add	r2, pc, #4	@ (adr r2, 800cf78 <UART_SetConfig+0x2f0>)
 800cf74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf78:	0800cf91 	.word	0x0800cf91
 800cf7c:	0800cf99 	.word	0x0800cf99
 800cf80:	0800cfa1 	.word	0x0800cfa1
 800cf84:	0800cfa9 	.word	0x0800cfa9
 800cf88:	0800cfd5 	.word	0x0800cfd5
 800cf8c:	0800cfdd 	.word	0x0800cfdd
 800cf90:	2300      	movs	r3, #0
 800cf92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf96:	e14a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cf98:	2304      	movs	r3, #4
 800cf9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf9e:	e146      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfa0:	2308      	movs	r3, #8
 800cfa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfa6:	e142      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfa8:	2310      	movs	r3, #16
 800cfaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfae:	e13e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfb0:	cfff69f3 	.word	0xcfff69f3
 800cfb4:	58000c00 	.word	0x58000c00
 800cfb8:	11fff4ff 	.word	0x11fff4ff
 800cfbc:	40011000 	.word	0x40011000
 800cfc0:	58024400 	.word	0x58024400
 800cfc4:	40004400 	.word	0x40004400
 800cfc8:	40004800 	.word	0x40004800
 800cfcc:	40004c00 	.word	0x40004c00
 800cfd0:	40005000 	.word	0x40005000
 800cfd4:	2320      	movs	r3, #32
 800cfd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfda:	e128      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfdc:	2340      	movs	r3, #64	@ 0x40
 800cfde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfe2:	e124      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfe4:	2380      	movs	r3, #128	@ 0x80
 800cfe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cfea:	e120      	b.n	800d22e <UART_SetConfig+0x5a6>
 800cfec:	697b      	ldr	r3, [r7, #20]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4acb      	ldr	r2, [pc, #812]	@ (800d320 <UART_SetConfig+0x698>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d176      	bne.n	800d0e4 <UART_SetConfig+0x45c>
 800cff6:	4bcb      	ldr	r3, [pc, #812]	@ (800d324 <UART_SetConfig+0x69c>)
 800cff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cffa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cffe:	2b28      	cmp	r3, #40	@ 0x28
 800d000:	d86c      	bhi.n	800d0dc <UART_SetConfig+0x454>
 800d002:	a201      	add	r2, pc, #4	@ (adr r2, 800d008 <UART_SetConfig+0x380>)
 800d004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d008:	0800d0ad 	.word	0x0800d0ad
 800d00c:	0800d0dd 	.word	0x0800d0dd
 800d010:	0800d0dd 	.word	0x0800d0dd
 800d014:	0800d0dd 	.word	0x0800d0dd
 800d018:	0800d0dd 	.word	0x0800d0dd
 800d01c:	0800d0dd 	.word	0x0800d0dd
 800d020:	0800d0dd 	.word	0x0800d0dd
 800d024:	0800d0dd 	.word	0x0800d0dd
 800d028:	0800d0b5 	.word	0x0800d0b5
 800d02c:	0800d0dd 	.word	0x0800d0dd
 800d030:	0800d0dd 	.word	0x0800d0dd
 800d034:	0800d0dd 	.word	0x0800d0dd
 800d038:	0800d0dd 	.word	0x0800d0dd
 800d03c:	0800d0dd 	.word	0x0800d0dd
 800d040:	0800d0dd 	.word	0x0800d0dd
 800d044:	0800d0dd 	.word	0x0800d0dd
 800d048:	0800d0bd 	.word	0x0800d0bd
 800d04c:	0800d0dd 	.word	0x0800d0dd
 800d050:	0800d0dd 	.word	0x0800d0dd
 800d054:	0800d0dd 	.word	0x0800d0dd
 800d058:	0800d0dd 	.word	0x0800d0dd
 800d05c:	0800d0dd 	.word	0x0800d0dd
 800d060:	0800d0dd 	.word	0x0800d0dd
 800d064:	0800d0dd 	.word	0x0800d0dd
 800d068:	0800d0c5 	.word	0x0800d0c5
 800d06c:	0800d0dd 	.word	0x0800d0dd
 800d070:	0800d0dd 	.word	0x0800d0dd
 800d074:	0800d0dd 	.word	0x0800d0dd
 800d078:	0800d0dd 	.word	0x0800d0dd
 800d07c:	0800d0dd 	.word	0x0800d0dd
 800d080:	0800d0dd 	.word	0x0800d0dd
 800d084:	0800d0dd 	.word	0x0800d0dd
 800d088:	0800d0cd 	.word	0x0800d0cd
 800d08c:	0800d0dd 	.word	0x0800d0dd
 800d090:	0800d0dd 	.word	0x0800d0dd
 800d094:	0800d0dd 	.word	0x0800d0dd
 800d098:	0800d0dd 	.word	0x0800d0dd
 800d09c:	0800d0dd 	.word	0x0800d0dd
 800d0a0:	0800d0dd 	.word	0x0800d0dd
 800d0a4:	0800d0dd 	.word	0x0800d0dd
 800d0a8:	0800d0d5 	.word	0x0800d0d5
 800d0ac:	2301      	movs	r3, #1
 800d0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0b2:	e0bc      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0b4:	2304      	movs	r3, #4
 800d0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0ba:	e0b8      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0bc:	2308      	movs	r3, #8
 800d0be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0c2:	e0b4      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0c4:	2310      	movs	r3, #16
 800d0c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0ca:	e0b0      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0cc:	2320      	movs	r3, #32
 800d0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0d2:	e0ac      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0d4:	2340      	movs	r3, #64	@ 0x40
 800d0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0da:	e0a8      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0dc:	2380      	movs	r3, #128	@ 0x80
 800d0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d0e2:	e0a4      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4a8f      	ldr	r2, [pc, #572]	@ (800d328 <UART_SetConfig+0x6a0>)
 800d0ea:	4293      	cmp	r3, r2
 800d0ec:	d130      	bne.n	800d150 <UART_SetConfig+0x4c8>
 800d0ee:	4b8d      	ldr	r3, [pc, #564]	@ (800d324 <UART_SetConfig+0x69c>)
 800d0f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0f2:	f003 0307 	and.w	r3, r3, #7
 800d0f6:	2b05      	cmp	r3, #5
 800d0f8:	d826      	bhi.n	800d148 <UART_SetConfig+0x4c0>
 800d0fa:	a201      	add	r2, pc, #4	@ (adr r2, 800d100 <UART_SetConfig+0x478>)
 800d0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d100:	0800d119 	.word	0x0800d119
 800d104:	0800d121 	.word	0x0800d121
 800d108:	0800d129 	.word	0x0800d129
 800d10c:	0800d131 	.word	0x0800d131
 800d110:	0800d139 	.word	0x0800d139
 800d114:	0800d141 	.word	0x0800d141
 800d118:	2300      	movs	r3, #0
 800d11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d11e:	e086      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d120:	2304      	movs	r3, #4
 800d122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d126:	e082      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d128:	2308      	movs	r3, #8
 800d12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d12e:	e07e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d130:	2310      	movs	r3, #16
 800d132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d136:	e07a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d138:	2320      	movs	r3, #32
 800d13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d13e:	e076      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d140:	2340      	movs	r3, #64	@ 0x40
 800d142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d146:	e072      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d148:	2380      	movs	r3, #128	@ 0x80
 800d14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d14e:	e06e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d150:	697b      	ldr	r3, [r7, #20]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	4a75      	ldr	r2, [pc, #468]	@ (800d32c <UART_SetConfig+0x6a4>)
 800d156:	4293      	cmp	r3, r2
 800d158:	d130      	bne.n	800d1bc <UART_SetConfig+0x534>
 800d15a:	4b72      	ldr	r3, [pc, #456]	@ (800d324 <UART_SetConfig+0x69c>)
 800d15c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d15e:	f003 0307 	and.w	r3, r3, #7
 800d162:	2b05      	cmp	r3, #5
 800d164:	d826      	bhi.n	800d1b4 <UART_SetConfig+0x52c>
 800d166:	a201      	add	r2, pc, #4	@ (adr r2, 800d16c <UART_SetConfig+0x4e4>)
 800d168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d16c:	0800d185 	.word	0x0800d185
 800d170:	0800d18d 	.word	0x0800d18d
 800d174:	0800d195 	.word	0x0800d195
 800d178:	0800d19d 	.word	0x0800d19d
 800d17c:	0800d1a5 	.word	0x0800d1a5
 800d180:	0800d1ad 	.word	0x0800d1ad
 800d184:	2300      	movs	r3, #0
 800d186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d18a:	e050      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d18c:	2304      	movs	r3, #4
 800d18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d192:	e04c      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d194:	2308      	movs	r3, #8
 800d196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d19a:	e048      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d19c:	2310      	movs	r3, #16
 800d19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1a2:	e044      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d1a4:	2320      	movs	r3, #32
 800d1a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1aa:	e040      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d1ac:	2340      	movs	r3, #64	@ 0x40
 800d1ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1b2:	e03c      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d1b4:	2380      	movs	r3, #128	@ 0x80
 800d1b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1ba:	e038      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d1bc:	697b      	ldr	r3, [r7, #20]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	4a5b      	ldr	r2, [pc, #364]	@ (800d330 <UART_SetConfig+0x6a8>)
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d130      	bne.n	800d228 <UART_SetConfig+0x5a0>
 800d1c6:	4b57      	ldr	r3, [pc, #348]	@ (800d324 <UART_SetConfig+0x69c>)
 800d1c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ca:	f003 0307 	and.w	r3, r3, #7
 800d1ce:	2b05      	cmp	r3, #5
 800d1d0:	d826      	bhi.n	800d220 <UART_SetConfig+0x598>
 800d1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1d8 <UART_SetConfig+0x550>)
 800d1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1d8:	0800d1f1 	.word	0x0800d1f1
 800d1dc:	0800d1f9 	.word	0x0800d1f9
 800d1e0:	0800d201 	.word	0x0800d201
 800d1e4:	0800d209 	.word	0x0800d209
 800d1e8:	0800d211 	.word	0x0800d211
 800d1ec:	0800d219 	.word	0x0800d219
 800d1f0:	2302      	movs	r3, #2
 800d1f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1f6:	e01a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d1f8:	2304      	movs	r3, #4
 800d1fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d1fe:	e016      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d200:	2308      	movs	r3, #8
 800d202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d206:	e012      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d208:	2310      	movs	r3, #16
 800d20a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d20e:	e00e      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d210:	2320      	movs	r3, #32
 800d212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d216:	e00a      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d218:	2340      	movs	r3, #64	@ 0x40
 800d21a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d21e:	e006      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d220:	2380      	movs	r3, #128	@ 0x80
 800d222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d226:	e002      	b.n	800d22e <UART_SetConfig+0x5a6>
 800d228:	2380      	movs	r3, #128	@ 0x80
 800d22a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d22e:	697b      	ldr	r3, [r7, #20]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a3f      	ldr	r2, [pc, #252]	@ (800d330 <UART_SetConfig+0x6a8>)
 800d234:	4293      	cmp	r3, r2
 800d236:	f040 80f8 	bne.w	800d42a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d23a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d23e:	2b20      	cmp	r3, #32
 800d240:	dc46      	bgt.n	800d2d0 <UART_SetConfig+0x648>
 800d242:	2b02      	cmp	r3, #2
 800d244:	f2c0 8082 	blt.w	800d34c <UART_SetConfig+0x6c4>
 800d248:	3b02      	subs	r3, #2
 800d24a:	2b1e      	cmp	r3, #30
 800d24c:	d87e      	bhi.n	800d34c <UART_SetConfig+0x6c4>
 800d24e:	a201      	add	r2, pc, #4	@ (adr r2, 800d254 <UART_SetConfig+0x5cc>)
 800d250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d254:	0800d2d7 	.word	0x0800d2d7
 800d258:	0800d34d 	.word	0x0800d34d
 800d25c:	0800d2df 	.word	0x0800d2df
 800d260:	0800d34d 	.word	0x0800d34d
 800d264:	0800d34d 	.word	0x0800d34d
 800d268:	0800d34d 	.word	0x0800d34d
 800d26c:	0800d2ef 	.word	0x0800d2ef
 800d270:	0800d34d 	.word	0x0800d34d
 800d274:	0800d34d 	.word	0x0800d34d
 800d278:	0800d34d 	.word	0x0800d34d
 800d27c:	0800d34d 	.word	0x0800d34d
 800d280:	0800d34d 	.word	0x0800d34d
 800d284:	0800d34d 	.word	0x0800d34d
 800d288:	0800d34d 	.word	0x0800d34d
 800d28c:	0800d2ff 	.word	0x0800d2ff
 800d290:	0800d34d 	.word	0x0800d34d
 800d294:	0800d34d 	.word	0x0800d34d
 800d298:	0800d34d 	.word	0x0800d34d
 800d29c:	0800d34d 	.word	0x0800d34d
 800d2a0:	0800d34d 	.word	0x0800d34d
 800d2a4:	0800d34d 	.word	0x0800d34d
 800d2a8:	0800d34d 	.word	0x0800d34d
 800d2ac:	0800d34d 	.word	0x0800d34d
 800d2b0:	0800d34d 	.word	0x0800d34d
 800d2b4:	0800d34d 	.word	0x0800d34d
 800d2b8:	0800d34d 	.word	0x0800d34d
 800d2bc:	0800d34d 	.word	0x0800d34d
 800d2c0:	0800d34d 	.word	0x0800d34d
 800d2c4:	0800d34d 	.word	0x0800d34d
 800d2c8:	0800d34d 	.word	0x0800d34d
 800d2cc:	0800d33f 	.word	0x0800d33f
 800d2d0:	2b40      	cmp	r3, #64	@ 0x40
 800d2d2:	d037      	beq.n	800d344 <UART_SetConfig+0x6bc>
 800d2d4:	e03a      	b.n	800d34c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d2d6:	f7fb fe39 	bl	8008f4c <HAL_RCCEx_GetD3PCLK1Freq>
 800d2da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d2dc:	e03c      	b.n	800d358 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d2de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7fb fe48 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2ec:	e034      	b.n	800d358 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2ee:	f107 0318 	add.w	r3, r7, #24
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7fb ff94 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d2f8:	69fb      	ldr	r3, [r7, #28]
 800d2fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2fc:	e02c      	b.n	800d358 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d2fe:	4b09      	ldr	r3, [pc, #36]	@ (800d324 <UART_SetConfig+0x69c>)
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f003 0320 	and.w	r3, r3, #32
 800d306:	2b00      	cmp	r3, #0
 800d308:	d016      	beq.n	800d338 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d30a:	4b06      	ldr	r3, [pc, #24]	@ (800d324 <UART_SetConfig+0x69c>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	08db      	lsrs	r3, r3, #3
 800d310:	f003 0303 	and.w	r3, r3, #3
 800d314:	4a07      	ldr	r2, [pc, #28]	@ (800d334 <UART_SetConfig+0x6ac>)
 800d316:	fa22 f303 	lsr.w	r3, r2, r3
 800d31a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d31c:	e01c      	b.n	800d358 <UART_SetConfig+0x6d0>
 800d31e:	bf00      	nop
 800d320:	40011400 	.word	0x40011400
 800d324:	58024400 	.word	0x58024400
 800d328:	40007800 	.word	0x40007800
 800d32c:	40007c00 	.word	0x40007c00
 800d330:	58000c00 	.word	0x58000c00
 800d334:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800d338:	4b9d      	ldr	r3, [pc, #628]	@ (800d5b0 <UART_SetConfig+0x928>)
 800d33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d33c:	e00c      	b.n	800d358 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d33e:	4b9d      	ldr	r3, [pc, #628]	@ (800d5b4 <UART_SetConfig+0x92c>)
 800d340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d342:	e009      	b.n	800d358 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d344:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d348:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d34a:	e005      	b.n	800d358 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800d34c:	2300      	movs	r3, #0
 800d34e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d356:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f000 81de 	beq.w	800d71c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d360:	697b      	ldr	r3, [r7, #20]
 800d362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d364:	4a94      	ldr	r2, [pc, #592]	@ (800d5b8 <UART_SetConfig+0x930>)
 800d366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d36a:	461a      	mov	r2, r3
 800d36c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d36e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d372:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d374:	697b      	ldr	r3, [r7, #20]
 800d376:	685a      	ldr	r2, [r3, #4]
 800d378:	4613      	mov	r3, r2
 800d37a:	005b      	lsls	r3, r3, #1
 800d37c:	4413      	add	r3, r2
 800d37e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d380:	429a      	cmp	r2, r3
 800d382:	d305      	bcc.n	800d390 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d384:	697b      	ldr	r3, [r7, #20]
 800d386:	685b      	ldr	r3, [r3, #4]
 800d388:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d38a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d903      	bls.n	800d398 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800d390:	2301      	movs	r3, #1
 800d392:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d396:	e1c1      	b.n	800d71c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d39a:	2200      	movs	r2, #0
 800d39c:	60bb      	str	r3, [r7, #8]
 800d39e:	60fa      	str	r2, [r7, #12]
 800d3a0:	697b      	ldr	r3, [r7, #20]
 800d3a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3a4:	4a84      	ldr	r2, [pc, #528]	@ (800d5b8 <UART_SetConfig+0x930>)
 800d3a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	603b      	str	r3, [r7, #0]
 800d3b0:	607a      	str	r2, [r7, #4]
 800d3b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d3b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d3ba:	f7f2 ff91 	bl	80002e0 <__aeabi_uldivmod>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	460b      	mov	r3, r1
 800d3c2:	4610      	mov	r0, r2
 800d3c4:	4619      	mov	r1, r3
 800d3c6:	f04f 0200 	mov.w	r2, #0
 800d3ca:	f04f 0300 	mov.w	r3, #0
 800d3ce:	020b      	lsls	r3, r1, #8
 800d3d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d3d4:	0202      	lsls	r2, r0, #8
 800d3d6:	6979      	ldr	r1, [r7, #20]
 800d3d8:	6849      	ldr	r1, [r1, #4]
 800d3da:	0849      	lsrs	r1, r1, #1
 800d3dc:	2000      	movs	r0, #0
 800d3de:	460c      	mov	r4, r1
 800d3e0:	4605      	mov	r5, r0
 800d3e2:	eb12 0804 	adds.w	r8, r2, r4
 800d3e6:	eb43 0905 	adc.w	r9, r3, r5
 800d3ea:	697b      	ldr	r3, [r7, #20]
 800d3ec:	685b      	ldr	r3, [r3, #4]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	469a      	mov	sl, r3
 800d3f2:	4693      	mov	fp, r2
 800d3f4:	4652      	mov	r2, sl
 800d3f6:	465b      	mov	r3, fp
 800d3f8:	4640      	mov	r0, r8
 800d3fa:	4649      	mov	r1, r9
 800d3fc:	f7f2 ff70 	bl	80002e0 <__aeabi_uldivmod>
 800d400:	4602      	mov	r2, r0
 800d402:	460b      	mov	r3, r1
 800d404:	4613      	mov	r3, r2
 800d406:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d40a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d40e:	d308      	bcc.n	800d422 <UART_SetConfig+0x79a>
 800d410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d416:	d204      	bcs.n	800d422 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d41e:	60da      	str	r2, [r3, #12]
 800d420:	e17c      	b.n	800d71c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800d422:	2301      	movs	r3, #1
 800d424:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d428:	e178      	b.n	800d71c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	69db      	ldr	r3, [r3, #28]
 800d42e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d432:	f040 80c5 	bne.w	800d5c0 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800d436:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d43a:	2b20      	cmp	r3, #32
 800d43c:	dc48      	bgt.n	800d4d0 <UART_SetConfig+0x848>
 800d43e:	2b00      	cmp	r3, #0
 800d440:	db7b      	blt.n	800d53a <UART_SetConfig+0x8b2>
 800d442:	2b20      	cmp	r3, #32
 800d444:	d879      	bhi.n	800d53a <UART_SetConfig+0x8b2>
 800d446:	a201      	add	r2, pc, #4	@ (adr r2, 800d44c <UART_SetConfig+0x7c4>)
 800d448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d44c:	0800d4d7 	.word	0x0800d4d7
 800d450:	0800d4df 	.word	0x0800d4df
 800d454:	0800d53b 	.word	0x0800d53b
 800d458:	0800d53b 	.word	0x0800d53b
 800d45c:	0800d4e7 	.word	0x0800d4e7
 800d460:	0800d53b 	.word	0x0800d53b
 800d464:	0800d53b 	.word	0x0800d53b
 800d468:	0800d53b 	.word	0x0800d53b
 800d46c:	0800d4f7 	.word	0x0800d4f7
 800d470:	0800d53b 	.word	0x0800d53b
 800d474:	0800d53b 	.word	0x0800d53b
 800d478:	0800d53b 	.word	0x0800d53b
 800d47c:	0800d53b 	.word	0x0800d53b
 800d480:	0800d53b 	.word	0x0800d53b
 800d484:	0800d53b 	.word	0x0800d53b
 800d488:	0800d53b 	.word	0x0800d53b
 800d48c:	0800d507 	.word	0x0800d507
 800d490:	0800d53b 	.word	0x0800d53b
 800d494:	0800d53b 	.word	0x0800d53b
 800d498:	0800d53b 	.word	0x0800d53b
 800d49c:	0800d53b 	.word	0x0800d53b
 800d4a0:	0800d53b 	.word	0x0800d53b
 800d4a4:	0800d53b 	.word	0x0800d53b
 800d4a8:	0800d53b 	.word	0x0800d53b
 800d4ac:	0800d53b 	.word	0x0800d53b
 800d4b0:	0800d53b 	.word	0x0800d53b
 800d4b4:	0800d53b 	.word	0x0800d53b
 800d4b8:	0800d53b 	.word	0x0800d53b
 800d4bc:	0800d53b 	.word	0x0800d53b
 800d4c0:	0800d53b 	.word	0x0800d53b
 800d4c4:	0800d53b 	.word	0x0800d53b
 800d4c8:	0800d53b 	.word	0x0800d53b
 800d4cc:	0800d52d 	.word	0x0800d52d
 800d4d0:	2b40      	cmp	r3, #64	@ 0x40
 800d4d2:	d02e      	beq.n	800d532 <UART_SetConfig+0x8aa>
 800d4d4:	e031      	b.n	800d53a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d4d6:	f7f9 fd41 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 800d4da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d4dc:	e033      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d4de:	f7f9 fd53 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 800d4e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d4e4:	e02f      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d4e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d4ea:	4618      	mov	r0, r3
 800d4ec:	f7fb fd44 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d4f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4f4:	e027      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d4f6:	f107 0318 	add.w	r3, r7, #24
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7fb fe90 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d504:	e01f      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d506:	4b2d      	ldr	r3, [pc, #180]	@ (800d5bc <UART_SetConfig+0x934>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f003 0320 	and.w	r3, r3, #32
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d009      	beq.n	800d526 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d512:	4b2a      	ldr	r3, [pc, #168]	@ (800d5bc <UART_SetConfig+0x934>)
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	08db      	lsrs	r3, r3, #3
 800d518:	f003 0303 	and.w	r3, r3, #3
 800d51c:	4a24      	ldr	r2, [pc, #144]	@ (800d5b0 <UART_SetConfig+0x928>)
 800d51e:	fa22 f303 	lsr.w	r3, r2, r3
 800d522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d524:	e00f      	b.n	800d546 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800d526:	4b22      	ldr	r3, [pc, #136]	@ (800d5b0 <UART_SetConfig+0x928>)
 800d528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d52a:	e00c      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d52c:	4b21      	ldr	r3, [pc, #132]	@ (800d5b4 <UART_SetConfig+0x92c>)
 800d52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d530:	e009      	b.n	800d546 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d538:	e005      	b.n	800d546 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800d53a:	2300      	movs	r3, #0
 800d53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d53e:	2301      	movs	r3, #1
 800d540:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d544:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d548:	2b00      	cmp	r3, #0
 800d54a:	f000 80e7 	beq.w	800d71c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d54e:	697b      	ldr	r3, [r7, #20]
 800d550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d552:	4a19      	ldr	r2, [pc, #100]	@ (800d5b8 <UART_SetConfig+0x930>)
 800d554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d558:	461a      	mov	r2, r3
 800d55a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d55c:	fbb3 f3f2 	udiv	r3, r3, r2
 800d560:	005a      	lsls	r2, r3, #1
 800d562:	697b      	ldr	r3, [r7, #20]
 800d564:	685b      	ldr	r3, [r3, #4]
 800d566:	085b      	lsrs	r3, r3, #1
 800d568:	441a      	add	r2, r3
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d572:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d576:	2b0f      	cmp	r3, #15
 800d578:	d916      	bls.n	800d5a8 <UART_SetConfig+0x920>
 800d57a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d57c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d580:	d212      	bcs.n	800d5a8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d584:	b29b      	uxth	r3, r3
 800d586:	f023 030f 	bic.w	r3, r3, #15
 800d58a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d58c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d58e:	085b      	lsrs	r3, r3, #1
 800d590:	b29b      	uxth	r3, r3
 800d592:	f003 0307 	and.w	r3, r3, #7
 800d596:	b29a      	uxth	r2, r3
 800d598:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d59a:	4313      	orrs	r3, r2
 800d59c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800d59e:	697b      	ldr	r3, [r7, #20]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d5a4:	60da      	str	r2, [r3, #12]
 800d5a6:	e0b9      	b.n	800d71c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800d5ae:	e0b5      	b.n	800d71c <UART_SetConfig+0xa94>
 800d5b0:	03d09000 	.word	0x03d09000
 800d5b4:	003d0900 	.word	0x003d0900
 800d5b8:	080168c0 	.word	0x080168c0
 800d5bc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800d5c0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d5c4:	2b20      	cmp	r3, #32
 800d5c6:	dc49      	bgt.n	800d65c <UART_SetConfig+0x9d4>
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	db7c      	blt.n	800d6c6 <UART_SetConfig+0xa3e>
 800d5cc:	2b20      	cmp	r3, #32
 800d5ce:	d87a      	bhi.n	800d6c6 <UART_SetConfig+0xa3e>
 800d5d0:	a201      	add	r2, pc, #4	@ (adr r2, 800d5d8 <UART_SetConfig+0x950>)
 800d5d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5d6:	bf00      	nop
 800d5d8:	0800d663 	.word	0x0800d663
 800d5dc:	0800d66b 	.word	0x0800d66b
 800d5e0:	0800d6c7 	.word	0x0800d6c7
 800d5e4:	0800d6c7 	.word	0x0800d6c7
 800d5e8:	0800d673 	.word	0x0800d673
 800d5ec:	0800d6c7 	.word	0x0800d6c7
 800d5f0:	0800d6c7 	.word	0x0800d6c7
 800d5f4:	0800d6c7 	.word	0x0800d6c7
 800d5f8:	0800d683 	.word	0x0800d683
 800d5fc:	0800d6c7 	.word	0x0800d6c7
 800d600:	0800d6c7 	.word	0x0800d6c7
 800d604:	0800d6c7 	.word	0x0800d6c7
 800d608:	0800d6c7 	.word	0x0800d6c7
 800d60c:	0800d6c7 	.word	0x0800d6c7
 800d610:	0800d6c7 	.word	0x0800d6c7
 800d614:	0800d6c7 	.word	0x0800d6c7
 800d618:	0800d693 	.word	0x0800d693
 800d61c:	0800d6c7 	.word	0x0800d6c7
 800d620:	0800d6c7 	.word	0x0800d6c7
 800d624:	0800d6c7 	.word	0x0800d6c7
 800d628:	0800d6c7 	.word	0x0800d6c7
 800d62c:	0800d6c7 	.word	0x0800d6c7
 800d630:	0800d6c7 	.word	0x0800d6c7
 800d634:	0800d6c7 	.word	0x0800d6c7
 800d638:	0800d6c7 	.word	0x0800d6c7
 800d63c:	0800d6c7 	.word	0x0800d6c7
 800d640:	0800d6c7 	.word	0x0800d6c7
 800d644:	0800d6c7 	.word	0x0800d6c7
 800d648:	0800d6c7 	.word	0x0800d6c7
 800d64c:	0800d6c7 	.word	0x0800d6c7
 800d650:	0800d6c7 	.word	0x0800d6c7
 800d654:	0800d6c7 	.word	0x0800d6c7
 800d658:	0800d6b9 	.word	0x0800d6b9
 800d65c:	2b40      	cmp	r3, #64	@ 0x40
 800d65e:	d02e      	beq.n	800d6be <UART_SetConfig+0xa36>
 800d660:	e031      	b.n	800d6c6 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d662:	f7f9 fc7b 	bl	8006f5c <HAL_RCC_GetPCLK1Freq>
 800d666:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d668:	e033      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d66a:	f7f9 fc8d 	bl	8006f88 <HAL_RCC_GetPCLK2Freq>
 800d66e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d670:	e02f      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d672:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d676:	4618      	mov	r0, r3
 800d678:	f7fb fc7e 	bl	8008f78 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d67e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d680:	e027      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d682:	f107 0318 	add.w	r3, r7, #24
 800d686:	4618      	mov	r0, r3
 800d688:	f7fb fdca 	bl	8009220 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d68c:	69fb      	ldr	r3, [r7, #28]
 800d68e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d690:	e01f      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d692:	4b2d      	ldr	r3, [pc, #180]	@ (800d748 <UART_SetConfig+0xac0>)
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f003 0320 	and.w	r3, r3, #32
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d009      	beq.n	800d6b2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d69e:	4b2a      	ldr	r3, [pc, #168]	@ (800d748 <UART_SetConfig+0xac0>)
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	08db      	lsrs	r3, r3, #3
 800d6a4:	f003 0303 	and.w	r3, r3, #3
 800d6a8:	4a28      	ldr	r2, [pc, #160]	@ (800d74c <UART_SetConfig+0xac4>)
 800d6aa:	fa22 f303 	lsr.w	r3, r2, r3
 800d6ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d6b0:	e00f      	b.n	800d6d2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800d6b2:	4b26      	ldr	r3, [pc, #152]	@ (800d74c <UART_SetConfig+0xac4>)
 800d6b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6b6:	e00c      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d6b8:	4b25      	ldr	r3, [pc, #148]	@ (800d750 <UART_SetConfig+0xac8>)
 800d6ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6bc:	e009      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d6be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d6c4:	e005      	b.n	800d6d2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d6ca:	2301      	movs	r3, #1
 800d6cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d6d0:	bf00      	nop
    }

    if (pclk != 0U)
 800d6d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d021      	beq.n	800d71c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d6d8:	697b      	ldr	r3, [r7, #20]
 800d6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6dc:	4a1d      	ldr	r2, [pc, #116]	@ (800d754 <UART_SetConfig+0xacc>)
 800d6de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d6e2:	461a      	mov	r2, r3
 800d6e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6e6:	fbb3 f2f2 	udiv	r2, r3, r2
 800d6ea:	697b      	ldr	r3, [r7, #20]
 800d6ec:	685b      	ldr	r3, [r3, #4]
 800d6ee:	085b      	lsrs	r3, r3, #1
 800d6f0:	441a      	add	r2, r3
 800d6f2:	697b      	ldr	r3, [r7, #20]
 800d6f4:	685b      	ldr	r3, [r3, #4]
 800d6f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d6fa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6fe:	2b0f      	cmp	r3, #15
 800d700:	d909      	bls.n	800d716 <UART_SetConfig+0xa8e>
 800d702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d708:	d205      	bcs.n	800d716 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d70c:	b29a      	uxth	r2, r3
 800d70e:	697b      	ldr	r3, [r7, #20]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	60da      	str	r2, [r3, #12]
 800d714:	e002      	b.n	800d71c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800d716:	2301      	movs	r3, #1
 800d718:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	2201      	movs	r2, #1
 800d720:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d724:	697b      	ldr	r3, [r7, #20]
 800d726:	2201      	movs	r2, #1
 800d728:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d72c:	697b      	ldr	r3, [r7, #20]
 800d72e:	2200      	movs	r2, #0
 800d730:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d732:	697b      	ldr	r3, [r7, #20]
 800d734:	2200      	movs	r2, #0
 800d736:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d738:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d73c:	4618      	mov	r0, r3
 800d73e:	3748      	adds	r7, #72	@ 0x48
 800d740:	46bd      	mov	sp, r7
 800d742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d746:	bf00      	nop
 800d748:	58024400 	.word	0x58024400
 800d74c:	03d09000 	.word	0x03d09000
 800d750:	003d0900 	.word	0x003d0900
 800d754:	080168c0 	.word	0x080168c0

0800d758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d764:	f003 0308 	and.w	r3, r3, #8
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d00a      	beq.n	800d782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	430a      	orrs	r2, r1
 800d780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d786:	f003 0301 	and.w	r3, r3, #1
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00a      	beq.n	800d7a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	685b      	ldr	r3, [r3, #4]
 800d794:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	430a      	orrs	r2, r1
 800d7a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7a8:	f003 0302 	and.w	r3, r3, #2
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d00a      	beq.n	800d7c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	685b      	ldr	r3, [r3, #4]
 800d7b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	430a      	orrs	r2, r1
 800d7c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ca:	f003 0304 	and.w	r3, r3, #4
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d00a      	beq.n	800d7e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	430a      	orrs	r2, r1
 800d7e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7ec:	f003 0310 	and.w	r3, r3, #16
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d00a      	beq.n	800d80a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	689b      	ldr	r3, [r3, #8]
 800d7fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	430a      	orrs	r2, r1
 800d808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d80e:	f003 0320 	and.w	r3, r3, #32
 800d812:	2b00      	cmp	r3, #0
 800d814:	d00a      	beq.n	800d82c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	689b      	ldr	r3, [r3, #8]
 800d81c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	430a      	orrs	r2, r1
 800d82a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d834:	2b00      	cmp	r3, #0
 800d836:	d01a      	beq.n	800d86e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	685b      	ldr	r3, [r3, #4]
 800d83e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	430a      	orrs	r2, r1
 800d84c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d856:	d10a      	bne.n	800d86e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	430a      	orrs	r2, r1
 800d86c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d876:	2b00      	cmp	r3, #0
 800d878:	d00a      	beq.n	800d890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	685b      	ldr	r3, [r3, #4]
 800d880:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	430a      	orrs	r2, r1
 800d88e:	605a      	str	r2, [r3, #4]
  }
}
 800d890:	bf00      	nop
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b098      	sub	sp, #96	@ 0x60
 800d8a0:	af02      	add	r7, sp, #8
 800d8a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d8ac:	f7f4 ffd2 	bl	8002854 <HAL_GetTick>
 800d8b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f003 0308 	and.w	r3, r3, #8
 800d8bc:	2b08      	cmp	r3, #8
 800d8be:	d12f      	bne.n	800d920 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d8c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d8c4:	9300      	str	r3, [sp, #0]
 800d8c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d8ce:	6878      	ldr	r0, [r7, #4]
 800d8d0:	f000 f88e 	bl	800d9f0 <UART_WaitOnFlagUntilTimeout>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d022      	beq.n	800d920 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8e2:	e853 3f00 	ldrex	r3, [r3]
 800d8e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d8ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	461a      	mov	r2, r3
 800d8f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8f8:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d8fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d900:	e841 2300 	strex	r3, r2, [r1]
 800d904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d1e6      	bne.n	800d8da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2220      	movs	r2, #32
 800d910:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2200      	movs	r2, #0
 800d918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d91c:	2303      	movs	r3, #3
 800d91e:	e063      	b.n	800d9e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	f003 0304 	and.w	r3, r3, #4
 800d92a:	2b04      	cmp	r3, #4
 800d92c:	d149      	bne.n	800d9c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d92e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d932:	9300      	str	r3, [sp, #0]
 800d934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d936:	2200      	movs	r2, #0
 800d938:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f000 f857 	bl	800d9f0 <UART_WaitOnFlagUntilTimeout>
 800d942:	4603      	mov	r3, r0
 800d944:	2b00      	cmp	r3, #0
 800d946:	d03c      	beq.n	800d9c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d950:	e853 3f00 	ldrex	r3, [r3]
 800d954:	623b      	str	r3, [r7, #32]
   return(result);
 800d956:	6a3b      	ldr	r3, [r7, #32]
 800d958:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d95c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	461a      	mov	r2, r3
 800d964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d966:	633b      	str	r3, [r7, #48]	@ 0x30
 800d968:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d96a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d96c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d96e:	e841 2300 	strex	r3, r2, [r1]
 800d972:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d976:	2b00      	cmp	r3, #0
 800d978:	d1e6      	bne.n	800d948 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	3308      	adds	r3, #8
 800d980:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	e853 3f00 	ldrex	r3, [r3]
 800d988:	60fb      	str	r3, [r7, #12]
   return(result);
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	f023 0301 	bic.w	r3, r3, #1
 800d990:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	3308      	adds	r3, #8
 800d998:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d99a:	61fa      	str	r2, [r7, #28]
 800d99c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d99e:	69b9      	ldr	r1, [r7, #24]
 800d9a0:	69fa      	ldr	r2, [r7, #28]
 800d9a2:	e841 2300 	strex	r3, r2, [r1]
 800d9a6:	617b      	str	r3, [r7, #20]
   return(result);
 800d9a8:	697b      	ldr	r3, [r7, #20]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d1e5      	bne.n	800d97a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	2220      	movs	r2, #32
 800d9b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9be:	2303      	movs	r3, #3
 800d9c0:	e012      	b.n	800d9e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	2220      	movs	r2, #32
 800d9c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2220      	movs	r2, #32
 800d9ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	2200      	movs	r2, #0
 800d9dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d9e6:	2300      	movs	r3, #0
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3758      	adds	r7, #88	@ 0x58
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}

0800d9f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b084      	sub	sp, #16
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	60f8      	str	r0, [r7, #12]
 800d9f8:	60b9      	str	r1, [r7, #8]
 800d9fa:	603b      	str	r3, [r7, #0]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da00:	e04f      	b.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da02:	69bb      	ldr	r3, [r7, #24]
 800da04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da08:	d04b      	beq.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da0a:	f7f4 ff23 	bl	8002854 <HAL_GetTick>
 800da0e:	4602      	mov	r2, r0
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	1ad3      	subs	r3, r2, r3
 800da14:	69ba      	ldr	r2, [r7, #24]
 800da16:	429a      	cmp	r2, r3
 800da18:	d302      	bcc.n	800da20 <UART_WaitOnFlagUntilTimeout+0x30>
 800da1a:	69bb      	ldr	r3, [r7, #24]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d101      	bne.n	800da24 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800da20:	2303      	movs	r3, #3
 800da22:	e04e      	b.n	800dac2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 0304 	and.w	r3, r3, #4
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d037      	beq.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800da32:	68bb      	ldr	r3, [r7, #8]
 800da34:	2b80      	cmp	r3, #128	@ 0x80
 800da36:	d034      	beq.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800da38:	68bb      	ldr	r3, [r7, #8]
 800da3a:	2b40      	cmp	r3, #64	@ 0x40
 800da3c:	d031      	beq.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	69db      	ldr	r3, [r3, #28]
 800da44:	f003 0308 	and.w	r3, r3, #8
 800da48:	2b08      	cmp	r3, #8
 800da4a:	d110      	bne.n	800da6e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	681b      	ldr	r3, [r3, #0]
 800da50:	2208      	movs	r2, #8
 800da52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800da54:	68f8      	ldr	r0, [r7, #12]
 800da56:	f000 f839 	bl	800dacc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	2208      	movs	r2, #8
 800da5e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2200      	movs	r2, #0
 800da66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800da6a:	2301      	movs	r3, #1
 800da6c:	e029      	b.n	800dac2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	69db      	ldr	r3, [r3, #28]
 800da74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800da78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800da7c:	d111      	bne.n	800daa2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800da86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800da88:	68f8      	ldr	r0, [r7, #12]
 800da8a:	f000 f81f 	bl	800dacc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2220      	movs	r2, #32
 800da92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	2200      	movs	r2, #0
 800da9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800da9e:	2303      	movs	r3, #3
 800daa0:	e00f      	b.n	800dac2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	69da      	ldr	r2, [r3, #28]
 800daa8:	68bb      	ldr	r3, [r7, #8]
 800daaa:	4013      	ands	r3, r2
 800daac:	68ba      	ldr	r2, [r7, #8]
 800daae:	429a      	cmp	r2, r3
 800dab0:	bf0c      	ite	eq
 800dab2:	2301      	moveq	r3, #1
 800dab4:	2300      	movne	r3, #0
 800dab6:	b2db      	uxtb	r3, r3
 800dab8:	461a      	mov	r2, r3
 800daba:	79fb      	ldrb	r3, [r7, #7]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d0a0      	beq.n	800da02 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800dac0:	2300      	movs	r3, #0
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
	...

0800dacc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800dacc:	b480      	push	{r7}
 800dace:	b095      	sub	sp, #84	@ 0x54
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dadc:	e853 3f00 	ldrex	r3, [r3]
 800dae0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dae4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	461a      	mov	r2, r3
 800daf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800daf2:	643b      	str	r3, [r7, #64]	@ 0x40
 800daf4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daf6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800daf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dafa:	e841 2300 	strex	r3, r2, [r1]
 800dafe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800db00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db02:	2b00      	cmp	r3, #0
 800db04:	d1e6      	bne.n	800dad4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	3308      	adds	r3, #8
 800db0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db0e:	6a3b      	ldr	r3, [r7, #32]
 800db10:	e853 3f00 	ldrex	r3, [r3]
 800db14:	61fb      	str	r3, [r7, #28]
   return(result);
 800db16:	69fa      	ldr	r2, [r7, #28]
 800db18:	4b1e      	ldr	r3, [pc, #120]	@ (800db94 <UART_EndRxTransfer+0xc8>)
 800db1a:	4013      	ands	r3, r2
 800db1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	3308      	adds	r3, #8
 800db24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800db26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800db28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800db2c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db2e:	e841 2300 	strex	r3, r2, [r1]
 800db32:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800db34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db36:	2b00      	cmp	r3, #0
 800db38:	d1e5      	bne.n	800db06 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800db3e:	2b01      	cmp	r3, #1
 800db40:	d118      	bne.n	800db74 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	e853 3f00 	ldrex	r3, [r3]
 800db4e:	60bb      	str	r3, [r7, #8]
   return(result);
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	f023 0310 	bic.w	r3, r3, #16
 800db56:	647b      	str	r3, [r7, #68]	@ 0x44
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	461a      	mov	r2, r3
 800db5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800db60:	61bb      	str	r3, [r7, #24]
 800db62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db64:	6979      	ldr	r1, [r7, #20]
 800db66:	69ba      	ldr	r2, [r7, #24]
 800db68:	e841 2300 	strex	r3, r2, [r1]
 800db6c:	613b      	str	r3, [r7, #16]
   return(result);
 800db6e:	693b      	ldr	r3, [r7, #16]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1e6      	bne.n	800db42 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2220      	movs	r2, #32
 800db78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	2200      	movs	r2, #0
 800db80:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	2200      	movs	r2, #0
 800db86:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800db88:	bf00      	nop
 800db8a:	3754      	adds	r7, #84	@ 0x54
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr
 800db94:	effffffe 	.word	0xeffffffe

0800db98 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800db98:	b480      	push	{r7}
 800db9a:	b085      	sub	sp, #20
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dba6:	2b01      	cmp	r3, #1
 800dba8:	d101      	bne.n	800dbae <HAL_UARTEx_DisableFifoMode+0x16>
 800dbaa:	2302      	movs	r3, #2
 800dbac:	e027      	b.n	800dbfe <HAL_UARTEx_DisableFifoMode+0x66>
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2201      	movs	r2, #1
 800dbb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2224      	movs	r2, #36	@ 0x24
 800dbba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	681b      	ldr	r3, [r3, #0]
 800dbca:	681a      	ldr	r2, [r3, #0]
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	f022 0201 	bic.w	r2, r2, #1
 800dbd4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800dbdc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	68fa      	ldr	r2, [r7, #12]
 800dbea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	2220      	movs	r2, #32
 800dbf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2200      	movs	r2, #0
 800dbf8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dbfc:	2300      	movs	r3, #0
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3714      	adds	r7, #20
 800dc02:	46bd      	mov	sp, r7
 800dc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc08:	4770      	bx	lr

0800dc0a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc0a:	b580      	push	{r7, lr}
 800dc0c:	b084      	sub	sp, #16
 800dc0e:	af00      	add	r7, sp, #0
 800dc10:	6078      	str	r0, [r7, #4]
 800dc12:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc1a:	2b01      	cmp	r3, #1
 800dc1c:	d101      	bne.n	800dc22 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800dc1e:	2302      	movs	r3, #2
 800dc20:	e02d      	b.n	800dc7e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	2201      	movs	r2, #1
 800dc26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	2224      	movs	r2, #36	@ 0x24
 800dc2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	681a      	ldr	r2, [r3, #0]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	f022 0201 	bic.w	r2, r2, #1
 800dc48:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	683a      	ldr	r2, [r7, #0]
 800dc5a:	430a      	orrs	r2, r1
 800dc5c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f000 f850 	bl	800dd04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	68fa      	ldr	r2, [r7, #12]
 800dc6a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2220      	movs	r2, #32
 800dc70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	2200      	movs	r2, #0
 800dc78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dc7c:	2300      	movs	r3, #0
}
 800dc7e:	4618      	mov	r0, r3
 800dc80:	3710      	adds	r7, #16
 800dc82:	46bd      	mov	sp, r7
 800dc84:	bd80      	pop	{r7, pc}

0800dc86 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800dc86:	b580      	push	{r7, lr}
 800dc88:	b084      	sub	sp, #16
 800dc8a:	af00      	add	r7, sp, #0
 800dc8c:	6078      	str	r0, [r7, #4]
 800dc8e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dc96:	2b01      	cmp	r3, #1
 800dc98:	d101      	bne.n	800dc9e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dc9a:	2302      	movs	r3, #2
 800dc9c:	e02d      	b.n	800dcfa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	2224      	movs	r2, #36	@ 0x24
 800dcaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	681a      	ldr	r2, [r3, #0]
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f022 0201 	bic.w	r2, r2, #1
 800dcc4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	689b      	ldr	r3, [r3, #8]
 800dccc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	683a      	ldr	r2, [r7, #0]
 800dcd6:	430a      	orrs	r2, r1
 800dcd8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f000 f812 	bl	800dd04 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	68fa      	ldr	r2, [r7, #12]
 800dce6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	2220      	movs	r2, #32
 800dcec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800dcf8:	2300      	movs	r3, #0
}
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	3710      	adds	r7, #16
 800dcfe:	46bd      	mov	sp, r7
 800dd00:	bd80      	pop	{r7, pc}
	...

0800dd04 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b085      	sub	sp, #20
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d108      	bne.n	800dd26 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2201      	movs	r2, #1
 800dd18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	2201      	movs	r2, #1
 800dd20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800dd24:	e031      	b.n	800dd8a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800dd26:	2310      	movs	r3, #16
 800dd28:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800dd2a:	2310      	movs	r3, #16
 800dd2c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	0e5b      	lsrs	r3, r3, #25
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	f003 0307 	and.w	r3, r3, #7
 800dd3c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	689b      	ldr	r3, [r3, #8]
 800dd44:	0f5b      	lsrs	r3, r3, #29
 800dd46:	b2db      	uxtb	r3, r3
 800dd48:	f003 0307 	and.w	r3, r3, #7
 800dd4c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd4e:	7bbb      	ldrb	r3, [r7, #14]
 800dd50:	7b3a      	ldrb	r2, [r7, #12]
 800dd52:	4911      	ldr	r1, [pc, #68]	@ (800dd98 <UARTEx_SetNbDataToProcess+0x94>)
 800dd54:	5c8a      	ldrb	r2, [r1, r2]
 800dd56:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dd5a:	7b3a      	ldrb	r2, [r7, #12]
 800dd5c:	490f      	ldr	r1, [pc, #60]	@ (800dd9c <UARTEx_SetNbDataToProcess+0x98>)
 800dd5e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dd60:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd64:	b29a      	uxth	r2, r3
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dd6c:	7bfb      	ldrb	r3, [r7, #15]
 800dd6e:	7b7a      	ldrb	r2, [r7, #13]
 800dd70:	4909      	ldr	r1, [pc, #36]	@ (800dd98 <UARTEx_SetNbDataToProcess+0x94>)
 800dd72:	5c8a      	ldrb	r2, [r1, r2]
 800dd74:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dd78:	7b7a      	ldrb	r2, [r7, #13]
 800dd7a:	4908      	ldr	r1, [pc, #32]	@ (800dd9c <UARTEx_SetNbDataToProcess+0x98>)
 800dd7c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dd7e:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd82:	b29a      	uxth	r2, r3
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800dd8a:	bf00      	nop
 800dd8c:	3714      	adds	r7, #20
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd94:	4770      	bx	lr
 800dd96:	bf00      	nop
 800dd98:	080168d8 	.word	0x080168d8
 800dd9c:	080168e0 	.word	0x080168e0

0800dda0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800dda0:	b084      	sub	sp, #16
 800dda2:	b480      	push	{r7}
 800dda4:	b085      	sub	sp, #20
 800dda6:	af00      	add	r7, sp, #0
 800dda8:	6078      	str	r0, [r7, #4]
 800ddaa:	f107 001c 	add.w	r0, r7, #28
 800ddae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 800ddb6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 800ddb8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 800ddba:	431a      	orrs	r2, r3
             Init.BusWide             | \
 800ddbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 800ddbe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 800ddc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 800ddc2:	431a      	orrs	r2, r3
             Init.ClockDiv
 800ddc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 800ddc6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 800ddc8:	68fa      	ldr	r2, [r7, #12]
 800ddca:	4313      	orrs	r3, r2
 800ddcc:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	685a      	ldr	r2, [r3, #4]
 800ddd2:	4b07      	ldr	r3, [pc, #28]	@ (800ddf0 <SDMMC_Init+0x50>)
 800ddd4:	4013      	ands	r3, r2
 800ddd6:	68fa      	ldr	r2, [r7, #12]
 800ddd8:	431a      	orrs	r2, r3
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800ddde:	2300      	movs	r3, #0
}
 800dde0:	4618      	mov	r0, r3
 800dde2:	3714      	adds	r7, #20
 800dde4:	46bd      	mov	sp, r7
 800dde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddea:	b004      	add	sp, #16
 800ddec:	4770      	bx	lr
 800ddee:	bf00      	nop
 800ddf0:	ffc02c00 	.word	0xffc02c00

0800ddf4 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800de02:	4618      	mov	r0, r3
 800de04:	370c      	adds	r7, #12
 800de06:	46bd      	mov	sp, r7
 800de08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0c:	4770      	bx	lr

0800de0e <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800de0e:	b480      	push	{r7}
 800de10:	b083      	sub	sp, #12
 800de12:	af00      	add	r7, sp, #0
 800de14:	6078      	str	r0, [r7, #4]
 800de16:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	681a      	ldr	r2, [r3, #0]
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800de22:	2300      	movs	r3, #0
}
 800de24:	4618      	mov	r0, r3
 800de26:	370c      	adds	r7, #12
 800de28:	46bd      	mov	sp, r7
 800de2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de2e:	4770      	bx	lr

0800de30 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800de30:	b480      	push	{r7}
 800de32:	b083      	sub	sp, #12
 800de34:	af00      	add	r7, sp, #0
 800de36:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	f043 0203 	orr.w	r2, r3, #3
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800de44:	2300      	movs	r3, #0
}
 800de46:	4618      	mov	r0, r3
 800de48:	370c      	adds	r7, #12
 800de4a:	46bd      	mov	sp, r7
 800de4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de50:	4770      	bx	lr

0800de52 <SDMMC_PowerState_OFF>:
  * @brief  Set SDMMC Power state to OFF.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_OFF(SDMMC_TypeDef *SDMMCx)
{
 800de52:	b480      	push	{r7}
 800de54:	b083      	sub	sp, #12
 800de56:	af00      	add	r7, sp, #0
 800de58:	6078      	str	r0, [r7, #4]
  /* Set power state to OFF */
  SDMMCx->POWER &= ~(SDMMC_POWER_PWRCTRL);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f023 0203 	bic.w	r2, r3, #3
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800de66:	2300      	movs	r3, #0
}
 800de68:	4618      	mov	r0, r3
 800de6a:	370c      	adds	r7, #12
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr

0800de74 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 800de74:	b480      	push	{r7}
 800de76:	b083      	sub	sp, #12
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	f003 0303 	and.w	r3, r3, #3
}
 800de84:	4618      	mov	r0, r3
 800de86:	370c      	adds	r7, #12
 800de88:	46bd      	mov	sp, r7
 800de8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de8e:	4770      	bx	lr

0800de90 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800de90:	b480      	push	{r7}
 800de92:	b085      	sub	sp, #20
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800de9a:	2300      	movs	r3, #0
 800de9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	681a      	ldr	r2, [r3, #0]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 800deaa:	683b      	ldr	r3, [r7, #0]
 800deac:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800deae:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 800deb4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 800deba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 800debc:	68fa      	ldr	r2, [r7, #12]
 800debe:	4313      	orrs	r3, r2
 800dec0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	68da      	ldr	r2, [r3, #12]
 800dec6:	4b06      	ldr	r3, [pc, #24]	@ (800dee0 <SDMMC_SendCommand+0x50>)
 800dec8:	4013      	ands	r3, r2
 800deca:	68fa      	ldr	r2, [r7, #12]
 800decc:	431a      	orrs	r2, r3
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ded2:	2300      	movs	r3, #0
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	3714      	adds	r7, #20
 800ded8:	46bd      	mov	sp, r7
 800deda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dede:	4770      	bx	lr
 800dee0:	fffee0c0 	.word	0xfffee0c0

0800dee4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b083      	sub	sp, #12
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	691b      	ldr	r3, [r3, #16]
 800def0:	b2db      	uxtb	r3, r3
}
 800def2:	4618      	mov	r0, r3
 800def4:	370c      	adds	r7, #12
 800def6:	46bd      	mov	sp, r7
 800def8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defc:	4770      	bx	lr

0800defe <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800defe:	b480      	push	{r7}
 800df00:	b085      	sub	sp, #20
 800df02:	af00      	add	r7, sp, #0
 800df04:	6078      	str	r0, [r7, #4]
 800df06:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	3314      	adds	r3, #20
 800df0c:	461a      	mov	r2, r3
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	4413      	add	r3, r2
 800df12:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	681b      	ldr	r3, [r3, #0]
}
 800df18:	4618      	mov	r0, r3
 800df1a:	3714      	adds	r7, #20
 800df1c:	46bd      	mov	sp, r7
 800df1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df22:	4770      	bx	lr

0800df24 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
 800df2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800df2e:	2300      	movs	r3, #0
 800df30:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	681a      	ldr	r2, [r3, #0]
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	685a      	ldr	r2, [r3, #4]
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 800df46:	683b      	ldr	r3, [r7, #0]
 800df48:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800df4a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 800df50:	431a      	orrs	r2, r3
                       Data->DPSM);
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 800df56:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 800df58:	68fa      	ldr	r2, [r7, #12]
 800df5a:	4313      	orrs	r3, r2
 800df5c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df62:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	431a      	orrs	r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800df6e:	2300      	movs	r3, #0

}
 800df70:	4618      	mov	r0, r3
 800df72:	3714      	adds	r7, #20
 800df74:	46bd      	mov	sp, r7
 800df76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7a:	4770      	bx	lr

0800df7c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	b088      	sub	sp, #32
 800df80:	af00      	add	r7, sp, #0
 800df82:	6078      	str	r0, [r7, #4]
 800df84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800df8a:	2310      	movs	r3, #16
 800df8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800df8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800df92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800df94:	2300      	movs	r3, #0
 800df96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800df98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800df9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800df9e:	f107 0308 	add.w	r3, r7, #8
 800dfa2:	4619      	mov	r1, r3
 800dfa4:	6878      	ldr	r0, [r7, #4]
 800dfa6:	f7ff ff73 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800dfaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dfae:	2110      	movs	r1, #16
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f000 fa5f 	bl	800e474 <SDMMC_GetCmdResp1>
 800dfb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dfb8:	69fb      	ldr	r3, [r7, #28]
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3720      	adds	r7, #32
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}

0800dfc2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800dfc2:	b580      	push	{r7, lr}
 800dfc4:	b088      	sub	sp, #32
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	6078      	str	r0, [r7, #4]
 800dfca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800dfd0:	2311      	movs	r3, #17
 800dfd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800dfd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dfd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800dfda:	2300      	movs	r3, #0
 800dfdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800dfde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dfe2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800dfe4:	f107 0308 	add.w	r3, r7, #8
 800dfe8:	4619      	mov	r1, r3
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	f7ff ff50 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800dff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dff4:	2111      	movs	r1, #17
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 fa3c 	bl	800e474 <SDMMC_GetCmdResp1>
 800dffc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800dffe:	69fb      	ldr	r3, [r7, #28]
}
 800e000:	4618      	mov	r0, r3
 800e002:	3720      	adds	r7, #32
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}

0800e008 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b088      	sub	sp, #32
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
 800e010:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e016:	2312      	movs	r3, #18
 800e018:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e01a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e01e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e020:	2300      	movs	r3, #0
 800e022:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e024:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e028:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e02a:	f107 0308 	add.w	r3, r7, #8
 800e02e:	4619      	mov	r1, r3
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f7ff ff2d 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e03a:	2112      	movs	r1, #18
 800e03c:	6878      	ldr	r0, [r7, #4]
 800e03e:	f000 fa19 	bl	800e474 <SDMMC_GetCmdResp1>
 800e042:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e044:	69fb      	ldr	r3, [r7, #28]
}
 800e046:	4618      	mov	r0, r3
 800e048:	3720      	adds	r7, #32
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}

0800e04e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e04e:	b580      	push	{r7, lr}
 800e050:	b088      	sub	sp, #32
 800e052:	af00      	add	r7, sp, #0
 800e054:	6078      	str	r0, [r7, #4]
 800e056:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e05c:	2318      	movs	r3, #24
 800e05e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e064:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e066:	2300      	movs	r3, #0
 800e068:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e06a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e06e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e070:	f107 0308 	add.w	r3, r7, #8
 800e074:	4619      	mov	r1, r3
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f7ff ff0a 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800e07c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e080:	2118      	movs	r1, #24
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 f9f6 	bl	800e474 <SDMMC_GetCmdResp1>
 800e088:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e08a:	69fb      	ldr	r3, [r7, #28]
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3720      	adds	r7, #32
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}

0800e094 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b088      	sub	sp, #32
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e0a2:	2319      	movs	r3, #25
 800e0a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e0aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e0b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e0b6:	f107 0308 	add.w	r3, r7, #8
 800e0ba:	4619      	mov	r1, r3
 800e0bc:	6878      	ldr	r0, [r7, #4]
 800e0be:	f7ff fee7 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800e0c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e0c6:	2119      	movs	r1, #25
 800e0c8:	6878      	ldr	r0, [r7, #4]
 800e0ca:	f000 f9d3 	bl	800e474 <SDMMC_GetCmdResp1>
 800e0ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e0d0:	69fb      	ldr	r3, [r7, #28]
}
 800e0d2:	4618      	mov	r0, r3
 800e0d4:	3720      	adds	r7, #32
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
	...

0800e0dc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b088      	sub	sp, #32
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e0e8:	230c      	movs	r3, #12
 800e0ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e0ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e0f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e0f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e0fa:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	68db      	ldr	r3, [r3, #12]
 800e100:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e114:	f107 0308 	add.w	r3, r7, #8
 800e118:	4619      	mov	r1, r3
 800e11a:	6878      	ldr	r0, [r7, #4]
 800e11c:	f7ff feb8 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800e120:	4a0b      	ldr	r2, [pc, #44]	@ (800e150 <SDMMC_CmdStopTransfer+0x74>)
 800e122:	210c      	movs	r1, #12
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f000 f9a5 	bl	800e474 <SDMMC_GetCmdResp1>
 800e12a:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	68db      	ldr	r3, [r3, #12]
 800e130:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 800e138:	69fb      	ldr	r3, [r7, #28]
 800e13a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e13e:	d101      	bne.n	800e144 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 800e140:	2300      	movs	r3, #0
 800e142:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 800e144:	69fb      	ldr	r3, [r7, #28]
}
 800e146:	4618      	mov	r0, r3
 800e148:	3720      	adds	r7, #32
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
 800e14e:	bf00      	nop
 800e150:	05f5e100 	.word	0x05f5e100

0800e154 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b088      	sub	sp, #32
 800e158:	af00      	add	r7, sp, #0
 800e15a:	6078      	str	r0, [r7, #4]
 800e15c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e162:	2307      	movs	r3, #7
 800e164:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e166:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e16a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e16c:	2300      	movs	r3, #0
 800e16e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e170:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e174:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e176:	f107 0308 	add.w	r3, r7, #8
 800e17a:	4619      	mov	r1, r3
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	f7ff fe87 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800e182:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e186:	2107      	movs	r1, #7
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f000 f973 	bl	800e474 <SDMMC_GetCmdResp1>
 800e18e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e190:	69fb      	ldr	r3, [r7, #28]
}
 800e192:	4618      	mov	r0, r3
 800e194:	3720      	adds	r7, #32
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}

0800e19a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800e19a:	b580      	push	{r7, lr}
 800e19c:	b088      	sub	sp, #32
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e1a6:	2300      	movs	r3, #0
 800e1a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e1b6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1b8:	f107 0308 	add.w	r3, r7, #8
 800e1bc:	4619      	mov	r1, r3
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f7ff fe66 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f000 fb97 	bl	800e8f8 <SDMMC_GetCmdError>
 800e1ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e1cc:	69fb      	ldr	r3, [r7, #28]
}
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	3720      	adds	r7, #32
 800e1d2:	46bd      	mov	sp, r7
 800e1d4:	bd80      	pop	{r7, pc}

0800e1d6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800e1d6:	b580      	push	{r7, lr}
 800e1d8:	b088      	sub	sp, #32
 800e1da:	af00      	add	r7, sp, #0
 800e1dc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e1de:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800e1e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e1e4:	2308      	movs	r3, #8
 800e1e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e1e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e1ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e1f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e1f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e1f8:	f107 0308 	add.w	r3, r7, #8
 800e1fc:	4619      	mov	r1, r3
 800e1fe:	6878      	ldr	r0, [r7, #4]
 800e200:	f7ff fe46 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800e204:	6878      	ldr	r0, [r7, #4]
 800e206:	f000 fb29 	bl	800e85c <SDMMC_GetCmdResp7>
 800e20a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e20c:	69fb      	ldr	r3, [r7, #28]
}
 800e20e:	4618      	mov	r0, r3
 800e210:	3720      	adds	r7, #32
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}

0800e216 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e216:	b580      	push	{r7, lr}
 800e218:	b088      	sub	sp, #32
 800e21a:	af00      	add	r7, sp, #0
 800e21c:	6078      	str	r0, [r7, #4]
 800e21e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e224:	2337      	movs	r3, #55	@ 0x37
 800e226:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e228:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e22c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e22e:	2300      	movs	r3, #0
 800e230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e232:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e236:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e238:	f107 0308 	add.w	r3, r7, #8
 800e23c:	4619      	mov	r1, r3
 800e23e:	6878      	ldr	r0, [r7, #4]
 800e240:	f7ff fe26 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800e244:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e248:	2137      	movs	r1, #55	@ 0x37
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f000 f912 	bl	800e474 <SDMMC_GetCmdResp1>
 800e250:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e252:	69fb      	ldr	r3, [r7, #28]
}
 800e254:	4618      	mov	r0, r3
 800e256:	3720      	adds	r7, #32
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b088      	sub	sp, #32
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e26a:	2329      	movs	r3, #41	@ 0x29
 800e26c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e26e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e272:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e274:	2300      	movs	r3, #0
 800e276:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e27c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e27e:	f107 0308 	add.w	r3, r7, #8
 800e282:	4619      	mov	r1, r3
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f7ff fe03 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f000 fa2e 	bl	800e6ec <SDMMC_GetCmdResp3>
 800e290:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e292:	69fb      	ldr	r3, [r7, #28]
}
 800e294:	4618      	mov	r0, r3
 800e296:	3720      	adds	r7, #32
 800e298:	46bd      	mov	sp, r7
 800e29a:	bd80      	pop	{r7, pc}

0800e29c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b088      	sub	sp, #32
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
 800e2a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e2aa:	2306      	movs	r3, #6
 800e2ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e2ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e2b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2b4:	2300      	movs	r3, #0
 800e2b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e2bc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e2be:	f107 0308 	add.w	r3, r7, #8
 800e2c2:	4619      	mov	r1, r3
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f7ff fde3 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800e2ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2ce:	2106      	movs	r1, #6
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 f8cf 	bl	800e474 <SDMMC_GetCmdResp1>
 800e2d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2d8:	69fb      	ldr	r3, [r7, #28]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3720      	adds	r7, #32
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}

0800e2e2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b088      	sub	sp, #32
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e2ee:	2333      	movs	r3, #51	@ 0x33
 800e2f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e2f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e2f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e2fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e300:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e302:	f107 0308 	add.w	r3, r7, #8
 800e306:	4619      	mov	r1, r3
 800e308:	6878      	ldr	r0, [r7, #4]
 800e30a:	f7ff fdc1 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800e30e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e312:	2133      	movs	r1, #51	@ 0x33
 800e314:	6878      	ldr	r0, [r7, #4]
 800e316:	f000 f8ad 	bl	800e474 <SDMMC_GetCmdResp1>
 800e31a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e31c:	69fb      	ldr	r3, [r7, #28]
}
 800e31e:	4618      	mov	r0, r3
 800e320:	3720      	adds	r7, #32
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}

0800e326 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800e326:	b580      	push	{r7, lr}
 800e328:	b088      	sub	sp, #32
 800e32a:	af00      	add	r7, sp, #0
 800e32c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e32e:	2300      	movs	r3, #0
 800e330:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e332:	2302      	movs	r3, #2
 800e334:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e336:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e33a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e33c:	2300      	movs	r3, #0
 800e33e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e340:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e344:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e346:	f107 0308 	add.w	r3, r7, #8
 800e34a:	4619      	mov	r1, r3
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f7ff fd9f 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	f000 f980 	bl	800e658 <SDMMC_GetCmdResp2>
 800e358:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e35a:	69fb      	ldr	r3, [r7, #28]
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	3720      	adds	r7, #32
 800e360:	46bd      	mov	sp, r7
 800e362:	bd80      	pop	{r7, pc}

0800e364 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e364:	b580      	push	{r7, lr}
 800e366:	b088      	sub	sp, #32
 800e368:	af00      	add	r7, sp, #0
 800e36a:	6078      	str	r0, [r7, #4]
 800e36c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e372:	2309      	movs	r3, #9
 800e374:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800e376:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800e37a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e37c:	2300      	movs	r3, #0
 800e37e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e380:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e384:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e386:	f107 0308 	add.w	r3, r7, #8
 800e38a:	4619      	mov	r1, r3
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f7ff fd7f 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f000 f960 	bl	800e658 <SDMMC_GetCmdResp2>
 800e398:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e39a:	69fb      	ldr	r3, [r7, #28]
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	3720      	adds	r7, #32
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}

0800e3a4 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b088      	sub	sp, #32
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	6078      	str	r0, [r7, #4]
 800e3ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e3ae:	2300      	movs	r3, #0
 800e3b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e3b2:	2303      	movs	r3, #3
 800e3b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e3b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e3ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e3c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e3c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e3c6:	f107 0308 	add.w	r3, r7, #8
 800e3ca:	4619      	mov	r1, r3
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	f7ff fd5f 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e3d2:	683a      	ldr	r2, [r7, #0]
 800e3d4:	2103      	movs	r1, #3
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f000 f9c8 	bl	800e76c <SDMMC_GetCmdResp6>
 800e3dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3de:	69fb      	ldr	r3, [r7, #28]
}
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	3720      	adds	r7, #32
 800e3e4:	46bd      	mov	sp, r7
 800e3e6:	bd80      	pop	{r7, pc}

0800e3e8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b088      	sub	sp, #32
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 800e3f2:	683b      	ldr	r3, [r7, #0]
 800e3f4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e3f6:	230d      	movs	r3, #13
 800e3f8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e3fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e3fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e400:	2300      	movs	r3, #0
 800e402:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e404:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e408:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e40a:	f107 0308 	add.w	r3, r7, #8
 800e40e:	4619      	mov	r1, r3
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	f7ff fd3d 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800e416:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e41a:	210d      	movs	r1, #13
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f000 f829 	bl	800e474 <SDMMC_GetCmdResp1>
 800e422:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e424:	69fb      	ldr	r3, [r7, #28]
}
 800e426:	4618      	mov	r0, r3
 800e428:	3720      	adds	r7, #32
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bd80      	pop	{r7, pc}

0800e42e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 800e42e:	b580      	push	{r7, lr}
 800e430:	b088      	sub	sp, #32
 800e432:	af00      	add	r7, sp, #0
 800e434:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 800e436:	2300      	movs	r3, #0
 800e438:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 800e43a:	230d      	movs	r3, #13
 800e43c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800e43e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e442:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800e444:	2300      	movs	r3, #0
 800e446:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800e448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e44c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800e44e:	f107 0308 	add.w	r3, r7, #8
 800e452:	4619      	mov	r1, r3
 800e454:	6878      	ldr	r0, [r7, #4]
 800e456:	f7ff fd1b 	bl	800de90 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 800e45a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e45e:	210d      	movs	r1, #13
 800e460:	6878      	ldr	r0, [r7, #4]
 800e462:	f000 f807 	bl	800e474 <SDMMC_GetCmdResp1>
 800e466:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e468:	69fb      	ldr	r3, [r7, #28]
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3720      	adds	r7, #32
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
	...

0800e474 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b088      	sub	sp, #32
 800e478:	af00      	add	r7, sp, #0
 800e47a:	60f8      	str	r0, [r7, #12]
 800e47c:	460b      	mov	r3, r1
 800e47e:	607a      	str	r2, [r7, #4]
 800e480:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 800e482:	4b70      	ldr	r3, [pc, #448]	@ (800e644 <SDMMC_GetCmdResp1+0x1d0>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a70      	ldr	r2, [pc, #448]	@ (800e648 <SDMMC_GetCmdResp1+0x1d4>)
 800e488:	fba2 2303 	umull	r2, r3, r2, r3
 800e48c:	0a5a      	lsrs	r2, r3, #9
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	fb02 f303 	mul.w	r3, r2, r3
 800e494:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	1e5a      	subs	r2, r3, #1
 800e49a:	61fa      	str	r2, [r7, #28]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d102      	bne.n	800e4a6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e4a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e4a4:	e0c9      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4aa:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 800e4ac:	69ba      	ldr	r2, [r7, #24]
 800e4ae:	4b67      	ldr	r3, [pc, #412]	@ (800e64c <SDMMC_GetCmdResp1+0x1d8>)
 800e4b0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d0ef      	beq.n	800e496 <SDMMC_GetCmdResp1+0x22>
 800e4b6:	69bb      	ldr	r3, [r7, #24]
 800e4b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d1ea      	bne.n	800e496 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4c4:	f003 0304 	and.w	r3, r3, #4
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d004      	beq.n	800e4d6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2204      	movs	r2, #4
 800e4d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e4d2:	2304      	movs	r3, #4
 800e4d4:	e0b1      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4da:	f003 0301 	and.w	r3, r3, #1
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d004      	beq.n	800e4ec <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	e0a6      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	4a58      	ldr	r2, [pc, #352]	@ (800e650 <SDMMC_GetCmdResp1+0x1dc>)
 800e4f0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e4f2:	68f8      	ldr	r0, [r7, #12]
 800e4f4:	f7ff fcf6 	bl	800dee4 <SDMMC_GetCommandResponse>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	461a      	mov	r2, r3
 800e4fc:	7afb      	ldrb	r3, [r7, #11]
 800e4fe:	4293      	cmp	r3, r2
 800e500:	d001      	beq.n	800e506 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e502:	2301      	movs	r3, #1
 800e504:	e099      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e506:	2100      	movs	r1, #0
 800e508:	68f8      	ldr	r0, [r7, #12]
 800e50a:	f7ff fcf8 	bl	800defe <SDMMC_GetResponse>
 800e50e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e510:	697a      	ldr	r2, [r7, #20]
 800e512:	4b50      	ldr	r3, [pc, #320]	@ (800e654 <SDMMC_GetCmdResp1+0x1e0>)
 800e514:	4013      	ands	r3, r2
 800e516:	2b00      	cmp	r3, #0
 800e518:	d101      	bne.n	800e51e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800e51a:	2300      	movs	r3, #0
 800e51c:	e08d      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e51e:	697b      	ldr	r3, [r7, #20]
 800e520:	2b00      	cmp	r3, #0
 800e522:	da02      	bge.n	800e52a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e524:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800e528:	e087      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e530:	2b00      	cmp	r3, #0
 800e532:	d001      	beq.n	800e538 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e534:	2340      	movs	r3, #64	@ 0x40
 800e536:	e080      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d001      	beq.n	800e546 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e542:	2380      	movs	r3, #128	@ 0x80
 800e544:	e079      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d002      	beq.n	800e556 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e550:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e554:	e071      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d002      	beq.n	800e566 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e560:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e564:	e069      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e566:	697b      	ldr	r3, [r7, #20]
 800e568:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d002      	beq.n	800e576 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e570:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e574:	e061      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e576:	697b      	ldr	r3, [r7, #20]
 800e578:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d002      	beq.n	800e586 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e580:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e584:	e059      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e586:	697b      	ldr	r3, [r7, #20]
 800e588:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d002      	beq.n	800e596 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e594:	e051      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e596:	697b      	ldr	r3, [r7, #20]
 800e598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d002      	beq.n	800e5a6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e5a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e5a4:	e049      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e5a6:	697b      	ldr	r3, [r7, #20]
 800e5a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d002      	beq.n	800e5b6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e5b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e5b4:	e041      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e5b6:	697b      	ldr	r3, [r7, #20]
 800e5b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d002      	beq.n	800e5c6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800e5c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e5c4:	e039      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d002      	beq.n	800e5d6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e5d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800e5d4:	e031      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e5d6:	697b      	ldr	r3, [r7, #20]
 800e5d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d002      	beq.n	800e5e6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e5e0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800e5e4:	e029      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e5e6:	697b      	ldr	r3, [r7, #20]
 800e5e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d002      	beq.n	800e5f6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e5f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e5f4:	e021      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e5f6:	697b      	ldr	r3, [r7, #20]
 800e5f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d002      	beq.n	800e606 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e600:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800e604:	e019      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d002      	beq.n	800e616 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e610:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800e614:	e011      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e616:	697b      	ldr	r3, [r7, #20]
 800e618:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d002      	beq.n	800e626 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e620:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800e624:	e009      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e626:	697b      	ldr	r3, [r7, #20]
 800e628:	f003 0308 	and.w	r3, r3, #8
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d002      	beq.n	800e636 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e630:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800e634:	e001      	b.n	800e63a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e636:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3720      	adds	r7, #32
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
 800e642:	bf00      	nop
 800e644:	240020d8 	.word	0x240020d8
 800e648:	10624dd3 	.word	0x10624dd3
 800e64c:	00200045 	.word	0x00200045
 800e650:	002000c5 	.word	0x002000c5
 800e654:	fdffe008 	.word	0xfdffe008

0800e658 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800e658:	b480      	push	{r7}
 800e65a:	b085      	sub	sp, #20
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e660:	4b1f      	ldr	r3, [pc, #124]	@ (800e6e0 <SDMMC_GetCmdResp2+0x88>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	4a1f      	ldr	r2, [pc, #124]	@ (800e6e4 <SDMMC_GetCmdResp2+0x8c>)
 800e666:	fba2 2303 	umull	r2, r3, r2, r3
 800e66a:	0a5b      	lsrs	r3, r3, #9
 800e66c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e670:	fb02 f303 	mul.w	r3, r2, r3
 800e674:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	1e5a      	subs	r2, r3, #1
 800e67a:	60fa      	str	r2, [r7, #12]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d102      	bne.n	800e686 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e680:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e684:	e026      	b.n	800e6d4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e68a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e692:	2b00      	cmp	r3, #0
 800e694:	d0ef      	beq.n	800e676 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e696:	68bb      	ldr	r3, [r7, #8]
 800e698:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d1ea      	bne.n	800e676 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6a4:	f003 0304 	and.w	r3, r3, #4
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d004      	beq.n	800e6b6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	2204      	movs	r2, #4
 800e6b0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6b2:	2304      	movs	r3, #4
 800e6b4:	e00e      	b.n	800e6d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e6ba:	f003 0301 	and.w	r3, r3, #1
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d004      	beq.n	800e6cc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	2201      	movs	r2, #1
 800e6c6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	e003      	b.n	800e6d4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	4a06      	ldr	r2, [pc, #24]	@ (800e6e8 <SDMMC_GetCmdResp2+0x90>)
 800e6d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e6d2:	2300      	movs	r3, #0
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3714      	adds	r7, #20
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6de:	4770      	bx	lr
 800e6e0:	240020d8 	.word	0x240020d8
 800e6e4:	10624dd3 	.word	0x10624dd3
 800e6e8:	002000c5 	.word	0x002000c5

0800e6ec <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800e6ec:	b480      	push	{r7}
 800e6ee:	b085      	sub	sp, #20
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e6f4:	4b1a      	ldr	r3, [pc, #104]	@ (800e760 <SDMMC_GetCmdResp3+0x74>)
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	4a1a      	ldr	r2, [pc, #104]	@ (800e764 <SDMMC_GetCmdResp3+0x78>)
 800e6fa:	fba2 2303 	umull	r2, r3, r2, r3
 800e6fe:	0a5b      	lsrs	r3, r3, #9
 800e700:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e704:	fb02 f303 	mul.w	r3, r2, r3
 800e708:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	1e5a      	subs	r2, r3, #1
 800e70e:	60fa      	str	r2, [r7, #12]
 800e710:	2b00      	cmp	r3, #0
 800e712:	d102      	bne.n	800e71a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e714:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e718:	e01b      	b.n	800e752 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e71e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e720:	68bb      	ldr	r3, [r7, #8]
 800e722:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e726:	2b00      	cmp	r3, #0
 800e728:	d0ef      	beq.n	800e70a <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e72a:	68bb      	ldr	r3, [r7, #8]
 800e72c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e730:	2b00      	cmp	r3, #0
 800e732:	d1ea      	bne.n	800e70a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e738:	f003 0304 	and.w	r3, r3, #4
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d004      	beq.n	800e74a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	2204      	movs	r2, #4
 800e744:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e746:	2304      	movs	r3, #4
 800e748:	e003      	b.n	800e752 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	4a06      	ldr	r2, [pc, #24]	@ (800e768 <SDMMC_GetCmdResp3+0x7c>)
 800e74e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e750:	2300      	movs	r3, #0
}
 800e752:	4618      	mov	r0, r3
 800e754:	3714      	adds	r7, #20
 800e756:	46bd      	mov	sp, r7
 800e758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75c:	4770      	bx	lr
 800e75e:	bf00      	nop
 800e760:	240020d8 	.word	0x240020d8
 800e764:	10624dd3 	.word	0x10624dd3
 800e768:	002000c5 	.word	0x002000c5

0800e76c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b088      	sub	sp, #32
 800e770:	af00      	add	r7, sp, #0
 800e772:	60f8      	str	r0, [r7, #12]
 800e774:	460b      	mov	r3, r1
 800e776:	607a      	str	r2, [r7, #4]
 800e778:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e77a:	4b35      	ldr	r3, [pc, #212]	@ (800e850 <SDMMC_GetCmdResp6+0xe4>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	4a35      	ldr	r2, [pc, #212]	@ (800e854 <SDMMC_GetCmdResp6+0xe8>)
 800e780:	fba2 2303 	umull	r2, r3, r2, r3
 800e784:	0a5b      	lsrs	r3, r3, #9
 800e786:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e78a:	fb02 f303 	mul.w	r3, r2, r3
 800e78e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	1e5a      	subs	r2, r3, #1
 800e794:	61fa      	str	r2, [r7, #28]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d102      	bne.n	800e7a0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e79a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e79e:	e052      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7a4:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7a6:	69bb      	ldr	r3, [r7, #24]
 800e7a8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e7ac:	2b00      	cmp	r3, #0
 800e7ae:	d0ef      	beq.n	800e790 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e7b0:	69bb      	ldr	r3, [r7, #24]
 800e7b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d1ea      	bne.n	800e790 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7be:	f003 0304 	and.w	r3, r3, #4
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d004      	beq.n	800e7d0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	2204      	movs	r2, #4
 800e7ca:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e7cc:	2304      	movs	r3, #4
 800e7ce:	e03a      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e7d4:	f003 0301 	and.w	r3, r3, #1
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d004      	beq.n	800e7e6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	2201      	movs	r2, #1
 800e7e0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7e2:	2301      	movs	r3, #1
 800e7e4:	e02f      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800e7e6:	68f8      	ldr	r0, [r7, #12]
 800e7e8:	f7ff fb7c 	bl	800dee4 <SDMMC_GetCommandResponse>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	461a      	mov	r2, r3
 800e7f0:	7afb      	ldrb	r3, [r7, #11]
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d001      	beq.n	800e7fa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e7f6:	2301      	movs	r3, #1
 800e7f8:	e025      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	4a16      	ldr	r2, [pc, #88]	@ (800e858 <SDMMC_GetCmdResp6+0xec>)
 800e7fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800e800:	2100      	movs	r1, #0
 800e802:	68f8      	ldr	r0, [r7, #12]
 800e804:	f7ff fb7b 	bl	800defe <SDMMC_GetResponse>
 800e808:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 800e80a:	697b      	ldr	r3, [r7, #20]
 800e80c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800e810:	2b00      	cmp	r3, #0
 800e812:	d106      	bne.n	800e822 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 800e814:	697b      	ldr	r3, [r7, #20]
 800e816:	0c1b      	lsrs	r3, r3, #16
 800e818:	b29a      	uxth	r2, r3
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 800e81e:	2300      	movs	r3, #0
 800e820:	e011      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d002      	beq.n	800e832 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e82c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800e830:	e009      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d002      	beq.n	800e842 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e83c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e840:	e001      	b.n	800e846 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e842:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800e846:	4618      	mov	r0, r3
 800e848:	3720      	adds	r7, #32
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
 800e84e:	bf00      	nop
 800e850:	240020d8 	.word	0x240020d8
 800e854:	10624dd3 	.word	0x10624dd3
 800e858:	002000c5 	.word	0x002000c5

0800e85c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800e85c:	b480      	push	{r7}
 800e85e:	b085      	sub	sp, #20
 800e860:	af00      	add	r7, sp, #0
 800e862:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e864:	4b22      	ldr	r3, [pc, #136]	@ (800e8f0 <SDMMC_GetCmdResp7+0x94>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	4a22      	ldr	r2, [pc, #136]	@ (800e8f4 <SDMMC_GetCmdResp7+0x98>)
 800e86a:	fba2 2303 	umull	r2, r3, r2, r3
 800e86e:	0a5b      	lsrs	r3, r3, #9
 800e870:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e874:	fb02 f303 	mul.w	r3, r2, r3
 800e878:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	1e5a      	subs	r2, r3, #1
 800e87e:	60fa      	str	r2, [r7, #12]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d102      	bne.n	800e88a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e884:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e888:	e02c      	b.n	800e8e4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e88e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e890:	68bb      	ldr	r3, [r7, #8]
 800e892:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800e896:	2b00      	cmp	r3, #0
 800e898:	d0ef      	beq.n	800e87a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 800e89a:	68bb      	ldr	r3, [r7, #8]
 800e89c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d1ea      	bne.n	800e87a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8a8:	f003 0304 	and.w	r3, r3, #4
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d004      	beq.n	800e8ba <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	2204      	movs	r2, #4
 800e8b4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8b6:	2304      	movs	r3, #4
 800e8b8:	e014      	b.n	800e8e4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8be:	f003 0301 	and.w	r3, r3, #1
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d004      	beq.n	800e8d0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8cc:	2301      	movs	r3, #1
 800e8ce:	e009      	b.n	800e8e4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2240      	movs	r2, #64	@ 0x40
 800e8e0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800e8e2:	2300      	movs	r3, #0

}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3714      	adds	r7, #20
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ee:	4770      	bx	lr
 800e8f0:	240020d8 	.word	0x240020d8
 800e8f4:	10624dd3 	.word	0x10624dd3

0800e8f8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800e8f8:	b480      	push	{r7}
 800e8fa:	b085      	sub	sp, #20
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 800e900:	4b11      	ldr	r3, [pc, #68]	@ (800e948 <SDMMC_GetCmdError+0x50>)
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	4a11      	ldr	r2, [pc, #68]	@ (800e94c <SDMMC_GetCmdError+0x54>)
 800e906:	fba2 2303 	umull	r2, r3, r2, r3
 800e90a:	0a5b      	lsrs	r3, r3, #9
 800e90c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e910:	fb02 f303 	mul.w	r3, r2, r3
 800e914:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	1e5a      	subs	r2, r3, #1
 800e91a:	60fa      	str	r2, [r7, #12]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d102      	bne.n	800e926 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e920:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e924:	e009      	b.n	800e93a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e92a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d0f1      	beq.n	800e916 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	4a06      	ldr	r2, [pc, #24]	@ (800e950 <SDMMC_GetCmdError+0x58>)
 800e936:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 800e938:	2300      	movs	r3, #0
}
 800e93a:	4618      	mov	r0, r3
 800e93c:	3714      	adds	r7, #20
 800e93e:	46bd      	mov	sp, r7
 800e940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e944:	4770      	bx	lr
 800e946:	bf00      	nop
 800e948:	240020d8 	.word	0x240020d8
 800e94c:	10624dd3 	.word	0x10624dd3
 800e950:	002000c5 	.word	0x002000c5

0800e954 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e954:	b084      	sub	sp, #16
 800e956:	b580      	push	{r7, lr}
 800e958:	b084      	sub	sp, #16
 800e95a:	af00      	add	r7, sp, #0
 800e95c:	6078      	str	r0, [r7, #4]
 800e95e:	f107 001c 	add.w	r0, r7, #28
 800e962:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e966:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e96a:	2b01      	cmp	r3, #1
 800e96c:	d121      	bne.n	800e9b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e972:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	68da      	ldr	r2, [r3, #12]
 800e97e:	4b2c      	ldr	r3, [pc, #176]	@ (800ea30 <USB_CoreInit+0xdc>)
 800e980:	4013      	ands	r3, r2
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	68db      	ldr	r3, [r3, #12]
 800e98a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e992:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e996:	2b01      	cmp	r3, #1
 800e998:	d105      	bne.n	800e9a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	68db      	ldr	r3, [r3, #12]
 800e99e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e9a6:	6878      	ldr	r0, [r7, #4]
 800e9a8:	f000 faaa 	bl	800ef00 <USB_CoreReset>
 800e9ac:	4603      	mov	r3, r0
 800e9ae:	73fb      	strb	r3, [r7, #15]
 800e9b0:	e01b      	b.n	800e9ea <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	68db      	ldr	r3, [r3, #12]
 800e9b6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e9be:	6878      	ldr	r0, [r7, #4]
 800e9c0:	f000 fa9e 	bl	800ef00 <USB_CoreReset>
 800e9c4:	4603      	mov	r3, r0
 800e9c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e9c8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d106      	bne.n	800e9de <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	639a      	str	r2, [r3, #56]	@ 0x38
 800e9dc:	e005      	b.n	800e9ea <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e9e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e9ea:	7fbb      	ldrb	r3, [r7, #30]
 800e9ec:	2b01      	cmp	r3, #1
 800e9ee:	d116      	bne.n	800ea1e <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e9f4:	b29a      	uxth	r2, r3
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e9fe:	4b0d      	ldr	r3, [pc, #52]	@ (800ea34 <USB_CoreInit+0xe0>)
 800ea00:	4313      	orrs	r3, r2
 800ea02:	687a      	ldr	r2, [r7, #4]
 800ea04:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	689b      	ldr	r3, [r3, #8]
 800ea0a:	f043 0206 	orr.w	r2, r3, #6
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	689b      	ldr	r3, [r3, #8]
 800ea16:	f043 0220 	orr.w	r2, r3, #32
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ea1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea20:	4618      	mov	r0, r3
 800ea22:	3710      	adds	r7, #16
 800ea24:	46bd      	mov	sp, r7
 800ea26:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ea2a:	b004      	add	sp, #16
 800ea2c:	4770      	bx	lr
 800ea2e:	bf00      	nop
 800ea30:	ffbdffbf 	.word	0xffbdffbf
 800ea34:	03ee0000 	.word	0x03ee0000

0800ea38 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b083      	sub	sp, #12
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	689b      	ldr	r3, [r3, #8]
 800ea44:	f023 0201 	bic.w	r2, r3, #1
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ea4c:	2300      	movs	r3, #0
}
 800ea4e:	4618      	mov	r0, r3
 800ea50:	370c      	adds	r7, #12
 800ea52:	46bd      	mov	sp, r7
 800ea54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea58:	4770      	bx	lr

0800ea5a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ea5a:	b580      	push	{r7, lr}
 800ea5c:	b084      	sub	sp, #16
 800ea5e:	af00      	add	r7, sp, #0
 800ea60:	6078      	str	r0, [r7, #4]
 800ea62:	460b      	mov	r3, r1
 800ea64:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ea66:	2300      	movs	r3, #0
 800ea68:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	68db      	ldr	r3, [r3, #12]
 800ea6e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ea76:	78fb      	ldrb	r3, [r7, #3]
 800ea78:	2b01      	cmp	r3, #1
 800ea7a:	d115      	bne.n	800eaa8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	68db      	ldr	r3, [r3, #12]
 800ea80:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ea88:	200a      	movs	r0, #10
 800ea8a:	f7f3 feef 	bl	800286c <HAL_Delay>
      ms += 10U;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	330a      	adds	r3, #10
 800ea92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ea94:	6878      	ldr	r0, [r7, #4]
 800ea96:	f000 fa25 	bl	800eee4 <USB_GetMode>
 800ea9a:	4603      	mov	r3, r0
 800ea9c:	2b01      	cmp	r3, #1
 800ea9e:	d01e      	beq.n	800eade <USB_SetCurrentMode+0x84>
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	2bc7      	cmp	r3, #199	@ 0xc7
 800eaa4:	d9f0      	bls.n	800ea88 <USB_SetCurrentMode+0x2e>
 800eaa6:	e01a      	b.n	800eade <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800eaa8:	78fb      	ldrb	r3, [r7, #3]
 800eaaa:	2b00      	cmp	r3, #0
 800eaac:	d115      	bne.n	800eada <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	68db      	ldr	r3, [r3, #12]
 800eab2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800eaba:	200a      	movs	r0, #10
 800eabc:	f7f3 fed6 	bl	800286c <HAL_Delay>
      ms += 10U;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	330a      	adds	r3, #10
 800eac4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800eac6:	6878      	ldr	r0, [r7, #4]
 800eac8:	f000 fa0c 	bl	800eee4 <USB_GetMode>
 800eacc:	4603      	mov	r3, r0
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d005      	beq.n	800eade <USB_SetCurrentMode+0x84>
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	2bc7      	cmp	r3, #199	@ 0xc7
 800ead6:	d9f0      	bls.n	800eaba <USB_SetCurrentMode+0x60>
 800ead8:	e001      	b.n	800eade <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800eada:	2301      	movs	r3, #1
 800eadc:	e005      	b.n	800eaea <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	2bc8      	cmp	r3, #200	@ 0xc8
 800eae2:	d101      	bne.n	800eae8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800eae4:	2301      	movs	r3, #1
 800eae6:	e000      	b.n	800eaea <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800eae8:	2300      	movs	r3, #0
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	3710      	adds	r7, #16
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	bd80      	pop	{r7, pc}
	...

0800eaf4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eaf4:	b084      	sub	sp, #16
 800eaf6:	b580      	push	{r7, lr}
 800eaf8:	b086      	sub	sp, #24
 800eafa:	af00      	add	r7, sp, #0
 800eafc:	6078      	str	r0, [r7, #4]
 800eafe:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800eb02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800eb06:	2300      	movs	r3, #0
 800eb08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800eb0e:	2300      	movs	r3, #0
 800eb10:	613b      	str	r3, [r7, #16]
 800eb12:	e009      	b.n	800eb28 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800eb14:	687a      	ldr	r2, [r7, #4]
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	3340      	adds	r3, #64	@ 0x40
 800eb1a:	009b      	lsls	r3, r3, #2
 800eb1c:	4413      	add	r3, r2
 800eb1e:	2200      	movs	r2, #0
 800eb20:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800eb22:	693b      	ldr	r3, [r7, #16]
 800eb24:	3301      	adds	r3, #1
 800eb26:	613b      	str	r3, [r7, #16]
 800eb28:	693b      	ldr	r3, [r7, #16]
 800eb2a:	2b0e      	cmp	r3, #14
 800eb2c:	d9f2      	bls.n	800eb14 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800eb2e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d11c      	bne.n	800eb70 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb3c:	685b      	ldr	r3, [r3, #4]
 800eb3e:	68fa      	ldr	r2, [r7, #12]
 800eb40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eb44:	f043 0302 	orr.w	r3, r3, #2
 800eb48:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb4e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	601a      	str	r2, [r3, #0]
 800eb6e:	e005      	b.n	800eb7c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb74:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eb82:	461a      	mov	r2, r3
 800eb84:	2300      	movs	r3, #0
 800eb86:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800eb88:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800eb8c:	2b01      	cmp	r3, #1
 800eb8e:	d10d      	bne.n	800ebac <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800eb90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d104      	bne.n	800eba2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800eb98:	2100      	movs	r1, #0
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	f000 f968 	bl	800ee70 <USB_SetDevSpeed>
 800eba0:	e008      	b.n	800ebb4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800eba2:	2101      	movs	r1, #1
 800eba4:	6878      	ldr	r0, [r7, #4]
 800eba6:	f000 f963 	bl	800ee70 <USB_SetDevSpeed>
 800ebaa:	e003      	b.n	800ebb4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ebac:	2103      	movs	r1, #3
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f000 f95e 	bl	800ee70 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ebb4:	2110      	movs	r1, #16
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f000 f8fa 	bl	800edb0 <USB_FlushTxFifo>
 800ebbc:	4603      	mov	r3, r0
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d001      	beq.n	800ebc6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ebc6:	6878      	ldr	r0, [r7, #4]
 800ebc8:	f000 f924 	bl	800ee14 <USB_FlushRxFifo>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d001      	beq.n	800ebd6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800ebd2:	2301      	movs	r3, #1
 800ebd4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ebdc:	461a      	mov	r2, r3
 800ebde:	2300      	movs	r3, #0
 800ebe0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ebe2:	68fb      	ldr	r3, [r7, #12]
 800ebe4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ebe8:	461a      	mov	r2, r3
 800ebea:	2300      	movs	r3, #0
 800ebec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ebf4:	461a      	mov	r2, r3
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	613b      	str	r3, [r7, #16]
 800ebfe:	e043      	b.n	800ec88 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	015a      	lsls	r2, r3, #5
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	4413      	add	r3, r2
 800ec08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ec12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ec16:	d118      	bne.n	800ec4a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d10a      	bne.n	800ec34 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ec1e:	693b      	ldr	r3, [r7, #16]
 800ec20:	015a      	lsls	r2, r3, #5
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	4413      	add	r3, r2
 800ec26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ec30:	6013      	str	r3, [r2, #0]
 800ec32:	e013      	b.n	800ec5c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ec34:	693b      	ldr	r3, [r7, #16]
 800ec36:	015a      	lsls	r2, r3, #5
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	4413      	add	r3, r2
 800ec3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec40:	461a      	mov	r2, r3
 800ec42:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ec46:	6013      	str	r3, [r2, #0]
 800ec48:	e008      	b.n	800ec5c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ec4a:	693b      	ldr	r3, [r7, #16]
 800ec4c:	015a      	lsls	r2, r3, #5
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	4413      	add	r3, r2
 800ec52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec56:	461a      	mov	r2, r3
 800ec58:	2300      	movs	r3, #0
 800ec5a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ec5c:	693b      	ldr	r3, [r7, #16]
 800ec5e:	015a      	lsls	r2, r3, #5
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	4413      	add	r3, r2
 800ec64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec68:	461a      	mov	r2, r3
 800ec6a:	2300      	movs	r3, #0
 800ec6c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ec6e:	693b      	ldr	r3, [r7, #16]
 800ec70:	015a      	lsls	r2, r3, #5
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	4413      	add	r3, r2
 800ec76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec7a:	461a      	mov	r2, r3
 800ec7c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ec80:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec82:	693b      	ldr	r3, [r7, #16]
 800ec84:	3301      	adds	r3, #1
 800ec86:	613b      	str	r3, [r7, #16]
 800ec88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ec8c:	461a      	mov	r2, r3
 800ec8e:	693b      	ldr	r3, [r7, #16]
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d3b5      	bcc.n	800ec00 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ec94:	2300      	movs	r3, #0
 800ec96:	613b      	str	r3, [r7, #16]
 800ec98:	e043      	b.n	800ed22 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ec9a:	693b      	ldr	r3, [r7, #16]
 800ec9c:	015a      	lsls	r2, r3, #5
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	4413      	add	r3, r2
 800eca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ecac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ecb0:	d118      	bne.n	800ece4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d10a      	bne.n	800ecce <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	015a      	lsls	r2, r3, #5
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	4413      	add	r3, r2
 800ecc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ecc4:	461a      	mov	r2, r3
 800ecc6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ecca:	6013      	str	r3, [r2, #0]
 800eccc:	e013      	b.n	800ecf6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ecce:	693b      	ldr	r3, [r7, #16]
 800ecd0:	015a      	lsls	r2, r3, #5
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	4413      	add	r3, r2
 800ecd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ecda:	461a      	mov	r2, r3
 800ecdc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ece0:	6013      	str	r3, [r2, #0]
 800ece2:	e008      	b.n	800ecf6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ece4:	693b      	ldr	r3, [r7, #16]
 800ece6:	015a      	lsls	r2, r3, #5
 800ece8:	68fb      	ldr	r3, [r7, #12]
 800ecea:	4413      	add	r3, r2
 800ecec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ecf0:	461a      	mov	r2, r3
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ecf6:	693b      	ldr	r3, [r7, #16]
 800ecf8:	015a      	lsls	r2, r3, #5
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	4413      	add	r3, r2
 800ecfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed02:	461a      	mov	r2, r3
 800ed04:	2300      	movs	r3, #0
 800ed06:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ed08:	693b      	ldr	r3, [r7, #16]
 800ed0a:	015a      	lsls	r2, r3, #5
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	4413      	add	r3, r2
 800ed10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ed14:	461a      	mov	r2, r3
 800ed16:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ed1a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ed1c:	693b      	ldr	r3, [r7, #16]
 800ed1e:	3301      	adds	r3, #1
 800ed20:	613b      	str	r3, [r7, #16]
 800ed22:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ed26:	461a      	mov	r2, r3
 800ed28:	693b      	ldr	r3, [r7, #16]
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d3b5      	bcc.n	800ec9a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ed34:	691b      	ldr	r3, [r3, #16]
 800ed36:	68fa      	ldr	r2, [r7, #12]
 800ed38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ed3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed40:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	2200      	movs	r2, #0
 800ed46:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800ed4e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ed50:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d105      	bne.n	800ed64 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	699b      	ldr	r3, [r3, #24]
 800ed5c:	f043 0210 	orr.w	r2, r3, #16
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	699a      	ldr	r2, [r3, #24]
 800ed68:	4b0f      	ldr	r3, [pc, #60]	@ (800eda8 <USB_DevInit+0x2b4>)
 800ed6a:	4313      	orrs	r3, r2
 800ed6c:	687a      	ldr	r2, [r7, #4]
 800ed6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ed70:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d005      	beq.n	800ed84 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	699b      	ldr	r3, [r3, #24]
 800ed7c:	f043 0208 	orr.w	r2, r3, #8
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ed84:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ed88:	2b01      	cmp	r3, #1
 800ed8a:	d105      	bne.n	800ed98 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	699a      	ldr	r2, [r3, #24]
 800ed90:	4b06      	ldr	r3, [pc, #24]	@ (800edac <USB_DevInit+0x2b8>)
 800ed92:	4313      	orrs	r3, r2
 800ed94:	687a      	ldr	r2, [r7, #4]
 800ed96:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ed98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3718      	adds	r7, #24
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800eda4:	b004      	add	sp, #16
 800eda6:	4770      	bx	lr
 800eda8:	803c3800 	.word	0x803c3800
 800edac:	40000004 	.word	0x40000004

0800edb0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800edb0:	b480      	push	{r7}
 800edb2:	b085      	sub	sp, #20
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
 800edb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800edba:	2300      	movs	r3, #0
 800edbc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	3301      	adds	r3, #1
 800edc2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800edca:	d901      	bls.n	800edd0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800edcc:	2303      	movs	r3, #3
 800edce:	e01b      	b.n	800ee08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	691b      	ldr	r3, [r3, #16]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	daf2      	bge.n	800edbe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800edd8:	2300      	movs	r3, #0
 800edda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	019b      	lsls	r3, r3, #6
 800ede0:	f043 0220 	orr.w	r2, r3, #32
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	3301      	adds	r3, #1
 800edec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800edf4:	d901      	bls.n	800edfa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800edf6:	2303      	movs	r3, #3
 800edf8:	e006      	b.n	800ee08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	691b      	ldr	r3, [r3, #16]
 800edfe:	f003 0320 	and.w	r3, r3, #32
 800ee02:	2b20      	cmp	r3, #32
 800ee04:	d0f0      	beq.n	800ede8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800ee06:	2300      	movs	r3, #0
}
 800ee08:	4618      	mov	r0, r3
 800ee0a:	3714      	adds	r7, #20
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee12:	4770      	bx	lr

0800ee14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b085      	sub	sp, #20
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ee20:	68fb      	ldr	r3, [r7, #12]
 800ee22:	3301      	adds	r3, #1
 800ee24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ee26:	68fb      	ldr	r3, [r7, #12]
 800ee28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ee2c:	d901      	bls.n	800ee32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800ee2e:	2303      	movs	r3, #3
 800ee30:	e018      	b.n	800ee64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	691b      	ldr	r3, [r3, #16]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	daf2      	bge.n	800ee20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	2210      	movs	r2, #16
 800ee42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	3301      	adds	r3, #1
 800ee48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ee50:	d901      	bls.n	800ee56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800ee52:	2303      	movs	r3, #3
 800ee54:	e006      	b.n	800ee64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	691b      	ldr	r3, [r3, #16]
 800ee5a:	f003 0310 	and.w	r3, r3, #16
 800ee5e:	2b10      	cmp	r3, #16
 800ee60:	d0f0      	beq.n	800ee44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800ee62:	2300      	movs	r3, #0
}
 800ee64:	4618      	mov	r0, r3
 800ee66:	3714      	adds	r7, #20
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6e:	4770      	bx	lr

0800ee70 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ee70:	b480      	push	{r7}
 800ee72:	b085      	sub	sp, #20
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	6078      	str	r0, [r7, #4]
 800ee78:	460b      	mov	r3, r1
 800ee7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee86:	681a      	ldr	r2, [r3, #0]
 800ee88:	78fb      	ldrb	r3, [r7, #3]
 800ee8a:	68f9      	ldr	r1, [r7, #12]
 800ee8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ee90:	4313      	orrs	r3, r2
 800ee92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ee94:	2300      	movs	r3, #0
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3714      	adds	r7, #20
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea0:	4770      	bx	lr

0800eea2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800eea2:	b480      	push	{r7}
 800eea4:	b085      	sub	sp, #20
 800eea6:	af00      	add	r7, sp, #0
 800eea8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eeb4:	681b      	ldr	r3, [r3, #0]
 800eeb6:	68fa      	ldr	r2, [r7, #12]
 800eeb8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800eebc:	f023 0303 	bic.w	r3, r3, #3
 800eec0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eec8:	685b      	ldr	r3, [r3, #4]
 800eeca:	68fa      	ldr	r2, [r7, #12]
 800eecc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800eed0:	f043 0302 	orr.w	r3, r3, #2
 800eed4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800eed6:	2300      	movs	r3, #0
}
 800eed8:	4618      	mov	r0, r3
 800eeda:	3714      	adds	r7, #20
 800eedc:	46bd      	mov	sp, r7
 800eede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eee2:	4770      	bx	lr

0800eee4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800eee4:	b480      	push	{r7}
 800eee6:	b083      	sub	sp, #12
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	695b      	ldr	r3, [r3, #20]
 800eef0:	f003 0301 	and.w	r3, r3, #1
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ef08:	2300      	movs	r3, #0
 800ef0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	3301      	adds	r3, #1
 800ef10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ef18:	d901      	bls.n	800ef1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ef1a:	2303      	movs	r3, #3
 800ef1c:	e01b      	b.n	800ef56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	691b      	ldr	r3, [r3, #16]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	daf2      	bge.n	800ef0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ef26:	2300      	movs	r3, #0
 800ef28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	691b      	ldr	r3, [r3, #16]
 800ef2e:	f043 0201 	orr.w	r2, r3, #1
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	3301      	adds	r3, #1
 800ef3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ef42:	d901      	bls.n	800ef48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ef44:	2303      	movs	r3, #3
 800ef46:	e006      	b.n	800ef56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	691b      	ldr	r3, [r3, #16]
 800ef4c:	f003 0301 	and.w	r3, r3, #1
 800ef50:	2b01      	cmp	r3, #1
 800ef52:	d0f0      	beq.n	800ef36 <USB_CoreReset+0x36>

  return HAL_OK;
 800ef54:	2300      	movs	r3, #0
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3714      	adds	r7, #20
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef60:	4770      	bx	lr
	...

0800ef64 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ef64:	b580      	push	{r7, lr}
 800ef66:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ef68:	4904      	ldr	r1, [pc, #16]	@ (800ef7c <MX_FATFS_Init+0x18>)
 800ef6a:	4805      	ldr	r0, [pc, #20]	@ (800ef80 <MX_FATFS_Init+0x1c>)
 800ef6c:	f003 fc02 	bl	8012774 <FATFS_LinkDriver>
 800ef70:	4603      	mov	r3, r0
 800ef72:	461a      	mov	r2, r3
 800ef74:	4b03      	ldr	r3, [pc, #12]	@ (800ef84 <MX_FATFS_Init+0x20>)
 800ef76:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ef78:	bf00      	nop
 800ef7a:	bd80      	pop	{r7, pc}
 800ef7c:	24002ec8 	.word	0x24002ec8
 800ef80:	080168e8 	.word	0x080168e8
 800ef84:	24002ec4 	.word	0x24002ec4

0800ef88 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ef88:	b480      	push	{r7}
 800ef8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ef8c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ef8e:	4618      	mov	r0, r3
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr

0800ef98 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800efa2:	f000 f885 	bl	800f0b0 <BSP_SD_IsDetected>
 800efa6:	4603      	mov	r3, r0
 800efa8:	2b01      	cmp	r3, #1
 800efaa:	d001      	beq.n	800efb0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800efac:	2302      	movs	r3, #2
 800efae:	e012      	b.n	800efd6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800efb0:	480b      	ldr	r0, [pc, #44]	@ (800efe0 <BSP_SD_Init+0x48>)
 800efb2:	f7fa fd3f 	bl	8009a34 <HAL_SD_Init>
 800efb6:	4603      	mov	r3, r0
 800efb8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800efba:	79fb      	ldrb	r3, [r7, #7]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d109      	bne.n	800efd4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800efc0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800efc4:	4806      	ldr	r0, [pc, #24]	@ (800efe0 <BSP_SD_Init+0x48>)
 800efc6:	f7fb fc15 	bl	800a7f4 <HAL_SD_ConfigWideBusOperation>
 800efca:	4603      	mov	r3, r0
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d001      	beq.n	800efd4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800efd0:	2301      	movs	r3, #1
 800efd2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800efd4:	79fb      	ldrb	r3, [r7, #7]
}
 800efd6:	4618      	mov	r0, r3
 800efd8:	3708      	adds	r7, #8
 800efda:	46bd      	mov	sp, r7
 800efdc:	bd80      	pop	{r7, pc}
 800efde:	bf00      	nop
 800efe0:	24002758 	.word	0x24002758

0800efe4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800efe4:	b580      	push	{r7, lr}
 800efe6:	b086      	sub	sp, #24
 800efe8:	af00      	add	r7, sp, #0
 800efea:	60f8      	str	r0, [r7, #12]
 800efec:	60b9      	str	r1, [r7, #8]
 800efee:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eff0:	2300      	movs	r3, #0
 800eff2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	68ba      	ldr	r2, [r7, #8]
 800eff8:	68f9      	ldr	r1, [r7, #12]
 800effa:	4806      	ldr	r0, [pc, #24]	@ (800f014 <BSP_SD_ReadBlocks_DMA+0x30>)
 800effc:	f7fa fe5a 	bl	8009cb4 <HAL_SD_ReadBlocks_DMA>
 800f000:	4603      	mov	r3, r0
 800f002:	2b00      	cmp	r3, #0
 800f004:	d001      	beq.n	800f00a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f006:	2301      	movs	r3, #1
 800f008:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f00a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3718      	adds	r7, #24
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}
 800f014:	24002758 	.word	0x24002758

0800f018 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b086      	sub	sp, #24
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	60f8      	str	r0, [r7, #12]
 800f020:	60b9      	str	r1, [r7, #8]
 800f022:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800f024:	2300      	movs	r3, #0
 800f026:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	68ba      	ldr	r2, [r7, #8]
 800f02c:	68f9      	ldr	r1, [r7, #12]
 800f02e:	4806      	ldr	r0, [pc, #24]	@ (800f048 <BSP_SD_WriteBlocks_DMA+0x30>)
 800f030:	f7fa fee8 	bl	8009e04 <HAL_SD_WriteBlocks_DMA>
 800f034:	4603      	mov	r3, r0
 800f036:	2b00      	cmp	r3, #0
 800f038:	d001      	beq.n	800f03e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800f03a:	2301      	movs	r3, #1
 800f03c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800f03e:	7dfb      	ldrb	r3, [r7, #23]
}
 800f040:	4618      	mov	r0, r3
 800f042:	3718      	adds	r7, #24
 800f044:	46bd      	mov	sp, r7
 800f046:	bd80      	pop	{r7, pc}
 800f048:	24002758 	.word	0x24002758

0800f04c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800f050:	4805      	ldr	r0, [pc, #20]	@ (800f068 <BSP_SD_GetCardState+0x1c>)
 800f052:	f7fb fce1 	bl	800aa18 <HAL_SD_GetCardState>
 800f056:	4603      	mov	r3, r0
 800f058:	2b04      	cmp	r3, #4
 800f05a:	bf14      	ite	ne
 800f05c:	2301      	movne	r3, #1
 800f05e:	2300      	moveq	r3, #0
 800f060:	b2db      	uxtb	r3, r3
}
 800f062:	4618      	mov	r0, r3
 800f064:	bd80      	pop	{r7, pc}
 800f066:	bf00      	nop
 800f068:	24002758 	.word	0x24002758

0800f06c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b082      	sub	sp, #8
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800f074:	6879      	ldr	r1, [r7, #4]
 800f076:	4803      	ldr	r0, [pc, #12]	@ (800f084 <BSP_SD_GetCardInfo+0x18>)
 800f078:	f7fb fb90 	bl	800a79c <HAL_SD_GetCardInfo>
}
 800f07c:	bf00      	nop
 800f07e:	3708      	adds	r7, #8
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}
 800f084:	24002758 	.word	0x24002758

0800f088 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b082      	sub	sp, #8
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800f090:	f000 f9a8 	bl	800f3e4 <BSP_SD_WriteCpltCallback>
}
 800f094:	bf00      	nop
 800f096:	3708      	adds	r7, #8
 800f098:	46bd      	mov	sp, r7
 800f09a:	bd80      	pop	{r7, pc}

0800f09c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b082      	sub	sp, #8
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800f0a4:	f000 f9b0 	bl	800f408 <BSP_SD_ReadCpltCallback>
}
 800f0a8:	bf00      	nop
 800f0aa:	3708      	adds	r7, #8
 800f0ac:	46bd      	mov	sp, r7
 800f0ae:	bd80      	pop	{r7, pc}

0800f0b0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b082      	sub	sp, #8
 800f0b4:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800f0ba:	f000 f80b 	bl	800f0d4 <BSP_PlatformIsDetected>
 800f0be:	4603      	mov	r3, r0
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d101      	bne.n	800f0c8 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800f0c8:	79fb      	ldrb	r3, [r7, #7]
 800f0ca:	b2db      	uxtb	r3, r3
}
 800f0cc:	4618      	mov	r0, r3
 800f0ce:	3708      	adds	r7, #8
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	bd80      	pop	{r7, pc}

0800f0d4 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	b082      	sub	sp, #8
 800f0d8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800f0da:	2301      	movs	r3, #1
 800f0dc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800f0de:	2104      	movs	r1, #4
 800f0e0:	4806      	ldr	r0, [pc, #24]	@ (800f0fc <BSP_PlatformIsDetected+0x28>)
 800f0e2:	f7f6 f9ab 	bl	800543c <HAL_GPIO_ReadPin>
 800f0e6:	4603      	mov	r3, r0
 800f0e8:	2b00      	cmp	r3, #0
 800f0ea:	d001      	beq.n	800f0f0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800f0f0:	79fb      	ldrb	r3, [r7, #7]
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3708      	adds	r7, #8
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}
 800f0fa:	bf00      	nop
 800f0fc:	58021800 	.word	0x58021800

0800f100 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800f108:	f003 fd48 	bl	8012b9c <osKernelGetTickCount>
 800f10c:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800f10e:	e006      	b.n	800f11e <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f110:	f7ff ff9c 	bl	800f04c <BSP_SD_GetCardState>
 800f114:	4603      	mov	r3, r0
 800f116:	2b00      	cmp	r3, #0
 800f118:	d101      	bne.n	800f11e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800f11a:	2300      	movs	r3, #0
 800f11c:	e009      	b.n	800f132 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800f11e:	f003 fd3d 	bl	8012b9c <osKernelGetTickCount>
 800f122:	4602      	mov	r2, r0
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	1ad3      	subs	r3, r2, r3
 800f128:	687a      	ldr	r2, [r7, #4]
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d8f0      	bhi.n	800f110 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800f12e:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f132:	4618      	mov	r0, r3
 800f134:	3710      	adds	r7, #16
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
	...

0800f13c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b082      	sub	sp, #8
 800f140:	af00      	add	r7, sp, #0
 800f142:	4603      	mov	r3, r0
 800f144:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800f146:	4b0b      	ldr	r3, [pc, #44]	@ (800f174 <SD_CheckStatus+0x38>)
 800f148:	2201      	movs	r2, #1
 800f14a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f14c:	f7ff ff7e 	bl	800f04c <BSP_SD_GetCardState>
 800f150:	4603      	mov	r3, r0
 800f152:	2b00      	cmp	r3, #0
 800f154:	d107      	bne.n	800f166 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800f156:	4b07      	ldr	r3, [pc, #28]	@ (800f174 <SD_CheckStatus+0x38>)
 800f158:	781b      	ldrb	r3, [r3, #0]
 800f15a:	b2db      	uxtb	r3, r3
 800f15c:	f023 0301 	bic.w	r3, r3, #1
 800f160:	b2da      	uxtb	r2, r3
 800f162:	4b04      	ldr	r3, [pc, #16]	@ (800f174 <SD_CheckStatus+0x38>)
 800f164:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800f166:	4b03      	ldr	r3, [pc, #12]	@ (800f174 <SD_CheckStatus+0x38>)
 800f168:	781b      	ldrb	r3, [r3, #0]
 800f16a:	b2db      	uxtb	r3, r3
}
 800f16c:	4618      	mov	r0, r3
 800f16e:	3708      	adds	r7, #8
 800f170:	46bd      	mov	sp, r7
 800f172:	bd80      	pop	{r7, pc}
 800f174:	240020e5 	.word	0x240020e5

0800f178 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b082      	sub	sp, #8
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	4603      	mov	r3, r0
 800f180:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800f182:	4b1c      	ldr	r3, [pc, #112]	@ (800f1f4 <SD_initialize+0x7c>)
 800f184:	2201      	movs	r2, #1
 800f186:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800f188:	f003 fcc0 	bl	8012b0c <osKernelGetState>
 800f18c:	4603      	mov	r3, r0
 800f18e:	2b02      	cmp	r3, #2
 800f190:	d129      	bne.n	800f1e6 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800f192:	f7ff ff01 	bl	800ef98 <BSP_SD_Init>
 800f196:	4603      	mov	r3, r0
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d107      	bne.n	800f1ac <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800f19c:	79fb      	ldrb	r3, [r7, #7]
 800f19e:	4618      	mov	r0, r3
 800f1a0:	f7ff ffcc 	bl	800f13c <SD_CheckStatus>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	461a      	mov	r2, r3
 800f1a8:	4b12      	ldr	r3, [pc, #72]	@ (800f1f4 <SD_initialize+0x7c>)
 800f1aa:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800f1ac:	4b11      	ldr	r3, [pc, #68]	@ (800f1f4 <SD_initialize+0x7c>)
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	b2db      	uxtb	r3, r3
 800f1b2:	2b01      	cmp	r3, #1
 800f1b4:	d017      	beq.n	800f1e6 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800f1b6:	4b10      	ldr	r3, [pc, #64]	@ (800f1f8 <SD_initialize+0x80>)
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d107      	bne.n	800f1ce <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800f1be:	2200      	movs	r2, #0
 800f1c0:	2102      	movs	r1, #2
 800f1c2:	200a      	movs	r0, #10
 800f1c4:	f003 ff1c 	bl	8013000 <osMessageQueueNew>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	4a0b      	ldr	r2, [pc, #44]	@ (800f1f8 <SD_initialize+0x80>)
 800f1cc:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800f1ce:	4b0a      	ldr	r3, [pc, #40]	@ (800f1f8 <SD_initialize+0x80>)
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d107      	bne.n	800f1e6 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800f1d6:	4b07      	ldr	r3, [pc, #28]	@ (800f1f4 <SD_initialize+0x7c>)
 800f1d8:	781b      	ldrb	r3, [r3, #0]
 800f1da:	b2db      	uxtb	r3, r3
 800f1dc:	f043 0301 	orr.w	r3, r3, #1
 800f1e0:	b2da      	uxtb	r2, r3
 800f1e2:	4b04      	ldr	r3, [pc, #16]	@ (800f1f4 <SD_initialize+0x7c>)
 800f1e4:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800f1e6:	4b03      	ldr	r3, [pc, #12]	@ (800f1f4 <SD_initialize+0x7c>)
 800f1e8:	781b      	ldrb	r3, [r3, #0]
 800f1ea:	b2db      	uxtb	r3, r3
}
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	3708      	adds	r7, #8
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd80      	pop	{r7, pc}
 800f1f4:	240020e5 	.word	0x240020e5
 800f1f8:	24002ecc 	.word	0x24002ecc

0800f1fc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b082      	sub	sp, #8
 800f200:	af00      	add	r7, sp, #0
 800f202:	4603      	mov	r3, r0
 800f204:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800f206:	79fb      	ldrb	r3, [r7, #7]
 800f208:	4618      	mov	r0, r3
 800f20a:	f7ff ff97 	bl	800f13c <SD_CheckStatus>
 800f20e:	4603      	mov	r3, r0
}
 800f210:	4618      	mov	r0, r3
 800f212:	3708      	adds	r7, #8
 800f214:	46bd      	mov	sp, r7
 800f216:	bd80      	pop	{r7, pc}

0800f218 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f218:	b580      	push	{r7, lr}
 800f21a:	b088      	sub	sp, #32
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	60b9      	str	r1, [r7, #8]
 800f220:	607a      	str	r2, [r7, #4]
 800f222:	603b      	str	r3, [r7, #0]
 800f224:	4603      	mov	r3, r0
 800f226:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800f228:	2301      	movs	r3, #1
 800f22a:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f22c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f230:	f7ff ff66 	bl	800f100 <SD_CheckStatusWithTimeout>
 800f234:	4603      	mov	r3, r0
 800f236:	2b00      	cmp	r3, #0
 800f238:	da01      	bge.n	800f23e <SD_read+0x26>
  {
    return res;
 800f23a:	7ffb      	ldrb	r3, [r7, #31]
 800f23c:	e02e      	b.n	800f29c <SD_read+0x84>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800f23e:	683a      	ldr	r2, [r7, #0]
 800f240:	6879      	ldr	r1, [r7, #4]
 800f242:	68b8      	ldr	r0, [r7, #8]
 800f244:	f7ff fece 	bl	800efe4 <BSP_SD_ReadBlocks_DMA>
 800f248:	4603      	mov	r3, r0
 800f24a:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800f24c:	7fbb      	ldrb	r3, [r7, #30]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d123      	bne.n	800f29a <SD_read+0x82>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800f252:	4b14      	ldr	r3, [pc, #80]	@ (800f2a4 <SD_read+0x8c>)
 800f254:	6818      	ldr	r0, [r3, #0]
 800f256:	f107 0112 	add.w	r1, r7, #18
 800f25a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f25e:	2200      	movs	r2, #0
 800f260:	f003 ffa2 	bl	80131a8 <osMessageQueueGet>
 800f264:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800f266:	69bb      	ldr	r3, [r7, #24]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d116      	bne.n	800f29a <SD_read+0x82>
 800f26c:	8a7b      	ldrh	r3, [r7, #18]
 800f26e:	2b01      	cmp	r3, #1
 800f270:	d113      	bne.n	800f29a <SD_read+0x82>
          {
            timer = osKernelGetTickCount();
 800f272:	f003 fc93 	bl	8012b9c <osKernelGetTickCount>
 800f276:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800f278:	e007      	b.n	800f28a <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f27a:	f7ff fee7 	bl	800f04c <BSP_SD_GetCardState>
 800f27e:	4603      	mov	r3, r0
 800f280:	2b00      	cmp	r3, #0
 800f282:	d102      	bne.n	800f28a <SD_read+0x72>
              {
                res = RES_OK;
 800f284:	2300      	movs	r3, #0
 800f286:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800f288:	e007      	b.n	800f29a <SD_read+0x82>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800f28a:	f003 fc87 	bl	8012b9c <osKernelGetTickCount>
 800f28e:	4602      	mov	r2, r0
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	1ad3      	subs	r3, r2, r3
 800f294:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f298:	d3ef      	bcc.n	800f27a <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800f29a:	7ffb      	ldrb	r3, [r7, #31]
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3720      	adds	r7, #32
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}
 800f2a4:	24002ecc 	.word	0x24002ecc

0800f2a8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b088      	sub	sp, #32
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	60b9      	str	r1, [r7, #8]
 800f2b0:	607a      	str	r2, [r7, #4]
 800f2b2:	603b      	str	r3, [r7, #0]
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800f2bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800f2c0:	f7ff ff1e 	bl	800f100 <SD_CheckStatusWithTimeout>
 800f2c4:	4603      	mov	r3, r0
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	da01      	bge.n	800f2ce <SD_write+0x26>
  {
    return res;
 800f2ca:	7ffb      	ldrb	r3, [r7, #31]
 800f2cc:	e02c      	b.n	800f328 <SD_write+0x80>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800f2ce:	683a      	ldr	r2, [r7, #0]
 800f2d0:	6879      	ldr	r1, [r7, #4]
 800f2d2:	68b8      	ldr	r0, [r7, #8]
 800f2d4:	f7ff fea0 	bl	800f018 <BSP_SD_WriteBlocks_DMA>
 800f2d8:	4603      	mov	r3, r0
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d123      	bne.n	800f326 <SD_write+0x7e>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800f2de:	4b14      	ldr	r3, [pc, #80]	@ (800f330 <SD_write+0x88>)
 800f2e0:	6818      	ldr	r0, [r3, #0]
 800f2e2:	f107 0112 	add.w	r1, r7, #18
 800f2e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f2ea:	2200      	movs	r2, #0
 800f2ec:	f003 ff5c 	bl	80131a8 <osMessageQueueGet>
 800f2f0:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800f2f2:	69bb      	ldr	r3, [r7, #24]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d116      	bne.n	800f326 <SD_write+0x7e>
 800f2f8:	8a7b      	ldrh	r3, [r7, #18]
 800f2fa:	2b02      	cmp	r3, #2
 800f2fc:	d113      	bne.n	800f326 <SD_write+0x7e>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800f2fe:	f003 fc4d 	bl	8012b9c <osKernelGetTickCount>
 800f302:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800f304:	e007      	b.n	800f316 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800f306:	f7ff fea1 	bl	800f04c <BSP_SD_GetCardState>
 800f30a:	4603      	mov	r3, r0
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d102      	bne.n	800f316 <SD_write+0x6e>
          {
            res = RES_OK;
 800f310:	2300      	movs	r3, #0
 800f312:	77fb      	strb	r3, [r7, #31]
            break;
 800f314:	e007      	b.n	800f326 <SD_write+0x7e>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800f316:	f003 fc41 	bl	8012b9c <osKernelGetTickCount>
 800f31a:	4602      	mov	r2, r0
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	1ad3      	subs	r3, r2, r3
 800f320:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f324:	d3ef      	bcc.n	800f306 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800f326:	7ffb      	ldrb	r3, [r7, #31]
}
 800f328:	4618      	mov	r0, r3
 800f32a:	3720      	adds	r7, #32
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}
 800f330:	24002ecc 	.word	0x24002ecc

0800f334 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f334:	b580      	push	{r7, lr}
 800f336:	b08c      	sub	sp, #48	@ 0x30
 800f338:	af00      	add	r7, sp, #0
 800f33a:	4603      	mov	r3, r0
 800f33c:	603a      	str	r2, [r7, #0]
 800f33e:	71fb      	strb	r3, [r7, #7]
 800f340:	460b      	mov	r3, r1
 800f342:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f344:	2301      	movs	r3, #1
 800f346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800f34a:	4b25      	ldr	r3, [pc, #148]	@ (800f3e0 <SD_ioctl+0xac>)
 800f34c:	781b      	ldrb	r3, [r3, #0]
 800f34e:	b2db      	uxtb	r3, r3
 800f350:	f003 0301 	and.w	r3, r3, #1
 800f354:	2b00      	cmp	r3, #0
 800f356:	d001      	beq.n	800f35c <SD_ioctl+0x28>
 800f358:	2303      	movs	r3, #3
 800f35a:	e03c      	b.n	800f3d6 <SD_ioctl+0xa2>

  switch (cmd)
 800f35c:	79bb      	ldrb	r3, [r7, #6]
 800f35e:	2b03      	cmp	r3, #3
 800f360:	d834      	bhi.n	800f3cc <SD_ioctl+0x98>
 800f362:	a201      	add	r2, pc, #4	@ (adr r2, 800f368 <SD_ioctl+0x34>)
 800f364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f368:	0800f379 	.word	0x0800f379
 800f36c:	0800f381 	.word	0x0800f381
 800f370:	0800f399 	.word	0x0800f399
 800f374:	0800f3b3 	.word	0x0800f3b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800f378:	2300      	movs	r3, #0
 800f37a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f37e:	e028      	b.n	800f3d2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800f380:	f107 0308 	add.w	r3, r7, #8
 800f384:	4618      	mov	r0, r3
 800f386:	f7ff fe71 	bl	800f06c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800f38a:	6a3a      	ldr	r2, [r7, #32]
 800f38c:	683b      	ldr	r3, [r7, #0]
 800f38e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f390:	2300      	movs	r3, #0
 800f392:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f396:	e01c      	b.n	800f3d2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f398:	f107 0308 	add.w	r3, r7, #8
 800f39c:	4618      	mov	r0, r3
 800f39e:	f7ff fe65 	bl	800f06c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800f3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3a4:	b29a      	uxth	r2, r3
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f3b0:	e00f      	b.n	800f3d2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800f3b2:	f107 0308 	add.w	r3, r7, #8
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f7ff fe58 	bl	800f06c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800f3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3be:	0a5a      	lsrs	r2, r3, #9
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800f3c4:	2300      	movs	r3, #0
 800f3c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800f3ca:	e002      	b.n	800f3d2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800f3cc:	2304      	movs	r3, #4
 800f3ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800f3d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	3730      	adds	r7, #48	@ 0x30
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}
 800f3de:	bf00      	nop
 800f3e0:	240020e5 	.word	0x240020e5

0800f3e4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b082      	sub	sp, #8
 800f3e8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800f3ea:	2302      	movs	r3, #2
 800f3ec:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800f3ee:	4b05      	ldr	r3, [pc, #20]	@ (800f404 <BSP_SD_WriteCpltCallback+0x20>)
 800f3f0:	6818      	ldr	r0, [r3, #0]
 800f3f2:	1db9      	adds	r1, r7, #6
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	f003 fe76 	bl	80130e8 <osMessageQueuePut>
#endif
}
 800f3fc:	bf00      	nop
 800f3fe:	3708      	adds	r7, #8
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}
 800f404:	24002ecc 	.word	0x24002ecc

0800f408 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	b082      	sub	sp, #8
 800f40c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800f40e:	2301      	movs	r3, #1
 800f410:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800f412:	4b05      	ldr	r3, [pc, #20]	@ (800f428 <BSP_SD_ReadCpltCallback+0x20>)
 800f414:	6818      	ldr	r0, [r3, #0]
 800f416:	1db9      	adds	r1, r7, #6
 800f418:	2300      	movs	r3, #0
 800f41a:	2200      	movs	r2, #0
 800f41c:	f003 fe64 	bl	80130e8 <osMessageQueuePut>
#endif
}
 800f420:	bf00      	nop
 800f422:	3708      	adds	r7, #8
 800f424:	46bd      	mov	sp, r7
 800f426:	bd80      	pop	{r7, pc}
 800f428:	24002ecc 	.word	0x24002ecc

0800f42c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	b084      	sub	sp, #16
 800f430:	af00      	add	r7, sp, #0
 800f432:	4603      	mov	r3, r0
 800f434:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f436:	79fb      	ldrb	r3, [r7, #7]
 800f438:	4a08      	ldr	r2, [pc, #32]	@ (800f45c <disk_status+0x30>)
 800f43a:	009b      	lsls	r3, r3, #2
 800f43c:	4413      	add	r3, r2
 800f43e:	685b      	ldr	r3, [r3, #4]
 800f440:	685b      	ldr	r3, [r3, #4]
 800f442:	79fa      	ldrb	r2, [r7, #7]
 800f444:	4905      	ldr	r1, [pc, #20]	@ (800f45c <disk_status+0x30>)
 800f446:	440a      	add	r2, r1
 800f448:	7a12      	ldrb	r2, [r2, #8]
 800f44a:	4610      	mov	r0, r2
 800f44c:	4798      	blx	r3
 800f44e:	4603      	mov	r3, r0
 800f450:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f452:	7bfb      	ldrb	r3, [r7, #15]
}
 800f454:	4618      	mov	r0, r3
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	24002ef8 	.word	0x24002ef8

0800f460 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b084      	sub	sp, #16
 800f464:	af00      	add	r7, sp, #0
 800f466:	4603      	mov	r3, r0
 800f468:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f46a:	2300      	movs	r3, #0
 800f46c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f46e:	79fb      	ldrb	r3, [r7, #7]
 800f470:	4a0e      	ldr	r2, [pc, #56]	@ (800f4ac <disk_initialize+0x4c>)
 800f472:	5cd3      	ldrb	r3, [r2, r3]
 800f474:	2b00      	cmp	r3, #0
 800f476:	d114      	bne.n	800f4a2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f478:	79fb      	ldrb	r3, [r7, #7]
 800f47a:	4a0c      	ldr	r2, [pc, #48]	@ (800f4ac <disk_initialize+0x4c>)
 800f47c:	009b      	lsls	r3, r3, #2
 800f47e:	4413      	add	r3, r2
 800f480:	685b      	ldr	r3, [r3, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	79fa      	ldrb	r2, [r7, #7]
 800f486:	4909      	ldr	r1, [pc, #36]	@ (800f4ac <disk_initialize+0x4c>)
 800f488:	440a      	add	r2, r1
 800f48a:	7a12      	ldrb	r2, [r2, #8]
 800f48c:	4610      	mov	r0, r2
 800f48e:	4798      	blx	r3
 800f490:	4603      	mov	r3, r0
 800f492:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800f494:	7bfb      	ldrb	r3, [r7, #15]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d103      	bne.n	800f4a2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800f49a:	79fb      	ldrb	r3, [r7, #7]
 800f49c:	4a03      	ldr	r2, [pc, #12]	@ (800f4ac <disk_initialize+0x4c>)
 800f49e:	2101      	movs	r1, #1
 800f4a0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800f4a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	3710      	adds	r7, #16
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	bd80      	pop	{r7, pc}
 800f4ac:	24002ef8 	.word	0x24002ef8

0800f4b0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f4b0:	b590      	push	{r4, r7, lr}
 800f4b2:	b087      	sub	sp, #28
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	60b9      	str	r1, [r7, #8]
 800f4b8:	607a      	str	r2, [r7, #4]
 800f4ba:	603b      	str	r3, [r7, #0]
 800f4bc:	4603      	mov	r3, r0
 800f4be:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f4c0:	7bfb      	ldrb	r3, [r7, #15]
 800f4c2:	4a0a      	ldr	r2, [pc, #40]	@ (800f4ec <disk_read+0x3c>)
 800f4c4:	009b      	lsls	r3, r3, #2
 800f4c6:	4413      	add	r3, r2
 800f4c8:	685b      	ldr	r3, [r3, #4]
 800f4ca:	689c      	ldr	r4, [r3, #8]
 800f4cc:	7bfb      	ldrb	r3, [r7, #15]
 800f4ce:	4a07      	ldr	r2, [pc, #28]	@ (800f4ec <disk_read+0x3c>)
 800f4d0:	4413      	add	r3, r2
 800f4d2:	7a18      	ldrb	r0, [r3, #8]
 800f4d4:	683b      	ldr	r3, [r7, #0]
 800f4d6:	687a      	ldr	r2, [r7, #4]
 800f4d8:	68b9      	ldr	r1, [r7, #8]
 800f4da:	47a0      	blx	r4
 800f4dc:	4603      	mov	r3, r0
 800f4de:	75fb      	strb	r3, [r7, #23]
  return res;
 800f4e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	371c      	adds	r7, #28
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd90      	pop	{r4, r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	24002ef8 	.word	0x24002ef8

0800f4f0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f4f0:	b590      	push	{r4, r7, lr}
 800f4f2:	b087      	sub	sp, #28
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	60b9      	str	r1, [r7, #8]
 800f4f8:	607a      	str	r2, [r7, #4]
 800f4fa:	603b      	str	r3, [r7, #0]
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f500:	7bfb      	ldrb	r3, [r7, #15]
 800f502:	4a0a      	ldr	r2, [pc, #40]	@ (800f52c <disk_write+0x3c>)
 800f504:	009b      	lsls	r3, r3, #2
 800f506:	4413      	add	r3, r2
 800f508:	685b      	ldr	r3, [r3, #4]
 800f50a:	68dc      	ldr	r4, [r3, #12]
 800f50c:	7bfb      	ldrb	r3, [r7, #15]
 800f50e:	4a07      	ldr	r2, [pc, #28]	@ (800f52c <disk_write+0x3c>)
 800f510:	4413      	add	r3, r2
 800f512:	7a18      	ldrb	r0, [r3, #8]
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	687a      	ldr	r2, [r7, #4]
 800f518:	68b9      	ldr	r1, [r7, #8]
 800f51a:	47a0      	blx	r4
 800f51c:	4603      	mov	r3, r0
 800f51e:	75fb      	strb	r3, [r7, #23]
  return res;
 800f520:	7dfb      	ldrb	r3, [r7, #23]
}
 800f522:	4618      	mov	r0, r3
 800f524:	371c      	adds	r7, #28
 800f526:	46bd      	mov	sp, r7
 800f528:	bd90      	pop	{r4, r7, pc}
 800f52a:	bf00      	nop
 800f52c:	24002ef8 	.word	0x24002ef8

0800f530 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f530:	b580      	push	{r7, lr}
 800f532:	b084      	sub	sp, #16
 800f534:	af00      	add	r7, sp, #0
 800f536:	4603      	mov	r3, r0
 800f538:	603a      	str	r2, [r7, #0]
 800f53a:	71fb      	strb	r3, [r7, #7]
 800f53c:	460b      	mov	r3, r1
 800f53e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f540:	79fb      	ldrb	r3, [r7, #7]
 800f542:	4a09      	ldr	r2, [pc, #36]	@ (800f568 <disk_ioctl+0x38>)
 800f544:	009b      	lsls	r3, r3, #2
 800f546:	4413      	add	r3, r2
 800f548:	685b      	ldr	r3, [r3, #4]
 800f54a:	691b      	ldr	r3, [r3, #16]
 800f54c:	79fa      	ldrb	r2, [r7, #7]
 800f54e:	4906      	ldr	r1, [pc, #24]	@ (800f568 <disk_ioctl+0x38>)
 800f550:	440a      	add	r2, r1
 800f552:	7a10      	ldrb	r0, [r2, #8]
 800f554:	79b9      	ldrb	r1, [r7, #6]
 800f556:	683a      	ldr	r2, [r7, #0]
 800f558:	4798      	blx	r3
 800f55a:	4603      	mov	r3, r0
 800f55c:	73fb      	strb	r3, [r7, #15]
  return res;
 800f55e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3710      	adds	r7, #16
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}
 800f568:	24002ef8 	.word	0x24002ef8

0800f56c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f56c:	b480      	push	{r7}
 800f56e:	b085      	sub	sp, #20
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	3301      	adds	r3, #1
 800f578:	781b      	ldrb	r3, [r3, #0]
 800f57a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f57c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f580:	021b      	lsls	r3, r3, #8
 800f582:	b21a      	sxth	r2, r3
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	781b      	ldrb	r3, [r3, #0]
 800f588:	b21b      	sxth	r3, r3
 800f58a:	4313      	orrs	r3, r2
 800f58c:	b21b      	sxth	r3, r3
 800f58e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f590:	89fb      	ldrh	r3, [r7, #14]
}
 800f592:	4618      	mov	r0, r3
 800f594:	3714      	adds	r7, #20
 800f596:	46bd      	mov	sp, r7
 800f598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f59c:	4770      	bx	lr

0800f59e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f59e:	b480      	push	{r7}
 800f5a0:	b085      	sub	sp, #20
 800f5a2:	af00      	add	r7, sp, #0
 800f5a4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	3303      	adds	r3, #3
 800f5aa:	781b      	ldrb	r3, [r3, #0]
 800f5ac:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	021b      	lsls	r3, r3, #8
 800f5b2:	687a      	ldr	r2, [r7, #4]
 800f5b4:	3202      	adds	r2, #2
 800f5b6:	7812      	ldrb	r2, [r2, #0]
 800f5b8:	4313      	orrs	r3, r2
 800f5ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	021b      	lsls	r3, r3, #8
 800f5c0:	687a      	ldr	r2, [r7, #4]
 800f5c2:	3201      	adds	r2, #1
 800f5c4:	7812      	ldrb	r2, [r2, #0]
 800f5c6:	4313      	orrs	r3, r2
 800f5c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	021b      	lsls	r3, r3, #8
 800f5ce:	687a      	ldr	r2, [r7, #4]
 800f5d0:	7812      	ldrb	r2, [r2, #0]
 800f5d2:	4313      	orrs	r3, r2
 800f5d4:	60fb      	str	r3, [r7, #12]
	return rv;
 800f5d6:	68fb      	ldr	r3, [r7, #12]
}
 800f5d8:	4618      	mov	r0, r3
 800f5da:	3714      	adds	r7, #20
 800f5dc:	46bd      	mov	sp, r7
 800f5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5e2:	4770      	bx	lr

0800f5e4 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f5e4:	b480      	push	{r7}
 800f5e6:	b083      	sub	sp, #12
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
 800f5ec:	460b      	mov	r3, r1
 800f5ee:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	1c5a      	adds	r2, r3, #1
 800f5f4:	607a      	str	r2, [r7, #4]
 800f5f6:	887a      	ldrh	r2, [r7, #2]
 800f5f8:	b2d2      	uxtb	r2, r2
 800f5fa:	701a      	strb	r2, [r3, #0]
 800f5fc:	887b      	ldrh	r3, [r7, #2]
 800f5fe:	0a1b      	lsrs	r3, r3, #8
 800f600:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	1c5a      	adds	r2, r3, #1
 800f606:	607a      	str	r2, [r7, #4]
 800f608:	887a      	ldrh	r2, [r7, #2]
 800f60a:	b2d2      	uxtb	r2, r2
 800f60c:	701a      	strb	r2, [r3, #0]
}
 800f60e:	bf00      	nop
 800f610:	370c      	adds	r7, #12
 800f612:	46bd      	mov	sp, r7
 800f614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f618:	4770      	bx	lr

0800f61a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f61a:	b480      	push	{r7}
 800f61c:	b083      	sub	sp, #12
 800f61e:	af00      	add	r7, sp, #0
 800f620:	6078      	str	r0, [r7, #4]
 800f622:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	1c5a      	adds	r2, r3, #1
 800f628:	607a      	str	r2, [r7, #4]
 800f62a:	683a      	ldr	r2, [r7, #0]
 800f62c:	b2d2      	uxtb	r2, r2
 800f62e:	701a      	strb	r2, [r3, #0]
 800f630:	683b      	ldr	r3, [r7, #0]
 800f632:	0a1b      	lsrs	r3, r3, #8
 800f634:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	1c5a      	adds	r2, r3, #1
 800f63a:	607a      	str	r2, [r7, #4]
 800f63c:	683a      	ldr	r2, [r7, #0]
 800f63e:	b2d2      	uxtb	r2, r2
 800f640:	701a      	strb	r2, [r3, #0]
 800f642:	683b      	ldr	r3, [r7, #0]
 800f644:	0a1b      	lsrs	r3, r3, #8
 800f646:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	1c5a      	adds	r2, r3, #1
 800f64c:	607a      	str	r2, [r7, #4]
 800f64e:	683a      	ldr	r2, [r7, #0]
 800f650:	b2d2      	uxtb	r2, r2
 800f652:	701a      	strb	r2, [r3, #0]
 800f654:	683b      	ldr	r3, [r7, #0]
 800f656:	0a1b      	lsrs	r3, r3, #8
 800f658:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	1c5a      	adds	r2, r3, #1
 800f65e:	607a      	str	r2, [r7, #4]
 800f660:	683a      	ldr	r2, [r7, #0]
 800f662:	b2d2      	uxtb	r2, r2
 800f664:	701a      	strb	r2, [r3, #0]
}
 800f666:	bf00      	nop
 800f668:	370c      	adds	r7, #12
 800f66a:	46bd      	mov	sp, r7
 800f66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f670:	4770      	bx	lr

0800f672 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f672:	b480      	push	{r7}
 800f674:	b087      	sub	sp, #28
 800f676:	af00      	add	r7, sp, #0
 800f678:	60f8      	str	r0, [r7, #12]
 800f67a:	60b9      	str	r1, [r7, #8]
 800f67c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f682:	68bb      	ldr	r3, [r7, #8]
 800f684:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d00d      	beq.n	800f6a8 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f68c:	693a      	ldr	r2, [r7, #16]
 800f68e:	1c53      	adds	r3, r2, #1
 800f690:	613b      	str	r3, [r7, #16]
 800f692:	697b      	ldr	r3, [r7, #20]
 800f694:	1c59      	adds	r1, r3, #1
 800f696:	6179      	str	r1, [r7, #20]
 800f698:	7812      	ldrb	r2, [r2, #0]
 800f69a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	3b01      	subs	r3, #1
 800f6a0:	607b      	str	r3, [r7, #4]
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d1f1      	bne.n	800f68c <mem_cpy+0x1a>
	}
}
 800f6a8:	bf00      	nop
 800f6aa:	371c      	adds	r7, #28
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b2:	4770      	bx	lr

0800f6b4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f6b4:	b480      	push	{r7}
 800f6b6:	b087      	sub	sp, #28
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	60f8      	str	r0, [r7, #12]
 800f6bc:	60b9      	str	r1, [r7, #8]
 800f6be:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f6c4:	697b      	ldr	r3, [r7, #20]
 800f6c6:	1c5a      	adds	r2, r3, #1
 800f6c8:	617a      	str	r2, [r7, #20]
 800f6ca:	68ba      	ldr	r2, [r7, #8]
 800f6cc:	b2d2      	uxtb	r2, r2
 800f6ce:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	3b01      	subs	r3, #1
 800f6d4:	607b      	str	r3, [r7, #4]
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d1f3      	bne.n	800f6c4 <mem_set+0x10>
}
 800f6dc:	bf00      	nop
 800f6de:	bf00      	nop
 800f6e0:	371c      	adds	r7, #28
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e8:	4770      	bx	lr

0800f6ea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f6ea:	b480      	push	{r7}
 800f6ec:	b089      	sub	sp, #36	@ 0x24
 800f6ee:	af00      	add	r7, sp, #0
 800f6f0:	60f8      	str	r0, [r7, #12]
 800f6f2:	60b9      	str	r1, [r7, #8]
 800f6f4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	61fb      	str	r3, [r7, #28]
 800f6fa:	68bb      	ldr	r3, [r7, #8]
 800f6fc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f6fe:	2300      	movs	r3, #0
 800f700:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f702:	69fb      	ldr	r3, [r7, #28]
 800f704:	1c5a      	adds	r2, r3, #1
 800f706:	61fa      	str	r2, [r7, #28]
 800f708:	781b      	ldrb	r3, [r3, #0]
 800f70a:	4619      	mov	r1, r3
 800f70c:	69bb      	ldr	r3, [r7, #24]
 800f70e:	1c5a      	adds	r2, r3, #1
 800f710:	61ba      	str	r2, [r7, #24]
 800f712:	781b      	ldrb	r3, [r3, #0]
 800f714:	1acb      	subs	r3, r1, r3
 800f716:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	3b01      	subs	r3, #1
 800f71c:	607b      	str	r3, [r7, #4]
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d002      	beq.n	800f72a <mem_cmp+0x40>
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	2b00      	cmp	r3, #0
 800f728:	d0eb      	beq.n	800f702 <mem_cmp+0x18>

	return r;
 800f72a:	697b      	ldr	r3, [r7, #20]
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3724      	adds	r7, #36	@ 0x24
 800f730:	46bd      	mov	sp, r7
 800f732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f736:	4770      	bx	lr

0800f738 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f738:	b480      	push	{r7}
 800f73a:	b083      	sub	sp, #12
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
 800f740:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f742:	e002      	b.n	800f74a <chk_chr+0x12>
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	3301      	adds	r3, #1
 800f748:	607b      	str	r3, [r7, #4]
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d005      	beq.n	800f75e <chk_chr+0x26>
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	781b      	ldrb	r3, [r3, #0]
 800f756:	461a      	mov	r2, r3
 800f758:	683b      	ldr	r3, [r7, #0]
 800f75a:	4293      	cmp	r3, r2
 800f75c:	d1f2      	bne.n	800f744 <chk_chr+0xc>
	return *str;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	781b      	ldrb	r3, [r3, #0]
}
 800f762:	4618      	mov	r0, r3
 800f764:	370c      	adds	r7, #12
 800f766:	46bd      	mov	sp, r7
 800f768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76c:	4770      	bx	lr

0800f76e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800f76e:	b580      	push	{r7, lr}
 800f770:	b082      	sub	sp, #8
 800f772:	af00      	add	r7, sp, #0
 800f774:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d009      	beq.n	800f790 <lock_fs+0x22>
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	695b      	ldr	r3, [r3, #20]
 800f780:	4618      	mov	r0, r3
 800f782:	f003 f93a 	bl	80129fa <ff_req_grant>
 800f786:	4603      	mov	r3, r0
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d001      	beq.n	800f790 <lock_fs+0x22>
 800f78c:	2301      	movs	r3, #1
 800f78e:	e000      	b.n	800f792 <lock_fs+0x24>
 800f790:	2300      	movs	r3, #0
}
 800f792:	4618      	mov	r0, r3
 800f794:	3708      	adds	r7, #8
 800f796:	46bd      	mov	sp, r7
 800f798:	bd80      	pop	{r7, pc}

0800f79a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800f79a:	b580      	push	{r7, lr}
 800f79c:	b082      	sub	sp, #8
 800f79e:	af00      	add	r7, sp, #0
 800f7a0:	6078      	str	r0, [r7, #4]
 800f7a2:	460b      	mov	r3, r1
 800f7a4:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d00d      	beq.n	800f7c8 <unlock_fs+0x2e>
 800f7ac:	78fb      	ldrb	r3, [r7, #3]
 800f7ae:	2b0c      	cmp	r3, #12
 800f7b0:	d00a      	beq.n	800f7c8 <unlock_fs+0x2e>
 800f7b2:	78fb      	ldrb	r3, [r7, #3]
 800f7b4:	2b0b      	cmp	r3, #11
 800f7b6:	d007      	beq.n	800f7c8 <unlock_fs+0x2e>
 800f7b8:	78fb      	ldrb	r3, [r7, #3]
 800f7ba:	2b0f      	cmp	r3, #15
 800f7bc:	d004      	beq.n	800f7c8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	695b      	ldr	r3, [r3, #20]
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	f003 f92e 	bl	8012a24 <ff_rel_grant>
	}
}
 800f7c8:	bf00      	nop
 800f7ca:	3708      	adds	r7, #8
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}

0800f7d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b085      	sub	sp, #20
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
 800f7d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f7da:	2300      	movs	r3, #0
 800f7dc:	60bb      	str	r3, [r7, #8]
 800f7de:	68bb      	ldr	r3, [r7, #8]
 800f7e0:	60fb      	str	r3, [r7, #12]
 800f7e2:	e029      	b.n	800f838 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f7e4:	4a27      	ldr	r2, [pc, #156]	@ (800f884 <chk_lock+0xb4>)
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	011b      	lsls	r3, r3, #4
 800f7ea:	4413      	add	r3, r2
 800f7ec:	681b      	ldr	r3, [r3, #0]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d01d      	beq.n	800f82e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f7f2:	4a24      	ldr	r2, [pc, #144]	@ (800f884 <chk_lock+0xb4>)
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	011b      	lsls	r3, r3, #4
 800f7f8:	4413      	add	r3, r2
 800f7fa:	681a      	ldr	r2, [r3, #0]
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	429a      	cmp	r2, r3
 800f802:	d116      	bne.n	800f832 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f804:	4a1f      	ldr	r2, [pc, #124]	@ (800f884 <chk_lock+0xb4>)
 800f806:	68fb      	ldr	r3, [r7, #12]
 800f808:	011b      	lsls	r3, r3, #4
 800f80a:	4413      	add	r3, r2
 800f80c:	3304      	adds	r3, #4
 800f80e:	681a      	ldr	r2, [r3, #0]
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f814:	429a      	cmp	r2, r3
 800f816:	d10c      	bne.n	800f832 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f818:	4a1a      	ldr	r2, [pc, #104]	@ (800f884 <chk_lock+0xb4>)
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	011b      	lsls	r3, r3, #4
 800f81e:	4413      	add	r3, r2
 800f820:	3308      	adds	r3, #8
 800f822:	681a      	ldr	r2, [r3, #0]
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f828:	429a      	cmp	r2, r3
 800f82a:	d102      	bne.n	800f832 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f82c:	e007      	b.n	800f83e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f82e:	2301      	movs	r3, #1
 800f830:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	3301      	adds	r3, #1
 800f836:	60fb      	str	r3, [r7, #12]
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	2b01      	cmp	r3, #1
 800f83c:	d9d2      	bls.n	800f7e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	2b02      	cmp	r3, #2
 800f842:	d109      	bne.n	800f858 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f844:	68bb      	ldr	r3, [r7, #8]
 800f846:	2b00      	cmp	r3, #0
 800f848:	d102      	bne.n	800f850 <chk_lock+0x80>
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	2b02      	cmp	r3, #2
 800f84e:	d101      	bne.n	800f854 <chk_lock+0x84>
 800f850:	2300      	movs	r3, #0
 800f852:	e010      	b.n	800f876 <chk_lock+0xa6>
 800f854:	2312      	movs	r3, #18
 800f856:	e00e      	b.n	800f876 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f858:	683b      	ldr	r3, [r7, #0]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d108      	bne.n	800f870 <chk_lock+0xa0>
 800f85e:	4a09      	ldr	r2, [pc, #36]	@ (800f884 <chk_lock+0xb4>)
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	011b      	lsls	r3, r3, #4
 800f864:	4413      	add	r3, r2
 800f866:	330c      	adds	r3, #12
 800f868:	881b      	ldrh	r3, [r3, #0]
 800f86a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f86e:	d101      	bne.n	800f874 <chk_lock+0xa4>
 800f870:	2310      	movs	r3, #16
 800f872:	e000      	b.n	800f876 <chk_lock+0xa6>
 800f874:	2300      	movs	r3, #0
}
 800f876:	4618      	mov	r0, r3
 800f878:	3714      	adds	r7, #20
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr
 800f882:	bf00      	nop
 800f884:	24002ed8 	.word	0x24002ed8

0800f888 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f888:	b480      	push	{r7}
 800f88a:	b083      	sub	sp, #12
 800f88c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f88e:	2300      	movs	r3, #0
 800f890:	607b      	str	r3, [r7, #4]
 800f892:	e002      	b.n	800f89a <enq_lock+0x12>
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	3301      	adds	r3, #1
 800f898:	607b      	str	r3, [r7, #4]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	2b01      	cmp	r3, #1
 800f89e:	d806      	bhi.n	800f8ae <enq_lock+0x26>
 800f8a0:	4a09      	ldr	r2, [pc, #36]	@ (800f8c8 <enq_lock+0x40>)
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	011b      	lsls	r3, r3, #4
 800f8a6:	4413      	add	r3, r2
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d1f2      	bne.n	800f894 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	2b02      	cmp	r3, #2
 800f8b2:	bf14      	ite	ne
 800f8b4:	2301      	movne	r3, #1
 800f8b6:	2300      	moveq	r3, #0
 800f8b8:	b2db      	uxtb	r3, r3
}
 800f8ba:	4618      	mov	r0, r3
 800f8bc:	370c      	adds	r7, #12
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c4:	4770      	bx	lr
 800f8c6:	bf00      	nop
 800f8c8:	24002ed8 	.word	0x24002ed8

0800f8cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f8cc:	b480      	push	{r7}
 800f8ce:	b085      	sub	sp, #20
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
 800f8d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	60fb      	str	r3, [r7, #12]
 800f8da:	e01f      	b.n	800f91c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f8dc:	4a41      	ldr	r2, [pc, #260]	@ (800f9e4 <inc_lock+0x118>)
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	011b      	lsls	r3, r3, #4
 800f8e2:	4413      	add	r3, r2
 800f8e4:	681a      	ldr	r2, [r3, #0]
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	429a      	cmp	r2, r3
 800f8ec:	d113      	bne.n	800f916 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f8ee:	4a3d      	ldr	r2, [pc, #244]	@ (800f9e4 <inc_lock+0x118>)
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	011b      	lsls	r3, r3, #4
 800f8f4:	4413      	add	r3, r2
 800f8f6:	3304      	adds	r3, #4
 800f8f8:	681a      	ldr	r2, [r3, #0]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f8fe:	429a      	cmp	r2, r3
 800f900:	d109      	bne.n	800f916 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f902:	4a38      	ldr	r2, [pc, #224]	@ (800f9e4 <inc_lock+0x118>)
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	011b      	lsls	r3, r3, #4
 800f908:	4413      	add	r3, r2
 800f90a:	3308      	adds	r3, #8
 800f90c:	681a      	ldr	r2, [r3, #0]
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f912:	429a      	cmp	r2, r3
 800f914:	d006      	beq.n	800f924 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	3301      	adds	r3, #1
 800f91a:	60fb      	str	r3, [r7, #12]
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	2b01      	cmp	r3, #1
 800f920:	d9dc      	bls.n	800f8dc <inc_lock+0x10>
 800f922:	e000      	b.n	800f926 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f924:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	2b02      	cmp	r3, #2
 800f92a:	d132      	bne.n	800f992 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f92c:	2300      	movs	r3, #0
 800f92e:	60fb      	str	r3, [r7, #12]
 800f930:	e002      	b.n	800f938 <inc_lock+0x6c>
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	3301      	adds	r3, #1
 800f936:	60fb      	str	r3, [r7, #12]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	2b01      	cmp	r3, #1
 800f93c:	d806      	bhi.n	800f94c <inc_lock+0x80>
 800f93e:	4a29      	ldr	r2, [pc, #164]	@ (800f9e4 <inc_lock+0x118>)
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	011b      	lsls	r3, r3, #4
 800f944:	4413      	add	r3, r2
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d1f2      	bne.n	800f932 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	2b02      	cmp	r3, #2
 800f950:	d101      	bne.n	800f956 <inc_lock+0x8a>
 800f952:	2300      	movs	r3, #0
 800f954:	e040      	b.n	800f9d8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681a      	ldr	r2, [r3, #0]
 800f95a:	4922      	ldr	r1, [pc, #136]	@ (800f9e4 <inc_lock+0x118>)
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	011b      	lsls	r3, r3, #4
 800f960:	440b      	add	r3, r1
 800f962:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	689a      	ldr	r2, [r3, #8]
 800f968:	491e      	ldr	r1, [pc, #120]	@ (800f9e4 <inc_lock+0x118>)
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	011b      	lsls	r3, r3, #4
 800f96e:	440b      	add	r3, r1
 800f970:	3304      	adds	r3, #4
 800f972:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	695a      	ldr	r2, [r3, #20]
 800f978:	491a      	ldr	r1, [pc, #104]	@ (800f9e4 <inc_lock+0x118>)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	011b      	lsls	r3, r3, #4
 800f97e:	440b      	add	r3, r1
 800f980:	3308      	adds	r3, #8
 800f982:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f984:	4a17      	ldr	r2, [pc, #92]	@ (800f9e4 <inc_lock+0x118>)
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	011b      	lsls	r3, r3, #4
 800f98a:	4413      	add	r3, r2
 800f98c:	330c      	adds	r3, #12
 800f98e:	2200      	movs	r2, #0
 800f990:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d009      	beq.n	800f9ac <inc_lock+0xe0>
 800f998:	4a12      	ldr	r2, [pc, #72]	@ (800f9e4 <inc_lock+0x118>)
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	011b      	lsls	r3, r3, #4
 800f99e:	4413      	add	r3, r2
 800f9a0:	330c      	adds	r3, #12
 800f9a2:	881b      	ldrh	r3, [r3, #0]
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d001      	beq.n	800f9ac <inc_lock+0xe0>
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	e015      	b.n	800f9d8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d108      	bne.n	800f9c4 <inc_lock+0xf8>
 800f9b2:	4a0c      	ldr	r2, [pc, #48]	@ (800f9e4 <inc_lock+0x118>)
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	011b      	lsls	r3, r3, #4
 800f9b8:	4413      	add	r3, r2
 800f9ba:	330c      	adds	r3, #12
 800f9bc:	881b      	ldrh	r3, [r3, #0]
 800f9be:	3301      	adds	r3, #1
 800f9c0:	b29a      	uxth	r2, r3
 800f9c2:	e001      	b.n	800f9c8 <inc_lock+0xfc>
 800f9c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f9c8:	4906      	ldr	r1, [pc, #24]	@ (800f9e4 <inc_lock+0x118>)
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	011b      	lsls	r3, r3, #4
 800f9ce:	440b      	add	r3, r1
 800f9d0:	330c      	adds	r3, #12
 800f9d2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	3301      	adds	r3, #1
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	3714      	adds	r7, #20
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e2:	4770      	bx	lr
 800f9e4:	24002ed8 	.word	0x24002ed8

0800f9e8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f9e8:	b480      	push	{r7}
 800f9ea:	b085      	sub	sp, #20
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	3b01      	subs	r3, #1
 800f9f4:	607b      	str	r3, [r7, #4]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2b01      	cmp	r3, #1
 800f9fa:	d825      	bhi.n	800fa48 <dec_lock+0x60>
		n = Files[i].ctr;
 800f9fc:	4a17      	ldr	r2, [pc, #92]	@ (800fa5c <dec_lock+0x74>)
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	011b      	lsls	r3, r3, #4
 800fa02:	4413      	add	r3, r2
 800fa04:	330c      	adds	r3, #12
 800fa06:	881b      	ldrh	r3, [r3, #0]
 800fa08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fa0a:	89fb      	ldrh	r3, [r7, #14]
 800fa0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa10:	d101      	bne.n	800fa16 <dec_lock+0x2e>
 800fa12:	2300      	movs	r3, #0
 800fa14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800fa16:	89fb      	ldrh	r3, [r7, #14]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d002      	beq.n	800fa22 <dec_lock+0x3a>
 800fa1c:	89fb      	ldrh	r3, [r7, #14]
 800fa1e:	3b01      	subs	r3, #1
 800fa20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fa22:	4a0e      	ldr	r2, [pc, #56]	@ (800fa5c <dec_lock+0x74>)
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	011b      	lsls	r3, r3, #4
 800fa28:	4413      	add	r3, r2
 800fa2a:	330c      	adds	r3, #12
 800fa2c:	89fa      	ldrh	r2, [r7, #14]
 800fa2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fa30:	89fb      	ldrh	r3, [r7, #14]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d105      	bne.n	800fa42 <dec_lock+0x5a>
 800fa36:	4a09      	ldr	r2, [pc, #36]	@ (800fa5c <dec_lock+0x74>)
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	011b      	lsls	r3, r3, #4
 800fa3c:	4413      	add	r3, r2
 800fa3e:	2200      	movs	r2, #0
 800fa40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fa42:	2300      	movs	r3, #0
 800fa44:	737b      	strb	r3, [r7, #13]
 800fa46:	e001      	b.n	800fa4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fa48:	2302      	movs	r3, #2
 800fa4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fa4c:	7b7b      	ldrb	r3, [r7, #13]
}
 800fa4e:	4618      	mov	r0, r3
 800fa50:	3714      	adds	r7, #20
 800fa52:	46bd      	mov	sp, r7
 800fa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa58:	4770      	bx	lr
 800fa5a:	bf00      	nop
 800fa5c:	24002ed8 	.word	0x24002ed8

0800fa60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fa60:	b480      	push	{r7}
 800fa62:	b085      	sub	sp, #20
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fa68:	2300      	movs	r3, #0
 800fa6a:	60fb      	str	r3, [r7, #12]
 800fa6c:	e010      	b.n	800fa90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fa6e:	4a0d      	ldr	r2, [pc, #52]	@ (800faa4 <clear_lock+0x44>)
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	011b      	lsls	r3, r3, #4
 800fa74:	4413      	add	r3, r2
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	687a      	ldr	r2, [r7, #4]
 800fa7a:	429a      	cmp	r2, r3
 800fa7c:	d105      	bne.n	800fa8a <clear_lock+0x2a>
 800fa7e:	4a09      	ldr	r2, [pc, #36]	@ (800faa4 <clear_lock+0x44>)
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	011b      	lsls	r3, r3, #4
 800fa84:	4413      	add	r3, r2
 800fa86:	2200      	movs	r2, #0
 800fa88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	3301      	adds	r3, #1
 800fa8e:	60fb      	str	r3, [r7, #12]
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	2b01      	cmp	r3, #1
 800fa94:	d9eb      	bls.n	800fa6e <clear_lock+0xe>
	}
}
 800fa96:	bf00      	nop
 800fa98:	bf00      	nop
 800fa9a:	3714      	adds	r7, #20
 800fa9c:	46bd      	mov	sp, r7
 800fa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa2:	4770      	bx	lr
 800faa4:	24002ed8 	.word	0x24002ed8

0800faa8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b086      	sub	sp, #24
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fab0:	2300      	movs	r3, #0
 800fab2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	78db      	ldrb	r3, [r3, #3]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d034      	beq.n	800fb26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fac0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	7858      	ldrb	r0, [r3, #1]
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800facc:	2301      	movs	r3, #1
 800face:	697a      	ldr	r2, [r7, #20]
 800fad0:	f7ff fd0e 	bl	800f4f0 <disk_write>
 800fad4:	4603      	mov	r3, r0
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d002      	beq.n	800fae0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800fada:	2301      	movs	r3, #1
 800fadc:	73fb      	strb	r3, [r7, #15]
 800fade:	e022      	b.n	800fb26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	2200      	movs	r2, #0
 800fae4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faea:	697a      	ldr	r2, [r7, #20]
 800faec:	1ad2      	subs	r2, r2, r3
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800faf2:	429a      	cmp	r2, r3
 800faf4:	d217      	bcs.n	800fb26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	789b      	ldrb	r3, [r3, #2]
 800fafa:	613b      	str	r3, [r7, #16]
 800fafc:	e010      	b.n	800fb20 <sync_window+0x78>
					wsect += fs->fsize;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb02:	697a      	ldr	r2, [r7, #20]
 800fb04:	4413      	add	r3, r2
 800fb06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	7858      	ldrb	r0, [r3, #1]
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fb12:	2301      	movs	r3, #1
 800fb14:	697a      	ldr	r2, [r7, #20]
 800fb16:	f7ff fceb 	bl	800f4f0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fb1a:	693b      	ldr	r3, [r7, #16]
 800fb1c:	3b01      	subs	r3, #1
 800fb1e:	613b      	str	r3, [r7, #16]
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	2b01      	cmp	r3, #1
 800fb24:	d8eb      	bhi.n	800fafe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fb26:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb28:	4618      	mov	r0, r3
 800fb2a:	3718      	adds	r7, #24
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	bd80      	pop	{r7, pc}

0800fb30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b084      	sub	sp, #16
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
 800fb38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fb3a:	2300      	movs	r3, #0
 800fb3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb42:	683a      	ldr	r2, [r7, #0]
 800fb44:	429a      	cmp	r2, r3
 800fb46:	d01b      	beq.n	800fb80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800fb48:	6878      	ldr	r0, [r7, #4]
 800fb4a:	f7ff ffad 	bl	800faa8 <sync_window>
 800fb4e:	4603      	mov	r3, r0
 800fb50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800fb52:	7bfb      	ldrb	r3, [r7, #15]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d113      	bne.n	800fb80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	7858      	ldrb	r0, [r3, #1]
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fb62:	2301      	movs	r3, #1
 800fb64:	683a      	ldr	r2, [r7, #0]
 800fb66:	f7ff fca3 	bl	800f4b0 <disk_read>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d004      	beq.n	800fb7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800fb70:	f04f 33ff 	mov.w	r3, #4294967295
 800fb74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800fb76:	2301      	movs	r3, #1
 800fb78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	683a      	ldr	r2, [r7, #0]
 800fb7e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
	return res;
 800fb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	3710      	adds	r7, #16
 800fb86:	46bd      	mov	sp, r7
 800fb88:	bd80      	pop	{r7, pc}
	...

0800fb8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	b084      	sub	sp, #16
 800fb90:	af00      	add	r7, sp, #0
 800fb92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800fb94:	6878      	ldr	r0, [r7, #4]
 800fb96:	f7ff ff87 	bl	800faa8 <sync_window>
 800fb9a:	4603      	mov	r3, r0
 800fb9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800fb9e:	7bfb      	ldrb	r3, [r7, #15]
 800fba0:	2b00      	cmp	r3, #0
 800fba2:	d159      	bne.n	800fc58 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	2b03      	cmp	r3, #3
 800fbaa:	d149      	bne.n	800fc40 <sync_fs+0xb4>
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	791b      	ldrb	r3, [r3, #4]
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d145      	bne.n	800fc40 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	899b      	ldrh	r3, [r3, #12]
 800fbbe:	461a      	mov	r2, r3
 800fbc0:	2100      	movs	r1, #0
 800fbc2:	f7ff fd77 	bl	800f6b4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	333c      	adds	r3, #60	@ 0x3c
 800fbca:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800fbce:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7ff fd06 	bl	800f5e4 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	333c      	adds	r3, #60	@ 0x3c
 800fbdc:	4921      	ldr	r1, [pc, #132]	@ (800fc64 <sync_fs+0xd8>)
 800fbde:	4618      	mov	r0, r3
 800fbe0:	f7ff fd1b 	bl	800f61a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	333c      	adds	r3, #60	@ 0x3c
 800fbe8:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800fbec:	491e      	ldr	r1, [pc, #120]	@ (800fc68 <sync_fs+0xdc>)
 800fbee:	4618      	mov	r0, r3
 800fbf0:	f7ff fd13 	bl	800f61a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	333c      	adds	r3, #60	@ 0x3c
 800fbf8:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	69db      	ldr	r3, [r3, #28]
 800fc00:	4619      	mov	r1, r3
 800fc02:	4610      	mov	r0, r2
 800fc04:	f7ff fd09 	bl	800f61a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	333c      	adds	r3, #60	@ 0x3c
 800fc0c:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	699b      	ldr	r3, [r3, #24]
 800fc14:	4619      	mov	r1, r3
 800fc16:	4610      	mov	r0, r2
 800fc18:	f7ff fcff 	bl	800f61a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc20:	1c5a      	adds	r2, r3, #1
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	639a      	str	r2, [r3, #56]	@ 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	7858      	ldrb	r0, [r3, #1]
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc34:	2301      	movs	r3, #1
 800fc36:	f7ff fc5b 	bl	800f4f0 <disk_write>
			fs->fsi_flag = 0;
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	2200      	movs	r2, #0
 800fc3e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	785b      	ldrb	r3, [r3, #1]
 800fc44:	2200      	movs	r2, #0
 800fc46:	2100      	movs	r1, #0
 800fc48:	4618      	mov	r0, r3
 800fc4a:	f7ff fc71 	bl	800f530 <disk_ioctl>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d001      	beq.n	800fc58 <sync_fs+0xcc>
 800fc54:	2301      	movs	r3, #1
 800fc56:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fc58:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	3710      	adds	r7, #16
 800fc5e:	46bd      	mov	sp, r7
 800fc60:	bd80      	pop	{r7, pc}
 800fc62:	bf00      	nop
 800fc64:	41615252 	.word	0x41615252
 800fc68:	61417272 	.word	0x61417272

0800fc6c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fc6c:	b480      	push	{r7}
 800fc6e:	b083      	sub	sp, #12
 800fc70:	af00      	add	r7, sp, #0
 800fc72:	6078      	str	r0, [r7, #4]
 800fc74:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	3b02      	subs	r3, #2
 800fc7a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6a1b      	ldr	r3, [r3, #32]
 800fc80:	3b02      	subs	r3, #2
 800fc82:	683a      	ldr	r2, [r7, #0]
 800fc84:	429a      	cmp	r2, r3
 800fc86:	d301      	bcc.n	800fc8c <clust2sect+0x20>
 800fc88:	2300      	movs	r3, #0
 800fc8a:	e008      	b.n	800fc9e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	895b      	ldrh	r3, [r3, #10]
 800fc90:	461a      	mov	r2, r3
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	fb03 f202 	mul.w	r2, r3, r2
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc9c:	4413      	add	r3, r2
}
 800fc9e:	4618      	mov	r0, r3
 800fca0:	370c      	adds	r7, #12
 800fca2:	46bd      	mov	sp, r7
 800fca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca8:	4770      	bx	lr

0800fcaa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fcaa:	b580      	push	{r7, lr}
 800fcac:	b086      	sub	sp, #24
 800fcae:	af00      	add	r7, sp, #0
 800fcb0:	6078      	str	r0, [r7, #4]
 800fcb2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fcba:	683b      	ldr	r3, [r7, #0]
 800fcbc:	2b01      	cmp	r3, #1
 800fcbe:	d904      	bls.n	800fcca <get_fat+0x20>
 800fcc0:	693b      	ldr	r3, [r7, #16]
 800fcc2:	6a1b      	ldr	r3, [r3, #32]
 800fcc4:	683a      	ldr	r2, [r7, #0]
 800fcc6:	429a      	cmp	r2, r3
 800fcc8:	d302      	bcc.n	800fcd0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fcca:	2301      	movs	r3, #1
 800fccc:	617b      	str	r3, [r7, #20]
 800fcce:	e0ba      	b.n	800fe46 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fcd0:	f04f 33ff 	mov.w	r3, #4294967295
 800fcd4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fcd6:	693b      	ldr	r3, [r7, #16]
 800fcd8:	781b      	ldrb	r3, [r3, #0]
 800fcda:	2b03      	cmp	r3, #3
 800fcdc:	f000 8082 	beq.w	800fde4 <get_fat+0x13a>
 800fce0:	2b03      	cmp	r3, #3
 800fce2:	f300 80a6 	bgt.w	800fe32 <get_fat+0x188>
 800fce6:	2b01      	cmp	r3, #1
 800fce8:	d002      	beq.n	800fcf0 <get_fat+0x46>
 800fcea:	2b02      	cmp	r3, #2
 800fcec:	d055      	beq.n	800fd9a <get_fat+0xf0>
 800fcee:	e0a0      	b.n	800fe32 <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fcf0:	683b      	ldr	r3, [r7, #0]
 800fcf2:	60fb      	str	r3, [r7, #12]
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	085b      	lsrs	r3, r3, #1
 800fcf8:	68fa      	ldr	r2, [r7, #12]
 800fcfa:	4413      	add	r3, r2
 800fcfc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fcfe:	693b      	ldr	r3, [r7, #16]
 800fd00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd02:	693b      	ldr	r3, [r7, #16]
 800fd04:	899b      	ldrh	r3, [r3, #12]
 800fd06:	4619      	mov	r1, r3
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fd0e:	4413      	add	r3, r2
 800fd10:	4619      	mov	r1, r3
 800fd12:	6938      	ldr	r0, [r7, #16]
 800fd14:	f7ff ff0c 	bl	800fb30 <move_window>
 800fd18:	4603      	mov	r3, r0
 800fd1a:	2b00      	cmp	r3, #0
 800fd1c:	f040 808c 	bne.w	800fe38 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	1c5a      	adds	r2, r3, #1
 800fd24:	60fa      	str	r2, [r7, #12]
 800fd26:	693a      	ldr	r2, [r7, #16]
 800fd28:	8992      	ldrh	r2, [r2, #12]
 800fd2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800fd2e:	fb01 f202 	mul.w	r2, r1, r2
 800fd32:	1a9b      	subs	r3, r3, r2
 800fd34:	693a      	ldr	r2, [r7, #16]
 800fd36:	4413      	add	r3, r2
 800fd38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd3c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fd3e:	693b      	ldr	r3, [r7, #16]
 800fd40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	899b      	ldrh	r3, [r3, #12]
 800fd46:	4619      	mov	r1, r3
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fd4e:	4413      	add	r3, r2
 800fd50:	4619      	mov	r1, r3
 800fd52:	6938      	ldr	r0, [r7, #16]
 800fd54:	f7ff feec 	bl	800fb30 <move_window>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d16e      	bne.n	800fe3c <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fd5e:	693b      	ldr	r3, [r7, #16]
 800fd60:	899b      	ldrh	r3, [r3, #12]
 800fd62:	461a      	mov	r2, r3
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	fbb3 f1f2 	udiv	r1, r3, r2
 800fd6a:	fb01 f202 	mul.w	r2, r1, r2
 800fd6e:	1a9b      	subs	r3, r3, r2
 800fd70:	693a      	ldr	r2, [r7, #16]
 800fd72:	4413      	add	r3, r2
 800fd74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd78:	021b      	lsls	r3, r3, #8
 800fd7a:	68ba      	ldr	r2, [r7, #8]
 800fd7c:	4313      	orrs	r3, r2
 800fd7e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fd80:	683b      	ldr	r3, [r7, #0]
 800fd82:	f003 0301 	and.w	r3, r3, #1
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d002      	beq.n	800fd90 <get_fat+0xe6>
 800fd8a:	68bb      	ldr	r3, [r7, #8]
 800fd8c:	091b      	lsrs	r3, r3, #4
 800fd8e:	e002      	b.n	800fd96 <get_fat+0xec>
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fd96:	617b      	str	r3, [r7, #20]
			break;
 800fd98:	e055      	b.n	800fe46 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fd9a:	693b      	ldr	r3, [r7, #16]
 800fd9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd9e:	693b      	ldr	r3, [r7, #16]
 800fda0:	899b      	ldrh	r3, [r3, #12]
 800fda2:	085b      	lsrs	r3, r3, #1
 800fda4:	b29b      	uxth	r3, r3
 800fda6:	4619      	mov	r1, r3
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	fbb3 f3f1 	udiv	r3, r3, r1
 800fdae:	4413      	add	r3, r2
 800fdb0:	4619      	mov	r1, r3
 800fdb2:	6938      	ldr	r0, [r7, #16]
 800fdb4:	f7ff febc 	bl	800fb30 <move_window>
 800fdb8:	4603      	mov	r3, r0
 800fdba:	2b00      	cmp	r3, #0
 800fdbc:	d140      	bne.n	800fe40 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fdbe:	693b      	ldr	r3, [r7, #16]
 800fdc0:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fdc4:	683b      	ldr	r3, [r7, #0]
 800fdc6:	005b      	lsls	r3, r3, #1
 800fdc8:	693a      	ldr	r2, [r7, #16]
 800fdca:	8992      	ldrh	r2, [r2, #12]
 800fdcc:	fbb3 f0f2 	udiv	r0, r3, r2
 800fdd0:	fb00 f202 	mul.w	r2, r0, r2
 800fdd4:	1a9b      	subs	r3, r3, r2
 800fdd6:	440b      	add	r3, r1
 800fdd8:	4618      	mov	r0, r3
 800fdda:	f7ff fbc7 	bl	800f56c <ld_word>
 800fdde:	4603      	mov	r3, r0
 800fde0:	617b      	str	r3, [r7, #20]
			break;
 800fde2:	e030      	b.n	800fe46 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fde4:	693b      	ldr	r3, [r7, #16]
 800fde6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fde8:	693b      	ldr	r3, [r7, #16]
 800fdea:	899b      	ldrh	r3, [r3, #12]
 800fdec:	089b      	lsrs	r3, r3, #2
 800fdee:	b29b      	uxth	r3, r3
 800fdf0:	4619      	mov	r1, r3
 800fdf2:	683b      	ldr	r3, [r7, #0]
 800fdf4:	fbb3 f3f1 	udiv	r3, r3, r1
 800fdf8:	4413      	add	r3, r2
 800fdfa:	4619      	mov	r1, r3
 800fdfc:	6938      	ldr	r0, [r7, #16]
 800fdfe:	f7ff fe97 	bl	800fb30 <move_window>
 800fe02:	4603      	mov	r3, r0
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d11d      	bne.n	800fe44 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fe08:	693b      	ldr	r3, [r7, #16]
 800fe0a:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fe0e:	683b      	ldr	r3, [r7, #0]
 800fe10:	009b      	lsls	r3, r3, #2
 800fe12:	693a      	ldr	r2, [r7, #16]
 800fe14:	8992      	ldrh	r2, [r2, #12]
 800fe16:	fbb3 f0f2 	udiv	r0, r3, r2
 800fe1a:	fb00 f202 	mul.w	r2, r0, r2
 800fe1e:	1a9b      	subs	r3, r3, r2
 800fe20:	440b      	add	r3, r1
 800fe22:	4618      	mov	r0, r3
 800fe24:	f7ff fbbb 	bl	800f59e <ld_dword>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800fe2e:	617b      	str	r3, [r7, #20]
			break;
 800fe30:	e009      	b.n	800fe46 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fe32:	2301      	movs	r3, #1
 800fe34:	617b      	str	r3, [r7, #20]
 800fe36:	e006      	b.n	800fe46 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fe38:	bf00      	nop
 800fe3a:	e004      	b.n	800fe46 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fe3c:	bf00      	nop
 800fe3e:	e002      	b.n	800fe46 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fe40:	bf00      	nop
 800fe42:	e000      	b.n	800fe46 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fe44:	bf00      	nop
		}
	}

	return val;
 800fe46:	697b      	ldr	r3, [r7, #20]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3718      	adds	r7, #24
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fe50:	b590      	push	{r4, r7, lr}
 800fe52:	b089      	sub	sp, #36	@ 0x24
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	60f8      	str	r0, [r7, #12]
 800fe58:	60b9      	str	r1, [r7, #8]
 800fe5a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fe5c:	2302      	movs	r3, #2
 800fe5e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fe60:	68bb      	ldr	r3, [r7, #8]
 800fe62:	2b01      	cmp	r3, #1
 800fe64:	f240 8109 	bls.w	801007a <put_fat+0x22a>
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	6a1b      	ldr	r3, [r3, #32]
 800fe6c:	68ba      	ldr	r2, [r7, #8]
 800fe6e:	429a      	cmp	r2, r3
 800fe70:	f080 8103 	bcs.w	801007a <put_fat+0x22a>
		switch (fs->fs_type) {
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	2b03      	cmp	r3, #3
 800fe7a:	f000 80b6 	beq.w	800ffea <put_fat+0x19a>
 800fe7e:	2b03      	cmp	r3, #3
 800fe80:	f300 80fb 	bgt.w	801007a <put_fat+0x22a>
 800fe84:	2b01      	cmp	r3, #1
 800fe86:	d003      	beq.n	800fe90 <put_fat+0x40>
 800fe88:	2b02      	cmp	r3, #2
 800fe8a:	f000 8083 	beq.w	800ff94 <put_fat+0x144>
 800fe8e:	e0f4      	b.n	801007a <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fe90:	68bb      	ldr	r3, [r7, #8]
 800fe92:	61bb      	str	r3, [r7, #24]
 800fe94:	69bb      	ldr	r3, [r7, #24]
 800fe96:	085b      	lsrs	r3, r3, #1
 800fe98:	69ba      	ldr	r2, [r7, #24]
 800fe9a:	4413      	add	r3, r2
 800fe9c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fe9e:	68fb      	ldr	r3, [r7, #12]
 800fea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	899b      	ldrh	r3, [r3, #12]
 800fea6:	4619      	mov	r1, r3
 800fea8:	69bb      	ldr	r3, [r7, #24]
 800feaa:	fbb3 f3f1 	udiv	r3, r3, r1
 800feae:	4413      	add	r3, r2
 800feb0:	4619      	mov	r1, r3
 800feb2:	68f8      	ldr	r0, [r7, #12]
 800feb4:	f7ff fe3c 	bl	800fb30 <move_window>
 800feb8:	4603      	mov	r3, r0
 800feba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800febc:	7ffb      	ldrb	r3, [r7, #31]
 800febe:	2b00      	cmp	r3, #0
 800fec0:	f040 80d4 	bne.w	801006c <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800feca:	69bb      	ldr	r3, [r7, #24]
 800fecc:	1c5a      	adds	r2, r3, #1
 800fece:	61ba      	str	r2, [r7, #24]
 800fed0:	68fa      	ldr	r2, [r7, #12]
 800fed2:	8992      	ldrh	r2, [r2, #12]
 800fed4:	fbb3 f0f2 	udiv	r0, r3, r2
 800fed8:	fb00 f202 	mul.w	r2, r0, r2
 800fedc:	1a9b      	subs	r3, r3, r2
 800fede:	440b      	add	r3, r1
 800fee0:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fee2:	68bb      	ldr	r3, [r7, #8]
 800fee4:	f003 0301 	and.w	r3, r3, #1
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d00d      	beq.n	800ff08 <put_fat+0xb8>
 800feec:	697b      	ldr	r3, [r7, #20]
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	b25b      	sxtb	r3, r3
 800fef2:	f003 030f 	and.w	r3, r3, #15
 800fef6:	b25a      	sxtb	r2, r3
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	b25b      	sxtb	r3, r3
 800fefc:	011b      	lsls	r3, r3, #4
 800fefe:	b25b      	sxtb	r3, r3
 800ff00:	4313      	orrs	r3, r2
 800ff02:	b25b      	sxtb	r3, r3
 800ff04:	b2db      	uxtb	r3, r3
 800ff06:	e001      	b.n	800ff0c <put_fat+0xbc>
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	697a      	ldr	r2, [r7, #20]
 800ff0e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	2201      	movs	r2, #1
 800ff14:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	899b      	ldrh	r3, [r3, #12]
 800ff1e:	4619      	mov	r1, r3
 800ff20:	69bb      	ldr	r3, [r7, #24]
 800ff22:	fbb3 f3f1 	udiv	r3, r3, r1
 800ff26:	4413      	add	r3, r2
 800ff28:	4619      	mov	r1, r3
 800ff2a:	68f8      	ldr	r0, [r7, #12]
 800ff2c:	f7ff fe00 	bl	800fb30 <move_window>
 800ff30:	4603      	mov	r3, r0
 800ff32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ff34:	7ffb      	ldrb	r3, [r7, #31]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	f040 809a 	bne.w	8010070 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	899b      	ldrh	r3, [r3, #12]
 800ff46:	461a      	mov	r2, r3
 800ff48:	69bb      	ldr	r3, [r7, #24]
 800ff4a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ff4e:	fb00 f202 	mul.w	r2, r0, r2
 800ff52:	1a9b      	subs	r3, r3, r2
 800ff54:	440b      	add	r3, r1
 800ff56:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ff58:	68bb      	ldr	r3, [r7, #8]
 800ff5a:	f003 0301 	and.w	r3, r3, #1
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d003      	beq.n	800ff6a <put_fat+0x11a>
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	091b      	lsrs	r3, r3, #4
 800ff66:	b2db      	uxtb	r3, r3
 800ff68:	e00e      	b.n	800ff88 <put_fat+0x138>
 800ff6a:	697b      	ldr	r3, [r7, #20]
 800ff6c:	781b      	ldrb	r3, [r3, #0]
 800ff6e:	b25b      	sxtb	r3, r3
 800ff70:	f023 030f 	bic.w	r3, r3, #15
 800ff74:	b25a      	sxtb	r2, r3
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	0a1b      	lsrs	r3, r3, #8
 800ff7a:	b25b      	sxtb	r3, r3
 800ff7c:	f003 030f 	and.w	r3, r3, #15
 800ff80:	b25b      	sxtb	r3, r3
 800ff82:	4313      	orrs	r3, r2
 800ff84:	b25b      	sxtb	r3, r3
 800ff86:	b2db      	uxtb	r3, r3
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ff8c:	68fb      	ldr	r3, [r7, #12]
 800ff8e:	2201      	movs	r2, #1
 800ff90:	70da      	strb	r2, [r3, #3]
			break;
 800ff92:	e072      	b.n	801007a <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	899b      	ldrh	r3, [r3, #12]
 800ff9c:	085b      	lsrs	r3, r3, #1
 800ff9e:	b29b      	uxth	r3, r3
 800ffa0:	4619      	mov	r1, r3
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	fbb3 f3f1 	udiv	r3, r3, r1
 800ffa8:	4413      	add	r3, r2
 800ffaa:	4619      	mov	r1, r3
 800ffac:	68f8      	ldr	r0, [r7, #12]
 800ffae:	f7ff fdbf 	bl	800fb30 <move_window>
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ffb6:	7ffb      	ldrb	r3, [r7, #31]
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d15b      	bne.n	8010074 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800ffc2:	68bb      	ldr	r3, [r7, #8]
 800ffc4:	005b      	lsls	r3, r3, #1
 800ffc6:	68fa      	ldr	r2, [r7, #12]
 800ffc8:	8992      	ldrh	r2, [r2, #12]
 800ffca:	fbb3 f0f2 	udiv	r0, r3, r2
 800ffce:	fb00 f202 	mul.w	r2, r0, r2
 800ffd2:	1a9b      	subs	r3, r3, r2
 800ffd4:	440b      	add	r3, r1
 800ffd6:	687a      	ldr	r2, [r7, #4]
 800ffd8:	b292      	uxth	r2, r2
 800ffda:	4611      	mov	r1, r2
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7ff fb01 	bl	800f5e4 <st_word>
			fs->wflag = 1;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	2201      	movs	r2, #1
 800ffe6:	70da      	strb	r2, [r3, #3]
			break;
 800ffe8:	e047      	b.n	801007a <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	899b      	ldrh	r3, [r3, #12]
 800fff2:	089b      	lsrs	r3, r3, #2
 800fff4:	b29b      	uxth	r3, r3
 800fff6:	4619      	mov	r1, r3
 800fff8:	68bb      	ldr	r3, [r7, #8]
 800fffa:	fbb3 f3f1 	udiv	r3, r3, r1
 800fffe:	4413      	add	r3, r2
 8010000:	4619      	mov	r1, r3
 8010002:	68f8      	ldr	r0, [r7, #12]
 8010004:	f7ff fd94 	bl	800fb30 <move_window>
 8010008:	4603      	mov	r3, r0
 801000a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801000c:	7ffb      	ldrb	r3, [r7, #31]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d132      	bne.n	8010078 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 801001e:	68bb      	ldr	r3, [r7, #8]
 8010020:	009b      	lsls	r3, r3, #2
 8010022:	68fa      	ldr	r2, [r7, #12]
 8010024:	8992      	ldrh	r2, [r2, #12]
 8010026:	fbb3 f0f2 	udiv	r0, r3, r2
 801002a:	fb00 f202 	mul.w	r2, r0, r2
 801002e:	1a9b      	subs	r3, r3, r2
 8010030:	440b      	add	r3, r1
 8010032:	4618      	mov	r0, r3
 8010034:	f7ff fab3 	bl	800f59e <ld_dword>
 8010038:	4603      	mov	r3, r0
 801003a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 801003e:	4323      	orrs	r3, r4
 8010040:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 8010048:	68bb      	ldr	r3, [r7, #8]
 801004a:	009b      	lsls	r3, r3, #2
 801004c:	68fa      	ldr	r2, [r7, #12]
 801004e:	8992      	ldrh	r2, [r2, #12]
 8010050:	fbb3 f0f2 	udiv	r0, r3, r2
 8010054:	fb00 f202 	mul.w	r2, r0, r2
 8010058:	1a9b      	subs	r3, r3, r2
 801005a:	440b      	add	r3, r1
 801005c:	6879      	ldr	r1, [r7, #4]
 801005e:	4618      	mov	r0, r3
 8010060:	f7ff fadb 	bl	800f61a <st_dword>
			fs->wflag = 1;
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	2201      	movs	r2, #1
 8010068:	70da      	strb	r2, [r3, #3]
			break;
 801006a:	e006      	b.n	801007a <put_fat+0x22a>
			if (res != FR_OK) break;
 801006c:	bf00      	nop
 801006e:	e004      	b.n	801007a <put_fat+0x22a>
			if (res != FR_OK) break;
 8010070:	bf00      	nop
 8010072:	e002      	b.n	801007a <put_fat+0x22a>
			if (res != FR_OK) break;
 8010074:	bf00      	nop
 8010076:	e000      	b.n	801007a <put_fat+0x22a>
			if (res != FR_OK) break;
 8010078:	bf00      	nop
		}
	}
	return res;
 801007a:	7ffb      	ldrb	r3, [r7, #31]
}
 801007c:	4618      	mov	r0, r3
 801007e:	3724      	adds	r7, #36	@ 0x24
 8010080:	46bd      	mov	sp, r7
 8010082:	bd90      	pop	{r4, r7, pc}

08010084 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b088      	sub	sp, #32
 8010088:	af00      	add	r7, sp, #0
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8010090:	2300      	movs	r3, #0
 8010092:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801009a:	68bb      	ldr	r3, [r7, #8]
 801009c:	2b01      	cmp	r3, #1
 801009e:	d904      	bls.n	80100aa <remove_chain+0x26>
 80100a0:	69bb      	ldr	r3, [r7, #24]
 80100a2:	6a1b      	ldr	r3, [r3, #32]
 80100a4:	68ba      	ldr	r2, [r7, #8]
 80100a6:	429a      	cmp	r2, r3
 80100a8:	d301      	bcc.n	80100ae <remove_chain+0x2a>
 80100aa:	2302      	movs	r3, #2
 80100ac:	e04b      	b.n	8010146 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d00c      	beq.n	80100ce <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80100b4:	f04f 32ff 	mov.w	r2, #4294967295
 80100b8:	6879      	ldr	r1, [r7, #4]
 80100ba:	69b8      	ldr	r0, [r7, #24]
 80100bc:	f7ff fec8 	bl	800fe50 <put_fat>
 80100c0:	4603      	mov	r3, r0
 80100c2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80100c4:	7ffb      	ldrb	r3, [r7, #31]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d001      	beq.n	80100ce <remove_chain+0x4a>
 80100ca:	7ffb      	ldrb	r3, [r7, #31]
 80100cc:	e03b      	b.n	8010146 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80100ce:	68b9      	ldr	r1, [r7, #8]
 80100d0:	68f8      	ldr	r0, [r7, #12]
 80100d2:	f7ff fdea 	bl	800fcaa <get_fat>
 80100d6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80100d8:	697b      	ldr	r3, [r7, #20]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d031      	beq.n	8010142 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80100de:	697b      	ldr	r3, [r7, #20]
 80100e0:	2b01      	cmp	r3, #1
 80100e2:	d101      	bne.n	80100e8 <remove_chain+0x64>
 80100e4:	2302      	movs	r3, #2
 80100e6:	e02e      	b.n	8010146 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80100e8:	697b      	ldr	r3, [r7, #20]
 80100ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100ee:	d101      	bne.n	80100f4 <remove_chain+0x70>
 80100f0:	2301      	movs	r3, #1
 80100f2:	e028      	b.n	8010146 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80100f4:	2200      	movs	r2, #0
 80100f6:	68b9      	ldr	r1, [r7, #8]
 80100f8:	69b8      	ldr	r0, [r7, #24]
 80100fa:	f7ff fea9 	bl	800fe50 <put_fat>
 80100fe:	4603      	mov	r3, r0
 8010100:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8010102:	7ffb      	ldrb	r3, [r7, #31]
 8010104:	2b00      	cmp	r3, #0
 8010106:	d001      	beq.n	801010c <remove_chain+0x88>
 8010108:	7ffb      	ldrb	r3, [r7, #31]
 801010a:	e01c      	b.n	8010146 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801010c:	69bb      	ldr	r3, [r7, #24]
 801010e:	69da      	ldr	r2, [r3, #28]
 8010110:	69bb      	ldr	r3, [r7, #24]
 8010112:	6a1b      	ldr	r3, [r3, #32]
 8010114:	3b02      	subs	r3, #2
 8010116:	429a      	cmp	r2, r3
 8010118:	d20b      	bcs.n	8010132 <remove_chain+0xae>
			fs->free_clst++;
 801011a:	69bb      	ldr	r3, [r7, #24]
 801011c:	69db      	ldr	r3, [r3, #28]
 801011e:	1c5a      	adds	r2, r3, #1
 8010120:	69bb      	ldr	r3, [r7, #24]
 8010122:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8010124:	69bb      	ldr	r3, [r7, #24]
 8010126:	791b      	ldrb	r3, [r3, #4]
 8010128:	f043 0301 	orr.w	r3, r3, #1
 801012c:	b2da      	uxtb	r2, r3
 801012e:	69bb      	ldr	r3, [r7, #24]
 8010130:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8010132:	697b      	ldr	r3, [r7, #20]
 8010134:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8010136:	69bb      	ldr	r3, [r7, #24]
 8010138:	6a1b      	ldr	r3, [r3, #32]
 801013a:	68ba      	ldr	r2, [r7, #8]
 801013c:	429a      	cmp	r2, r3
 801013e:	d3c6      	bcc.n	80100ce <remove_chain+0x4a>
 8010140:	e000      	b.n	8010144 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8010142:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8010144:	2300      	movs	r3, #0
}
 8010146:	4618      	mov	r0, r3
 8010148:	3720      	adds	r7, #32
 801014a:	46bd      	mov	sp, r7
 801014c:	bd80      	pop	{r7, pc}

0801014e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801014e:	b580      	push	{r7, lr}
 8010150:	b088      	sub	sp, #32
 8010152:	af00      	add	r7, sp, #0
 8010154:	6078      	str	r0, [r7, #4]
 8010156:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801015e:	683b      	ldr	r3, [r7, #0]
 8010160:	2b00      	cmp	r3, #0
 8010162:	d10d      	bne.n	8010180 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8010164:	693b      	ldr	r3, [r7, #16]
 8010166:	699b      	ldr	r3, [r3, #24]
 8010168:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801016a:	69bb      	ldr	r3, [r7, #24]
 801016c:	2b00      	cmp	r3, #0
 801016e:	d004      	beq.n	801017a <create_chain+0x2c>
 8010170:	693b      	ldr	r3, [r7, #16]
 8010172:	6a1b      	ldr	r3, [r3, #32]
 8010174:	69ba      	ldr	r2, [r7, #24]
 8010176:	429a      	cmp	r2, r3
 8010178:	d31b      	bcc.n	80101b2 <create_chain+0x64>
 801017a:	2301      	movs	r3, #1
 801017c:	61bb      	str	r3, [r7, #24]
 801017e:	e018      	b.n	80101b2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8010180:	6839      	ldr	r1, [r7, #0]
 8010182:	6878      	ldr	r0, [r7, #4]
 8010184:	f7ff fd91 	bl	800fcaa <get_fat>
 8010188:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2b01      	cmp	r3, #1
 801018e:	d801      	bhi.n	8010194 <create_chain+0x46>
 8010190:	2301      	movs	r3, #1
 8010192:	e070      	b.n	8010276 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	f1b3 3fff 	cmp.w	r3, #4294967295
 801019a:	d101      	bne.n	80101a0 <create_chain+0x52>
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	e06a      	b.n	8010276 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80101a0:	693b      	ldr	r3, [r7, #16]
 80101a2:	6a1b      	ldr	r3, [r3, #32]
 80101a4:	68fa      	ldr	r2, [r7, #12]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d201      	bcs.n	80101ae <create_chain+0x60>
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	e063      	b.n	8010276 <create_chain+0x128>
		scl = clst;
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80101b2:	69bb      	ldr	r3, [r7, #24]
 80101b4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80101b6:	69fb      	ldr	r3, [r7, #28]
 80101b8:	3301      	adds	r3, #1
 80101ba:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80101bc:	693b      	ldr	r3, [r7, #16]
 80101be:	6a1b      	ldr	r3, [r3, #32]
 80101c0:	69fa      	ldr	r2, [r7, #28]
 80101c2:	429a      	cmp	r2, r3
 80101c4:	d307      	bcc.n	80101d6 <create_chain+0x88>
				ncl = 2;
 80101c6:	2302      	movs	r3, #2
 80101c8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80101ca:	69fa      	ldr	r2, [r7, #28]
 80101cc:	69bb      	ldr	r3, [r7, #24]
 80101ce:	429a      	cmp	r2, r3
 80101d0:	d901      	bls.n	80101d6 <create_chain+0x88>
 80101d2:	2300      	movs	r3, #0
 80101d4:	e04f      	b.n	8010276 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80101d6:	69f9      	ldr	r1, [r7, #28]
 80101d8:	6878      	ldr	r0, [r7, #4]
 80101da:	f7ff fd66 	bl	800fcaa <get_fat>
 80101de:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d00e      	beq.n	8010204 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	2b01      	cmp	r3, #1
 80101ea:	d003      	beq.n	80101f4 <create_chain+0xa6>
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101f2:	d101      	bne.n	80101f8 <create_chain+0xaa>
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	e03e      	b.n	8010276 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80101f8:	69fa      	ldr	r2, [r7, #28]
 80101fa:	69bb      	ldr	r3, [r7, #24]
 80101fc:	429a      	cmp	r2, r3
 80101fe:	d1da      	bne.n	80101b6 <create_chain+0x68>
 8010200:	2300      	movs	r3, #0
 8010202:	e038      	b.n	8010276 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8010204:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010206:	f04f 32ff 	mov.w	r2, #4294967295
 801020a:	69f9      	ldr	r1, [r7, #28]
 801020c:	6938      	ldr	r0, [r7, #16]
 801020e:	f7ff fe1f 	bl	800fe50 <put_fat>
 8010212:	4603      	mov	r3, r0
 8010214:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010216:	7dfb      	ldrb	r3, [r7, #23]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d109      	bne.n	8010230 <create_chain+0xe2>
 801021c:	683b      	ldr	r3, [r7, #0]
 801021e:	2b00      	cmp	r3, #0
 8010220:	d006      	beq.n	8010230 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8010222:	69fa      	ldr	r2, [r7, #28]
 8010224:	6839      	ldr	r1, [r7, #0]
 8010226:	6938      	ldr	r0, [r7, #16]
 8010228:	f7ff fe12 	bl	800fe50 <put_fat>
 801022c:	4603      	mov	r3, r0
 801022e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8010230:	7dfb      	ldrb	r3, [r7, #23]
 8010232:	2b00      	cmp	r3, #0
 8010234:	d116      	bne.n	8010264 <create_chain+0x116>
		fs->last_clst = ncl;
 8010236:	693b      	ldr	r3, [r7, #16]
 8010238:	69fa      	ldr	r2, [r7, #28]
 801023a:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801023c:	693b      	ldr	r3, [r7, #16]
 801023e:	69da      	ldr	r2, [r3, #28]
 8010240:	693b      	ldr	r3, [r7, #16]
 8010242:	6a1b      	ldr	r3, [r3, #32]
 8010244:	3b02      	subs	r3, #2
 8010246:	429a      	cmp	r2, r3
 8010248:	d804      	bhi.n	8010254 <create_chain+0x106>
 801024a:	693b      	ldr	r3, [r7, #16]
 801024c:	69db      	ldr	r3, [r3, #28]
 801024e:	1e5a      	subs	r2, r3, #1
 8010250:	693b      	ldr	r3, [r7, #16]
 8010252:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 8010254:	693b      	ldr	r3, [r7, #16]
 8010256:	791b      	ldrb	r3, [r3, #4]
 8010258:	f043 0301 	orr.w	r3, r3, #1
 801025c:	b2da      	uxtb	r2, r3
 801025e:	693b      	ldr	r3, [r7, #16]
 8010260:	711a      	strb	r2, [r3, #4]
 8010262:	e007      	b.n	8010274 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8010264:	7dfb      	ldrb	r3, [r7, #23]
 8010266:	2b01      	cmp	r3, #1
 8010268:	d102      	bne.n	8010270 <create_chain+0x122>
 801026a:	f04f 33ff 	mov.w	r3, #4294967295
 801026e:	e000      	b.n	8010272 <create_chain+0x124>
 8010270:	2301      	movs	r3, #1
 8010272:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8010274:	69fb      	ldr	r3, [r7, #28]
}
 8010276:	4618      	mov	r0, r3
 8010278:	3720      	adds	r7, #32
 801027a:	46bd      	mov	sp, r7
 801027c:	bd80      	pop	{r7, pc}

0801027e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801027e:	b480      	push	{r7}
 8010280:	b087      	sub	sp, #28
 8010282:	af00      	add	r7, sp, #0
 8010284:	6078      	str	r0, [r7, #4]
 8010286:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010292:	3304      	adds	r3, #4
 8010294:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	899b      	ldrh	r3, [r3, #12]
 801029a:	461a      	mov	r2, r3
 801029c:	683b      	ldr	r3, [r7, #0]
 801029e:	fbb3 f3f2 	udiv	r3, r3, r2
 80102a2:	68fa      	ldr	r2, [r7, #12]
 80102a4:	8952      	ldrh	r2, [r2, #10]
 80102a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80102aa:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	1d1a      	adds	r2, r3, #4
 80102b0:	613a      	str	r2, [r7, #16]
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d101      	bne.n	80102c0 <clmt_clust+0x42>
 80102bc:	2300      	movs	r3, #0
 80102be:	e010      	b.n	80102e2 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80102c0:	697a      	ldr	r2, [r7, #20]
 80102c2:	68bb      	ldr	r3, [r7, #8]
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d307      	bcc.n	80102d8 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80102c8:	697a      	ldr	r2, [r7, #20]
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	1ad3      	subs	r3, r2, r3
 80102ce:	617b      	str	r3, [r7, #20]
 80102d0:	693b      	ldr	r3, [r7, #16]
 80102d2:	3304      	adds	r3, #4
 80102d4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80102d6:	e7e9      	b.n	80102ac <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80102d8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80102da:	693b      	ldr	r3, [r7, #16]
 80102dc:	681a      	ldr	r2, [r3, #0]
 80102de:	697b      	ldr	r3, [r7, #20]
 80102e0:	4413      	add	r3, r2
}
 80102e2:	4618      	mov	r0, r3
 80102e4:	371c      	adds	r7, #28
 80102e6:	46bd      	mov	sp, r7
 80102e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ec:	4770      	bx	lr

080102ee <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80102ee:	b580      	push	{r7, lr}
 80102f0:	b086      	sub	sp, #24
 80102f2:	af00      	add	r7, sp, #0
 80102f4:	6078      	str	r0, [r7, #4]
 80102f6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010304:	d204      	bcs.n	8010310 <dir_sdi+0x22>
 8010306:	683b      	ldr	r3, [r7, #0]
 8010308:	f003 031f 	and.w	r3, r3, #31
 801030c:	2b00      	cmp	r3, #0
 801030e:	d001      	beq.n	8010314 <dir_sdi+0x26>
		return FR_INT_ERR;
 8010310:	2302      	movs	r3, #2
 8010312:	e071      	b.n	80103f8 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	683a      	ldr	r2, [r7, #0]
 8010318:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801031a:	687b      	ldr	r3, [r7, #4]
 801031c:	689b      	ldr	r3, [r3, #8]
 801031e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010320:	697b      	ldr	r3, [r7, #20]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d106      	bne.n	8010334 <dir_sdi+0x46>
 8010326:	693b      	ldr	r3, [r7, #16]
 8010328:	781b      	ldrb	r3, [r3, #0]
 801032a:	2b02      	cmp	r3, #2
 801032c:	d902      	bls.n	8010334 <dir_sdi+0x46>
		clst = fs->dirbase;
 801032e:	693b      	ldr	r3, [r7, #16]
 8010330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010332:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010334:	697b      	ldr	r3, [r7, #20]
 8010336:	2b00      	cmp	r3, #0
 8010338:	d10c      	bne.n	8010354 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	095b      	lsrs	r3, r3, #5
 801033e:	693a      	ldr	r2, [r7, #16]
 8010340:	8912      	ldrh	r2, [r2, #8]
 8010342:	4293      	cmp	r3, r2
 8010344:	d301      	bcc.n	801034a <dir_sdi+0x5c>
 8010346:	2302      	movs	r3, #2
 8010348:	e056      	b.n	80103f8 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 801034a:	693b      	ldr	r3, [r7, #16]
 801034c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	61da      	str	r2, [r3, #28]
 8010352:	e02d      	b.n	80103b0 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8010354:	693b      	ldr	r3, [r7, #16]
 8010356:	895b      	ldrh	r3, [r3, #10]
 8010358:	461a      	mov	r2, r3
 801035a:	693b      	ldr	r3, [r7, #16]
 801035c:	899b      	ldrh	r3, [r3, #12]
 801035e:	fb02 f303 	mul.w	r3, r2, r3
 8010362:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010364:	e019      	b.n	801039a <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	6979      	ldr	r1, [r7, #20]
 801036a:	4618      	mov	r0, r3
 801036c:	f7ff fc9d 	bl	800fcaa <get_fat>
 8010370:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010378:	d101      	bne.n	801037e <dir_sdi+0x90>
 801037a:	2301      	movs	r3, #1
 801037c:	e03c      	b.n	80103f8 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801037e:	697b      	ldr	r3, [r7, #20]
 8010380:	2b01      	cmp	r3, #1
 8010382:	d904      	bls.n	801038e <dir_sdi+0xa0>
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	6a1b      	ldr	r3, [r3, #32]
 8010388:	697a      	ldr	r2, [r7, #20]
 801038a:	429a      	cmp	r2, r3
 801038c:	d301      	bcc.n	8010392 <dir_sdi+0xa4>
 801038e:	2302      	movs	r3, #2
 8010390:	e032      	b.n	80103f8 <dir_sdi+0x10a>
			ofs -= csz;
 8010392:	683a      	ldr	r2, [r7, #0]
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	1ad3      	subs	r3, r2, r3
 8010398:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801039a:	683a      	ldr	r2, [r7, #0]
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	429a      	cmp	r2, r3
 80103a0:	d2e1      	bcs.n	8010366 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80103a2:	6979      	ldr	r1, [r7, #20]
 80103a4:	6938      	ldr	r0, [r7, #16]
 80103a6:	f7ff fc61 	bl	800fc6c <clust2sect>
 80103aa:	4602      	mov	r2, r0
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	697a      	ldr	r2, [r7, #20]
 80103b4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80103b6:	687b      	ldr	r3, [r7, #4]
 80103b8:	69db      	ldr	r3, [r3, #28]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d101      	bne.n	80103c2 <dir_sdi+0xd4>
 80103be:	2302      	movs	r3, #2
 80103c0:	e01a      	b.n	80103f8 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	69da      	ldr	r2, [r3, #28]
 80103c6:	693b      	ldr	r3, [r7, #16]
 80103c8:	899b      	ldrh	r3, [r3, #12]
 80103ca:	4619      	mov	r1, r3
 80103cc:	683b      	ldr	r3, [r7, #0]
 80103ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80103d2:	441a      	add	r2, r3
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 80103de:	693b      	ldr	r3, [r7, #16]
 80103e0:	899b      	ldrh	r3, [r3, #12]
 80103e2:	461a      	mov	r2, r3
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	fbb3 f0f2 	udiv	r0, r3, r2
 80103ea:	fb00 f202 	mul.w	r2, r0, r2
 80103ee:	1a9b      	subs	r3, r3, r2
 80103f0:	18ca      	adds	r2, r1, r3
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80103f6:	2300      	movs	r3, #0
}
 80103f8:	4618      	mov	r0, r3
 80103fa:	3718      	adds	r7, #24
 80103fc:	46bd      	mov	sp, r7
 80103fe:	bd80      	pop	{r7, pc}

08010400 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010400:	b580      	push	{r7, lr}
 8010402:	b086      	sub	sp, #24
 8010404:	af00      	add	r7, sp, #0
 8010406:	6078      	str	r0, [r7, #4]
 8010408:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	695b      	ldr	r3, [r3, #20]
 8010414:	3320      	adds	r3, #32
 8010416:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	69db      	ldr	r3, [r3, #28]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d003      	beq.n	8010428 <dir_next+0x28>
 8010420:	68bb      	ldr	r3, [r7, #8]
 8010422:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8010426:	d301      	bcc.n	801042c <dir_next+0x2c>
 8010428:	2304      	movs	r3, #4
 801042a:	e0bb      	b.n	80105a4 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	899b      	ldrh	r3, [r3, #12]
 8010430:	461a      	mov	r2, r3
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	fbb3 f1f2 	udiv	r1, r3, r2
 8010438:	fb01 f202 	mul.w	r2, r1, r2
 801043c:	1a9b      	subs	r3, r3, r2
 801043e:	2b00      	cmp	r3, #0
 8010440:	f040 809d 	bne.w	801057e <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	69db      	ldr	r3, [r3, #28]
 8010448:	1c5a      	adds	r2, r3, #1
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	699b      	ldr	r3, [r3, #24]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d10b      	bne.n	801046e <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010456:	68bb      	ldr	r3, [r7, #8]
 8010458:	095b      	lsrs	r3, r3, #5
 801045a:	68fa      	ldr	r2, [r7, #12]
 801045c:	8912      	ldrh	r2, [r2, #8]
 801045e:	4293      	cmp	r3, r2
 8010460:	f0c0 808d 	bcc.w	801057e <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2200      	movs	r2, #0
 8010468:	61da      	str	r2, [r3, #28]
 801046a:	2304      	movs	r3, #4
 801046c:	e09a      	b.n	80105a4 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	899b      	ldrh	r3, [r3, #12]
 8010472:	461a      	mov	r2, r3
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	fbb3 f3f2 	udiv	r3, r3, r2
 801047a:	68fa      	ldr	r2, [r7, #12]
 801047c:	8952      	ldrh	r2, [r2, #10]
 801047e:	3a01      	subs	r2, #1
 8010480:	4013      	ands	r3, r2
 8010482:	2b00      	cmp	r3, #0
 8010484:	d17b      	bne.n	801057e <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8010486:	687a      	ldr	r2, [r7, #4]
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	699b      	ldr	r3, [r3, #24]
 801048c:	4619      	mov	r1, r3
 801048e:	4610      	mov	r0, r2
 8010490:	f7ff fc0b 	bl	800fcaa <get_fat>
 8010494:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8010496:	697b      	ldr	r3, [r7, #20]
 8010498:	2b01      	cmp	r3, #1
 801049a:	d801      	bhi.n	80104a0 <dir_next+0xa0>
 801049c:	2302      	movs	r3, #2
 801049e:	e081      	b.n	80105a4 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80104a0:	697b      	ldr	r3, [r7, #20]
 80104a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104a6:	d101      	bne.n	80104ac <dir_next+0xac>
 80104a8:	2301      	movs	r3, #1
 80104aa:	e07b      	b.n	80105a4 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80104ac:	68fb      	ldr	r3, [r7, #12]
 80104ae:	6a1b      	ldr	r3, [r3, #32]
 80104b0:	697a      	ldr	r2, [r7, #20]
 80104b2:	429a      	cmp	r2, r3
 80104b4:	d359      	bcc.n	801056a <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d104      	bne.n	80104c6 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	2200      	movs	r2, #0
 80104c0:	61da      	str	r2, [r3, #28]
 80104c2:	2304      	movs	r3, #4
 80104c4:	e06e      	b.n	80105a4 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80104c6:	687a      	ldr	r2, [r7, #4]
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	699b      	ldr	r3, [r3, #24]
 80104cc:	4619      	mov	r1, r3
 80104ce:	4610      	mov	r0, r2
 80104d0:	f7ff fe3d 	bl	801014e <create_chain>
 80104d4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80104d6:	697b      	ldr	r3, [r7, #20]
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d101      	bne.n	80104e0 <dir_next+0xe0>
 80104dc:	2307      	movs	r3, #7
 80104de:	e061      	b.n	80105a4 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80104e0:	697b      	ldr	r3, [r7, #20]
 80104e2:	2b01      	cmp	r3, #1
 80104e4:	d101      	bne.n	80104ea <dir_next+0xea>
 80104e6:	2302      	movs	r3, #2
 80104e8:	e05c      	b.n	80105a4 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80104ea:	697b      	ldr	r3, [r7, #20]
 80104ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104f0:	d101      	bne.n	80104f6 <dir_next+0xf6>
 80104f2:	2301      	movs	r3, #1
 80104f4:	e056      	b.n	80105a4 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80104f6:	68f8      	ldr	r0, [r7, #12]
 80104f8:	f7ff fad6 	bl	800faa8 <sync_window>
 80104fc:	4603      	mov	r3, r0
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d001      	beq.n	8010506 <dir_next+0x106>
 8010502:	2301      	movs	r3, #1
 8010504:	e04e      	b.n	80105a4 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	899b      	ldrh	r3, [r3, #12]
 8010510:	461a      	mov	r2, r3
 8010512:	2100      	movs	r1, #0
 8010514:	f7ff f8ce 	bl	800f6b4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010518:	2300      	movs	r3, #0
 801051a:	613b      	str	r3, [r7, #16]
 801051c:	6979      	ldr	r1, [r7, #20]
 801051e:	68f8      	ldr	r0, [r7, #12]
 8010520:	f7ff fba4 	bl	800fc6c <clust2sect>
 8010524:	4602      	mov	r2, r0
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	639a      	str	r2, [r3, #56]	@ 0x38
 801052a:	e012      	b.n	8010552 <dir_next+0x152>
						fs->wflag = 1;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	2201      	movs	r2, #1
 8010530:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8010532:	68f8      	ldr	r0, [r7, #12]
 8010534:	f7ff fab8 	bl	800faa8 <sync_window>
 8010538:	4603      	mov	r3, r0
 801053a:	2b00      	cmp	r3, #0
 801053c:	d001      	beq.n	8010542 <dir_next+0x142>
 801053e:	2301      	movs	r3, #1
 8010540:	e030      	b.n	80105a4 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010542:	693b      	ldr	r3, [r7, #16]
 8010544:	3301      	adds	r3, #1
 8010546:	613b      	str	r3, [r7, #16]
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801054c:	1c5a      	adds	r2, r3, #1
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	639a      	str	r2, [r3, #56]	@ 0x38
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	895b      	ldrh	r3, [r3, #10]
 8010556:	461a      	mov	r2, r3
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	4293      	cmp	r3, r2
 801055c:	d3e6      	bcc.n	801052c <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010562:	693b      	ldr	r3, [r7, #16]
 8010564:	1ad2      	subs	r2, r2, r3
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	639a      	str	r2, [r3, #56]	@ 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	697a      	ldr	r2, [r7, #20]
 801056e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010570:	6979      	ldr	r1, [r7, #20]
 8010572:	68f8      	ldr	r0, [r7, #12]
 8010574:	f7ff fb7a 	bl	800fc6c <clust2sect>
 8010578:	4602      	mov	r2, r0
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	68ba      	ldr	r2, [r7, #8]
 8010582:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	899b      	ldrh	r3, [r3, #12]
 801058e:	461a      	mov	r2, r3
 8010590:	68bb      	ldr	r3, [r7, #8]
 8010592:	fbb3 f0f2 	udiv	r0, r3, r2
 8010596:	fb00 f202 	mul.w	r2, r0, r2
 801059a:	1a9b      	subs	r3, r3, r2
 801059c:	18ca      	adds	r2, r1, r3
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80105a2:	2300      	movs	r3, #0
}
 80105a4:	4618      	mov	r0, r3
 80105a6:	3718      	adds	r7, #24
 80105a8:	46bd      	mov	sp, r7
 80105aa:	bd80      	pop	{r7, pc}

080105ac <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b086      	sub	sp, #24
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	6078      	str	r0, [r7, #4]
 80105b4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80105bc:	2100      	movs	r1, #0
 80105be:	6878      	ldr	r0, [r7, #4]
 80105c0:	f7ff fe95 	bl	80102ee <dir_sdi>
 80105c4:	4603      	mov	r3, r0
 80105c6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80105c8:	7dfb      	ldrb	r3, [r7, #23]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d12b      	bne.n	8010626 <dir_alloc+0x7a>
		n = 0;
 80105ce:	2300      	movs	r3, #0
 80105d0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	69db      	ldr	r3, [r3, #28]
 80105d6:	4619      	mov	r1, r3
 80105d8:	68f8      	ldr	r0, [r7, #12]
 80105da:	f7ff faa9 	bl	800fb30 <move_window>
 80105de:	4603      	mov	r3, r0
 80105e0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80105e2:	7dfb      	ldrb	r3, [r7, #23]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d11d      	bne.n	8010624 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	6a1b      	ldr	r3, [r3, #32]
 80105ec:	781b      	ldrb	r3, [r3, #0]
 80105ee:	2be5      	cmp	r3, #229	@ 0xe5
 80105f0:	d004      	beq.n	80105fc <dir_alloc+0x50>
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	6a1b      	ldr	r3, [r3, #32]
 80105f6:	781b      	ldrb	r3, [r3, #0]
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	d107      	bne.n	801060c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80105fc:	693b      	ldr	r3, [r7, #16]
 80105fe:	3301      	adds	r3, #1
 8010600:	613b      	str	r3, [r7, #16]
 8010602:	693a      	ldr	r2, [r7, #16]
 8010604:	683b      	ldr	r3, [r7, #0]
 8010606:	429a      	cmp	r2, r3
 8010608:	d102      	bne.n	8010610 <dir_alloc+0x64>
 801060a:	e00c      	b.n	8010626 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801060c:	2300      	movs	r3, #0
 801060e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010610:	2101      	movs	r1, #1
 8010612:	6878      	ldr	r0, [r7, #4]
 8010614:	f7ff fef4 	bl	8010400 <dir_next>
 8010618:	4603      	mov	r3, r0
 801061a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801061c:	7dfb      	ldrb	r3, [r7, #23]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d0d7      	beq.n	80105d2 <dir_alloc+0x26>
 8010622:	e000      	b.n	8010626 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010624:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010626:	7dfb      	ldrb	r3, [r7, #23]
 8010628:	2b04      	cmp	r3, #4
 801062a:	d101      	bne.n	8010630 <dir_alloc+0x84>
 801062c:	2307      	movs	r3, #7
 801062e:	75fb      	strb	r3, [r7, #23]
	return res;
 8010630:	7dfb      	ldrb	r3, [r7, #23]
}
 8010632:	4618      	mov	r0, r3
 8010634:	3718      	adds	r7, #24
 8010636:	46bd      	mov	sp, r7
 8010638:	bd80      	pop	{r7, pc}

0801063a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801063a:	b580      	push	{r7, lr}
 801063c:	b084      	sub	sp, #16
 801063e:	af00      	add	r7, sp, #0
 8010640:	6078      	str	r0, [r7, #4]
 8010642:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010644:	683b      	ldr	r3, [r7, #0]
 8010646:	331a      	adds	r3, #26
 8010648:	4618      	mov	r0, r3
 801064a:	f7fe ff8f 	bl	800f56c <ld_word>
 801064e:	4603      	mov	r3, r0
 8010650:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	2b03      	cmp	r3, #3
 8010658:	d109      	bne.n	801066e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	3314      	adds	r3, #20
 801065e:	4618      	mov	r0, r3
 8010660:	f7fe ff84 	bl	800f56c <ld_word>
 8010664:	4603      	mov	r3, r0
 8010666:	041b      	lsls	r3, r3, #16
 8010668:	68fa      	ldr	r2, [r7, #12]
 801066a:	4313      	orrs	r3, r2
 801066c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801066e:	68fb      	ldr	r3, [r7, #12]
}
 8010670:	4618      	mov	r0, r3
 8010672:	3710      	adds	r7, #16
 8010674:	46bd      	mov	sp, r7
 8010676:	bd80      	pop	{r7, pc}

08010678 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b084      	sub	sp, #16
 801067c:	af00      	add	r7, sp, #0
 801067e:	60f8      	str	r0, [r7, #12]
 8010680:	60b9      	str	r1, [r7, #8]
 8010682:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	331a      	adds	r3, #26
 8010688:	687a      	ldr	r2, [r7, #4]
 801068a:	b292      	uxth	r2, r2
 801068c:	4611      	mov	r1, r2
 801068e:	4618      	mov	r0, r3
 8010690:	f7fe ffa8 	bl	800f5e4 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	781b      	ldrb	r3, [r3, #0]
 8010698:	2b03      	cmp	r3, #3
 801069a:	d109      	bne.n	80106b0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	f103 0214 	add.w	r2, r3, #20
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	0c1b      	lsrs	r3, r3, #16
 80106a6:	b29b      	uxth	r3, r3
 80106a8:	4619      	mov	r1, r3
 80106aa:	4610      	mov	r0, r2
 80106ac:	f7fe ff9a 	bl	800f5e4 <st_word>
	}
}
 80106b0:	bf00      	nop
 80106b2:	3710      	adds	r7, #16
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}

080106b8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80106b8:	b590      	push	{r4, r7, lr}
 80106ba:	b087      	sub	sp, #28
 80106bc:	af00      	add	r7, sp, #0
 80106be:	6078      	str	r0, [r7, #4]
 80106c0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80106c2:	683b      	ldr	r3, [r7, #0]
 80106c4:	331a      	adds	r3, #26
 80106c6:	4618      	mov	r0, r3
 80106c8:	f7fe ff50 	bl	800f56c <ld_word>
 80106cc:	4603      	mov	r3, r0
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d001      	beq.n	80106d6 <cmp_lfn+0x1e>
 80106d2:	2300      	movs	r3, #0
 80106d4:	e059      	b.n	801078a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80106d6:	683b      	ldr	r3, [r7, #0]
 80106d8:	781b      	ldrb	r3, [r3, #0]
 80106da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80106de:	1e5a      	subs	r2, r3, #1
 80106e0:	4613      	mov	r3, r2
 80106e2:	005b      	lsls	r3, r3, #1
 80106e4:	4413      	add	r3, r2
 80106e6:	009b      	lsls	r3, r3, #2
 80106e8:	4413      	add	r3, r2
 80106ea:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80106ec:	2301      	movs	r3, #1
 80106ee:	81fb      	strh	r3, [r7, #14]
 80106f0:	2300      	movs	r3, #0
 80106f2:	613b      	str	r3, [r7, #16]
 80106f4:	e033      	b.n	801075e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80106f6:	4a27      	ldr	r2, [pc, #156]	@ (8010794 <cmp_lfn+0xdc>)
 80106f8:	693b      	ldr	r3, [r7, #16]
 80106fa:	4413      	add	r3, r2
 80106fc:	781b      	ldrb	r3, [r3, #0]
 80106fe:	461a      	mov	r2, r3
 8010700:	683b      	ldr	r3, [r7, #0]
 8010702:	4413      	add	r3, r2
 8010704:	4618      	mov	r0, r3
 8010706:	f7fe ff31 	bl	800f56c <ld_word>
 801070a:	4603      	mov	r3, r0
 801070c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801070e:	89fb      	ldrh	r3, [r7, #14]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d01a      	beq.n	801074a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8010714:	697b      	ldr	r3, [r7, #20]
 8010716:	2bfe      	cmp	r3, #254	@ 0xfe
 8010718:	d812      	bhi.n	8010740 <cmp_lfn+0x88>
 801071a:	89bb      	ldrh	r3, [r7, #12]
 801071c:	4618      	mov	r0, r3
 801071e:	f002 f8bb 	bl	8012898 <ff_wtoupper>
 8010722:	4603      	mov	r3, r0
 8010724:	461c      	mov	r4, r3
 8010726:	697b      	ldr	r3, [r7, #20]
 8010728:	1c5a      	adds	r2, r3, #1
 801072a:	617a      	str	r2, [r7, #20]
 801072c:	005b      	lsls	r3, r3, #1
 801072e:	687a      	ldr	r2, [r7, #4]
 8010730:	4413      	add	r3, r2
 8010732:	881b      	ldrh	r3, [r3, #0]
 8010734:	4618      	mov	r0, r3
 8010736:	f002 f8af 	bl	8012898 <ff_wtoupper>
 801073a:	4603      	mov	r3, r0
 801073c:	429c      	cmp	r4, r3
 801073e:	d001      	beq.n	8010744 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8010740:	2300      	movs	r3, #0
 8010742:	e022      	b.n	801078a <cmp_lfn+0xd2>
			}
			wc = uc;
 8010744:	89bb      	ldrh	r3, [r7, #12]
 8010746:	81fb      	strh	r3, [r7, #14]
 8010748:	e006      	b.n	8010758 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 801074a:	89bb      	ldrh	r3, [r7, #12]
 801074c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010750:	4293      	cmp	r3, r2
 8010752:	d001      	beq.n	8010758 <cmp_lfn+0xa0>
 8010754:	2300      	movs	r3, #0
 8010756:	e018      	b.n	801078a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010758:	693b      	ldr	r3, [r7, #16]
 801075a:	3301      	adds	r3, #1
 801075c:	613b      	str	r3, [r7, #16]
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	2b0c      	cmp	r3, #12
 8010762:	d9c8      	bls.n	80106f6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8010764:	683b      	ldr	r3, [r7, #0]
 8010766:	781b      	ldrb	r3, [r3, #0]
 8010768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801076c:	2b00      	cmp	r3, #0
 801076e:	d00b      	beq.n	8010788 <cmp_lfn+0xd0>
 8010770:	89fb      	ldrh	r3, [r7, #14]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d008      	beq.n	8010788 <cmp_lfn+0xd0>
 8010776:	697b      	ldr	r3, [r7, #20]
 8010778:	005b      	lsls	r3, r3, #1
 801077a:	687a      	ldr	r2, [r7, #4]
 801077c:	4413      	add	r3, r2
 801077e:	881b      	ldrh	r3, [r3, #0]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d001      	beq.n	8010788 <cmp_lfn+0xd0>
 8010784:	2300      	movs	r3, #0
 8010786:	e000      	b.n	801078a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8010788:	2301      	movs	r3, #1
}
 801078a:	4618      	mov	r0, r3
 801078c:	371c      	adds	r7, #28
 801078e:	46bd      	mov	sp, r7
 8010790:	bd90      	pop	{r4, r7, pc}
 8010792:	bf00      	nop
 8010794:	0801697c 	.word	0x0801697c

08010798 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b088      	sub	sp, #32
 801079c:	af00      	add	r7, sp, #0
 801079e:	60f8      	str	r0, [r7, #12]
 80107a0:	60b9      	str	r1, [r7, #8]
 80107a2:	4611      	mov	r1, r2
 80107a4:	461a      	mov	r2, r3
 80107a6:	460b      	mov	r3, r1
 80107a8:	71fb      	strb	r3, [r7, #7]
 80107aa:	4613      	mov	r3, r2
 80107ac:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80107ae:	68bb      	ldr	r3, [r7, #8]
 80107b0:	330d      	adds	r3, #13
 80107b2:	79ba      	ldrb	r2, [r7, #6]
 80107b4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	330b      	adds	r3, #11
 80107ba:	220f      	movs	r2, #15
 80107bc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80107be:	68bb      	ldr	r3, [r7, #8]
 80107c0:	330c      	adds	r3, #12
 80107c2:	2200      	movs	r2, #0
 80107c4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	331a      	adds	r3, #26
 80107ca:	2100      	movs	r1, #0
 80107cc:	4618      	mov	r0, r3
 80107ce:	f7fe ff09 	bl	800f5e4 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80107d2:	79fb      	ldrb	r3, [r7, #7]
 80107d4:	1e5a      	subs	r2, r3, #1
 80107d6:	4613      	mov	r3, r2
 80107d8:	005b      	lsls	r3, r3, #1
 80107da:	4413      	add	r3, r2
 80107dc:	009b      	lsls	r3, r3, #2
 80107de:	4413      	add	r3, r2
 80107e0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80107e2:	2300      	movs	r3, #0
 80107e4:	82fb      	strh	r3, [r7, #22]
 80107e6:	2300      	movs	r3, #0
 80107e8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80107ea:	8afb      	ldrh	r3, [r7, #22]
 80107ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80107f0:	4293      	cmp	r3, r2
 80107f2:	d007      	beq.n	8010804 <put_lfn+0x6c>
 80107f4:	69fb      	ldr	r3, [r7, #28]
 80107f6:	1c5a      	adds	r2, r3, #1
 80107f8:	61fa      	str	r2, [r7, #28]
 80107fa:	005b      	lsls	r3, r3, #1
 80107fc:	68fa      	ldr	r2, [r7, #12]
 80107fe:	4413      	add	r3, r2
 8010800:	881b      	ldrh	r3, [r3, #0]
 8010802:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8010804:	4a17      	ldr	r2, [pc, #92]	@ (8010864 <put_lfn+0xcc>)
 8010806:	69bb      	ldr	r3, [r7, #24]
 8010808:	4413      	add	r3, r2
 801080a:	781b      	ldrb	r3, [r3, #0]
 801080c:	461a      	mov	r2, r3
 801080e:	68bb      	ldr	r3, [r7, #8]
 8010810:	4413      	add	r3, r2
 8010812:	8afa      	ldrh	r2, [r7, #22]
 8010814:	4611      	mov	r1, r2
 8010816:	4618      	mov	r0, r3
 8010818:	f7fe fee4 	bl	800f5e4 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 801081c:	8afb      	ldrh	r3, [r7, #22]
 801081e:	2b00      	cmp	r3, #0
 8010820:	d102      	bne.n	8010828 <put_lfn+0x90>
 8010822:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010826:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010828:	69bb      	ldr	r3, [r7, #24]
 801082a:	3301      	adds	r3, #1
 801082c:	61bb      	str	r3, [r7, #24]
 801082e:	69bb      	ldr	r3, [r7, #24]
 8010830:	2b0c      	cmp	r3, #12
 8010832:	d9da      	bls.n	80107ea <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010834:	8afb      	ldrh	r3, [r7, #22]
 8010836:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801083a:	4293      	cmp	r3, r2
 801083c:	d006      	beq.n	801084c <put_lfn+0xb4>
 801083e:	69fb      	ldr	r3, [r7, #28]
 8010840:	005b      	lsls	r3, r3, #1
 8010842:	68fa      	ldr	r2, [r7, #12]
 8010844:	4413      	add	r3, r2
 8010846:	881b      	ldrh	r3, [r3, #0]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d103      	bne.n	8010854 <put_lfn+0xbc>
 801084c:	79fb      	ldrb	r3, [r7, #7]
 801084e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010852:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	79fa      	ldrb	r2, [r7, #7]
 8010858:	701a      	strb	r2, [r3, #0]
}
 801085a:	bf00      	nop
 801085c:	3720      	adds	r7, #32
 801085e:	46bd      	mov	sp, r7
 8010860:	bd80      	pop	{r7, pc}
 8010862:	bf00      	nop
 8010864:	0801697c 	.word	0x0801697c

08010868 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010868:	b580      	push	{r7, lr}
 801086a:	b08c      	sub	sp, #48	@ 0x30
 801086c:	af00      	add	r7, sp, #0
 801086e:	60f8      	str	r0, [r7, #12]
 8010870:	60b9      	str	r1, [r7, #8]
 8010872:	607a      	str	r2, [r7, #4]
 8010874:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010876:	220b      	movs	r2, #11
 8010878:	68b9      	ldr	r1, [r7, #8]
 801087a:	68f8      	ldr	r0, [r7, #12]
 801087c:	f7fe fef9 	bl	800f672 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	2b05      	cmp	r3, #5
 8010884:	d929      	bls.n	80108da <gen_numname+0x72>
		sr = seq;
 8010886:	683b      	ldr	r3, [r7, #0]
 8010888:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 801088a:	e020      	b.n	80108ce <gen_numname+0x66>
			wc = *lfn++;
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	1c9a      	adds	r2, r3, #2
 8010890:	607a      	str	r2, [r7, #4]
 8010892:	881b      	ldrh	r3, [r3, #0]
 8010894:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8010896:	2300      	movs	r3, #0
 8010898:	62bb      	str	r3, [r7, #40]	@ 0x28
 801089a:	e015      	b.n	80108c8 <gen_numname+0x60>
				sr = (sr << 1) + (wc & 1);
 801089c:	69fb      	ldr	r3, [r7, #28]
 801089e:	005a      	lsls	r2, r3, #1
 80108a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80108a2:	f003 0301 	and.w	r3, r3, #1
 80108a6:	4413      	add	r3, r2
 80108a8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80108aa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80108ac:	085b      	lsrs	r3, r3, #1
 80108ae:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80108b0:	69fb      	ldr	r3, [r7, #28]
 80108b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d003      	beq.n	80108c2 <gen_numname+0x5a>
 80108ba:	69fa      	ldr	r2, [r7, #28]
 80108bc:	4b30      	ldr	r3, [pc, #192]	@ (8010980 <gen_numname+0x118>)
 80108be:	4053      	eors	r3, r2
 80108c0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80108c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108c4:	3301      	adds	r3, #1
 80108c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80108c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108ca:	2b0f      	cmp	r3, #15
 80108cc:	d9e6      	bls.n	801089c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	881b      	ldrh	r3, [r3, #0]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d1da      	bne.n	801088c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80108d6:	69fb      	ldr	r3, [r7, #28]
 80108d8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80108da:	2307      	movs	r3, #7
 80108dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80108de:	683b      	ldr	r3, [r7, #0]
 80108e0:	b2db      	uxtb	r3, r3
 80108e2:	f003 030f 	and.w	r3, r3, #15
 80108e6:	b2db      	uxtb	r3, r3
 80108e8:	3330      	adds	r3, #48	@ 0x30
 80108ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 80108ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80108f2:	2b39      	cmp	r3, #57	@ 0x39
 80108f4:	d904      	bls.n	8010900 <gen_numname+0x98>
 80108f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80108fa:	3307      	adds	r3, #7
 80108fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8010900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010902:	1e5a      	subs	r2, r3, #1
 8010904:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010906:	3330      	adds	r3, #48	@ 0x30
 8010908:	443b      	add	r3, r7
 801090a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801090e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010912:	683b      	ldr	r3, [r7, #0]
 8010914:	091b      	lsrs	r3, r3, #4
 8010916:	603b      	str	r3, [r7, #0]
	} while (seq);
 8010918:	683b      	ldr	r3, [r7, #0]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d1df      	bne.n	80108de <gen_numname+0x76>
	ns[i] = '~';
 801091e:	f107 0214 	add.w	r2, r7, #20
 8010922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010924:	4413      	add	r3, r2
 8010926:	227e      	movs	r2, #126	@ 0x7e
 8010928:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 801092a:	2300      	movs	r3, #0
 801092c:	627b      	str	r3, [r7, #36]	@ 0x24
 801092e:	e002      	b.n	8010936 <gen_numname+0xce>
 8010930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010932:	3301      	adds	r3, #1
 8010934:	627b      	str	r3, [r7, #36]	@ 0x24
 8010936:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801093a:	429a      	cmp	r2, r3
 801093c:	d205      	bcs.n	801094a <gen_numname+0xe2>
 801093e:	68fa      	ldr	r2, [r7, #12]
 8010940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010942:	4413      	add	r3, r2
 8010944:	781b      	ldrb	r3, [r3, #0]
 8010946:	2b20      	cmp	r3, #32
 8010948:	d1f2      	bne.n	8010930 <gen_numname+0xc8>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 801094a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801094c:	2b07      	cmp	r3, #7
 801094e:	d807      	bhi.n	8010960 <gen_numname+0xf8>
 8010950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010952:	1c5a      	adds	r2, r3, #1
 8010954:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010956:	3330      	adds	r3, #48	@ 0x30
 8010958:	443b      	add	r3, r7
 801095a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801095e:	e000      	b.n	8010962 <gen_numname+0xfa>
 8010960:	2120      	movs	r1, #32
 8010962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010964:	1c5a      	adds	r2, r3, #1
 8010966:	627a      	str	r2, [r7, #36]	@ 0x24
 8010968:	68fa      	ldr	r2, [r7, #12]
 801096a:	4413      	add	r3, r2
 801096c:	460a      	mov	r2, r1
 801096e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8010970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010972:	2b07      	cmp	r3, #7
 8010974:	d9e9      	bls.n	801094a <gen_numname+0xe2>
}
 8010976:	bf00      	nop
 8010978:	bf00      	nop
 801097a:	3730      	adds	r7, #48	@ 0x30
 801097c:	46bd      	mov	sp, r7
 801097e:	bd80      	pop	{r7, pc}
 8010980:	00011021 	.word	0x00011021

08010984 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010984:	b480      	push	{r7}
 8010986:	b085      	sub	sp, #20
 8010988:	af00      	add	r7, sp, #0
 801098a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 801098c:	2300      	movs	r3, #0
 801098e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010990:	230b      	movs	r3, #11
 8010992:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010994:	7bfb      	ldrb	r3, [r7, #15]
 8010996:	b2da      	uxtb	r2, r3
 8010998:	0852      	lsrs	r2, r2, #1
 801099a:	01db      	lsls	r3, r3, #7
 801099c:	4313      	orrs	r3, r2
 801099e:	b2da      	uxtb	r2, r3
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	1c59      	adds	r1, r3, #1
 80109a4:	6079      	str	r1, [r7, #4]
 80109a6:	781b      	ldrb	r3, [r3, #0]
 80109a8:	4413      	add	r3, r2
 80109aa:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	3b01      	subs	r3, #1
 80109b0:	60bb      	str	r3, [r7, #8]
 80109b2:	68bb      	ldr	r3, [r7, #8]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d1ed      	bne.n	8010994 <sum_sfn+0x10>
	return sum;
 80109b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	3714      	adds	r7, #20
 80109be:	46bd      	mov	sp, r7
 80109c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c4:	4770      	bx	lr

080109c6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80109c6:	b580      	push	{r7, lr}
 80109c8:	b086      	sub	sp, #24
 80109ca:	af00      	add	r7, sp, #0
 80109cc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80109d4:	2100      	movs	r1, #0
 80109d6:	6878      	ldr	r0, [r7, #4]
 80109d8:	f7ff fc89 	bl	80102ee <dir_sdi>
 80109dc:	4603      	mov	r3, r0
 80109de:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80109e0:	7dfb      	ldrb	r3, [r7, #23]
 80109e2:	2b00      	cmp	r3, #0
 80109e4:	d001      	beq.n	80109ea <dir_find+0x24>
 80109e6:	7dfb      	ldrb	r3, [r7, #23]
 80109e8:	e0a9      	b.n	8010b3e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80109ea:	23ff      	movs	r3, #255	@ 0xff
 80109ec:	753b      	strb	r3, [r7, #20]
 80109ee:	7d3b      	ldrb	r3, [r7, #20]
 80109f0:	757b      	strb	r3, [r7, #21]
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	f04f 32ff 	mov.w	r2, #4294967295
 80109f8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	69db      	ldr	r3, [r3, #28]
 80109fe:	4619      	mov	r1, r3
 8010a00:	6938      	ldr	r0, [r7, #16]
 8010a02:	f7ff f895 	bl	800fb30 <move_window>
 8010a06:	4603      	mov	r3, r0
 8010a08:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010a0a:	7dfb      	ldrb	r3, [r7, #23]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	f040 8090 	bne.w	8010b32 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	6a1b      	ldr	r3, [r3, #32]
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8010a1a:	7dbb      	ldrb	r3, [r7, #22]
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d102      	bne.n	8010a26 <dir_find+0x60>
 8010a20:	2304      	movs	r3, #4
 8010a22:	75fb      	strb	r3, [r7, #23]
 8010a24:	e08a      	b.n	8010b3c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	6a1b      	ldr	r3, [r3, #32]
 8010a2a:	330b      	adds	r3, #11
 8010a2c:	781b      	ldrb	r3, [r3, #0]
 8010a2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a32:	73fb      	strb	r3, [r7, #15]
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	7bfa      	ldrb	r2, [r7, #15]
 8010a38:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8010a3a:	7dbb      	ldrb	r3, [r7, #22]
 8010a3c:	2be5      	cmp	r3, #229	@ 0xe5
 8010a3e:	d007      	beq.n	8010a50 <dir_find+0x8a>
 8010a40:	7bfb      	ldrb	r3, [r7, #15]
 8010a42:	f003 0308 	and.w	r3, r3, #8
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d009      	beq.n	8010a5e <dir_find+0x98>
 8010a4a:	7bfb      	ldrb	r3, [r7, #15]
 8010a4c:	2b0f      	cmp	r3, #15
 8010a4e:	d006      	beq.n	8010a5e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010a50:	23ff      	movs	r3, #255	@ 0xff
 8010a52:	757b      	strb	r3, [r7, #21]
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	f04f 32ff 	mov.w	r2, #4294967295
 8010a5a:	631a      	str	r2, [r3, #48]	@ 0x30
 8010a5c:	e05e      	b.n	8010b1c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8010a5e:	7bfb      	ldrb	r3, [r7, #15]
 8010a60:	2b0f      	cmp	r3, #15
 8010a62:	d136      	bne.n	8010ad2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d154      	bne.n	8010b1c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8010a72:	7dbb      	ldrb	r3, [r7, #22]
 8010a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d00d      	beq.n	8010a98 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	6a1b      	ldr	r3, [r3, #32]
 8010a80:	7b5b      	ldrb	r3, [r3, #13]
 8010a82:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8010a84:	7dbb      	ldrb	r3, [r7, #22]
 8010a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a8a:	75bb      	strb	r3, [r7, #22]
 8010a8c:	7dbb      	ldrb	r3, [r7, #22]
 8010a8e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	695a      	ldr	r2, [r3, #20]
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8010a98:	7dba      	ldrb	r2, [r7, #22]
 8010a9a:	7d7b      	ldrb	r3, [r7, #21]
 8010a9c:	429a      	cmp	r2, r3
 8010a9e:	d115      	bne.n	8010acc <dir_find+0x106>
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	6a1b      	ldr	r3, [r3, #32]
 8010aa4:	330d      	adds	r3, #13
 8010aa6:	781b      	ldrb	r3, [r3, #0]
 8010aa8:	7d3a      	ldrb	r2, [r7, #20]
 8010aaa:	429a      	cmp	r2, r3
 8010aac:	d10e      	bne.n	8010acc <dir_find+0x106>
 8010aae:	693b      	ldr	r3, [r7, #16]
 8010ab0:	691a      	ldr	r2, [r3, #16]
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	6a1b      	ldr	r3, [r3, #32]
 8010ab6:	4619      	mov	r1, r3
 8010ab8:	4610      	mov	r0, r2
 8010aba:	f7ff fdfd 	bl	80106b8 <cmp_lfn>
 8010abe:	4603      	mov	r3, r0
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d003      	beq.n	8010acc <dir_find+0x106>
 8010ac4:	7d7b      	ldrb	r3, [r7, #21]
 8010ac6:	3b01      	subs	r3, #1
 8010ac8:	b2db      	uxtb	r3, r3
 8010aca:	e000      	b.n	8010ace <dir_find+0x108>
 8010acc:	23ff      	movs	r3, #255	@ 0xff
 8010ace:	757b      	strb	r3, [r7, #21]
 8010ad0:	e024      	b.n	8010b1c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010ad2:	7d7b      	ldrb	r3, [r7, #21]
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d109      	bne.n	8010aec <dir_find+0x126>
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	6a1b      	ldr	r3, [r3, #32]
 8010adc:	4618      	mov	r0, r3
 8010ade:	f7ff ff51 	bl	8010984 <sum_sfn>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	461a      	mov	r2, r3
 8010ae6:	7d3b      	ldrb	r3, [r7, #20]
 8010ae8:	4293      	cmp	r3, r2
 8010aea:	d024      	beq.n	8010b36 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010af2:	f003 0301 	and.w	r3, r3, #1
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d10a      	bne.n	8010b10 <dir_find+0x14a>
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	6a18      	ldr	r0, [r3, #32]
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	3324      	adds	r3, #36	@ 0x24
 8010b02:	220b      	movs	r2, #11
 8010b04:	4619      	mov	r1, r3
 8010b06:	f7fe fdf0 	bl	800f6ea <mem_cmp>
 8010b0a:	4603      	mov	r3, r0
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d014      	beq.n	8010b3a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8010b10:	23ff      	movs	r3, #255	@ 0xff
 8010b12:	757b      	strb	r3, [r7, #21]
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	f04f 32ff 	mov.w	r2, #4294967295
 8010b1a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010b1c:	2100      	movs	r1, #0
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f7ff fc6e 	bl	8010400 <dir_next>
 8010b24:	4603      	mov	r3, r0
 8010b26:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010b28:	7dfb      	ldrb	r3, [r7, #23]
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	f43f af65 	beq.w	80109fa <dir_find+0x34>
 8010b30:	e004      	b.n	8010b3c <dir_find+0x176>
		if (res != FR_OK) break;
 8010b32:	bf00      	nop
 8010b34:	e002      	b.n	8010b3c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8010b36:	bf00      	nop
 8010b38:	e000      	b.n	8010b3c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8010b3a:	bf00      	nop

	return res;
 8010b3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b3e:	4618      	mov	r0, r3
 8010b40:	3718      	adds	r7, #24
 8010b42:	46bd      	mov	sp, r7
 8010b44:	bd80      	pop	{r7, pc}
	...

08010b48 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b08c      	sub	sp, #48	@ 0x30
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8010b5c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d001      	beq.n	8010b68 <dir_register+0x20>
 8010b64:	2306      	movs	r3, #6
 8010b66:	e0e0      	b.n	8010d2a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8010b68:	2300      	movs	r3, #0
 8010b6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b6c:	e002      	b.n	8010b74 <dir_register+0x2c>
 8010b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b70:	3301      	adds	r3, #1
 8010b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b74:	69fb      	ldr	r3, [r7, #28]
 8010b76:	691a      	ldr	r2, [r3, #16]
 8010b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b7a:	005b      	lsls	r3, r3, #1
 8010b7c:	4413      	add	r3, r2
 8010b7e:	881b      	ldrh	r3, [r3, #0]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	d1f4      	bne.n	8010b6e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8010b8a:	f107 030c 	add.w	r3, r7, #12
 8010b8e:	220c      	movs	r2, #12
 8010b90:	4618      	mov	r0, r3
 8010b92:	f7fe fd6e 	bl	800f672 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8010b96:	7dfb      	ldrb	r3, [r7, #23]
 8010b98:	f003 0301 	and.w	r3, r3, #1
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d032      	beq.n	8010c06 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	2240      	movs	r2, #64	@ 0x40
 8010ba4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8010ba8:	2301      	movs	r3, #1
 8010baa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010bac:	e016      	b.n	8010bdc <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8010bb4:	69fb      	ldr	r3, [r7, #28]
 8010bb6:	691a      	ldr	r2, [r3, #16]
 8010bb8:	f107 010c 	add.w	r1, r7, #12
 8010bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bbe:	f7ff fe53 	bl	8010868 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f7ff feff 	bl	80109c6 <dir_find>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8010bce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d106      	bne.n	8010be4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8010bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd8:	3301      	adds	r3, #1
 8010bda:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bde:	2b63      	cmp	r3, #99	@ 0x63
 8010be0:	d9e5      	bls.n	8010bae <dir_register+0x66>
 8010be2:	e000      	b.n	8010be6 <dir_register+0x9e>
			if (res != FR_OK) break;
 8010be4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8010be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010be8:	2b64      	cmp	r3, #100	@ 0x64
 8010bea:	d101      	bne.n	8010bf0 <dir_register+0xa8>
 8010bec:	2307      	movs	r3, #7
 8010bee:	e09c      	b.n	8010d2a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8010bf0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010bf4:	2b04      	cmp	r3, #4
 8010bf6:	d002      	beq.n	8010bfe <dir_register+0xb6>
 8010bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010bfc:	e095      	b.n	8010d2a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8010bfe:	7dfa      	ldrb	r2, [r7, #23]
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8010c06:	7dfb      	ldrb	r3, [r7, #23]
 8010c08:	f003 0302 	and.w	r3, r3, #2
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d007      	beq.n	8010c20 <dir_register+0xd8>
 8010c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c12:	330c      	adds	r3, #12
 8010c14:	4a47      	ldr	r2, [pc, #284]	@ (8010d34 <dir_register+0x1ec>)
 8010c16:	fba2 2303 	umull	r2, r3, r2, r3
 8010c1a:	089b      	lsrs	r3, r3, #2
 8010c1c:	3301      	adds	r3, #1
 8010c1e:	e000      	b.n	8010c22 <dir_register+0xda>
 8010c20:	2301      	movs	r3, #1
 8010c22:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8010c24:	6a39      	ldr	r1, [r7, #32]
 8010c26:	6878      	ldr	r0, [r7, #4]
 8010c28:	f7ff fcc0 	bl	80105ac <dir_alloc>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8010c32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d148      	bne.n	8010ccc <dir_register+0x184>
 8010c3a:	6a3b      	ldr	r3, [r7, #32]
 8010c3c:	3b01      	subs	r3, #1
 8010c3e:	623b      	str	r3, [r7, #32]
 8010c40:	6a3b      	ldr	r3, [r7, #32]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d042      	beq.n	8010ccc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	695a      	ldr	r2, [r3, #20]
 8010c4a:	6a3b      	ldr	r3, [r7, #32]
 8010c4c:	015b      	lsls	r3, r3, #5
 8010c4e:	1ad3      	subs	r3, r2, r3
 8010c50:	4619      	mov	r1, r3
 8010c52:	6878      	ldr	r0, [r7, #4]
 8010c54:	f7ff fb4b 	bl	80102ee <dir_sdi>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8010c5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d132      	bne.n	8010ccc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	3324      	adds	r3, #36	@ 0x24
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f7ff fe8a 	bl	8010984 <sum_sfn>
 8010c70:	4603      	mov	r3, r0
 8010c72:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	69db      	ldr	r3, [r3, #28]
 8010c78:	4619      	mov	r1, r3
 8010c7a:	69f8      	ldr	r0, [r7, #28]
 8010c7c:	f7fe ff58 	bl	800fb30 <move_window>
 8010c80:	4603      	mov	r3, r0
 8010c82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8010c86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c8a:	2b00      	cmp	r3, #0
 8010c8c:	d11d      	bne.n	8010cca <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8010c8e:	69fb      	ldr	r3, [r7, #28]
 8010c90:	6918      	ldr	r0, [r3, #16]
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	6a19      	ldr	r1, [r3, #32]
 8010c96:	6a3b      	ldr	r3, [r7, #32]
 8010c98:	b2da      	uxtb	r2, r3
 8010c9a:	7efb      	ldrb	r3, [r7, #27]
 8010c9c:	f7ff fd7c 	bl	8010798 <put_lfn>
				fs->wflag = 1;
 8010ca0:	69fb      	ldr	r3, [r7, #28]
 8010ca2:	2201      	movs	r2, #1
 8010ca4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8010ca6:	2100      	movs	r1, #0
 8010ca8:	6878      	ldr	r0, [r7, #4]
 8010caa:	f7ff fba9 	bl	8010400 <dir_next>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8010cb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d107      	bne.n	8010ccc <dir_register+0x184>
 8010cbc:	6a3b      	ldr	r3, [r7, #32]
 8010cbe:	3b01      	subs	r3, #1
 8010cc0:	623b      	str	r3, [r7, #32]
 8010cc2:	6a3b      	ldr	r3, [r7, #32]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d1d5      	bne.n	8010c74 <dir_register+0x12c>
 8010cc8:	e000      	b.n	8010ccc <dir_register+0x184>
				if (res != FR_OK) break;
 8010cca:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	d128      	bne.n	8010d26 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	69db      	ldr	r3, [r3, #28]
 8010cd8:	4619      	mov	r1, r3
 8010cda:	69f8      	ldr	r0, [r7, #28]
 8010cdc:	f7fe ff28 	bl	800fb30 <move_window>
 8010ce0:	4603      	mov	r3, r0
 8010ce2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8010ce6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d11b      	bne.n	8010d26 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	6a1b      	ldr	r3, [r3, #32]
 8010cf2:	2220      	movs	r2, #32
 8010cf4:	2100      	movs	r1, #0
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7fe fcdc 	bl	800f6b4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	6a18      	ldr	r0, [r3, #32]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	3324      	adds	r3, #36	@ 0x24
 8010d04:	220b      	movs	r2, #11
 8010d06:	4619      	mov	r1, r3
 8010d08:	f7fe fcb3 	bl	800f672 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	6a1b      	ldr	r3, [r3, #32]
 8010d16:	330c      	adds	r3, #12
 8010d18:	f002 0218 	and.w	r2, r2, #24
 8010d1c:	b2d2      	uxtb	r2, r2
 8010d1e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8010d20:	69fb      	ldr	r3, [r7, #28]
 8010d22:	2201      	movs	r2, #1
 8010d24:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010d26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	3730      	adds	r7, #48	@ 0x30
 8010d2e:	46bd      	mov	sp, r7
 8010d30:	bd80      	pop	{r7, pc}
 8010d32:	bf00      	nop
 8010d34:	4ec4ec4f 	.word	0x4ec4ec4f

08010d38 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010d38:	b580      	push	{r7, lr}
 8010d3a:	b08a      	sub	sp, #40	@ 0x28
 8010d3c:	af00      	add	r7, sp, #0
 8010d3e:	6078      	str	r0, [r7, #4]
 8010d40:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	613b      	str	r3, [r7, #16]
 8010d48:	687b      	ldr	r3, [r7, #4]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	691b      	ldr	r3, [r3, #16]
 8010d4e:	60fb      	str	r3, [r7, #12]
 8010d50:	2300      	movs	r3, #0
 8010d52:	617b      	str	r3, [r7, #20]
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8010d58:	69bb      	ldr	r3, [r7, #24]
 8010d5a:	1c5a      	adds	r2, r3, #1
 8010d5c:	61ba      	str	r2, [r7, #24]
 8010d5e:	693a      	ldr	r2, [r7, #16]
 8010d60:	4413      	add	r3, r2
 8010d62:	781b      	ldrb	r3, [r3, #0]
 8010d64:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8010d66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d68:	2b1f      	cmp	r3, #31
 8010d6a:	d940      	bls.n	8010dee <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8010d6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d6e:	2b2f      	cmp	r3, #47	@ 0x2f
 8010d70:	d006      	beq.n	8010d80 <create_name+0x48>
 8010d72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010d74:	2b5c      	cmp	r3, #92	@ 0x5c
 8010d76:	d110      	bne.n	8010d9a <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010d78:	e002      	b.n	8010d80 <create_name+0x48>
 8010d7a:	69bb      	ldr	r3, [r7, #24]
 8010d7c:	3301      	adds	r3, #1
 8010d7e:	61bb      	str	r3, [r7, #24]
 8010d80:	693a      	ldr	r2, [r7, #16]
 8010d82:	69bb      	ldr	r3, [r7, #24]
 8010d84:	4413      	add	r3, r2
 8010d86:	781b      	ldrb	r3, [r3, #0]
 8010d88:	2b2f      	cmp	r3, #47	@ 0x2f
 8010d8a:	d0f6      	beq.n	8010d7a <create_name+0x42>
 8010d8c:	693a      	ldr	r2, [r7, #16]
 8010d8e:	69bb      	ldr	r3, [r7, #24]
 8010d90:	4413      	add	r3, r2
 8010d92:	781b      	ldrb	r3, [r3, #0]
 8010d94:	2b5c      	cmp	r3, #92	@ 0x5c
 8010d96:	d0f0      	beq.n	8010d7a <create_name+0x42>
			break;
 8010d98:	e02a      	b.n	8010df0 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8010d9a:	697b      	ldr	r3, [r7, #20]
 8010d9c:	2bfe      	cmp	r3, #254	@ 0xfe
 8010d9e:	d901      	bls.n	8010da4 <create_name+0x6c>
 8010da0:	2306      	movs	r3, #6
 8010da2:	e17d      	b.n	80110a0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8010da4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010da6:	b2db      	uxtb	r3, r3
 8010da8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8010daa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dac:	2101      	movs	r1, #1
 8010dae:	4618      	mov	r0, r3
 8010db0:	f001 fd36 	bl	8012820 <ff_convert>
 8010db4:	4603      	mov	r3, r0
 8010db6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8010db8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d101      	bne.n	8010dc2 <create_name+0x8a>
 8010dbe:	2306      	movs	r3, #6
 8010dc0:	e16e      	b.n	80110a0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8010dc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8010dc6:	d809      	bhi.n	8010ddc <create_name+0xa4>
 8010dc8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dca:	4619      	mov	r1, r3
 8010dcc:	488d      	ldr	r0, [pc, #564]	@ (8011004 <create_name+0x2cc>)
 8010dce:	f7fe fcb3 	bl	800f738 <chk_chr>
 8010dd2:	4603      	mov	r3, r0
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d001      	beq.n	8010ddc <create_name+0xa4>
 8010dd8:	2306      	movs	r3, #6
 8010dda:	e161      	b.n	80110a0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8010ddc:	697b      	ldr	r3, [r7, #20]
 8010dde:	1c5a      	adds	r2, r3, #1
 8010de0:	617a      	str	r2, [r7, #20]
 8010de2:	005b      	lsls	r3, r3, #1
 8010de4:	68fa      	ldr	r2, [r7, #12]
 8010de6:	4413      	add	r3, r2
 8010de8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010dea:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8010dec:	e7b4      	b.n	8010d58 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8010dee:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8010df0:	693a      	ldr	r2, [r7, #16]
 8010df2:	69bb      	ldr	r3, [r7, #24]
 8010df4:	441a      	add	r2, r3
 8010df6:	683b      	ldr	r3, [r7, #0]
 8010df8:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010dfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010dfc:	2b1f      	cmp	r3, #31
 8010dfe:	d801      	bhi.n	8010e04 <create_name+0xcc>
 8010e00:	2304      	movs	r3, #4
 8010e02:	e000      	b.n	8010e06 <create_name+0xce>
 8010e04:	2300      	movs	r3, #0
 8010e06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010e0a:	e011      	b.n	8010e30 <create_name+0xf8>
		w = lfn[di - 1];
 8010e0c:	697a      	ldr	r2, [r7, #20]
 8010e0e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010e12:	4413      	add	r3, r2
 8010e14:	005b      	lsls	r3, r3, #1
 8010e16:	68fa      	ldr	r2, [r7, #12]
 8010e18:	4413      	add	r3, r2
 8010e1a:	881b      	ldrh	r3, [r3, #0]
 8010e1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8010e1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e20:	2b20      	cmp	r3, #32
 8010e22:	d002      	beq.n	8010e2a <create_name+0xf2>
 8010e24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010e26:	2b2e      	cmp	r3, #46	@ 0x2e
 8010e28:	d106      	bne.n	8010e38 <create_name+0x100>
		di--;
 8010e2a:	697b      	ldr	r3, [r7, #20]
 8010e2c:	3b01      	subs	r3, #1
 8010e2e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8010e30:	697b      	ldr	r3, [r7, #20]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d1ea      	bne.n	8010e0c <create_name+0xd4>
 8010e36:	e000      	b.n	8010e3a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8010e38:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	005b      	lsls	r3, r3, #1
 8010e3e:	68fa      	ldr	r2, [r7, #12]
 8010e40:	4413      	add	r3, r2
 8010e42:	2200      	movs	r2, #0
 8010e44:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8010e46:	697b      	ldr	r3, [r7, #20]
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d101      	bne.n	8010e50 <create_name+0x118>
 8010e4c:	2306      	movs	r3, #6
 8010e4e:	e127      	b.n	80110a0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	3324      	adds	r3, #36	@ 0x24
 8010e54:	220b      	movs	r2, #11
 8010e56:	2120      	movs	r1, #32
 8010e58:	4618      	mov	r0, r3
 8010e5a:	f7fe fc2b 	bl	800f6b4 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8010e5e:	2300      	movs	r3, #0
 8010e60:	61bb      	str	r3, [r7, #24]
 8010e62:	e002      	b.n	8010e6a <create_name+0x132>
 8010e64:	69bb      	ldr	r3, [r7, #24]
 8010e66:	3301      	adds	r3, #1
 8010e68:	61bb      	str	r3, [r7, #24]
 8010e6a:	69bb      	ldr	r3, [r7, #24]
 8010e6c:	005b      	lsls	r3, r3, #1
 8010e6e:	68fa      	ldr	r2, [r7, #12]
 8010e70:	4413      	add	r3, r2
 8010e72:	881b      	ldrh	r3, [r3, #0]
 8010e74:	2b20      	cmp	r3, #32
 8010e76:	d0f5      	beq.n	8010e64 <create_name+0x12c>
 8010e78:	69bb      	ldr	r3, [r7, #24]
 8010e7a:	005b      	lsls	r3, r3, #1
 8010e7c:	68fa      	ldr	r2, [r7, #12]
 8010e7e:	4413      	add	r3, r2
 8010e80:	881b      	ldrh	r3, [r3, #0]
 8010e82:	2b2e      	cmp	r3, #46	@ 0x2e
 8010e84:	d0ee      	beq.n	8010e64 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8010e86:	69bb      	ldr	r3, [r7, #24]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d009      	beq.n	8010ea0 <create_name+0x168>
 8010e8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e90:	f043 0303 	orr.w	r3, r3, #3
 8010e94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8010e98:	e002      	b.n	8010ea0 <create_name+0x168>
 8010e9a:	697b      	ldr	r3, [r7, #20]
 8010e9c:	3b01      	subs	r3, #1
 8010e9e:	617b      	str	r3, [r7, #20]
 8010ea0:	697b      	ldr	r3, [r7, #20]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d009      	beq.n	8010eba <create_name+0x182>
 8010ea6:	697a      	ldr	r2, [r7, #20]
 8010ea8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8010eac:	4413      	add	r3, r2
 8010eae:	005b      	lsls	r3, r3, #1
 8010eb0:	68fa      	ldr	r2, [r7, #12]
 8010eb2:	4413      	add	r3, r2
 8010eb4:	881b      	ldrh	r3, [r3, #0]
 8010eb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8010eb8:	d1ef      	bne.n	8010e9a <create_name+0x162>

	i = b = 0; ni = 8;
 8010eba:	2300      	movs	r3, #0
 8010ebc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010ec0:	2300      	movs	r3, #0
 8010ec2:	623b      	str	r3, [r7, #32]
 8010ec4:	2308      	movs	r3, #8
 8010ec6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8010ec8:	69bb      	ldr	r3, [r7, #24]
 8010eca:	1c5a      	adds	r2, r3, #1
 8010ecc:	61ba      	str	r2, [r7, #24]
 8010ece:	005b      	lsls	r3, r3, #1
 8010ed0:	68fa      	ldr	r2, [r7, #12]
 8010ed2:	4413      	add	r3, r2
 8010ed4:	881b      	ldrh	r3, [r3, #0]
 8010ed6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8010ed8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	f000 8090 	beq.w	8011000 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8010ee0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010ee2:	2b20      	cmp	r3, #32
 8010ee4:	d006      	beq.n	8010ef4 <create_name+0x1bc>
 8010ee6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010ee8:	2b2e      	cmp	r3, #46	@ 0x2e
 8010eea:	d10a      	bne.n	8010f02 <create_name+0x1ca>
 8010eec:	69ba      	ldr	r2, [r7, #24]
 8010eee:	697b      	ldr	r3, [r7, #20]
 8010ef0:	429a      	cmp	r2, r3
 8010ef2:	d006      	beq.n	8010f02 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8010ef4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ef8:	f043 0303 	orr.w	r3, r3, #3
 8010efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010f00:	e07d      	b.n	8010ffe <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8010f02:	6a3a      	ldr	r2, [r7, #32]
 8010f04:	69fb      	ldr	r3, [r7, #28]
 8010f06:	429a      	cmp	r2, r3
 8010f08:	d203      	bcs.n	8010f12 <create_name+0x1da>
 8010f0a:	69ba      	ldr	r2, [r7, #24]
 8010f0c:	697b      	ldr	r3, [r7, #20]
 8010f0e:	429a      	cmp	r2, r3
 8010f10:	d123      	bne.n	8010f5a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8010f12:	69fb      	ldr	r3, [r7, #28]
 8010f14:	2b0b      	cmp	r3, #11
 8010f16:	d106      	bne.n	8010f26 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8010f18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f1c:	f043 0303 	orr.w	r3, r3, #3
 8010f20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010f24:	e075      	b.n	8011012 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8010f26:	69ba      	ldr	r2, [r7, #24]
 8010f28:	697b      	ldr	r3, [r7, #20]
 8010f2a:	429a      	cmp	r2, r3
 8010f2c:	d005      	beq.n	8010f3a <create_name+0x202>
 8010f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f32:	f043 0303 	orr.w	r3, r3, #3
 8010f36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8010f3a:	69ba      	ldr	r2, [r7, #24]
 8010f3c:	697b      	ldr	r3, [r7, #20]
 8010f3e:	429a      	cmp	r2, r3
 8010f40:	d866      	bhi.n	8011010 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8010f42:	697b      	ldr	r3, [r7, #20]
 8010f44:	61bb      	str	r3, [r7, #24]
 8010f46:	2308      	movs	r3, #8
 8010f48:	623b      	str	r3, [r7, #32]
 8010f4a:	230b      	movs	r3, #11
 8010f4c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8010f4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010f52:	009b      	lsls	r3, r3, #2
 8010f54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010f58:	e051      	b.n	8010ffe <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8010f5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8010f5e:	d914      	bls.n	8010f8a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8010f60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f62:	2100      	movs	r1, #0
 8010f64:	4618      	mov	r0, r3
 8010f66:	f001 fc5b 	bl	8012820 <ff_convert>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8010f6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d004      	beq.n	8010f7e <create_name+0x246>
 8010f74:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f76:	3b80      	subs	r3, #128	@ 0x80
 8010f78:	4a23      	ldr	r2, [pc, #140]	@ (8011008 <create_name+0x2d0>)
 8010f7a:	5cd3      	ldrb	r3, [r2, r3]
 8010f7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8010f7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f82:	f043 0302 	orr.w	r3, r3, #2
 8010f86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8010f8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d007      	beq.n	8010fa0 <create_name+0x268>
 8010f90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f92:	4619      	mov	r1, r3
 8010f94:	481d      	ldr	r0, [pc, #116]	@ (801100c <create_name+0x2d4>)
 8010f96:	f7fe fbcf 	bl	800f738 <chk_chr>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d008      	beq.n	8010fb2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8010fa0:	235f      	movs	r3, #95	@ 0x5f
 8010fa2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8010fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010fa8:	f043 0303 	orr.w	r3, r3, #3
 8010fac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010fb0:	e01b      	b.n	8010fea <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8010fb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010fb4:	2b40      	cmp	r3, #64	@ 0x40
 8010fb6:	d909      	bls.n	8010fcc <create_name+0x294>
 8010fb8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010fba:	2b5a      	cmp	r3, #90	@ 0x5a
 8010fbc:	d806      	bhi.n	8010fcc <create_name+0x294>
					b |= 2;
 8010fbe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010fc2:	f043 0302 	orr.w	r3, r3, #2
 8010fc6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010fca:	e00e      	b.n	8010fea <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8010fcc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010fce:	2b60      	cmp	r3, #96	@ 0x60
 8010fd0:	d90b      	bls.n	8010fea <create_name+0x2b2>
 8010fd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010fd4:	2b7a      	cmp	r3, #122	@ 0x7a
 8010fd6:	d808      	bhi.n	8010fea <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8010fd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010fdc:	f043 0301 	orr.w	r3, r3, #1
 8010fe0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8010fe4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010fe6:	3b20      	subs	r3, #32
 8010fe8:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8010fea:	6a3b      	ldr	r3, [r7, #32]
 8010fec:	1c5a      	adds	r2, r3, #1
 8010fee:	623a      	str	r2, [r7, #32]
 8010ff0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8010ff2:	b2d1      	uxtb	r1, r2
 8010ff4:	687a      	ldr	r2, [r7, #4]
 8010ff6:	4413      	add	r3, r2
 8010ff8:	460a      	mov	r2, r1
 8010ffa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8010ffe:	e763      	b.n	8010ec8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8011000:	bf00      	nop
 8011002:	e006      	b.n	8011012 <create_name+0x2da>
 8011004:	080167cc 	.word	0x080167cc
 8011008:	080168fc 	.word	0x080168fc
 801100c:	080167d8 	.word	0x080167d8
			if (si > di) break;			/* No extension */
 8011010:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8011018:	2be5      	cmp	r3, #229	@ 0xe5
 801101a:	d103      	bne.n	8011024 <create_name+0x2ec>
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	2205      	movs	r2, #5
 8011020:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8011024:	69fb      	ldr	r3, [r7, #28]
 8011026:	2b08      	cmp	r3, #8
 8011028:	d104      	bne.n	8011034 <create_name+0x2fc>
 801102a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801102e:	009b      	lsls	r3, r3, #2
 8011030:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8011034:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011038:	f003 030c 	and.w	r3, r3, #12
 801103c:	2b0c      	cmp	r3, #12
 801103e:	d005      	beq.n	801104c <create_name+0x314>
 8011040:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011044:	f003 0303 	and.w	r3, r3, #3
 8011048:	2b03      	cmp	r3, #3
 801104a:	d105      	bne.n	8011058 <create_name+0x320>
 801104c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011050:	f043 0302 	orr.w	r3, r3, #2
 8011054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8011058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801105c:	f003 0302 	and.w	r3, r3, #2
 8011060:	2b00      	cmp	r3, #0
 8011062:	d117      	bne.n	8011094 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011064:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011068:	f003 0303 	and.w	r3, r3, #3
 801106c:	2b01      	cmp	r3, #1
 801106e:	d105      	bne.n	801107c <create_name+0x344>
 8011070:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011074:	f043 0310 	orr.w	r3, r3, #16
 8011078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 801107c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011080:	f003 030c 	and.w	r3, r3, #12
 8011084:	2b04      	cmp	r3, #4
 8011086:	d105      	bne.n	8011094 <create_name+0x35c>
 8011088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801108c:	f043 0308 	orr.w	r3, r3, #8
 8011090:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801109a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801109e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 80110a0:	4618      	mov	r0, r3
 80110a2:	3728      	adds	r7, #40	@ 0x28
 80110a4:	46bd      	mov	sp, r7
 80110a6:	bd80      	pop	{r7, pc}

080110a8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b086      	sub	sp, #24
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
 80110b0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80110b6:	693b      	ldr	r3, [r7, #16]
 80110b8:	681b      	ldr	r3, [r3, #0]
 80110ba:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80110bc:	e002      	b.n	80110c4 <follow_path+0x1c>
 80110be:	683b      	ldr	r3, [r7, #0]
 80110c0:	3301      	adds	r3, #1
 80110c2:	603b      	str	r3, [r7, #0]
 80110c4:	683b      	ldr	r3, [r7, #0]
 80110c6:	781b      	ldrb	r3, [r3, #0]
 80110c8:	2b2f      	cmp	r3, #47	@ 0x2f
 80110ca:	d0f8      	beq.n	80110be <follow_path+0x16>
 80110cc:	683b      	ldr	r3, [r7, #0]
 80110ce:	781b      	ldrb	r3, [r3, #0]
 80110d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80110d2:	d0f4      	beq.n	80110be <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	2200      	movs	r2, #0
 80110d8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80110da:	683b      	ldr	r3, [r7, #0]
 80110dc:	781b      	ldrb	r3, [r3, #0]
 80110de:	2b1f      	cmp	r3, #31
 80110e0:	d80a      	bhi.n	80110f8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	2280      	movs	r2, #128	@ 0x80
 80110e6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80110ea:	2100      	movs	r1, #0
 80110ec:	6878      	ldr	r0, [r7, #4]
 80110ee:	f7ff f8fe 	bl	80102ee <dir_sdi>
 80110f2:	4603      	mov	r3, r0
 80110f4:	75fb      	strb	r3, [r7, #23]
 80110f6:	e048      	b.n	801118a <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80110f8:	463b      	mov	r3, r7
 80110fa:	4619      	mov	r1, r3
 80110fc:	6878      	ldr	r0, [r7, #4]
 80110fe:	f7ff fe1b 	bl	8010d38 <create_name>
 8011102:	4603      	mov	r3, r0
 8011104:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011106:	7dfb      	ldrb	r3, [r7, #23]
 8011108:	2b00      	cmp	r3, #0
 801110a:	d139      	bne.n	8011180 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 801110c:	6878      	ldr	r0, [r7, #4]
 801110e:	f7ff fc5a 	bl	80109c6 <dir_find>
 8011112:	4603      	mov	r3, r0
 8011114:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801111c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801111e:	7dfb      	ldrb	r3, [r7, #23]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d00a      	beq.n	801113a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011124:	7dfb      	ldrb	r3, [r7, #23]
 8011126:	2b04      	cmp	r3, #4
 8011128:	d12c      	bne.n	8011184 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801112a:	7afb      	ldrb	r3, [r7, #11]
 801112c:	f003 0304 	and.w	r3, r3, #4
 8011130:	2b00      	cmp	r3, #0
 8011132:	d127      	bne.n	8011184 <follow_path+0xdc>
 8011134:	2305      	movs	r3, #5
 8011136:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011138:	e024      	b.n	8011184 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801113a:	7afb      	ldrb	r3, [r7, #11]
 801113c:	f003 0304 	and.w	r3, r3, #4
 8011140:	2b00      	cmp	r3, #0
 8011142:	d121      	bne.n	8011188 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011144:	693b      	ldr	r3, [r7, #16]
 8011146:	799b      	ldrb	r3, [r3, #6]
 8011148:	f003 0310 	and.w	r3, r3, #16
 801114c:	2b00      	cmp	r3, #0
 801114e:	d102      	bne.n	8011156 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011150:	2305      	movs	r3, #5
 8011152:	75fb      	strb	r3, [r7, #23]
 8011154:	e019      	b.n	801118a <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011156:	68fb      	ldr	r3, [r7, #12]
 8011158:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	695b      	ldr	r3, [r3, #20]
 8011160:	68fa      	ldr	r2, [r7, #12]
 8011162:	8992      	ldrh	r2, [r2, #12]
 8011164:	fbb3 f0f2 	udiv	r0, r3, r2
 8011168:	fb00 f202 	mul.w	r2, r0, r2
 801116c:	1a9b      	subs	r3, r3, r2
 801116e:	440b      	add	r3, r1
 8011170:	4619      	mov	r1, r3
 8011172:	68f8      	ldr	r0, [r7, #12]
 8011174:	f7ff fa61 	bl	801063a <ld_clust>
 8011178:	4602      	mov	r2, r0
 801117a:	693b      	ldr	r3, [r7, #16]
 801117c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801117e:	e7bb      	b.n	80110f8 <follow_path+0x50>
			if (res != FR_OK) break;
 8011180:	bf00      	nop
 8011182:	e002      	b.n	801118a <follow_path+0xe2>
				break;
 8011184:	bf00      	nop
 8011186:	e000      	b.n	801118a <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011188:	bf00      	nop
			}
		}
	}

	return res;
 801118a:	7dfb      	ldrb	r3, [r7, #23]
}
 801118c:	4618      	mov	r0, r3
 801118e:	3718      	adds	r7, #24
 8011190:	46bd      	mov	sp, r7
 8011192:	bd80      	pop	{r7, pc}

08011194 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011194:	b480      	push	{r7}
 8011196:	b087      	sub	sp, #28
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801119c:	f04f 33ff 	mov.w	r3, #4294967295
 80111a0:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d031      	beq.n	801120e <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	681b      	ldr	r3, [r3, #0]
 80111ae:	617b      	str	r3, [r7, #20]
 80111b0:	e002      	b.n	80111b8 <get_ldnumber+0x24>
 80111b2:	697b      	ldr	r3, [r7, #20]
 80111b4:	3301      	adds	r3, #1
 80111b6:	617b      	str	r3, [r7, #20]
 80111b8:	697b      	ldr	r3, [r7, #20]
 80111ba:	781b      	ldrb	r3, [r3, #0]
 80111bc:	2b1f      	cmp	r3, #31
 80111be:	d903      	bls.n	80111c8 <get_ldnumber+0x34>
 80111c0:	697b      	ldr	r3, [r7, #20]
 80111c2:	781b      	ldrb	r3, [r3, #0]
 80111c4:	2b3a      	cmp	r3, #58	@ 0x3a
 80111c6:	d1f4      	bne.n	80111b2 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80111c8:	697b      	ldr	r3, [r7, #20]
 80111ca:	781b      	ldrb	r3, [r3, #0]
 80111cc:	2b3a      	cmp	r3, #58	@ 0x3a
 80111ce:	d11c      	bne.n	801120a <get_ldnumber+0x76>
			tp = *path;
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	1c5a      	adds	r2, r3, #1
 80111da:	60fa      	str	r2, [r7, #12]
 80111dc:	781b      	ldrb	r3, [r3, #0]
 80111de:	3b30      	subs	r3, #48	@ 0x30
 80111e0:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80111e2:	68bb      	ldr	r3, [r7, #8]
 80111e4:	2b09      	cmp	r3, #9
 80111e6:	d80e      	bhi.n	8011206 <get_ldnumber+0x72>
 80111e8:	68fa      	ldr	r2, [r7, #12]
 80111ea:	697b      	ldr	r3, [r7, #20]
 80111ec:	429a      	cmp	r2, r3
 80111ee:	d10a      	bne.n	8011206 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80111f0:	68bb      	ldr	r3, [r7, #8]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d107      	bne.n	8011206 <get_ldnumber+0x72>
					vol = (int)i;
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80111fa:	697b      	ldr	r3, [r7, #20]
 80111fc:	3301      	adds	r3, #1
 80111fe:	617b      	str	r3, [r7, #20]
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	697a      	ldr	r2, [r7, #20]
 8011204:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011206:	693b      	ldr	r3, [r7, #16]
 8011208:	e002      	b.n	8011210 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 801120a:	2300      	movs	r3, #0
 801120c:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 801120e:	693b      	ldr	r3, [r7, #16]
}
 8011210:	4618      	mov	r0, r3
 8011212:	371c      	adds	r7, #28
 8011214:	46bd      	mov	sp, r7
 8011216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121a:	4770      	bx	lr

0801121c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b082      	sub	sp, #8
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
 8011224:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2200      	movs	r2, #0
 801122a:	70da      	strb	r2, [r3, #3]
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	f04f 32ff 	mov.w	r2, #4294967295
 8011232:	639a      	str	r2, [r3, #56]	@ 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011234:	6839      	ldr	r1, [r7, #0]
 8011236:	6878      	ldr	r0, [r7, #4]
 8011238:	f7fe fc7a 	bl	800fb30 <move_window>
 801123c:	4603      	mov	r3, r0
 801123e:	2b00      	cmp	r3, #0
 8011240:	d001      	beq.n	8011246 <check_fs+0x2a>
 8011242:	2304      	movs	r3, #4
 8011244:	e038      	b.n	80112b8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	333c      	adds	r3, #60	@ 0x3c
 801124a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801124e:	4618      	mov	r0, r3
 8011250:	f7fe f98c 	bl	800f56c <ld_word>
 8011254:	4603      	mov	r3, r0
 8011256:	461a      	mov	r2, r3
 8011258:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801125c:	429a      	cmp	r2, r3
 801125e:	d001      	beq.n	8011264 <check_fs+0x48>
 8011260:	2303      	movs	r3, #3
 8011262:	e029      	b.n	80112b8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801126a:	2be9      	cmp	r3, #233	@ 0xe9
 801126c:	d009      	beq.n	8011282 <check_fs+0x66>
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011274:	2beb      	cmp	r3, #235	@ 0xeb
 8011276:	d11e      	bne.n	80112b6 <check_fs+0x9a>
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801127e:	2b90      	cmp	r3, #144	@ 0x90
 8011280:	d119      	bne.n	80112b6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	333c      	adds	r3, #60	@ 0x3c
 8011286:	3336      	adds	r3, #54	@ 0x36
 8011288:	4618      	mov	r0, r3
 801128a:	f7fe f988 	bl	800f59e <ld_dword>
 801128e:	4603      	mov	r3, r0
 8011290:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011294:	4a0a      	ldr	r2, [pc, #40]	@ (80112c0 <check_fs+0xa4>)
 8011296:	4293      	cmp	r3, r2
 8011298:	d101      	bne.n	801129e <check_fs+0x82>
 801129a:	2300      	movs	r3, #0
 801129c:	e00c      	b.n	80112b8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	333c      	adds	r3, #60	@ 0x3c
 80112a2:	3352      	adds	r3, #82	@ 0x52
 80112a4:	4618      	mov	r0, r3
 80112a6:	f7fe f97a 	bl	800f59e <ld_dword>
 80112aa:	4603      	mov	r3, r0
 80112ac:	4a05      	ldr	r2, [pc, #20]	@ (80112c4 <check_fs+0xa8>)
 80112ae:	4293      	cmp	r3, r2
 80112b0:	d101      	bne.n	80112b6 <check_fs+0x9a>
 80112b2:	2300      	movs	r3, #0
 80112b4:	e000      	b.n	80112b8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80112b6:	2302      	movs	r3, #2
}
 80112b8:	4618      	mov	r0, r3
 80112ba:	3708      	adds	r7, #8
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	00544146 	.word	0x00544146
 80112c4:	33544146 	.word	0x33544146

080112c8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b096      	sub	sp, #88	@ 0x58
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	60f8      	str	r0, [r7, #12]
 80112d0:	60b9      	str	r1, [r7, #8]
 80112d2:	4613      	mov	r3, r2
 80112d4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80112d6:	68bb      	ldr	r3, [r7, #8]
 80112d8:	2200      	movs	r2, #0
 80112da:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80112dc:	68f8      	ldr	r0, [r7, #12]
 80112de:	f7ff ff59 	bl	8011194 <get_ldnumber>
 80112e2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80112e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	da01      	bge.n	80112ee <find_volume+0x26>
 80112ea:	230b      	movs	r3, #11
 80112ec:	e26a      	b.n	80117c4 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80112ee:	4aa3      	ldr	r2, [pc, #652]	@ (801157c <find_volume+0x2b4>)
 80112f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80112f6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80112f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d101      	bne.n	8011302 <find_volume+0x3a>
 80112fe:	230c      	movs	r3, #12
 8011300:	e260      	b.n	80117c4 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 8011302:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011304:	f7fe fa33 	bl	800f76e <lock_fs>
 8011308:	4603      	mov	r3, r0
 801130a:	2b00      	cmp	r3, #0
 801130c:	d101      	bne.n	8011312 <find_volume+0x4a>
 801130e:	230f      	movs	r3, #15
 8011310:	e258      	b.n	80117c4 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8011312:	68bb      	ldr	r3, [r7, #8]
 8011314:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011316:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011318:	79fb      	ldrb	r3, [r7, #7]
 801131a:	f023 0301 	bic.w	r3, r3, #1
 801131e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011322:	781b      	ldrb	r3, [r3, #0]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d01a      	beq.n	801135e <find_volume+0x96>
		stat = disk_status(fs->drv);
 8011328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801132a:	785b      	ldrb	r3, [r3, #1]
 801132c:	4618      	mov	r0, r3
 801132e:	f7fe f87d 	bl	800f42c <disk_status>
 8011332:	4603      	mov	r3, r0
 8011334:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011338:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801133c:	f003 0301 	and.w	r3, r3, #1
 8011340:	2b00      	cmp	r3, #0
 8011342:	d10c      	bne.n	801135e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011344:	79fb      	ldrb	r3, [r7, #7]
 8011346:	2b00      	cmp	r3, #0
 8011348:	d007      	beq.n	801135a <find_volume+0x92>
 801134a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801134e:	f003 0304 	and.w	r3, r3, #4
 8011352:	2b00      	cmp	r3, #0
 8011354:	d001      	beq.n	801135a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8011356:	230a      	movs	r3, #10
 8011358:	e234      	b.n	80117c4 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 801135a:	2300      	movs	r3, #0
 801135c:	e232      	b.n	80117c4 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801135e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011360:	2200      	movs	r2, #0
 8011362:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011366:	b2da      	uxtb	r2, r3
 8011368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801136c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801136e:	785b      	ldrb	r3, [r3, #1]
 8011370:	4618      	mov	r0, r3
 8011372:	f7fe f875 	bl	800f460 <disk_initialize>
 8011376:	4603      	mov	r3, r0
 8011378:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801137c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011380:	f003 0301 	and.w	r3, r3, #1
 8011384:	2b00      	cmp	r3, #0
 8011386:	d001      	beq.n	801138c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011388:	2303      	movs	r3, #3
 801138a:	e21b      	b.n	80117c4 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801138c:	79fb      	ldrb	r3, [r7, #7]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d007      	beq.n	80113a2 <find_volume+0xda>
 8011392:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011396:	f003 0304 	and.w	r3, r3, #4
 801139a:	2b00      	cmp	r3, #0
 801139c:	d001      	beq.n	80113a2 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 801139e:	230a      	movs	r3, #10
 80113a0:	e210      	b.n	80117c4 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80113a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113a4:	7858      	ldrb	r0, [r3, #1]
 80113a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113a8:	330c      	adds	r3, #12
 80113aa:	461a      	mov	r2, r3
 80113ac:	2102      	movs	r1, #2
 80113ae:	f7fe f8bf 	bl	800f530 <disk_ioctl>
 80113b2:	4603      	mov	r3, r0
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d001      	beq.n	80113bc <find_volume+0xf4>
 80113b8:	2301      	movs	r3, #1
 80113ba:	e203      	b.n	80117c4 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80113bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113be:	899b      	ldrh	r3, [r3, #12]
 80113c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80113c4:	d80d      	bhi.n	80113e2 <find_volume+0x11a>
 80113c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113c8:	899b      	ldrh	r3, [r3, #12]
 80113ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80113ce:	d308      	bcc.n	80113e2 <find_volume+0x11a>
 80113d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d2:	899b      	ldrh	r3, [r3, #12]
 80113d4:	461a      	mov	r2, r3
 80113d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113d8:	899b      	ldrh	r3, [r3, #12]
 80113da:	3b01      	subs	r3, #1
 80113dc:	4013      	ands	r3, r2
 80113de:	2b00      	cmp	r3, #0
 80113e0:	d001      	beq.n	80113e6 <find_volume+0x11e>
 80113e2:	2301      	movs	r3, #1
 80113e4:	e1ee      	b.n	80117c4 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80113e6:	2300      	movs	r3, #0
 80113e8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80113ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80113ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80113ee:	f7ff ff15 	bl	801121c <check_fs>
 80113f2:	4603      	mov	r3, r0
 80113f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80113f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80113fc:	2b02      	cmp	r3, #2
 80113fe:	d149      	bne.n	8011494 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011400:	2300      	movs	r3, #0
 8011402:	643b      	str	r3, [r7, #64]	@ 0x40
 8011404:	e01e      	b.n	8011444 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011408:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801140c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801140e:	011b      	lsls	r3, r3, #4
 8011410:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8011414:	4413      	add	r3, r2
 8011416:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141a:	3304      	adds	r3, #4
 801141c:	781b      	ldrb	r3, [r3, #0]
 801141e:	2b00      	cmp	r3, #0
 8011420:	d006      	beq.n	8011430 <find_volume+0x168>
 8011422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011424:	3308      	adds	r3, #8
 8011426:	4618      	mov	r0, r3
 8011428:	f7fe f8b9 	bl	800f59e <ld_dword>
 801142c:	4602      	mov	r2, r0
 801142e:	e000      	b.n	8011432 <find_volume+0x16a>
 8011430:	2200      	movs	r2, #0
 8011432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011434:	009b      	lsls	r3, r3, #2
 8011436:	3358      	adds	r3, #88	@ 0x58
 8011438:	443b      	add	r3, r7
 801143a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801143e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011440:	3301      	adds	r3, #1
 8011442:	643b      	str	r3, [r7, #64]	@ 0x40
 8011444:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011446:	2b03      	cmp	r3, #3
 8011448:	d9dd      	bls.n	8011406 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801144a:	2300      	movs	r3, #0
 801144c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 801144e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011450:	2b00      	cmp	r3, #0
 8011452:	d002      	beq.n	801145a <find_volume+0x192>
 8011454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011456:	3b01      	subs	r3, #1
 8011458:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801145a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801145c:	009b      	lsls	r3, r3, #2
 801145e:	3358      	adds	r3, #88	@ 0x58
 8011460:	443b      	add	r3, r7
 8011462:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011466:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011468:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801146a:	2b00      	cmp	r3, #0
 801146c:	d005      	beq.n	801147a <find_volume+0x1b2>
 801146e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011470:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011472:	f7ff fed3 	bl	801121c <check_fs>
 8011476:	4603      	mov	r3, r0
 8011478:	e000      	b.n	801147c <find_volume+0x1b4>
 801147a:	2303      	movs	r3, #3
 801147c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011480:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011484:	2b01      	cmp	r3, #1
 8011486:	d905      	bls.n	8011494 <find_volume+0x1cc>
 8011488:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801148a:	3301      	adds	r3, #1
 801148c:	643b      	str	r3, [r7, #64]	@ 0x40
 801148e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011490:	2b03      	cmp	r3, #3
 8011492:	d9e2      	bls.n	801145a <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011494:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011498:	2b04      	cmp	r3, #4
 801149a:	d101      	bne.n	80114a0 <find_volume+0x1d8>
 801149c:	2301      	movs	r3, #1
 801149e:	e191      	b.n	80117c4 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80114a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80114a4:	2b01      	cmp	r3, #1
 80114a6:	d901      	bls.n	80114ac <find_volume+0x1e4>
 80114a8:	230d      	movs	r3, #13
 80114aa:	e18b      	b.n	80117c4 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80114ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ae:	333c      	adds	r3, #60	@ 0x3c
 80114b0:	330b      	adds	r3, #11
 80114b2:	4618      	mov	r0, r3
 80114b4:	f7fe f85a 	bl	800f56c <ld_word>
 80114b8:	4603      	mov	r3, r0
 80114ba:	461a      	mov	r2, r3
 80114bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114be:	899b      	ldrh	r3, [r3, #12]
 80114c0:	429a      	cmp	r2, r3
 80114c2:	d001      	beq.n	80114c8 <find_volume+0x200>
 80114c4:	230d      	movs	r3, #13
 80114c6:	e17d      	b.n	80117c4 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80114c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ca:	333c      	adds	r3, #60	@ 0x3c
 80114cc:	3316      	adds	r3, #22
 80114ce:	4618      	mov	r0, r3
 80114d0:	f7fe f84c 	bl	800f56c <ld_word>
 80114d4:	4603      	mov	r3, r0
 80114d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80114d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d106      	bne.n	80114ec <find_volume+0x224>
 80114de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114e0:	333c      	adds	r3, #60	@ 0x3c
 80114e2:	3324      	adds	r3, #36	@ 0x24
 80114e4:	4618      	mov	r0, r3
 80114e6:	f7fe f85a 	bl	800f59e <ld_dword>
 80114ea:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 80114ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80114f0:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80114f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114f4:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 80114f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80114fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114fe:	789b      	ldrb	r3, [r3, #2]
 8011500:	2b01      	cmp	r3, #1
 8011502:	d005      	beq.n	8011510 <find_volume+0x248>
 8011504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011506:	789b      	ldrb	r3, [r3, #2]
 8011508:	2b02      	cmp	r3, #2
 801150a:	d001      	beq.n	8011510 <find_volume+0x248>
 801150c:	230d      	movs	r3, #13
 801150e:	e159      	b.n	80117c4 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011512:	789b      	ldrb	r3, [r3, #2]
 8011514:	461a      	mov	r2, r3
 8011516:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011518:	fb02 f303 	mul.w	r3, r2, r3
 801151c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801151e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011520:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8011524:	461a      	mov	r2, r3
 8011526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011528:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801152a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801152c:	895b      	ldrh	r3, [r3, #10]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d008      	beq.n	8011544 <find_volume+0x27c>
 8011532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011534:	895b      	ldrh	r3, [r3, #10]
 8011536:	461a      	mov	r2, r3
 8011538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801153a:	895b      	ldrh	r3, [r3, #10]
 801153c:	3b01      	subs	r3, #1
 801153e:	4013      	ands	r3, r2
 8011540:	2b00      	cmp	r3, #0
 8011542:	d001      	beq.n	8011548 <find_volume+0x280>
 8011544:	230d      	movs	r3, #13
 8011546:	e13d      	b.n	80117c4 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8011548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801154a:	333c      	adds	r3, #60	@ 0x3c
 801154c:	3311      	adds	r3, #17
 801154e:	4618      	mov	r0, r3
 8011550:	f7fe f80c 	bl	800f56c <ld_word>
 8011554:	4603      	mov	r3, r0
 8011556:	461a      	mov	r2, r3
 8011558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801155a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 801155c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801155e:	891b      	ldrh	r3, [r3, #8]
 8011560:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011562:	8992      	ldrh	r2, [r2, #12]
 8011564:	0952      	lsrs	r2, r2, #5
 8011566:	b292      	uxth	r2, r2
 8011568:	fbb3 f1f2 	udiv	r1, r3, r2
 801156c:	fb01 f202 	mul.w	r2, r1, r2
 8011570:	1a9b      	subs	r3, r3, r2
 8011572:	b29b      	uxth	r3, r3
 8011574:	2b00      	cmp	r3, #0
 8011576:	d003      	beq.n	8011580 <find_volume+0x2b8>
 8011578:	230d      	movs	r3, #13
 801157a:	e123      	b.n	80117c4 <find_volume+0x4fc>
 801157c:	24002ed0 	.word	0x24002ed0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011582:	333c      	adds	r3, #60	@ 0x3c
 8011584:	3313      	adds	r3, #19
 8011586:	4618      	mov	r0, r3
 8011588:	f7fd fff0 	bl	800f56c <ld_word>
 801158c:	4603      	mov	r3, r0
 801158e:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011590:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011592:	2b00      	cmp	r3, #0
 8011594:	d106      	bne.n	80115a4 <find_volume+0x2dc>
 8011596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011598:	333c      	adds	r3, #60	@ 0x3c
 801159a:	3320      	adds	r3, #32
 801159c:	4618      	mov	r0, r3
 801159e:	f7fd fffe 	bl	800f59e <ld_dword>
 80115a2:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80115a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115a6:	333c      	adds	r3, #60	@ 0x3c
 80115a8:	330e      	adds	r3, #14
 80115aa:	4618      	mov	r0, r3
 80115ac:	f7fd ffde 	bl	800f56c <ld_word>
 80115b0:	4603      	mov	r3, r0
 80115b2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80115b4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d101      	bne.n	80115be <find_volume+0x2f6>
 80115ba:	230d      	movs	r3, #13
 80115bc:	e102      	b.n	80117c4 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80115be:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80115c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80115c2:	4413      	add	r3, r2
 80115c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80115c6:	8911      	ldrh	r1, [r2, #8]
 80115c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80115ca:	8992      	ldrh	r2, [r2, #12]
 80115cc:	0952      	lsrs	r2, r2, #5
 80115ce:	b292      	uxth	r2, r2
 80115d0:	fbb1 f2f2 	udiv	r2, r1, r2
 80115d4:	b292      	uxth	r2, r2
 80115d6:	4413      	add	r3, r2
 80115d8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80115da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80115dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115de:	429a      	cmp	r2, r3
 80115e0:	d201      	bcs.n	80115e6 <find_volume+0x31e>
 80115e2:	230d      	movs	r3, #13
 80115e4:	e0ee      	b.n	80117c4 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80115e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80115e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80115ea:	1ad3      	subs	r3, r2, r3
 80115ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80115ee:	8952      	ldrh	r2, [r2, #10]
 80115f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80115f4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80115f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d101      	bne.n	8011600 <find_volume+0x338>
 80115fc:	230d      	movs	r3, #13
 80115fe:	e0e1      	b.n	80117c4 <find_volume+0x4fc>
		fmt = FS_FAT32;
 8011600:	2303      	movs	r3, #3
 8011602:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011608:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801160c:	4293      	cmp	r3, r2
 801160e:	d802      	bhi.n	8011616 <find_volume+0x34e>
 8011610:	2302      	movs	r3, #2
 8011612:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011618:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801161c:	4293      	cmp	r3, r2
 801161e:	d802      	bhi.n	8011626 <find_volume+0x35e>
 8011620:	2301      	movs	r3, #1
 8011622:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8011626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011628:	1c9a      	adds	r2, r3, #2
 801162a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801162c:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 801162e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011630:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011632:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8011634:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011638:	441a      	add	r2, r3
 801163a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801163c:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 801163e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011642:	441a      	add	r2, r3
 8011644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011646:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 8011648:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801164c:	2b03      	cmp	r3, #3
 801164e:	d11e      	bne.n	801168e <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8011650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011652:	333c      	adds	r3, #60	@ 0x3c
 8011654:	332a      	adds	r3, #42	@ 0x2a
 8011656:	4618      	mov	r0, r3
 8011658:	f7fd ff88 	bl	800f56c <ld_word>
 801165c:	4603      	mov	r3, r0
 801165e:	2b00      	cmp	r3, #0
 8011660:	d001      	beq.n	8011666 <find_volume+0x39e>
 8011662:	230d      	movs	r3, #13
 8011664:	e0ae      	b.n	80117c4 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8011666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011668:	891b      	ldrh	r3, [r3, #8]
 801166a:	2b00      	cmp	r3, #0
 801166c:	d001      	beq.n	8011672 <find_volume+0x3aa>
 801166e:	230d      	movs	r3, #13
 8011670:	e0a8      	b.n	80117c4 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8011672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011674:	333c      	adds	r3, #60	@ 0x3c
 8011676:	332c      	adds	r3, #44	@ 0x2c
 8011678:	4618      	mov	r0, r3
 801167a:	f7fd ff90 	bl	800f59e <ld_dword>
 801167e:	4602      	mov	r2, r0
 8011680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011682:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011686:	6a1b      	ldr	r3, [r3, #32]
 8011688:	009b      	lsls	r3, r3, #2
 801168a:	647b      	str	r3, [r7, #68]	@ 0x44
 801168c:	e01f      	b.n	80116ce <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801168e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011690:	891b      	ldrh	r3, [r3, #8]
 8011692:	2b00      	cmp	r3, #0
 8011694:	d101      	bne.n	801169a <find_volume+0x3d2>
 8011696:	230d      	movs	r3, #13
 8011698:	e094      	b.n	80117c4 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801169a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801169c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801169e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116a0:	441a      	add	r2, r3
 80116a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116a4:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80116a6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80116aa:	2b02      	cmp	r3, #2
 80116ac:	d103      	bne.n	80116b6 <find_volume+0x3ee>
 80116ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b0:	6a1b      	ldr	r3, [r3, #32]
 80116b2:	005b      	lsls	r3, r3, #1
 80116b4:	e00a      	b.n	80116cc <find_volume+0x404>
 80116b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116b8:	6a1a      	ldr	r2, [r3, #32]
 80116ba:	4613      	mov	r3, r2
 80116bc:	005b      	lsls	r3, r3, #1
 80116be:	4413      	add	r3, r2
 80116c0:	085a      	lsrs	r2, r3, #1
 80116c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116c4:	6a1b      	ldr	r3, [r3, #32]
 80116c6:	f003 0301 	and.w	r3, r3, #1
 80116ca:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80116cc:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80116ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80116d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d4:	899b      	ldrh	r3, [r3, #12]
 80116d6:	4619      	mov	r1, r3
 80116d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80116da:	440b      	add	r3, r1
 80116dc:	3b01      	subs	r3, #1
 80116de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80116e0:	8989      	ldrh	r1, [r1, #12]
 80116e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80116e6:	429a      	cmp	r2, r3
 80116e8:	d201      	bcs.n	80116ee <find_volume+0x426>
 80116ea:	230d      	movs	r3, #13
 80116ec:	e06a      	b.n	80117c4 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80116ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f0:	f04f 32ff 	mov.w	r2, #4294967295
 80116f4:	61da      	str	r2, [r3, #28]
 80116f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116f8:	69da      	ldr	r2, [r3, #28]
 80116fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116fc:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 80116fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011700:	2280      	movs	r2, #128	@ 0x80
 8011702:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011704:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8011708:	2b03      	cmp	r3, #3
 801170a:	d149      	bne.n	80117a0 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801170c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801170e:	333c      	adds	r3, #60	@ 0x3c
 8011710:	3330      	adds	r3, #48	@ 0x30
 8011712:	4618      	mov	r0, r3
 8011714:	f7fd ff2a 	bl	800f56c <ld_word>
 8011718:	4603      	mov	r3, r0
 801171a:	2b01      	cmp	r3, #1
 801171c:	d140      	bne.n	80117a0 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 801171e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011720:	3301      	adds	r3, #1
 8011722:	4619      	mov	r1, r3
 8011724:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8011726:	f7fe fa03 	bl	800fb30 <move_window>
 801172a:	4603      	mov	r3, r0
 801172c:	2b00      	cmp	r3, #0
 801172e:	d137      	bne.n	80117a0 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8011730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011732:	2200      	movs	r2, #0
 8011734:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8011736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011738:	333c      	adds	r3, #60	@ 0x3c
 801173a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 801173e:	4618      	mov	r0, r3
 8011740:	f7fd ff14 	bl	800f56c <ld_word>
 8011744:	4603      	mov	r3, r0
 8011746:	461a      	mov	r2, r3
 8011748:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 801174c:	429a      	cmp	r2, r3
 801174e:	d127      	bne.n	80117a0 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8011750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011752:	333c      	adds	r3, #60	@ 0x3c
 8011754:	4618      	mov	r0, r3
 8011756:	f7fd ff22 	bl	800f59e <ld_dword>
 801175a:	4603      	mov	r3, r0
 801175c:	4a1b      	ldr	r2, [pc, #108]	@ (80117cc <find_volume+0x504>)
 801175e:	4293      	cmp	r3, r2
 8011760:	d11e      	bne.n	80117a0 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8011762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011764:	333c      	adds	r3, #60	@ 0x3c
 8011766:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 801176a:	4618      	mov	r0, r3
 801176c:	f7fd ff17 	bl	800f59e <ld_dword>
 8011770:	4603      	mov	r3, r0
 8011772:	4a17      	ldr	r2, [pc, #92]	@ (80117d0 <find_volume+0x508>)
 8011774:	4293      	cmp	r3, r2
 8011776:	d113      	bne.n	80117a0 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8011778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801177a:	333c      	adds	r3, #60	@ 0x3c
 801177c:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8011780:	4618      	mov	r0, r3
 8011782:	f7fd ff0c 	bl	800f59e <ld_dword>
 8011786:	4602      	mov	r2, r0
 8011788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178a:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 801178c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178e:	333c      	adds	r3, #60	@ 0x3c
 8011790:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8011794:	4618      	mov	r0, r3
 8011796:	f7fd ff02 	bl	800f59e <ld_dword>
 801179a:	4602      	mov	r2, r0
 801179c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801179e:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80117a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117a2:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80117a6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80117a8:	4b0a      	ldr	r3, [pc, #40]	@ (80117d4 <find_volume+0x50c>)
 80117aa:	881b      	ldrh	r3, [r3, #0]
 80117ac:	3301      	adds	r3, #1
 80117ae:	b29a      	uxth	r2, r3
 80117b0:	4b08      	ldr	r3, [pc, #32]	@ (80117d4 <find_volume+0x50c>)
 80117b2:	801a      	strh	r2, [r3, #0]
 80117b4:	4b07      	ldr	r3, [pc, #28]	@ (80117d4 <find_volume+0x50c>)
 80117b6:	881a      	ldrh	r2, [r3, #0]
 80117b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117ba:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80117bc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80117be:	f7fe f94f 	bl	800fa60 <clear_lock>
#endif
	return FR_OK;
 80117c2:	2300      	movs	r3, #0
}
 80117c4:	4618      	mov	r0, r3
 80117c6:	3758      	adds	r7, #88	@ 0x58
 80117c8:	46bd      	mov	sp, r7
 80117ca:	bd80      	pop	{r7, pc}
 80117cc:	41615252 	.word	0x41615252
 80117d0:	61417272 	.word	0x61417272
 80117d4:	24002ed4 	.word	0x24002ed4

080117d8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80117d8:	b580      	push	{r7, lr}
 80117da:	b084      	sub	sp, #16
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]
 80117e0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80117e2:	2309      	movs	r3, #9
 80117e4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d02e      	beq.n	801184a <validate+0x72>
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d02a      	beq.n	801184a <validate+0x72>
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	781b      	ldrb	r3, [r3, #0]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d025      	beq.n	801184a <validate+0x72>
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	889a      	ldrh	r2, [r3, #4]
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	88db      	ldrh	r3, [r3, #6]
 8011808:	429a      	cmp	r2, r3
 801180a:	d11e      	bne.n	801184a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	4618      	mov	r0, r3
 8011812:	f7fd ffac 	bl	800f76e <lock_fs>
 8011816:	4603      	mov	r3, r0
 8011818:	2b00      	cmp	r3, #0
 801181a:	d014      	beq.n	8011846 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	681b      	ldr	r3, [r3, #0]
 8011820:	785b      	ldrb	r3, [r3, #1]
 8011822:	4618      	mov	r0, r3
 8011824:	f7fd fe02 	bl	800f42c <disk_status>
 8011828:	4603      	mov	r3, r0
 801182a:	f003 0301 	and.w	r3, r3, #1
 801182e:	2b00      	cmp	r3, #0
 8011830:	d102      	bne.n	8011838 <validate+0x60>
				res = FR_OK;
 8011832:	2300      	movs	r3, #0
 8011834:	73fb      	strb	r3, [r7, #15]
 8011836:	e008      	b.n	801184a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	2100      	movs	r1, #0
 801183e:	4618      	mov	r0, r3
 8011840:	f7fd ffab 	bl	800f79a <unlock_fs>
 8011844:	e001      	b.n	801184a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8011846:	230f      	movs	r3, #15
 8011848:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801184a:	7bfb      	ldrb	r3, [r7, #15]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d102      	bne.n	8011856 <validate+0x7e>
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	e000      	b.n	8011858 <validate+0x80>
 8011856:	2300      	movs	r3, #0
 8011858:	683a      	ldr	r2, [r7, #0]
 801185a:	6013      	str	r3, [r2, #0]
	return res;
 801185c:	7bfb      	ldrb	r3, [r7, #15]
}
 801185e:	4618      	mov	r0, r3
 8011860:	3710      	adds	r7, #16
 8011862:	46bd      	mov	sp, r7
 8011864:	bd80      	pop	{r7, pc}
	...

08011868 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011868:	b580      	push	{r7, lr}
 801186a:	b088      	sub	sp, #32
 801186c:	af00      	add	r7, sp, #0
 801186e:	60f8      	str	r0, [r7, #12]
 8011870:	60b9      	str	r1, [r7, #8]
 8011872:	4613      	mov	r3, r2
 8011874:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011876:	68bb      	ldr	r3, [r7, #8]
 8011878:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801187a:	f107 0310 	add.w	r3, r7, #16
 801187e:	4618      	mov	r0, r3
 8011880:	f7ff fc88 	bl	8011194 <get_ldnumber>
 8011884:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011886:	69fb      	ldr	r3, [r7, #28]
 8011888:	2b00      	cmp	r3, #0
 801188a:	da01      	bge.n	8011890 <f_mount+0x28>
 801188c:	230b      	movs	r3, #11
 801188e:	e048      	b.n	8011922 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011890:	4a26      	ldr	r2, [pc, #152]	@ (801192c <f_mount+0xc4>)
 8011892:	69fb      	ldr	r3, [r7, #28]
 8011894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011898:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801189a:	69bb      	ldr	r3, [r7, #24]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d00f      	beq.n	80118c0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80118a0:	69b8      	ldr	r0, [r7, #24]
 80118a2:	f7fe f8dd 	bl	800fa60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80118a6:	69bb      	ldr	r3, [r7, #24]
 80118a8:	695b      	ldr	r3, [r3, #20]
 80118aa:	4618      	mov	r0, r3
 80118ac:	f001 f899 	bl	80129e2 <ff_del_syncobj>
 80118b0:	4603      	mov	r3, r0
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d101      	bne.n	80118ba <f_mount+0x52>
 80118b6:	2302      	movs	r3, #2
 80118b8:	e033      	b.n	8011922 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	2200      	movs	r2, #0
 80118be:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d00f      	beq.n	80118e6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	2200      	movs	r2, #0
 80118ca:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80118cc:	69fb      	ldr	r3, [r7, #28]
 80118ce:	b2da      	uxtb	r2, r3
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	3314      	adds	r3, #20
 80118d4:	4619      	mov	r1, r3
 80118d6:	4610      	mov	r0, r2
 80118d8:	f001 f868 	bl	80129ac <ff_cre_syncobj>
 80118dc:	4603      	mov	r3, r0
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d101      	bne.n	80118e6 <f_mount+0x7e>
 80118e2:	2302      	movs	r3, #2
 80118e4:	e01d      	b.n	8011922 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80118e6:	68fa      	ldr	r2, [r7, #12]
 80118e8:	4910      	ldr	r1, [pc, #64]	@ (801192c <f_mount+0xc4>)
 80118ea:	69fb      	ldr	r3, [r7, #28]
 80118ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d002      	beq.n	80118fc <f_mount+0x94>
 80118f6:	79fb      	ldrb	r3, [r7, #7]
 80118f8:	2b01      	cmp	r3, #1
 80118fa:	d001      	beq.n	8011900 <f_mount+0x98>
 80118fc:	2300      	movs	r3, #0
 80118fe:	e010      	b.n	8011922 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011900:	f107 010c 	add.w	r1, r7, #12
 8011904:	f107 0308 	add.w	r3, r7, #8
 8011908:	2200      	movs	r2, #0
 801190a:	4618      	mov	r0, r3
 801190c:	f7ff fcdc 	bl	80112c8 <find_volume>
 8011910:	4603      	mov	r3, r0
 8011912:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	7dfa      	ldrb	r2, [r7, #23]
 8011918:	4611      	mov	r1, r2
 801191a:	4618      	mov	r0, r3
 801191c:	f7fd ff3d 	bl	800f79a <unlock_fs>
 8011920:	7dfb      	ldrb	r3, [r7, #23]
}
 8011922:	4618      	mov	r0, r3
 8011924:	3720      	adds	r7, #32
 8011926:	46bd      	mov	sp, r7
 8011928:	bd80      	pop	{r7, pc}
 801192a:	bf00      	nop
 801192c:	24002ed0 	.word	0x24002ed0

08011930 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011930:	b580      	push	{r7, lr}
 8011932:	f5ad 7d1a 	sub.w	sp, sp, #616	@ 0x268
 8011936:	af00      	add	r7, sp, #0
 8011938:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 801193c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011940:	6018      	str	r0, [r3, #0]
 8011942:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011946:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 801194a:	6019      	str	r1, [r3, #0]
 801194c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011950:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011954:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8011956:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 801195a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d101      	bne.n	8011968 <f_open+0x38>
 8011964:	2309      	movs	r3, #9
 8011966:	e2aa      	b.n	8011ebe <f_open+0x58e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011968:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 801196c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011970:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8011974:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8011978:	7812      	ldrb	r2, [r2, #0]
 801197a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801197e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 8011980:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011984:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011988:	781a      	ldrb	r2, [r3, #0]
 801198a:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 801198e:	f107 0308 	add.w	r3, r7, #8
 8011992:	4618      	mov	r0, r3
 8011994:	f7ff fc98 	bl	80112c8 <find_volume>
 8011998:	4603      	mov	r3, r0
 801199a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
	if (res == FR_OK) {
 801199e:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	f040 8276 	bne.w	8011e94 <f_open+0x564>
		dj.obj.fs = fs;
 80119a8:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80119ac:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
		INIT_NAMBUF(fs);
 80119b0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80119b4:	f107 0214 	add.w	r2, r7, #20
 80119b8:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80119ba:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80119be:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80119c2:	681a      	ldr	r2, [r3, #0]
 80119c4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 80119c8:	4611      	mov	r1, r2
 80119ca:	4618      	mov	r0, r3
 80119cc:	f7ff fb6c 	bl	80110a8 <follow_path>
 80119d0:	4603      	mov	r3, r0
 80119d2:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80119d6:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 80119da:	2b00      	cmp	r3, #0
 80119dc:	d11c      	bne.n	8011a18 <f_open+0xe8>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80119de:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80119e2:	b25b      	sxtb	r3, r3
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	da03      	bge.n	80119f0 <f_open+0xc0>
				res = FR_INVALID_NAME;
 80119e8:	2306      	movs	r3, #6
 80119ea:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 80119ee:	e013      	b.n	8011a18 <f_open+0xe8>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80119f0:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 80119f4:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 80119f8:	781b      	ldrb	r3, [r3, #0]
 80119fa:	2b01      	cmp	r3, #1
 80119fc:	bf8c      	ite	hi
 80119fe:	2301      	movhi	r3, #1
 8011a00:	2300      	movls	r3, #0
 8011a02:	b2db      	uxtb	r3, r3
 8011a04:	461a      	mov	r2, r3
 8011a06:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8011a0a:	4611      	mov	r1, r2
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	f7fd fedf 	bl	800f7d0 <chk_lock>
 8011a12:	4603      	mov	r3, r0
 8011a14:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011a18:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011a1c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011a20:	781b      	ldrb	r3, [r3, #0]
 8011a22:	f003 031c 	and.w	r3, r3, #28
 8011a26:	2b00      	cmp	r3, #0
 8011a28:	f000 80a7 	beq.w	8011b7a <f_open+0x24a>
			if (res != FR_OK) {					/* No file, create new */
 8011a2c:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d01f      	beq.n	8011a74 <f_open+0x144>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8011a34:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011a38:	2b04      	cmp	r3, #4
 8011a3a:	d10e      	bne.n	8011a5a <f_open+0x12a>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011a3c:	f7fd ff24 	bl	800f888 <enq_lock>
 8011a40:	4603      	mov	r3, r0
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d006      	beq.n	8011a54 <f_open+0x124>
 8011a46:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8011a4a:	4618      	mov	r0, r3
 8011a4c:	f7ff f87c 	bl	8010b48 <dir_register>
 8011a50:	4603      	mov	r3, r0
 8011a52:	e000      	b.n	8011a56 <f_open+0x126>
 8011a54:	2312      	movs	r3, #18
 8011a56:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011a5a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011a5e:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011a62:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8011a66:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8011a6a:	7812      	ldrb	r2, [r2, #0]
 8011a6c:	f042 0208 	orr.w	r2, r2, #8
 8011a70:	701a      	strb	r2, [r3, #0]
 8011a72:	e015      	b.n	8011aa0 <f_open+0x170>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8011a74:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8011a78:	f003 0311 	and.w	r3, r3, #17
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d003      	beq.n	8011a88 <f_open+0x158>
					res = FR_DENIED;
 8011a80:	2307      	movs	r3, #7
 8011a82:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8011a86:	e00b      	b.n	8011aa0 <f_open+0x170>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8011a88:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011a8c:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011a90:	781b      	ldrb	r3, [r3, #0]
 8011a92:	f003 0304 	and.w	r3, r3, #4
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d002      	beq.n	8011aa0 <f_open+0x170>
 8011a9a:	2308      	movs	r3, #8
 8011a9c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8011aa0:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	f040 8088 	bne.w	8011bba <f_open+0x28a>
 8011aaa:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011aae:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011ab2:	781b      	ldrb	r3, [r3, #0]
 8011ab4:	f003 0308 	and.w	r3, r3, #8
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d07e      	beq.n	8011bba <f_open+0x28a>
				dw = GET_FATTIME();
 8011abc:	f7fd fa64 	bl	800ef88 <get_fattime>
 8011ac0:	f8c7 0258 	str.w	r0, [r7, #600]	@ 0x258
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011ac4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8011ac8:	330e      	adds	r3, #14
 8011aca:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8011ace:	4618      	mov	r0, r3
 8011ad0:	f7fd fda3 	bl	800f61a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8011ad4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8011ad8:	3316      	adds	r3, #22
 8011ada:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8011ade:	4618      	mov	r0, r3
 8011ae0:	f7fd fd9b 	bl	800f61a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8011ae4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8011ae8:	330b      	adds	r3, #11
 8011aea:	2220      	movs	r2, #32
 8011aec:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011aee:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011af2:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8011af6:	4611      	mov	r1, r2
 8011af8:	4618      	mov	r0, r3
 8011afa:	f7fe fd9e 	bl	801063a <ld_clust>
 8011afe:	f8c7 0254 	str.w	r0, [r7, #596]	@ 0x254
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011b02:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011b06:	f8d7 1238 	ldr.w	r1, [r7, #568]	@ 0x238
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	4618      	mov	r0, r3
 8011b0e:	f7fe fdb3 	bl	8010678 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8011b12:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8011b16:	331c      	adds	r3, #28
 8011b18:	2100      	movs	r1, #0
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	f7fd fd7d 	bl	800f61a <st_dword>
					fs->wflag = 1;
 8011b20:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011b24:	2201      	movs	r2, #1
 8011b26:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011b28:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	d044      	beq.n	8011bba <f_open+0x28a>
						dw = fs->winsect;
 8011b30:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011b36:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
						res = remove_chain(&dj.obj, cl, 0);
 8011b3a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8011b3e:	2200      	movs	r2, #0
 8011b40:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 8011b44:	4618      	mov	r0, r3
 8011b46:	f7fe fa9d 	bl	8010084 <remove_chain>
 8011b4a:	4603      	mov	r3, r0
 8011b4c:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
						if (res == FR_OK) {
 8011b50:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d130      	bne.n	8011bba <f_open+0x28a>
							res = move_window(fs, dw);
 8011b58:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011b5c:	f8d7 1258 	ldr.w	r1, [r7, #600]	@ 0x258
 8011b60:	4618      	mov	r0, r3
 8011b62:	f7fd ffe5 	bl	800fb30 <move_window>
 8011b66:	4603      	mov	r3, r0
 8011b68:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011b6c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011b70:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 8011b74:	3a01      	subs	r2, #1
 8011b76:	619a      	str	r2, [r3, #24]
 8011b78:	e01f      	b.n	8011bba <f_open+0x28a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011b7a:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d11b      	bne.n	8011bba <f_open+0x28a>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8011b82:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8011b86:	f003 0310 	and.w	r3, r3, #16
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d003      	beq.n	8011b96 <f_open+0x266>
					res = FR_NO_FILE;
 8011b8e:	2304      	movs	r3, #4
 8011b90:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8011b94:	e011      	b.n	8011bba <f_open+0x28a>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8011b96:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011b9a:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011b9e:	781b      	ldrb	r3, [r3, #0]
 8011ba0:	f003 0302 	and.w	r3, r3, #2
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d008      	beq.n	8011bba <f_open+0x28a>
 8011ba8:	f897 321e 	ldrb.w	r3, [r7, #542]	@ 0x21e
 8011bac:	f003 0301 	and.w	r3, r3, #1
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d002      	beq.n	8011bba <f_open+0x28a>
						res = FR_DENIED;
 8011bb4:	2307      	movs	r3, #7
 8011bb6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					}
				}
			}
		}
		if (res == FR_OK) {
 8011bba:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d148      	bne.n	8011c54 <f_open+0x324>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011bc2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011bc6:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011bca:	781b      	ldrb	r3, [r3, #0]
 8011bcc:	f003 0308 	and.w	r3, r3, #8
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d00b      	beq.n	8011bec <f_open+0x2bc>
				mode |= FA_MODIFIED;
 8011bd4:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011bd8:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011bdc:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8011be0:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8011be4:	7812      	ldrb	r2, [r2, #0]
 8011be6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011bea:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011bec:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011bf0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011bf2:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011bf6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8011bfe:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8011c02:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c06:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c0a:	681b      	ldr	r3, [r3, #0]
 8011c0c:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011c0e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c12:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011c16:	781b      	ldrb	r3, [r3, #0]
 8011c18:	2b01      	cmp	r3, #1
 8011c1a:	bf8c      	ite	hi
 8011c1c:	2301      	movhi	r3, #1
 8011c1e:	2300      	movls	r3, #0
 8011c20:	b2db      	uxtb	r3, r3
 8011c22:	461a      	mov	r2, r3
 8011c24:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8011c28:	4611      	mov	r1, r2
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f7fd fe4e 	bl	800f8cc <inc_lock>
 8011c30:	4602      	mov	r2, r0
 8011c32:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c36:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011c3e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c42:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	691b      	ldr	r3, [r3, #16]
 8011c4a:	2b00      	cmp	r3, #0
 8011c4c:	d102      	bne.n	8011c54 <f_open+0x324>
 8011c4e:	2302      	movs	r3, #2
 8011c50:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				}
			}
		}
#endif

		if (res == FR_OK) {
 8011c54:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	f040 811b 	bne.w	8011e94 <f_open+0x564>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011c5e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011c62:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 8011c66:	4611      	mov	r1, r2
 8011c68:	4618      	mov	r0, r3
 8011c6a:	f7fe fce6 	bl	801063a <ld_clust>
 8011c6e:	4602      	mov	r2, r0
 8011c70:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c74:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c78:	681b      	ldr	r3, [r3, #0]
 8011c7a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8011c7c:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8011c80:	331c      	adds	r3, #28
 8011c82:	4618      	mov	r0, r3
 8011c84:	f7fd fc8b 	bl	800f59e <ld_dword>
 8011c88:	4602      	mov	r2, r0
 8011c8a:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c8e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011c96:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011c9a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011c9e:	681b      	ldr	r3, [r3, #0]
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011ca4:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8011ca8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011cac:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011cb4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011cb8:	88da      	ldrh	r2, [r3, #6]
 8011cba:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011cbe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011cc6:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011cca:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8011cd4:	f2a2 2261 	subw	r2, r2, #609	@ 0x261
 8011cd8:	7812      	ldrb	r2, [r2, #0]
 8011cda:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011cdc:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011ce0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	2200      	movs	r2, #0
 8011ce8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011cea:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011cee:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011cf2:	681b      	ldr	r3, [r3, #0]
 8011cf4:	2200      	movs	r2, #0
 8011cf6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011cf8:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011cfc:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	2200      	movs	r2, #0
 8011d04:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011d06:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d0a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d0e:	681b      	ldr	r3, [r3, #0]
 8011d10:	3330      	adds	r3, #48	@ 0x30
 8011d12:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8011d16:	2100      	movs	r1, #0
 8011d18:	4618      	mov	r0, r3
 8011d1a:	f7fd fccb 	bl	800f6b4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011d1e:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d22:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 8011d26:	781b      	ldrb	r3, [r3, #0]
 8011d28:	f003 0320 	and.w	r3, r3, #32
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	f000 80b1 	beq.w	8011e94 <f_open+0x564>
 8011d32:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d36:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	68db      	ldr	r3, [r3, #12]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	f000 80a8 	beq.w	8011e94 <f_open+0x564>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011d44:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d48:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	68da      	ldr	r2, [r3, #12]
 8011d50:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d54:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011d5c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011d60:	895b      	ldrh	r3, [r3, #10]
 8011d62:	461a      	mov	r2, r3
 8011d64:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011d68:	899b      	ldrh	r3, [r3, #12]
 8011d6a:	fb02 f303 	mul.w	r3, r2, r3
 8011d6e:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8011d72:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d76:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	689b      	ldr	r3, [r3, #8]
 8011d7e:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011d82:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d86:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d8a:	681b      	ldr	r3, [r3, #0]
 8011d8c:	68db      	ldr	r3, [r3, #12]
 8011d8e:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8011d92:	e021      	b.n	8011dd8 <f_open+0x4a8>
					clst = get_fat(&fp->obj, clst);
 8011d94:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011d98:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 8011da2:	4618      	mov	r0, r3
 8011da4:	f7fd ff81 	bl	800fcaa <get_fat>
 8011da8:	f8c7 0260 	str.w	r0, [r7, #608]	@ 0x260
					if (clst <= 1) res = FR_INT_ERR;
 8011dac:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	d802      	bhi.n	8011dba <f_open+0x48a>
 8011db4:	2302      	movs	r3, #2
 8011db6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011dba:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8011dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dc2:	d102      	bne.n	8011dca <f_open+0x49a>
 8011dc4:	2301      	movs	r3, #1
 8011dc6:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011dca:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8011dce:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8011dd2:	1ad3      	subs	r3, r2, r3
 8011dd4:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8011dd8:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d105      	bne.n	8011dec <f_open+0x4bc>
 8011de0:	f8d7 225c 	ldr.w	r2, [r7, #604]	@ 0x25c
 8011de4:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8011de8:	429a      	cmp	r2, r3
 8011dea:	d8d3      	bhi.n	8011d94 <f_open+0x464>
				}
				fp->clust = clst;
 8011dec:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011df0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 8011dfa:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8011dfc:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011e00:	2b00      	cmp	r3, #0
 8011e02:	d147      	bne.n	8011e94 <f_open+0x564>
 8011e04:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011e08:	899b      	ldrh	r3, [r3, #12]
 8011e0a:	461a      	mov	r2, r3
 8011e0c:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8011e10:	fbb3 f1f2 	udiv	r1, r3, r2
 8011e14:	fb01 f202 	mul.w	r2, r1, r2
 8011e18:	1a9b      	subs	r3, r3, r2
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d03a      	beq.n	8011e94 <f_open+0x564>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8011e1e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011e22:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
 8011e26:	4618      	mov	r0, r3
 8011e28:	f7fd ff20 	bl	800fc6c <clust2sect>
 8011e2c:	f8c7 024c 	str.w	r0, [r7, #588]	@ 0x24c
 8011e30:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d103      	bne.n	8011e40 <f_open+0x510>
						res = FR_INT_ERR;
 8011e38:	2302      	movs	r3, #2
 8011e3a:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
 8011e3e:	e029      	b.n	8011e94 <f_open+0x564>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011e40:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011e44:	899b      	ldrh	r3, [r3, #12]
 8011e46:	461a      	mov	r2, r3
 8011e48:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8011e4c:	fbb3 f2f2 	udiv	r2, r3, r2
 8011e50:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 8011e54:	441a      	add	r2, r3
 8011e56:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011e5a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011e62:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011e66:	7858      	ldrb	r0, [r3, #1]
 8011e68:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011e6c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8011e76:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011e7a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	6a1a      	ldr	r2, [r3, #32]
 8011e82:	2301      	movs	r3, #1
 8011e84:	f7fd fb14 	bl	800f4b0 <disk_read>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d002      	beq.n	8011e94 <f_open+0x564>
 8011e8e:	2301      	movs	r3, #1
 8011e90:	f887 3267 	strb.w	r3, [r7, #615]	@ 0x267
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011e94:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d006      	beq.n	8011eaa <f_open+0x57a>
 8011e9c:	f507 731a 	add.w	r3, r7, #616	@ 0x268
 8011ea0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	2200      	movs	r2, #0
 8011ea8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011eaa:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8011eae:	f897 2267 	ldrb.w	r2, [r7, #615]	@ 0x267
 8011eb2:	4611      	mov	r1, r2
 8011eb4:	4618      	mov	r0, r3
 8011eb6:	f7fd fc70 	bl	800f79a <unlock_fs>
 8011eba:	f897 3267 	ldrb.w	r3, [r7, #615]	@ 0x267
}
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f507 771a 	add.w	r7, r7, #616	@ 0x268
 8011ec4:	46bd      	mov	sp, r7
 8011ec6:	bd80      	pop	{r7, pc}

08011ec8 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b08e      	sub	sp, #56	@ 0x38
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	60f8      	str	r0, [r7, #12]
 8011ed0:	60b9      	str	r1, [r7, #8]
 8011ed2:	607a      	str	r2, [r7, #4]
 8011ed4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011ed6:	68bb      	ldr	r3, [r7, #8]
 8011ed8:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8011eda:	683b      	ldr	r3, [r7, #0]
 8011edc:	2200      	movs	r2, #0
 8011ede:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	f107 0214 	add.w	r2, r7, #20
 8011ee6:	4611      	mov	r1, r2
 8011ee8:	4618      	mov	r0, r3
 8011eea:	f7ff fc75 	bl	80117d8 <validate>
 8011eee:	4603      	mov	r3, r0
 8011ef0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011ef4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d107      	bne.n	8011f0c <f_read+0x44>
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	7d5b      	ldrb	r3, [r3, #21]
 8011f00:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8011f04:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d009      	beq.n	8011f20 <f_read+0x58>
 8011f0c:	697b      	ldr	r3, [r7, #20]
 8011f0e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8011f12:	4611      	mov	r1, r2
 8011f14:	4618      	mov	r0, r3
 8011f16:	f7fd fc40 	bl	800f79a <unlock_fs>
 8011f1a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011f1e:	e15d      	b.n	80121dc <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	7d1b      	ldrb	r3, [r3, #20]
 8011f24:	f003 0301 	and.w	r3, r3, #1
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d106      	bne.n	8011f3a <f_read+0x72>
 8011f2c:	697b      	ldr	r3, [r7, #20]
 8011f2e:	2107      	movs	r1, #7
 8011f30:	4618      	mov	r0, r3
 8011f32:	f7fd fc32 	bl	800f79a <unlock_fs>
 8011f36:	2307      	movs	r3, #7
 8011f38:	e150      	b.n	80121dc <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 8011f3a:	68fb      	ldr	r3, [r7, #12]
 8011f3c:	68da      	ldr	r2, [r3, #12]
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	699b      	ldr	r3, [r3, #24]
 8011f42:	1ad3      	subs	r3, r2, r3
 8011f44:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8011f46:	687a      	ldr	r2, [r7, #4]
 8011f48:	6a3b      	ldr	r3, [r7, #32]
 8011f4a:	429a      	cmp	r2, r3
 8011f4c:	f240 813c 	bls.w	80121c8 <f_read+0x300>
 8011f50:	6a3b      	ldr	r3, [r7, #32]
 8011f52:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8011f54:	e138      	b.n	80121c8 <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	699b      	ldr	r3, [r3, #24]
 8011f5a:	697a      	ldr	r2, [r7, #20]
 8011f5c:	8992      	ldrh	r2, [r2, #12]
 8011f5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011f62:	fb01 f202 	mul.w	r2, r1, r2
 8011f66:	1a9b      	subs	r3, r3, r2
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	f040 80f3 	bne.w	8012154 <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	699b      	ldr	r3, [r3, #24]
 8011f72:	697a      	ldr	r2, [r7, #20]
 8011f74:	8992      	ldrh	r2, [r2, #12]
 8011f76:	fbb3 f3f2 	udiv	r3, r3, r2
 8011f7a:	697a      	ldr	r2, [r7, #20]
 8011f7c:	8952      	ldrh	r2, [r2, #10]
 8011f7e:	3a01      	subs	r2, #1
 8011f80:	4013      	ands	r3, r2
 8011f82:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8011f84:	69fb      	ldr	r3, [r7, #28]
 8011f86:	2b00      	cmp	r3, #0
 8011f88:	d139      	bne.n	8011ffe <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8011f8a:	68fb      	ldr	r3, [r7, #12]
 8011f8c:	699b      	ldr	r3, [r3, #24]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d103      	bne.n	8011f9a <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	689b      	ldr	r3, [r3, #8]
 8011f96:	633b      	str	r3, [r7, #48]	@ 0x30
 8011f98:	e013      	b.n	8011fc2 <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d007      	beq.n	8011fb2 <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	699b      	ldr	r3, [r3, #24]
 8011fa6:	4619      	mov	r1, r3
 8011fa8:	68f8      	ldr	r0, [r7, #12]
 8011faa:	f7fe f968 	bl	801027e <clmt_clust>
 8011fae:	6338      	str	r0, [r7, #48]	@ 0x30
 8011fb0:	e007      	b.n	8011fc2 <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8011fb2:	68fa      	ldr	r2, [r7, #12]
 8011fb4:	68fb      	ldr	r3, [r7, #12]
 8011fb6:	69db      	ldr	r3, [r3, #28]
 8011fb8:	4619      	mov	r1, r3
 8011fba:	4610      	mov	r0, r2
 8011fbc:	f7fd fe75 	bl	800fcaa <get_fat>
 8011fc0:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8011fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc4:	2b01      	cmp	r3, #1
 8011fc6:	d809      	bhi.n	8011fdc <f_read+0x114>
 8011fc8:	68fb      	ldr	r3, [r7, #12]
 8011fca:	2202      	movs	r2, #2
 8011fcc:	755a      	strb	r2, [r3, #21]
 8011fce:	697b      	ldr	r3, [r7, #20]
 8011fd0:	2102      	movs	r1, #2
 8011fd2:	4618      	mov	r0, r3
 8011fd4:	f7fd fbe1 	bl	800f79a <unlock_fs>
 8011fd8:	2302      	movs	r3, #2
 8011fda:	e0ff      	b.n	80121dc <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fe2:	d109      	bne.n	8011ff8 <f_read+0x130>
 8011fe4:	68fb      	ldr	r3, [r7, #12]
 8011fe6:	2201      	movs	r2, #1
 8011fe8:	755a      	strb	r2, [r3, #21]
 8011fea:	697b      	ldr	r3, [r7, #20]
 8011fec:	2101      	movs	r1, #1
 8011fee:	4618      	mov	r0, r3
 8011ff0:	f7fd fbd3 	bl	800f79a <unlock_fs>
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	e0f1      	b.n	80121dc <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ffc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011ffe:	697a      	ldr	r2, [r7, #20]
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	69db      	ldr	r3, [r3, #28]
 8012004:	4619      	mov	r1, r3
 8012006:	4610      	mov	r0, r2
 8012008:	f7fd fe30 	bl	800fc6c <clust2sect>
 801200c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801200e:	69bb      	ldr	r3, [r7, #24]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d109      	bne.n	8012028 <f_read+0x160>
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	2202      	movs	r2, #2
 8012018:	755a      	strb	r2, [r3, #21]
 801201a:	697b      	ldr	r3, [r7, #20]
 801201c:	2102      	movs	r1, #2
 801201e:	4618      	mov	r0, r3
 8012020:	f7fd fbbb 	bl	800f79a <unlock_fs>
 8012024:	2302      	movs	r3, #2
 8012026:	e0d9      	b.n	80121dc <f_read+0x314>
			sect += csect;
 8012028:	69ba      	ldr	r2, [r7, #24]
 801202a:	69fb      	ldr	r3, [r7, #28]
 801202c:	4413      	add	r3, r2
 801202e:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8012030:	697b      	ldr	r3, [r7, #20]
 8012032:	899b      	ldrh	r3, [r3, #12]
 8012034:	461a      	mov	r2, r3
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	fbb3 f3f2 	udiv	r3, r3, r2
 801203c:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 801203e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012040:	2b00      	cmp	r3, #0
 8012042:	d046      	beq.n	80120d2 <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012044:	69fa      	ldr	r2, [r7, #28]
 8012046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012048:	4413      	add	r3, r2
 801204a:	697a      	ldr	r2, [r7, #20]
 801204c:	8952      	ldrh	r2, [r2, #10]
 801204e:	4293      	cmp	r3, r2
 8012050:	d905      	bls.n	801205e <f_read+0x196>
					cc = fs->csize - csect;
 8012052:	697b      	ldr	r3, [r7, #20]
 8012054:	895b      	ldrh	r3, [r3, #10]
 8012056:	461a      	mov	r2, r3
 8012058:	69fb      	ldr	r3, [r7, #28]
 801205a:	1ad3      	subs	r3, r2, r3
 801205c:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801205e:	697b      	ldr	r3, [r7, #20]
 8012060:	7858      	ldrb	r0, [r3, #1]
 8012062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012064:	69ba      	ldr	r2, [r7, #24]
 8012066:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012068:	f7fd fa22 	bl	800f4b0 <disk_read>
 801206c:	4603      	mov	r3, r0
 801206e:	2b00      	cmp	r3, #0
 8012070:	d009      	beq.n	8012086 <f_read+0x1be>
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	2201      	movs	r2, #1
 8012076:	755a      	strb	r2, [r3, #21]
 8012078:	697b      	ldr	r3, [r7, #20]
 801207a:	2101      	movs	r1, #1
 801207c:	4618      	mov	r0, r3
 801207e:	f7fd fb8c 	bl	800f79a <unlock_fs>
 8012082:	2301      	movs	r3, #1
 8012084:	e0aa      	b.n	80121dc <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8012086:	68fb      	ldr	r3, [r7, #12]
 8012088:	7d1b      	ldrb	r3, [r3, #20]
 801208a:	b25b      	sxtb	r3, r3
 801208c:	2b00      	cmp	r3, #0
 801208e:	da18      	bge.n	80120c2 <f_read+0x1fa>
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	6a1a      	ldr	r2, [r3, #32]
 8012094:	69bb      	ldr	r3, [r7, #24]
 8012096:	1ad3      	subs	r3, r2, r3
 8012098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801209a:	429a      	cmp	r2, r3
 801209c:	d911      	bls.n	80120c2 <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	6a1a      	ldr	r2, [r3, #32]
 80120a2:	69bb      	ldr	r3, [r7, #24]
 80120a4:	1ad3      	subs	r3, r2, r3
 80120a6:	697a      	ldr	r2, [r7, #20]
 80120a8:	8992      	ldrh	r2, [r2, #12]
 80120aa:	fb02 f303 	mul.w	r3, r2, r3
 80120ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80120b0:	18d0      	adds	r0, r2, r3
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80120b8:	697b      	ldr	r3, [r7, #20]
 80120ba:	899b      	ldrh	r3, [r3, #12]
 80120bc:	461a      	mov	r2, r3
 80120be:	f7fd fad8 	bl	800f672 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80120c2:	697b      	ldr	r3, [r7, #20]
 80120c4:	899b      	ldrh	r3, [r3, #12]
 80120c6:	461a      	mov	r2, r3
 80120c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ca:	fb02 f303 	mul.w	r3, r2, r3
 80120ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80120d0:	e066      	b.n	80121a0 <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80120d2:	68fb      	ldr	r3, [r7, #12]
 80120d4:	6a1b      	ldr	r3, [r3, #32]
 80120d6:	69ba      	ldr	r2, [r7, #24]
 80120d8:	429a      	cmp	r2, r3
 80120da:	d038      	beq.n	801214e <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	7d1b      	ldrb	r3, [r3, #20]
 80120e0:	b25b      	sxtb	r3, r3
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	da1d      	bge.n	8012122 <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80120e6:	697b      	ldr	r3, [r7, #20]
 80120e8:	7858      	ldrb	r0, [r3, #1]
 80120ea:	68fb      	ldr	r3, [r7, #12]
 80120ec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	6a1a      	ldr	r2, [r3, #32]
 80120f4:	2301      	movs	r3, #1
 80120f6:	f7fd f9fb 	bl	800f4f0 <disk_write>
 80120fa:	4603      	mov	r3, r0
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d009      	beq.n	8012114 <f_read+0x24c>
 8012100:	68fb      	ldr	r3, [r7, #12]
 8012102:	2201      	movs	r2, #1
 8012104:	755a      	strb	r2, [r3, #21]
 8012106:	697b      	ldr	r3, [r7, #20]
 8012108:	2101      	movs	r1, #1
 801210a:	4618      	mov	r0, r3
 801210c:	f7fd fb45 	bl	800f79a <unlock_fs>
 8012110:	2301      	movs	r3, #1
 8012112:	e063      	b.n	80121dc <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	7d1b      	ldrb	r3, [r3, #20]
 8012118:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801211c:	b2da      	uxtb	r2, r3
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8012122:	697b      	ldr	r3, [r7, #20]
 8012124:	7858      	ldrb	r0, [r3, #1]
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801212c:	2301      	movs	r3, #1
 801212e:	69ba      	ldr	r2, [r7, #24]
 8012130:	f7fd f9be 	bl	800f4b0 <disk_read>
 8012134:	4603      	mov	r3, r0
 8012136:	2b00      	cmp	r3, #0
 8012138:	d009      	beq.n	801214e <f_read+0x286>
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	2201      	movs	r2, #1
 801213e:	755a      	strb	r2, [r3, #21]
 8012140:	697b      	ldr	r3, [r7, #20]
 8012142:	2101      	movs	r1, #1
 8012144:	4618      	mov	r0, r3
 8012146:	f7fd fb28 	bl	800f79a <unlock_fs>
 801214a:	2301      	movs	r3, #1
 801214c:	e046      	b.n	80121dc <f_read+0x314>
			}
#endif
			fp->sect = sect;
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	69ba      	ldr	r2, [r7, #24]
 8012152:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012154:	697b      	ldr	r3, [r7, #20]
 8012156:	899b      	ldrh	r3, [r3, #12]
 8012158:	4618      	mov	r0, r3
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	699b      	ldr	r3, [r3, #24]
 801215e:	697a      	ldr	r2, [r7, #20]
 8012160:	8992      	ldrh	r2, [r2, #12]
 8012162:	fbb3 f1f2 	udiv	r1, r3, r2
 8012166:	fb01 f202 	mul.w	r2, r1, r2
 801216a:	1a9b      	subs	r3, r3, r2
 801216c:	1ac3      	subs	r3, r0, r3
 801216e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8012170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	429a      	cmp	r2, r3
 8012176:	d901      	bls.n	801217c <f_read+0x2b4>
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	699b      	ldr	r3, [r3, #24]
 8012186:	697a      	ldr	r2, [r7, #20]
 8012188:	8992      	ldrh	r2, [r2, #12]
 801218a:	fbb3 f0f2 	udiv	r0, r3, r2
 801218e:	fb00 f202 	mul.w	r2, r0, r2
 8012192:	1a9b      	subs	r3, r3, r2
 8012194:	440b      	add	r3, r1
 8012196:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012198:	4619      	mov	r1, r3
 801219a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801219c:	f7fd fa69 	bl	800f672 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80121a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80121a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121a4:	4413      	add	r3, r2
 80121a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80121a8:	68fb      	ldr	r3, [r7, #12]
 80121aa:	699a      	ldr	r2, [r3, #24]
 80121ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ae:	441a      	add	r2, r3
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	619a      	str	r2, [r3, #24]
 80121b4:	683b      	ldr	r3, [r7, #0]
 80121b6:	681a      	ldr	r2, [r3, #0]
 80121b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121ba:	441a      	add	r2, r3
 80121bc:	683b      	ldr	r3, [r7, #0]
 80121be:	601a      	str	r2, [r3, #0]
 80121c0:	687a      	ldr	r2, [r7, #4]
 80121c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121c4:	1ad3      	subs	r3, r2, r3
 80121c6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	f47f aec3 	bne.w	8011f56 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80121d0:	697b      	ldr	r3, [r7, #20]
 80121d2:	2100      	movs	r1, #0
 80121d4:	4618      	mov	r0, r3
 80121d6:	f7fd fae0 	bl	800f79a <unlock_fs>
 80121da:	2300      	movs	r3, #0
}
 80121dc:	4618      	mov	r0, r3
 80121de:	3738      	adds	r7, #56	@ 0x38
 80121e0:	46bd      	mov	sp, r7
 80121e2:	bd80      	pop	{r7, pc}

080121e4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b08c      	sub	sp, #48	@ 0x30
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	60f8      	str	r0, [r7, #12]
 80121ec:	60b9      	str	r1, [r7, #8]
 80121ee:	607a      	str	r2, [r7, #4]
 80121f0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	2200      	movs	r2, #0
 80121fa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	f107 0210 	add.w	r2, r7, #16
 8012202:	4611      	mov	r1, r2
 8012204:	4618      	mov	r0, r3
 8012206:	f7ff fae7 	bl	80117d8 <validate>
 801220a:	4603      	mov	r3, r0
 801220c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012210:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012214:	2b00      	cmp	r3, #0
 8012216:	d107      	bne.n	8012228 <f_write+0x44>
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	7d5b      	ldrb	r3, [r3, #21]
 801221c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012220:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012224:	2b00      	cmp	r3, #0
 8012226:	d009      	beq.n	801223c <f_write+0x58>
 8012228:	693b      	ldr	r3, [r7, #16]
 801222a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801222e:	4611      	mov	r1, r2
 8012230:	4618      	mov	r0, r3
 8012232:	f7fd fab2 	bl	800f79a <unlock_fs>
 8012236:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801223a:	e192      	b.n	8012562 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801223c:	68fb      	ldr	r3, [r7, #12]
 801223e:	7d1b      	ldrb	r3, [r3, #20]
 8012240:	f003 0302 	and.w	r3, r3, #2
 8012244:	2b00      	cmp	r3, #0
 8012246:	d106      	bne.n	8012256 <f_write+0x72>
 8012248:	693b      	ldr	r3, [r7, #16]
 801224a:	2107      	movs	r1, #7
 801224c:	4618      	mov	r0, r3
 801224e:	f7fd faa4 	bl	800f79a <unlock_fs>
 8012252:	2307      	movs	r3, #7
 8012254:	e185      	b.n	8012562 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	699a      	ldr	r2, [r3, #24]
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	441a      	add	r2, r3
 801225e:	68fb      	ldr	r3, [r7, #12]
 8012260:	699b      	ldr	r3, [r3, #24]
 8012262:	429a      	cmp	r2, r3
 8012264:	f080 816a 	bcs.w	801253c <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	699b      	ldr	r3, [r3, #24]
 801226c:	43db      	mvns	r3, r3
 801226e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012270:	e164      	b.n	801253c <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	699b      	ldr	r3, [r3, #24]
 8012276:	693a      	ldr	r2, [r7, #16]
 8012278:	8992      	ldrh	r2, [r2, #12]
 801227a:	fbb3 f1f2 	udiv	r1, r3, r2
 801227e:	fb01 f202 	mul.w	r2, r1, r2
 8012282:	1a9b      	subs	r3, r3, r2
 8012284:	2b00      	cmp	r3, #0
 8012286:	f040 810f 	bne.w	80124a8 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	699b      	ldr	r3, [r3, #24]
 801228e:	693a      	ldr	r2, [r7, #16]
 8012290:	8992      	ldrh	r2, [r2, #12]
 8012292:	fbb3 f3f2 	udiv	r3, r3, r2
 8012296:	693a      	ldr	r2, [r7, #16]
 8012298:	8952      	ldrh	r2, [r2, #10]
 801229a:	3a01      	subs	r2, #1
 801229c:	4013      	ands	r3, r2
 801229e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80122a0:	69bb      	ldr	r3, [r7, #24]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d14d      	bne.n	8012342 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	699b      	ldr	r3, [r3, #24]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d10c      	bne.n	80122c8 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80122ae:	68fb      	ldr	r3, [r7, #12]
 80122b0:	689b      	ldr	r3, [r3, #8]
 80122b2:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80122b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d11a      	bne.n	80122f0 <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	2100      	movs	r1, #0
 80122be:	4618      	mov	r0, r3
 80122c0:	f7fd ff45 	bl	801014e <create_chain>
 80122c4:	62b8      	str	r0, [r7, #40]	@ 0x28
 80122c6:	e013      	b.n	80122f0 <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d007      	beq.n	80122e0 <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	699b      	ldr	r3, [r3, #24]
 80122d4:	4619      	mov	r1, r3
 80122d6:	68f8      	ldr	r0, [r7, #12]
 80122d8:	f7fd ffd1 	bl	801027e <clmt_clust>
 80122dc:	62b8      	str	r0, [r7, #40]	@ 0x28
 80122de:	e007      	b.n	80122f0 <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80122e0:	68fa      	ldr	r2, [r7, #12]
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	69db      	ldr	r3, [r3, #28]
 80122e6:	4619      	mov	r1, r3
 80122e8:	4610      	mov	r0, r2
 80122ea:	f7fd ff30 	bl	801014e <create_chain>
 80122ee:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80122f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	f000 8127 	beq.w	8012546 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80122f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122fa:	2b01      	cmp	r3, #1
 80122fc:	d109      	bne.n	8012312 <f_write+0x12e>
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	2202      	movs	r2, #2
 8012302:	755a      	strb	r2, [r3, #21]
 8012304:	693b      	ldr	r3, [r7, #16]
 8012306:	2102      	movs	r1, #2
 8012308:	4618      	mov	r0, r3
 801230a:	f7fd fa46 	bl	800f79a <unlock_fs>
 801230e:	2302      	movs	r3, #2
 8012310:	e127      	b.n	8012562 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012318:	d109      	bne.n	801232e <f_write+0x14a>
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	2201      	movs	r2, #1
 801231e:	755a      	strb	r2, [r3, #21]
 8012320:	693b      	ldr	r3, [r7, #16]
 8012322:	2101      	movs	r1, #1
 8012324:	4618      	mov	r0, r3
 8012326:	f7fd fa38 	bl	800f79a <unlock_fs>
 801232a:	2301      	movs	r3, #1
 801232c:	e119      	b.n	8012562 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 801232e:	68fb      	ldr	r3, [r7, #12]
 8012330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012332:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	689b      	ldr	r3, [r3, #8]
 8012338:	2b00      	cmp	r3, #0
 801233a:	d102      	bne.n	8012342 <f_write+0x15e>
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012340:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8012342:	68fb      	ldr	r3, [r7, #12]
 8012344:	7d1b      	ldrb	r3, [r3, #20]
 8012346:	b25b      	sxtb	r3, r3
 8012348:	2b00      	cmp	r3, #0
 801234a:	da1d      	bge.n	8012388 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801234c:	693b      	ldr	r3, [r7, #16]
 801234e:	7858      	ldrb	r0, [r3, #1]
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	6a1a      	ldr	r2, [r3, #32]
 801235a:	2301      	movs	r3, #1
 801235c:	f7fd f8c8 	bl	800f4f0 <disk_write>
 8012360:	4603      	mov	r3, r0
 8012362:	2b00      	cmp	r3, #0
 8012364:	d009      	beq.n	801237a <f_write+0x196>
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	2201      	movs	r2, #1
 801236a:	755a      	strb	r2, [r3, #21]
 801236c:	693b      	ldr	r3, [r7, #16]
 801236e:	2101      	movs	r1, #1
 8012370:	4618      	mov	r0, r3
 8012372:	f7fd fa12 	bl	800f79a <unlock_fs>
 8012376:	2301      	movs	r3, #1
 8012378:	e0f3      	b.n	8012562 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	7d1b      	ldrb	r3, [r3, #20]
 801237e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012382:	b2da      	uxtb	r2, r3
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012388:	693a      	ldr	r2, [r7, #16]
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	69db      	ldr	r3, [r3, #28]
 801238e:	4619      	mov	r1, r3
 8012390:	4610      	mov	r0, r2
 8012392:	f7fd fc6b 	bl	800fc6c <clust2sect>
 8012396:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012398:	697b      	ldr	r3, [r7, #20]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d109      	bne.n	80123b2 <f_write+0x1ce>
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	2202      	movs	r2, #2
 80123a2:	755a      	strb	r2, [r3, #21]
 80123a4:	693b      	ldr	r3, [r7, #16]
 80123a6:	2102      	movs	r1, #2
 80123a8:	4618      	mov	r0, r3
 80123aa:	f7fd f9f6 	bl	800f79a <unlock_fs>
 80123ae:	2302      	movs	r3, #2
 80123b0:	e0d7      	b.n	8012562 <f_write+0x37e>
			sect += csect;
 80123b2:	697a      	ldr	r2, [r7, #20]
 80123b4:	69bb      	ldr	r3, [r7, #24]
 80123b6:	4413      	add	r3, r2
 80123b8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80123ba:	693b      	ldr	r3, [r7, #16]
 80123bc:	899b      	ldrh	r3, [r3, #12]
 80123be:	461a      	mov	r2, r3
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80123c6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80123c8:	6a3b      	ldr	r3, [r7, #32]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d048      	beq.n	8012460 <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80123ce:	69ba      	ldr	r2, [r7, #24]
 80123d0:	6a3b      	ldr	r3, [r7, #32]
 80123d2:	4413      	add	r3, r2
 80123d4:	693a      	ldr	r2, [r7, #16]
 80123d6:	8952      	ldrh	r2, [r2, #10]
 80123d8:	4293      	cmp	r3, r2
 80123da:	d905      	bls.n	80123e8 <f_write+0x204>
					cc = fs->csize - csect;
 80123dc:	693b      	ldr	r3, [r7, #16]
 80123de:	895b      	ldrh	r3, [r3, #10]
 80123e0:	461a      	mov	r2, r3
 80123e2:	69bb      	ldr	r3, [r7, #24]
 80123e4:	1ad3      	subs	r3, r2, r3
 80123e6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80123e8:	693b      	ldr	r3, [r7, #16]
 80123ea:	7858      	ldrb	r0, [r3, #1]
 80123ec:	6a3b      	ldr	r3, [r7, #32]
 80123ee:	697a      	ldr	r2, [r7, #20]
 80123f0:	69f9      	ldr	r1, [r7, #28]
 80123f2:	f7fd f87d 	bl	800f4f0 <disk_write>
 80123f6:	4603      	mov	r3, r0
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d009      	beq.n	8012410 <f_write+0x22c>
 80123fc:	68fb      	ldr	r3, [r7, #12]
 80123fe:	2201      	movs	r2, #1
 8012400:	755a      	strb	r2, [r3, #21]
 8012402:	693b      	ldr	r3, [r7, #16]
 8012404:	2101      	movs	r1, #1
 8012406:	4618      	mov	r0, r3
 8012408:	f7fd f9c7 	bl	800f79a <unlock_fs>
 801240c:	2301      	movs	r3, #1
 801240e:	e0a8      	b.n	8012562 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8012410:	68fb      	ldr	r3, [r7, #12]
 8012412:	6a1a      	ldr	r2, [r3, #32]
 8012414:	697b      	ldr	r3, [r7, #20]
 8012416:	1ad3      	subs	r3, r2, r3
 8012418:	6a3a      	ldr	r2, [r7, #32]
 801241a:	429a      	cmp	r2, r3
 801241c:	d918      	bls.n	8012450 <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	6a1a      	ldr	r2, [r3, #32]
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	1ad3      	subs	r3, r2, r3
 801242c:	693a      	ldr	r2, [r7, #16]
 801242e:	8992      	ldrh	r2, [r2, #12]
 8012430:	fb02 f303 	mul.w	r3, r2, r3
 8012434:	69fa      	ldr	r2, [r7, #28]
 8012436:	18d1      	adds	r1, r2, r3
 8012438:	693b      	ldr	r3, [r7, #16]
 801243a:	899b      	ldrh	r3, [r3, #12]
 801243c:	461a      	mov	r2, r3
 801243e:	f7fd f918 	bl	800f672 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8012442:	68fb      	ldr	r3, [r7, #12]
 8012444:	7d1b      	ldrb	r3, [r3, #20]
 8012446:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801244a:	b2da      	uxtb	r2, r3
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8012450:	693b      	ldr	r3, [r7, #16]
 8012452:	899b      	ldrh	r3, [r3, #12]
 8012454:	461a      	mov	r2, r3
 8012456:	6a3b      	ldr	r3, [r7, #32]
 8012458:	fb02 f303 	mul.w	r3, r2, r3
 801245c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 801245e:	e050      	b.n	8012502 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012460:	68fb      	ldr	r3, [r7, #12]
 8012462:	6a1b      	ldr	r3, [r3, #32]
 8012464:	697a      	ldr	r2, [r7, #20]
 8012466:	429a      	cmp	r2, r3
 8012468:	d01b      	beq.n	80124a2 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 801246a:	68fb      	ldr	r3, [r7, #12]
 801246c:	699a      	ldr	r2, [r3, #24]
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8012472:	429a      	cmp	r2, r3
 8012474:	d215      	bcs.n	80124a2 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8012476:	693b      	ldr	r3, [r7, #16]
 8012478:	7858      	ldrb	r0, [r3, #1]
 801247a:	68fb      	ldr	r3, [r7, #12]
 801247c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8012480:	2301      	movs	r3, #1
 8012482:	697a      	ldr	r2, [r7, #20]
 8012484:	f7fd f814 	bl	800f4b0 <disk_read>
 8012488:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801248a:	2b00      	cmp	r3, #0
 801248c:	d009      	beq.n	80124a2 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	2201      	movs	r2, #1
 8012492:	755a      	strb	r2, [r3, #21]
 8012494:	693b      	ldr	r3, [r7, #16]
 8012496:	2101      	movs	r1, #1
 8012498:	4618      	mov	r0, r3
 801249a:	f7fd f97e 	bl	800f79a <unlock_fs>
 801249e:	2301      	movs	r3, #1
 80124a0:	e05f      	b.n	8012562 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 80124a2:	68fb      	ldr	r3, [r7, #12]
 80124a4:	697a      	ldr	r2, [r7, #20]
 80124a6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80124a8:	693b      	ldr	r3, [r7, #16]
 80124aa:	899b      	ldrh	r3, [r3, #12]
 80124ac:	4618      	mov	r0, r3
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	699b      	ldr	r3, [r3, #24]
 80124b2:	693a      	ldr	r2, [r7, #16]
 80124b4:	8992      	ldrh	r2, [r2, #12]
 80124b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80124ba:	fb01 f202 	mul.w	r2, r1, r2
 80124be:	1a9b      	subs	r3, r3, r2
 80124c0:	1ac3      	subs	r3, r0, r3
 80124c2:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80124c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	429a      	cmp	r2, r3
 80124ca:	d901      	bls.n	80124d0 <f_write+0x2ec>
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	699b      	ldr	r3, [r3, #24]
 80124da:	693a      	ldr	r2, [r7, #16]
 80124dc:	8992      	ldrh	r2, [r2, #12]
 80124de:	fbb3 f0f2 	udiv	r0, r3, r2
 80124e2:	fb00 f202 	mul.w	r2, r0, r2
 80124e6:	1a9b      	subs	r3, r3, r2
 80124e8:	440b      	add	r3, r1
 80124ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80124ec:	69f9      	ldr	r1, [r7, #28]
 80124ee:	4618      	mov	r0, r3
 80124f0:	f7fd f8bf 	bl	800f672 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	7d1b      	ldrb	r3, [r3, #20]
 80124f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80124fc:	b2da      	uxtb	r2, r3
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8012502:	69fa      	ldr	r2, [r7, #28]
 8012504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012506:	4413      	add	r3, r2
 8012508:	61fb      	str	r3, [r7, #28]
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	699a      	ldr	r2, [r3, #24]
 801250e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012510:	441a      	add	r2, r3
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	619a      	str	r2, [r3, #24]
 8012516:	68fb      	ldr	r3, [r7, #12]
 8012518:	68da      	ldr	r2, [r3, #12]
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	699b      	ldr	r3, [r3, #24]
 801251e:	429a      	cmp	r2, r3
 8012520:	bf38      	it	cc
 8012522:	461a      	movcc	r2, r3
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	60da      	str	r2, [r3, #12]
 8012528:	683b      	ldr	r3, [r7, #0]
 801252a:	681a      	ldr	r2, [r3, #0]
 801252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801252e:	441a      	add	r2, r3
 8012530:	683b      	ldr	r3, [r7, #0]
 8012532:	601a      	str	r2, [r3, #0]
 8012534:	687a      	ldr	r2, [r7, #4]
 8012536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012538:	1ad3      	subs	r3, r2, r3
 801253a:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	2b00      	cmp	r3, #0
 8012540:	f47f ae97 	bne.w	8012272 <f_write+0x8e>
 8012544:	e000      	b.n	8012548 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012546:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	7d1b      	ldrb	r3, [r3, #20]
 801254c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012550:	b2da      	uxtb	r2, r3
 8012552:	68fb      	ldr	r3, [r7, #12]
 8012554:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8012556:	693b      	ldr	r3, [r7, #16]
 8012558:	2100      	movs	r1, #0
 801255a:	4618      	mov	r0, r3
 801255c:	f7fd f91d 	bl	800f79a <unlock_fs>
 8012560:	2300      	movs	r3, #0
}
 8012562:	4618      	mov	r0, r3
 8012564:	3730      	adds	r7, #48	@ 0x30
 8012566:	46bd      	mov	sp, r7
 8012568:	bd80      	pop	{r7, pc}

0801256a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801256a:	b580      	push	{r7, lr}
 801256c:	b086      	sub	sp, #24
 801256e:	af00      	add	r7, sp, #0
 8012570:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	f107 0208 	add.w	r2, r7, #8
 8012578:	4611      	mov	r1, r2
 801257a:	4618      	mov	r0, r3
 801257c:	f7ff f92c 	bl	80117d8 <validate>
 8012580:	4603      	mov	r3, r0
 8012582:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012584:	7dfb      	ldrb	r3, [r7, #23]
 8012586:	2b00      	cmp	r3, #0
 8012588:	d16d      	bne.n	8012666 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	7d1b      	ldrb	r3, [r3, #20]
 801258e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012592:	2b00      	cmp	r3, #0
 8012594:	d067      	beq.n	8012666 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	7d1b      	ldrb	r3, [r3, #20]
 801259a:	b25b      	sxtb	r3, r3
 801259c:	2b00      	cmp	r3, #0
 801259e:	da1a      	bge.n	80125d6 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80125a0:	68bb      	ldr	r3, [r7, #8]
 80125a2:	7858      	ldrb	r0, [r3, #1]
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	6a1a      	ldr	r2, [r3, #32]
 80125ae:	2301      	movs	r3, #1
 80125b0:	f7fc ff9e 	bl	800f4f0 <disk_write>
 80125b4:	4603      	mov	r3, r0
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d006      	beq.n	80125c8 <f_sync+0x5e>
 80125ba:	68bb      	ldr	r3, [r7, #8]
 80125bc:	2101      	movs	r1, #1
 80125be:	4618      	mov	r0, r3
 80125c0:	f7fd f8eb 	bl	800f79a <unlock_fs>
 80125c4:	2301      	movs	r3, #1
 80125c6:	e055      	b.n	8012674 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	7d1b      	ldrb	r3, [r3, #20]
 80125cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125d0:	b2da      	uxtb	r2, r3
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80125d6:	f7fc fcd7 	bl	800ef88 <get_fattime>
 80125da:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80125dc:	68ba      	ldr	r2, [r7, #8]
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80125e2:	4619      	mov	r1, r3
 80125e4:	4610      	mov	r0, r2
 80125e6:	f7fd faa3 	bl	800fb30 <move_window>
 80125ea:	4603      	mov	r3, r0
 80125ec:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80125ee:	7dfb      	ldrb	r3, [r7, #23]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d138      	bne.n	8012666 <f_sync+0xfc>
					dir = fp->dir_ptr;
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125f8:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80125fa:	68fb      	ldr	r3, [r7, #12]
 80125fc:	330b      	adds	r3, #11
 80125fe:	781a      	ldrb	r2, [r3, #0]
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	330b      	adds	r3, #11
 8012604:	f042 0220 	orr.w	r2, r2, #32
 8012608:	b2d2      	uxtb	r2, r2
 801260a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	6818      	ldr	r0, [r3, #0]
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	689b      	ldr	r3, [r3, #8]
 8012614:	461a      	mov	r2, r3
 8012616:	68f9      	ldr	r1, [r7, #12]
 8012618:	f7fe f82e 	bl	8010678 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	f103 021c 	add.w	r2, r3, #28
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	68db      	ldr	r3, [r3, #12]
 8012626:	4619      	mov	r1, r3
 8012628:	4610      	mov	r0, r2
 801262a:	f7fc fff6 	bl	800f61a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	3316      	adds	r3, #22
 8012632:	6939      	ldr	r1, [r7, #16]
 8012634:	4618      	mov	r0, r3
 8012636:	f7fc fff0 	bl	800f61a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801263a:	68fb      	ldr	r3, [r7, #12]
 801263c:	3312      	adds	r3, #18
 801263e:	2100      	movs	r1, #0
 8012640:	4618      	mov	r0, r3
 8012642:	f7fc ffcf 	bl	800f5e4 <st_word>
					fs->wflag = 1;
 8012646:	68bb      	ldr	r3, [r7, #8]
 8012648:	2201      	movs	r2, #1
 801264a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801264c:	68bb      	ldr	r3, [r7, #8]
 801264e:	4618      	mov	r0, r3
 8012650:	f7fd fa9c 	bl	800fb8c <sync_fs>
 8012654:	4603      	mov	r3, r0
 8012656:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	7d1b      	ldrb	r3, [r3, #20]
 801265c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012660:	b2da      	uxtb	r2, r3
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012666:	68bb      	ldr	r3, [r7, #8]
 8012668:	7dfa      	ldrb	r2, [r7, #23]
 801266a:	4611      	mov	r1, r2
 801266c:	4618      	mov	r0, r3
 801266e:	f7fd f894 	bl	800f79a <unlock_fs>
 8012672:	7dfb      	ldrb	r3, [r7, #23]
}
 8012674:	4618      	mov	r0, r3
 8012676:	3718      	adds	r7, #24
 8012678:	46bd      	mov	sp, r7
 801267a:	bd80      	pop	{r7, pc}

0801267c <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801267c:	b580      	push	{r7, lr}
 801267e:	b084      	sub	sp, #16
 8012680:	af00      	add	r7, sp, #0
 8012682:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012684:	6878      	ldr	r0, [r7, #4]
 8012686:	f7ff ff70 	bl	801256a <f_sync>
 801268a:	4603      	mov	r3, r0
 801268c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801268e:	7bfb      	ldrb	r3, [r7, #15]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d11d      	bne.n	80126d0 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	f107 0208 	add.w	r2, r7, #8
 801269a:	4611      	mov	r1, r2
 801269c:	4618      	mov	r0, r3
 801269e:	f7ff f89b 	bl	80117d8 <validate>
 80126a2:	4603      	mov	r3, r0
 80126a4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80126a6:	7bfb      	ldrb	r3, [r7, #15]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	d111      	bne.n	80126d0 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	691b      	ldr	r3, [r3, #16]
 80126b0:	4618      	mov	r0, r3
 80126b2:	f7fd f999 	bl	800f9e8 <dec_lock>
 80126b6:	4603      	mov	r3, r0
 80126b8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80126ba:	7bfb      	ldrb	r3, [r7, #15]
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d102      	bne.n	80126c6 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	2200      	movs	r2, #0
 80126c4:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 80126c6:	68bb      	ldr	r3, [r7, #8]
 80126c8:	2100      	movs	r1, #0
 80126ca:	4618      	mov	r0, r3
 80126cc:	f7fd f865 	bl	800f79a <unlock_fs>
#endif
		}
	}
	return res;
 80126d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80126d2:	4618      	mov	r0, r3
 80126d4:	3710      	adds	r7, #16
 80126d6:	46bd      	mov	sp, r7
 80126d8:	bd80      	pop	{r7, pc}
	...

080126dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80126dc:	b480      	push	{r7}
 80126de:	b087      	sub	sp, #28
 80126e0:	af00      	add	r7, sp, #0
 80126e2:	60f8      	str	r0, [r7, #12]
 80126e4:	60b9      	str	r1, [r7, #8]
 80126e6:	4613      	mov	r3, r2
 80126e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80126ea:	2301      	movs	r3, #1
 80126ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80126ee:	2300      	movs	r3, #0
 80126f0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80126f2:	4b1f      	ldr	r3, [pc, #124]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 80126f4:	7a5b      	ldrb	r3, [r3, #9]
 80126f6:	b2db      	uxtb	r3, r3
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d131      	bne.n	8012760 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80126fc:	4b1c      	ldr	r3, [pc, #112]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 80126fe:	7a5b      	ldrb	r3, [r3, #9]
 8012700:	b2db      	uxtb	r3, r3
 8012702:	461a      	mov	r2, r3
 8012704:	4b1a      	ldr	r3, [pc, #104]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 8012706:	2100      	movs	r1, #0
 8012708:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801270a:	4b19      	ldr	r3, [pc, #100]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 801270c:	7a5b      	ldrb	r3, [r3, #9]
 801270e:	b2db      	uxtb	r3, r3
 8012710:	4a17      	ldr	r2, [pc, #92]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 8012712:	009b      	lsls	r3, r3, #2
 8012714:	4413      	add	r3, r2
 8012716:	68fa      	ldr	r2, [r7, #12]
 8012718:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801271a:	4b15      	ldr	r3, [pc, #84]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 801271c:	7a5b      	ldrb	r3, [r3, #9]
 801271e:	b2db      	uxtb	r3, r3
 8012720:	461a      	mov	r2, r3
 8012722:	4b13      	ldr	r3, [pc, #76]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 8012724:	4413      	add	r3, r2
 8012726:	79fa      	ldrb	r2, [r7, #7]
 8012728:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 801272a:	4b11      	ldr	r3, [pc, #68]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 801272c:	7a5b      	ldrb	r3, [r3, #9]
 801272e:	b2db      	uxtb	r3, r3
 8012730:	1c5a      	adds	r2, r3, #1
 8012732:	b2d1      	uxtb	r1, r2
 8012734:	4a0e      	ldr	r2, [pc, #56]	@ (8012770 <FATFS_LinkDriverEx+0x94>)
 8012736:	7251      	strb	r1, [r2, #9]
 8012738:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 801273a:	7dbb      	ldrb	r3, [r7, #22]
 801273c:	3330      	adds	r3, #48	@ 0x30
 801273e:	b2da      	uxtb	r2, r3
 8012740:	68bb      	ldr	r3, [r7, #8]
 8012742:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8012744:	68bb      	ldr	r3, [r7, #8]
 8012746:	3301      	adds	r3, #1
 8012748:	223a      	movs	r2, #58	@ 0x3a
 801274a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801274c:	68bb      	ldr	r3, [r7, #8]
 801274e:	3302      	adds	r3, #2
 8012750:	222f      	movs	r2, #47	@ 0x2f
 8012752:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012754:	68bb      	ldr	r3, [r7, #8]
 8012756:	3303      	adds	r3, #3
 8012758:	2200      	movs	r2, #0
 801275a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801275c:	2300      	movs	r3, #0
 801275e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012760:	7dfb      	ldrb	r3, [r7, #23]
}
 8012762:	4618      	mov	r0, r3
 8012764:	371c      	adds	r7, #28
 8012766:	46bd      	mov	sp, r7
 8012768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276c:	4770      	bx	lr
 801276e:	bf00      	nop
 8012770:	24002ef8 	.word	0x24002ef8

08012774 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b082      	sub	sp, #8
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
 801277c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801277e:	2200      	movs	r2, #0
 8012780:	6839      	ldr	r1, [r7, #0]
 8012782:	6878      	ldr	r0, [r7, #4]
 8012784:	f7ff ffaa 	bl	80126dc <FATFS_LinkDriverEx>
 8012788:	4603      	mov	r3, r0
}
 801278a:	4618      	mov	r0, r3
 801278c:	3708      	adds	r7, #8
 801278e:	46bd      	mov	sp, r7
 8012790:	bd80      	pop	{r7, pc}
	...

08012794 <FATFS_UnLinkDriverEx>:
  * @param  path: pointer to the logical drive path
  * @param  lun : not used
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriverEx(char *path, uint8_t lun)
{
 8012794:	b480      	push	{r7}
 8012796:	b085      	sub	sp, #20
 8012798:	af00      	add	r7, sp, #0
 801279a:	6078      	str	r0, [r7, #4]
 801279c:	460b      	mov	r3, r1
 801279e:	70fb      	strb	r3, [r7, #3]
  uint8_t DiskNum = 0;
 80127a0:	2300      	movs	r3, #0
 80127a2:	73bb      	strb	r3, [r7, #14]
  uint8_t ret = 1;
 80127a4:	2301      	movs	r3, #1
 80127a6:	73fb      	strb	r3, [r7, #15]

  if(disk.nbr >= 1)
 80127a8:	4b15      	ldr	r3, [pc, #84]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127aa:	7a5b      	ldrb	r3, [r3, #9]
 80127ac:	b2db      	uxtb	r3, r3
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d01e      	beq.n	80127f0 <FATFS_UnLinkDriverEx+0x5c>
  {
    DiskNum = path[0] - '0';
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	781b      	ldrb	r3, [r3, #0]
 80127b6:	3b30      	subs	r3, #48	@ 0x30
 80127b8:	73bb      	strb	r3, [r7, #14]
    if(disk.drv[DiskNum] != 0)
 80127ba:	7bbb      	ldrb	r3, [r7, #14]
 80127bc:	4a10      	ldr	r2, [pc, #64]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127be:	009b      	lsls	r3, r3, #2
 80127c0:	4413      	add	r3, r2
 80127c2:	685b      	ldr	r3, [r3, #4]
 80127c4:	2b00      	cmp	r3, #0
 80127c6:	d013      	beq.n	80127f0 <FATFS_UnLinkDriverEx+0x5c>
    {
      disk.drv[DiskNum] = 0;
 80127c8:	7bbb      	ldrb	r3, [r7, #14]
 80127ca:	4a0d      	ldr	r2, [pc, #52]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127cc:	009b      	lsls	r3, r3, #2
 80127ce:	4413      	add	r3, r2
 80127d0:	2200      	movs	r2, #0
 80127d2:	605a      	str	r2, [r3, #4]
      disk.lun[DiskNum] = 0;
 80127d4:	7bbb      	ldrb	r3, [r7, #14]
 80127d6:	4a0a      	ldr	r2, [pc, #40]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127d8:	4413      	add	r3, r2
 80127da:	2200      	movs	r2, #0
 80127dc:	721a      	strb	r2, [r3, #8]
      disk.nbr--;
 80127de:	4b08      	ldr	r3, [pc, #32]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127e0:	7a5b      	ldrb	r3, [r3, #9]
 80127e2:	b2db      	uxtb	r3, r3
 80127e4:	3b01      	subs	r3, #1
 80127e6:	b2da      	uxtb	r2, r3
 80127e8:	4b05      	ldr	r3, [pc, #20]	@ (8012800 <FATFS_UnLinkDriverEx+0x6c>)
 80127ea:	725a      	strb	r2, [r3, #9]
      ret = 0;
 80127ec:	2300      	movs	r3, #0
 80127ee:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80127f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80127f2:	4618      	mov	r0, r3
 80127f4:	3714      	adds	r7, #20
 80127f6:	46bd      	mov	sp, r7
 80127f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fc:	4770      	bx	lr
 80127fe:	bf00      	nop
 8012800:	24002ef8 	.word	0x24002ef8

08012804 <FATFS_UnLinkDriver>:
  *         drivers.
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_UnLinkDriver(char *path)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b082      	sub	sp, #8
 8012808:	af00      	add	r7, sp, #0
 801280a:	6078      	str	r0, [r7, #4]
  return FATFS_UnLinkDriverEx(path, 0);
 801280c:	2100      	movs	r1, #0
 801280e:	6878      	ldr	r0, [r7, #4]
 8012810:	f7ff ffc0 	bl	8012794 <FATFS_UnLinkDriverEx>
 8012814:	4603      	mov	r3, r0
}
 8012816:	4618      	mov	r0, r3
 8012818:	3708      	adds	r7, #8
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}
	...

08012820 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8012820:	b480      	push	{r7}
 8012822:	b085      	sub	sp, #20
 8012824:	af00      	add	r7, sp, #0
 8012826:	4603      	mov	r3, r0
 8012828:	6039      	str	r1, [r7, #0]
 801282a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 801282c:	88fb      	ldrh	r3, [r7, #6]
 801282e:	2b7f      	cmp	r3, #127	@ 0x7f
 8012830:	d802      	bhi.n	8012838 <ff_convert+0x18>
		c = chr;
 8012832:	88fb      	ldrh	r3, [r7, #6]
 8012834:	81fb      	strh	r3, [r7, #14]
 8012836:	e025      	b.n	8012884 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8012838:	683b      	ldr	r3, [r7, #0]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d00b      	beq.n	8012856 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801283e:	88fb      	ldrh	r3, [r7, #6]
 8012840:	2bff      	cmp	r3, #255	@ 0xff
 8012842:	d805      	bhi.n	8012850 <ff_convert+0x30>
 8012844:	88fb      	ldrh	r3, [r7, #6]
 8012846:	3b80      	subs	r3, #128	@ 0x80
 8012848:	4a12      	ldr	r2, [pc, #72]	@ (8012894 <ff_convert+0x74>)
 801284a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801284e:	e000      	b.n	8012852 <ff_convert+0x32>
 8012850:	2300      	movs	r3, #0
 8012852:	81fb      	strh	r3, [r7, #14]
 8012854:	e016      	b.n	8012884 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8012856:	2300      	movs	r3, #0
 8012858:	81fb      	strh	r3, [r7, #14]
 801285a:	e009      	b.n	8012870 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 801285c:	89fb      	ldrh	r3, [r7, #14]
 801285e:	4a0d      	ldr	r2, [pc, #52]	@ (8012894 <ff_convert+0x74>)
 8012860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012864:	88fa      	ldrh	r2, [r7, #6]
 8012866:	429a      	cmp	r2, r3
 8012868:	d006      	beq.n	8012878 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 801286a:	89fb      	ldrh	r3, [r7, #14]
 801286c:	3301      	adds	r3, #1
 801286e:	81fb      	strh	r3, [r7, #14]
 8012870:	89fb      	ldrh	r3, [r7, #14]
 8012872:	2b7f      	cmp	r3, #127	@ 0x7f
 8012874:	d9f2      	bls.n	801285c <ff_convert+0x3c>
 8012876:	e000      	b.n	801287a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8012878:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 801287a:	89fb      	ldrh	r3, [r7, #14]
 801287c:	3380      	adds	r3, #128	@ 0x80
 801287e:	b29b      	uxth	r3, r3
 8012880:	b2db      	uxtb	r3, r3
 8012882:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8012884:	89fb      	ldrh	r3, [r7, #14]
}
 8012886:	4618      	mov	r0, r3
 8012888:	3714      	adds	r7, #20
 801288a:	46bd      	mov	sp, r7
 801288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012890:	4770      	bx	lr
 8012892:	bf00      	nop
 8012894:	0801698c 	.word	0x0801698c

08012898 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8012898:	b480      	push	{r7}
 801289a:	b087      	sub	sp, #28
 801289c:	af00      	add	r7, sp, #0
 801289e:	4603      	mov	r3, r0
 80128a0:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80128a2:	88fb      	ldrh	r3, [r7, #6]
 80128a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80128a8:	d201      	bcs.n	80128ae <ff_wtoupper+0x16>
 80128aa:	4b3e      	ldr	r3, [pc, #248]	@ (80129a4 <ff_wtoupper+0x10c>)
 80128ac:	e000      	b.n	80128b0 <ff_wtoupper+0x18>
 80128ae:	4b3e      	ldr	r3, [pc, #248]	@ (80129a8 <ff_wtoupper+0x110>)
 80128b0:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80128b2:	697b      	ldr	r3, [r7, #20]
 80128b4:	1c9a      	adds	r2, r3, #2
 80128b6:	617a      	str	r2, [r7, #20]
 80128b8:	881b      	ldrh	r3, [r3, #0]
 80128ba:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80128bc:	8a7b      	ldrh	r3, [r7, #18]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d068      	beq.n	8012994 <ff_wtoupper+0xfc>
 80128c2:	88fa      	ldrh	r2, [r7, #6]
 80128c4:	8a7b      	ldrh	r3, [r7, #18]
 80128c6:	429a      	cmp	r2, r3
 80128c8:	d364      	bcc.n	8012994 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80128ca:	697b      	ldr	r3, [r7, #20]
 80128cc:	1c9a      	adds	r2, r3, #2
 80128ce:	617a      	str	r2, [r7, #20]
 80128d0:	881b      	ldrh	r3, [r3, #0]
 80128d2:	823b      	strh	r3, [r7, #16]
 80128d4:	8a3b      	ldrh	r3, [r7, #16]
 80128d6:	0a1b      	lsrs	r3, r3, #8
 80128d8:	81fb      	strh	r3, [r7, #14]
 80128da:	8a3b      	ldrh	r3, [r7, #16]
 80128dc:	b2db      	uxtb	r3, r3
 80128de:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80128e0:	88fa      	ldrh	r2, [r7, #6]
 80128e2:	8a79      	ldrh	r1, [r7, #18]
 80128e4:	8a3b      	ldrh	r3, [r7, #16]
 80128e6:	440b      	add	r3, r1
 80128e8:	429a      	cmp	r2, r3
 80128ea:	da49      	bge.n	8012980 <ff_wtoupper+0xe8>
			switch (cmd) {
 80128ec:	89fb      	ldrh	r3, [r7, #14]
 80128ee:	2b08      	cmp	r3, #8
 80128f0:	d84f      	bhi.n	8012992 <ff_wtoupper+0xfa>
 80128f2:	a201      	add	r2, pc, #4	@ (adr r2, 80128f8 <ff_wtoupper+0x60>)
 80128f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80128f8:	0801291d 	.word	0x0801291d
 80128fc:	0801292f 	.word	0x0801292f
 8012900:	08012945 	.word	0x08012945
 8012904:	0801294d 	.word	0x0801294d
 8012908:	08012955 	.word	0x08012955
 801290c:	0801295d 	.word	0x0801295d
 8012910:	08012965 	.word	0x08012965
 8012914:	0801296d 	.word	0x0801296d
 8012918:	08012975 	.word	0x08012975
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 801291c:	88fa      	ldrh	r2, [r7, #6]
 801291e:	8a7b      	ldrh	r3, [r7, #18]
 8012920:	1ad3      	subs	r3, r2, r3
 8012922:	005b      	lsls	r3, r3, #1
 8012924:	697a      	ldr	r2, [r7, #20]
 8012926:	4413      	add	r3, r2
 8012928:	881b      	ldrh	r3, [r3, #0]
 801292a:	80fb      	strh	r3, [r7, #6]
 801292c:	e027      	b.n	801297e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801292e:	88fa      	ldrh	r2, [r7, #6]
 8012930:	8a7b      	ldrh	r3, [r7, #18]
 8012932:	1ad3      	subs	r3, r2, r3
 8012934:	b29b      	uxth	r3, r3
 8012936:	f003 0301 	and.w	r3, r3, #1
 801293a:	b29b      	uxth	r3, r3
 801293c:	88fa      	ldrh	r2, [r7, #6]
 801293e:	1ad3      	subs	r3, r2, r3
 8012940:	80fb      	strh	r3, [r7, #6]
 8012942:	e01c      	b.n	801297e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8012944:	88fb      	ldrh	r3, [r7, #6]
 8012946:	3b10      	subs	r3, #16
 8012948:	80fb      	strh	r3, [r7, #6]
 801294a:	e018      	b.n	801297e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801294c:	88fb      	ldrh	r3, [r7, #6]
 801294e:	3b20      	subs	r3, #32
 8012950:	80fb      	strh	r3, [r7, #6]
 8012952:	e014      	b.n	801297e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8012954:	88fb      	ldrh	r3, [r7, #6]
 8012956:	3b30      	subs	r3, #48	@ 0x30
 8012958:	80fb      	strh	r3, [r7, #6]
 801295a:	e010      	b.n	801297e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801295c:	88fb      	ldrh	r3, [r7, #6]
 801295e:	3b1a      	subs	r3, #26
 8012960:	80fb      	strh	r3, [r7, #6]
 8012962:	e00c      	b.n	801297e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8012964:	88fb      	ldrh	r3, [r7, #6]
 8012966:	3308      	adds	r3, #8
 8012968:	80fb      	strh	r3, [r7, #6]
 801296a:	e008      	b.n	801297e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801296c:	88fb      	ldrh	r3, [r7, #6]
 801296e:	3b50      	subs	r3, #80	@ 0x50
 8012970:	80fb      	strh	r3, [r7, #6]
 8012972:	e004      	b.n	801297e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8012974:	88fb      	ldrh	r3, [r7, #6]
 8012976:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801297a:	80fb      	strh	r3, [r7, #6]
 801297c:	bf00      	nop
			}
			break;
 801297e:	e008      	b.n	8012992 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8012980:	89fb      	ldrh	r3, [r7, #14]
 8012982:	2b00      	cmp	r3, #0
 8012984:	d195      	bne.n	80128b2 <ff_wtoupper+0x1a>
 8012986:	8a3b      	ldrh	r3, [r7, #16]
 8012988:	005b      	lsls	r3, r3, #1
 801298a:	697a      	ldr	r2, [r7, #20]
 801298c:	4413      	add	r3, r2
 801298e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8012990:	e78f      	b.n	80128b2 <ff_wtoupper+0x1a>
			break;
 8012992:	bf00      	nop
	}

	return chr;
 8012994:	88fb      	ldrh	r3, [r7, #6]
}
 8012996:	4618      	mov	r0, r3
 8012998:	371c      	adds	r7, #28
 801299a:	46bd      	mov	sp, r7
 801299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a0:	4770      	bx	lr
 80129a2:	bf00      	nop
 80129a4:	08016a8c 	.word	0x08016a8c
 80129a8:	08016c80 	.word	0x08016c80

080129ac <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80129ac:	b580      	push	{r7, lr}
 80129ae:	b084      	sub	sp, #16
 80129b0:	af00      	add	r7, sp, #0
 80129b2:	4603      	mov	r3, r0
 80129b4:	6039      	str	r1, [r7, #0]
 80129b6:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80129b8:	2200      	movs	r2, #0
 80129ba:	2101      	movs	r1, #1
 80129bc:	2001      	movs	r0, #1
 80129be:	f000 f9dc 	bl	8012d7a <osSemaphoreNew>
 80129c2:	4602      	mov	r2, r0
 80129c4:	683b      	ldr	r3, [r7, #0]
 80129c6:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80129c8:	683b      	ldr	r3, [r7, #0]
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	bf14      	ite	ne
 80129d0:	2301      	movne	r3, #1
 80129d2:	2300      	moveq	r3, #0
 80129d4:	b2db      	uxtb	r3, r3
 80129d6:	60fb      	str	r3, [r7, #12]

    return ret;
 80129d8:	68fb      	ldr	r3, [r7, #12]
}
 80129da:	4618      	mov	r0, r3
 80129dc:	3710      	adds	r7, #16
 80129de:	46bd      	mov	sp, r7
 80129e0:	bd80      	pop	{r7, pc}

080129e2 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80129e2:	b580      	push	{r7, lr}
 80129e4:	b082      	sub	sp, #8
 80129e6:	af00      	add	r7, sp, #0
 80129e8:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80129ea:	6878      	ldr	r0, [r7, #4]
 80129ec:	f000 fae4 	bl	8012fb8 <osSemaphoreDelete>
#endif
    return 1;
 80129f0:	2301      	movs	r3, #1
}
 80129f2:	4618      	mov	r0, r3
 80129f4:	3708      	adds	r7, #8
 80129f6:	46bd      	mov	sp, r7
 80129f8:	bd80      	pop	{r7, pc}

080129fa <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80129fa:	b580      	push	{r7, lr}
 80129fc:	b084      	sub	sp, #16
 80129fe:	af00      	add	r7, sp, #0
 8012a00:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8012a02:	2300      	movs	r3, #0
 8012a04:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8012a06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8012a0a:	6878      	ldr	r0, [r7, #4]
 8012a0c:	f000 fa3e 	bl	8012e8c <osSemaphoreAcquire>
 8012a10:	4603      	mov	r3, r0
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d101      	bne.n	8012a1a <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8012a16:	2301      	movs	r3, #1
 8012a18:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012a1a:	68fb      	ldr	r3, [r7, #12]
}
 8012a1c:	4618      	mov	r0, r3
 8012a1e:	3710      	adds	r7, #16
 8012a20:	46bd      	mov	sp, r7
 8012a22:	bd80      	pop	{r7, pc}

08012a24 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012a24:	b580      	push	{r7, lr}
 8012a26:	b082      	sub	sp, #8
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8012a2c:	6878      	ldr	r0, [r7, #4]
 8012a2e:	f000 fa7f 	bl	8012f30 <osSemaphoreRelease>
#endif
}
 8012a32:	bf00      	nop
 8012a34:	3708      	adds	r7, #8
 8012a36:	46bd      	mov	sp, r7
 8012a38:	bd80      	pop	{r7, pc}
	...

08012a3c <__NVIC_SetPriority>:
{
 8012a3c:	b480      	push	{r7}
 8012a3e:	b083      	sub	sp, #12
 8012a40:	af00      	add	r7, sp, #0
 8012a42:	4603      	mov	r3, r0
 8012a44:	6039      	str	r1, [r7, #0]
 8012a46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012a48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	db0a      	blt.n	8012a66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012a50:	683b      	ldr	r3, [r7, #0]
 8012a52:	b2da      	uxtb	r2, r3
 8012a54:	490c      	ldr	r1, [pc, #48]	@ (8012a88 <__NVIC_SetPriority+0x4c>)
 8012a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012a5a:	0112      	lsls	r2, r2, #4
 8012a5c:	b2d2      	uxtb	r2, r2
 8012a5e:	440b      	add	r3, r1
 8012a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8012a64:	e00a      	b.n	8012a7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012a66:	683b      	ldr	r3, [r7, #0]
 8012a68:	b2da      	uxtb	r2, r3
 8012a6a:	4908      	ldr	r1, [pc, #32]	@ (8012a8c <__NVIC_SetPriority+0x50>)
 8012a6c:	88fb      	ldrh	r3, [r7, #6]
 8012a6e:	f003 030f 	and.w	r3, r3, #15
 8012a72:	3b04      	subs	r3, #4
 8012a74:	0112      	lsls	r2, r2, #4
 8012a76:	b2d2      	uxtb	r2, r2
 8012a78:	440b      	add	r3, r1
 8012a7a:	761a      	strb	r2, [r3, #24]
}
 8012a7c:	bf00      	nop
 8012a7e:	370c      	adds	r7, #12
 8012a80:	46bd      	mov	sp, r7
 8012a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a86:	4770      	bx	lr
 8012a88:	e000e100 	.word	0xe000e100
 8012a8c:	e000ed00 	.word	0xe000ed00

08012a90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012a90:	b580      	push	{r7, lr}
 8012a92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012a94:	4b05      	ldr	r3, [pc, #20]	@ (8012aac <SysTick_Handler+0x1c>)
 8012a96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012a98:	f002 fbe2 	bl	8015260 <xTaskGetSchedulerState>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	2b01      	cmp	r3, #1
 8012aa0:	d001      	beq.n	8012aa6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012aa2:	f003 fad9 	bl	8016058 <xPortSysTickHandler>
  }
}
 8012aa6:	bf00      	nop
 8012aa8:	bd80      	pop	{r7, pc}
 8012aaa:	bf00      	nop
 8012aac:	e000e010 	.word	0xe000e010

08012ab0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012ab4:	2100      	movs	r1, #0
 8012ab6:	f06f 0004 	mvn.w	r0, #4
 8012aba:	f7ff ffbf 	bl	8012a3c <__NVIC_SetPriority>
#endif
}
 8012abe:	bf00      	nop
 8012ac0:	bd80      	pop	{r7, pc}
	...

08012ac4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012ac4:	b480      	push	{r7}
 8012ac6:	b083      	sub	sp, #12
 8012ac8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012aca:	f3ef 8305 	mrs	r3, IPSR
 8012ace:	603b      	str	r3, [r7, #0]
  return(result);
 8012ad0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d003      	beq.n	8012ade <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012ad6:	f06f 0305 	mvn.w	r3, #5
 8012ada:	607b      	str	r3, [r7, #4]
 8012adc:	e00c      	b.n	8012af8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012ade:	4b0a      	ldr	r3, [pc, #40]	@ (8012b08 <osKernelInitialize+0x44>)
 8012ae0:	681b      	ldr	r3, [r3, #0]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d105      	bne.n	8012af2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012ae6:	4b08      	ldr	r3, [pc, #32]	@ (8012b08 <osKernelInitialize+0x44>)
 8012ae8:	2201      	movs	r2, #1
 8012aea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012aec:	2300      	movs	r3, #0
 8012aee:	607b      	str	r3, [r7, #4]
 8012af0:	e002      	b.n	8012af8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012af2:	f04f 33ff 	mov.w	r3, #4294967295
 8012af6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012af8:	687b      	ldr	r3, [r7, #4]
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	370c      	adds	r7, #12
 8012afe:	46bd      	mov	sp, r7
 8012b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b04:	4770      	bx	lr
 8012b06:	bf00      	nop
 8012b08:	24002f04 	.word	0x24002f04

08012b0c <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b082      	sub	sp, #8
 8012b10:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8012b12:	f002 fba5 	bl	8015260 <xTaskGetSchedulerState>
 8012b16:	4603      	mov	r3, r0
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d004      	beq.n	8012b26 <osKernelGetState+0x1a>
 8012b1c:	2b02      	cmp	r3, #2
 8012b1e:	d105      	bne.n	8012b2c <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8012b20:	2302      	movs	r3, #2
 8012b22:	607b      	str	r3, [r7, #4]
      break;
 8012b24:	e00c      	b.n	8012b40 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8012b26:	2303      	movs	r3, #3
 8012b28:	607b      	str	r3, [r7, #4]
      break;
 8012b2a:	e009      	b.n	8012b40 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8012b2c:	4b07      	ldr	r3, [pc, #28]	@ (8012b4c <osKernelGetState+0x40>)
 8012b2e:	681b      	ldr	r3, [r3, #0]
 8012b30:	2b01      	cmp	r3, #1
 8012b32:	d102      	bne.n	8012b3a <osKernelGetState+0x2e>
        state = osKernelReady;
 8012b34:	2301      	movs	r3, #1
 8012b36:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8012b38:	e001      	b.n	8012b3e <osKernelGetState+0x32>
        state = osKernelInactive;
 8012b3a:	2300      	movs	r3, #0
 8012b3c:	607b      	str	r3, [r7, #4]
      break;
 8012b3e:	bf00      	nop
  }

  return (state);
 8012b40:	687b      	ldr	r3, [r7, #4]
}
 8012b42:	4618      	mov	r0, r3
 8012b44:	3708      	adds	r7, #8
 8012b46:	46bd      	mov	sp, r7
 8012b48:	bd80      	pop	{r7, pc}
 8012b4a:	bf00      	nop
 8012b4c:	24002f04 	.word	0x24002f04

08012b50 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8012b50:	b580      	push	{r7, lr}
 8012b52:	b082      	sub	sp, #8
 8012b54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b56:	f3ef 8305 	mrs	r3, IPSR
 8012b5a:	603b      	str	r3, [r7, #0]
  return(result);
 8012b5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d003      	beq.n	8012b6a <osKernelStart+0x1a>
    stat = osErrorISR;
 8012b62:	f06f 0305 	mvn.w	r3, #5
 8012b66:	607b      	str	r3, [r7, #4]
 8012b68:	e010      	b.n	8012b8c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8012b98 <osKernelStart+0x48>)
 8012b6c:	681b      	ldr	r3, [r3, #0]
 8012b6e:	2b01      	cmp	r3, #1
 8012b70:	d109      	bne.n	8012b86 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012b72:	f7ff ff9d 	bl	8012ab0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012b76:	4b08      	ldr	r3, [pc, #32]	@ (8012b98 <osKernelStart+0x48>)
 8012b78:	2202      	movs	r2, #2
 8012b7a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012b7c:	f001 fefa 	bl	8014974 <vTaskStartScheduler>
      stat = osOK;
 8012b80:	2300      	movs	r3, #0
 8012b82:	607b      	str	r3, [r7, #4]
 8012b84:	e002      	b.n	8012b8c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012b86:	f04f 33ff 	mov.w	r3, #4294967295
 8012b8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012b8c:	687b      	ldr	r3, [r7, #4]
}
 8012b8e:	4618      	mov	r0, r3
 8012b90:	3708      	adds	r7, #8
 8012b92:	46bd      	mov	sp, r7
 8012b94:	bd80      	pop	{r7, pc}
 8012b96:	bf00      	nop
 8012b98:	24002f04 	.word	0x24002f04

08012b9c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b082      	sub	sp, #8
 8012ba0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012ba2:	f3ef 8305 	mrs	r3, IPSR
 8012ba6:	603b      	str	r3, [r7, #0]
  return(result);
 8012ba8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	d003      	beq.n	8012bb6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8012bae:	f002 f80d 	bl	8014bcc <xTaskGetTickCountFromISR>
 8012bb2:	6078      	str	r0, [r7, #4]
 8012bb4:	e002      	b.n	8012bbc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8012bb6:	f001 fff9 	bl	8014bac <xTaskGetTickCount>
 8012bba:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8012bbc:	687b      	ldr	r3, [r7, #4]
}
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	3708      	adds	r7, #8
 8012bc2:	46bd      	mov	sp, r7
 8012bc4:	bd80      	pop	{r7, pc}

08012bc6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012bc6:	b580      	push	{r7, lr}
 8012bc8:	b08e      	sub	sp, #56	@ 0x38
 8012bca:	af04      	add	r7, sp, #16
 8012bcc:	60f8      	str	r0, [r7, #12]
 8012bce:	60b9      	str	r1, [r7, #8]
 8012bd0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012bd6:	f3ef 8305 	mrs	r3, IPSR
 8012bda:	617b      	str	r3, [r7, #20]
  return(result);
 8012bdc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012bde:	2b00      	cmp	r3, #0
 8012be0:	d17e      	bne.n	8012ce0 <osThreadNew+0x11a>
 8012be2:	68fb      	ldr	r3, [r7, #12]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d07b      	beq.n	8012ce0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012be8:	2380      	movs	r3, #128	@ 0x80
 8012bea:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012bec:	2318      	movs	r3, #24
 8012bee:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012bf0:	2300      	movs	r3, #0
 8012bf2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8012bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8012bf8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d045      	beq.n	8012c8c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	681b      	ldr	r3, [r3, #0]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d002      	beq.n	8012c0e <osThreadNew+0x48>
        name = attr->name;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012c0e:	687b      	ldr	r3, [r7, #4]
 8012c10:	699b      	ldr	r3, [r3, #24]
 8012c12:	2b00      	cmp	r3, #0
 8012c14:	d002      	beq.n	8012c1c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	699b      	ldr	r3, [r3, #24]
 8012c1a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012c1c:	69fb      	ldr	r3, [r7, #28]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d008      	beq.n	8012c34 <osThreadNew+0x6e>
 8012c22:	69fb      	ldr	r3, [r7, #28]
 8012c24:	2b38      	cmp	r3, #56	@ 0x38
 8012c26:	d805      	bhi.n	8012c34 <osThreadNew+0x6e>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	685b      	ldr	r3, [r3, #4]
 8012c2c:	f003 0301 	and.w	r3, r3, #1
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d001      	beq.n	8012c38 <osThreadNew+0x72>
        return (NULL);
 8012c34:	2300      	movs	r3, #0
 8012c36:	e054      	b.n	8012ce2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	695b      	ldr	r3, [r3, #20]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d003      	beq.n	8012c48 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	695b      	ldr	r3, [r3, #20]
 8012c44:	089b      	lsrs	r3, r3, #2
 8012c46:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	689b      	ldr	r3, [r3, #8]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d00e      	beq.n	8012c6e <osThreadNew+0xa8>
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	68db      	ldr	r3, [r3, #12]
 8012c54:	2ba7      	cmp	r3, #167	@ 0xa7
 8012c56:	d90a      	bls.n	8012c6e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d006      	beq.n	8012c6e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	695b      	ldr	r3, [r3, #20]
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d002      	beq.n	8012c6e <osThreadNew+0xa8>
        mem = 1;
 8012c68:	2301      	movs	r3, #1
 8012c6a:	61bb      	str	r3, [r7, #24]
 8012c6c:	e010      	b.n	8012c90 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	689b      	ldr	r3, [r3, #8]
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d10c      	bne.n	8012c90 <osThreadNew+0xca>
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	68db      	ldr	r3, [r3, #12]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d108      	bne.n	8012c90 <osThreadNew+0xca>
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	691b      	ldr	r3, [r3, #16]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d104      	bne.n	8012c90 <osThreadNew+0xca>
          mem = 0;
 8012c86:	2300      	movs	r3, #0
 8012c88:	61bb      	str	r3, [r7, #24]
 8012c8a:	e001      	b.n	8012c90 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012c8c:	2300      	movs	r3, #0
 8012c8e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012c90:	69bb      	ldr	r3, [r7, #24]
 8012c92:	2b01      	cmp	r3, #1
 8012c94:	d110      	bne.n	8012cb8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012c96:	687b      	ldr	r3, [r7, #4]
 8012c98:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012c9a:	687a      	ldr	r2, [r7, #4]
 8012c9c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012c9e:	9202      	str	r2, [sp, #8]
 8012ca0:	9301      	str	r3, [sp, #4]
 8012ca2:	69fb      	ldr	r3, [r7, #28]
 8012ca4:	9300      	str	r3, [sp, #0]
 8012ca6:	68bb      	ldr	r3, [r7, #8]
 8012ca8:	6a3a      	ldr	r2, [r7, #32]
 8012caa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012cac:	68f8      	ldr	r0, [r7, #12]
 8012cae:	f001 fbed 	bl	801448c <xTaskCreateStatic>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	613b      	str	r3, [r7, #16]
 8012cb6:	e013      	b.n	8012ce0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012cb8:	69bb      	ldr	r3, [r7, #24]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d110      	bne.n	8012ce0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012cbe:	6a3b      	ldr	r3, [r7, #32]
 8012cc0:	b29a      	uxth	r2, r3
 8012cc2:	f107 0310 	add.w	r3, r7, #16
 8012cc6:	9301      	str	r3, [sp, #4]
 8012cc8:	69fb      	ldr	r3, [r7, #28]
 8012cca:	9300      	str	r3, [sp, #0]
 8012ccc:	68bb      	ldr	r3, [r7, #8]
 8012cce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012cd0:	68f8      	ldr	r0, [r7, #12]
 8012cd2:	f001 fc3b 	bl	801454c <xTaskCreate>
 8012cd6:	4603      	mov	r3, r0
 8012cd8:	2b01      	cmp	r3, #1
 8012cda:	d001      	beq.n	8012ce0 <osThreadNew+0x11a>
            hTask = NULL;
 8012cdc:	2300      	movs	r3, #0
 8012cde:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012ce0:	693b      	ldr	r3, [r7, #16]
}
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	3728      	adds	r7, #40	@ 0x28
 8012ce6:	46bd      	mov	sp, r7
 8012ce8:	bd80      	pop	{r7, pc}

08012cea <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012cea:	b580      	push	{r7, lr}
 8012cec:	b084      	sub	sp, #16
 8012cee:	af00      	add	r7, sp, #0
 8012cf0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cf2:	f3ef 8305 	mrs	r3, IPSR
 8012cf6:	60bb      	str	r3, [r7, #8]
  return(result);
 8012cf8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d003      	beq.n	8012d06 <osDelay+0x1c>
    stat = osErrorISR;
 8012cfe:	f06f 0305 	mvn.w	r3, #5
 8012d02:	60fb      	str	r3, [r7, #12]
 8012d04:	e007      	b.n	8012d16 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012d06:	2300      	movs	r3, #0
 8012d08:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d002      	beq.n	8012d16 <osDelay+0x2c>
      vTaskDelay(ticks);
 8012d10:	6878      	ldr	r0, [r7, #4]
 8012d12:	f001 fdf9 	bl	8014908 <vTaskDelay>
    }
  }

  return (stat);
 8012d16:	68fb      	ldr	r3, [r7, #12]
}
 8012d18:	4618      	mov	r0, r3
 8012d1a:	3710      	adds	r7, #16
 8012d1c:	46bd      	mov	sp, r7
 8012d1e:	bd80      	pop	{r7, pc}

08012d20 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8012d20:	b580      	push	{r7, lr}
 8012d22:	b086      	sub	sp, #24
 8012d24:	af00      	add	r7, sp, #0
 8012d26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012d28:	f3ef 8305 	mrs	r3, IPSR
 8012d2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8012d2e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d003      	beq.n	8012d3c <osDelayUntil+0x1c>
    stat = osErrorISR;
 8012d34:	f06f 0305 	mvn.w	r3, #5
 8012d38:	617b      	str	r3, [r7, #20]
 8012d3a:	e019      	b.n	8012d70 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8012d40:	f001 ff34 	bl	8014bac <xTaskGetTickCount>
 8012d44:	4603      	mov	r3, r0
 8012d46:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8012d48:	68bb      	ldr	r3, [r7, #8]
 8012d4a:	687a      	ldr	r2, [r7, #4]
 8012d4c:	1ad3      	subs	r3, r2, r3
 8012d4e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8012d50:	693b      	ldr	r3, [r7, #16]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d009      	beq.n	8012d6a <osDelayUntil+0x4a>
 8012d56:	693b      	ldr	r3, [r7, #16]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	db06      	blt.n	8012d6a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8012d5c:	f107 0308 	add.w	r3, r7, #8
 8012d60:	6939      	ldr	r1, [r7, #16]
 8012d62:	4618      	mov	r0, r3
 8012d64:	f001 fd50 	bl	8014808 <vTaskDelayUntil>
 8012d68:	e002      	b.n	8012d70 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8012d6a:	f06f 0303 	mvn.w	r3, #3
 8012d6e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8012d70:	697b      	ldr	r3, [r7, #20]
}
 8012d72:	4618      	mov	r0, r3
 8012d74:	3718      	adds	r7, #24
 8012d76:	46bd      	mov	sp, r7
 8012d78:	bd80      	pop	{r7, pc}

08012d7a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8012d7a:	b580      	push	{r7, lr}
 8012d7c:	b08a      	sub	sp, #40	@ 0x28
 8012d7e:	af02      	add	r7, sp, #8
 8012d80:	60f8      	str	r0, [r7, #12]
 8012d82:	60b9      	str	r1, [r7, #8]
 8012d84:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8012d86:	2300      	movs	r3, #0
 8012d88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012d8a:	f3ef 8305 	mrs	r3, IPSR
 8012d8e:	613b      	str	r3, [r7, #16]
  return(result);
 8012d90:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d175      	bne.n	8012e82 <osSemaphoreNew+0x108>
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d072      	beq.n	8012e82 <osSemaphoreNew+0x108>
 8012d9c:	68ba      	ldr	r2, [r7, #8]
 8012d9e:	68fb      	ldr	r3, [r7, #12]
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d86e      	bhi.n	8012e82 <osSemaphoreNew+0x108>
    mem = -1;
 8012da4:	f04f 33ff 	mov.w	r3, #4294967295
 8012da8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d015      	beq.n	8012ddc <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	689b      	ldr	r3, [r3, #8]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d006      	beq.n	8012dc6 <osSemaphoreNew+0x4c>
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	68db      	ldr	r3, [r3, #12]
 8012dbc:	2b4f      	cmp	r3, #79	@ 0x4f
 8012dbe:	d902      	bls.n	8012dc6 <osSemaphoreNew+0x4c>
        mem = 1;
 8012dc0:	2301      	movs	r3, #1
 8012dc2:	61bb      	str	r3, [r7, #24]
 8012dc4:	e00c      	b.n	8012de0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	689b      	ldr	r3, [r3, #8]
 8012dca:	2b00      	cmp	r3, #0
 8012dcc:	d108      	bne.n	8012de0 <osSemaphoreNew+0x66>
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	68db      	ldr	r3, [r3, #12]
 8012dd2:	2b00      	cmp	r3, #0
 8012dd4:	d104      	bne.n	8012de0 <osSemaphoreNew+0x66>
          mem = 0;
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	61bb      	str	r3, [r7, #24]
 8012dda:	e001      	b.n	8012de0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8012ddc:	2300      	movs	r3, #0
 8012dde:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8012de0:	69bb      	ldr	r3, [r7, #24]
 8012de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012de6:	d04c      	beq.n	8012e82 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8012de8:	68fb      	ldr	r3, [r7, #12]
 8012dea:	2b01      	cmp	r3, #1
 8012dec:	d128      	bne.n	8012e40 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8012dee:	69bb      	ldr	r3, [r7, #24]
 8012df0:	2b01      	cmp	r3, #1
 8012df2:	d10a      	bne.n	8012e0a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	689b      	ldr	r3, [r3, #8]
 8012df8:	2203      	movs	r2, #3
 8012dfa:	9200      	str	r2, [sp, #0]
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	2100      	movs	r1, #0
 8012e00:	2001      	movs	r0, #1
 8012e02:	f000 fb81 	bl	8013508 <xQueueGenericCreateStatic>
 8012e06:	61f8      	str	r0, [r7, #28]
 8012e08:	e005      	b.n	8012e16 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8012e0a:	2203      	movs	r2, #3
 8012e0c:	2100      	movs	r1, #0
 8012e0e:	2001      	movs	r0, #1
 8012e10:	f000 fbf7 	bl	8013602 <xQueueGenericCreate>
 8012e14:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8012e16:	69fb      	ldr	r3, [r7, #28]
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d022      	beq.n	8012e62 <osSemaphoreNew+0xe8>
 8012e1c:	68bb      	ldr	r3, [r7, #8]
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d01f      	beq.n	8012e62 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012e22:	2300      	movs	r3, #0
 8012e24:	2200      	movs	r2, #0
 8012e26:	2100      	movs	r1, #0
 8012e28:	69f8      	ldr	r0, [r7, #28]
 8012e2a:	f000 fcb7 	bl	801379c <xQueueGenericSend>
 8012e2e:	4603      	mov	r3, r0
 8012e30:	2b01      	cmp	r3, #1
 8012e32:	d016      	beq.n	8012e62 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8012e34:	69f8      	ldr	r0, [r7, #28]
 8012e36:	f001 f955 	bl	80140e4 <vQueueDelete>
            hSemaphore = NULL;
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	61fb      	str	r3, [r7, #28]
 8012e3e:	e010      	b.n	8012e62 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8012e40:	69bb      	ldr	r3, [r7, #24]
 8012e42:	2b01      	cmp	r3, #1
 8012e44:	d108      	bne.n	8012e58 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	689b      	ldr	r3, [r3, #8]
 8012e4a:	461a      	mov	r2, r3
 8012e4c:	68b9      	ldr	r1, [r7, #8]
 8012e4e:	68f8      	ldr	r0, [r7, #12]
 8012e50:	f000 fc35 	bl	80136be <xQueueCreateCountingSemaphoreStatic>
 8012e54:	61f8      	str	r0, [r7, #28]
 8012e56:	e004      	b.n	8012e62 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8012e58:	68b9      	ldr	r1, [r7, #8]
 8012e5a:	68f8      	ldr	r0, [r7, #12]
 8012e5c:	f000 fc68 	bl	8013730 <xQueueCreateCountingSemaphore>
 8012e60:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8012e62:	69fb      	ldr	r3, [r7, #28]
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d00c      	beq.n	8012e82 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d003      	beq.n	8012e76 <osSemaphoreNew+0xfc>
          name = attr->name;
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	681b      	ldr	r3, [r3, #0]
 8012e72:	617b      	str	r3, [r7, #20]
 8012e74:	e001      	b.n	8012e7a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8012e76:	2300      	movs	r3, #0
 8012e78:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8012e7a:	6979      	ldr	r1, [r7, #20]
 8012e7c:	69f8      	ldr	r0, [r7, #28]
 8012e7e:	f001 fa7d 	bl	801437c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8012e82:	69fb      	ldr	r3, [r7, #28]
}
 8012e84:	4618      	mov	r0, r3
 8012e86:	3720      	adds	r7, #32
 8012e88:	46bd      	mov	sp, r7
 8012e8a:	bd80      	pop	{r7, pc}

08012e8c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012e8c:	b580      	push	{r7, lr}
 8012e8e:	b086      	sub	sp, #24
 8012e90:	af00      	add	r7, sp, #0
 8012e92:	6078      	str	r0, [r7, #4]
 8012e94:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012e9a:	2300      	movs	r3, #0
 8012e9c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012e9e:	693b      	ldr	r3, [r7, #16]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d103      	bne.n	8012eac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8012ea4:	f06f 0303 	mvn.w	r3, #3
 8012ea8:	617b      	str	r3, [r7, #20]
 8012eaa:	e039      	b.n	8012f20 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012eac:	f3ef 8305 	mrs	r3, IPSR
 8012eb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8012eb2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d022      	beq.n	8012efe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8012eb8:	683b      	ldr	r3, [r7, #0]
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d003      	beq.n	8012ec6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8012ebe:	f06f 0303 	mvn.w	r3, #3
 8012ec2:	617b      	str	r3, [r7, #20]
 8012ec4:	e02c      	b.n	8012f20 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8012ec6:	2300      	movs	r3, #0
 8012ec8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8012eca:	f107 0308 	add.w	r3, r7, #8
 8012ece:	461a      	mov	r2, r3
 8012ed0:	2100      	movs	r1, #0
 8012ed2:	6938      	ldr	r0, [r7, #16]
 8012ed4:	f001 f884 	bl	8013fe0 <xQueueReceiveFromISR>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	2b01      	cmp	r3, #1
 8012edc:	d003      	beq.n	8012ee6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8012ede:	f06f 0302 	mvn.w	r3, #2
 8012ee2:	617b      	str	r3, [r7, #20]
 8012ee4:	e01c      	b.n	8012f20 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8012ee6:	68bb      	ldr	r3, [r7, #8]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d019      	beq.n	8012f20 <osSemaphoreAcquire+0x94>
 8012eec:	4b0f      	ldr	r3, [pc, #60]	@ (8012f2c <osSemaphoreAcquire+0xa0>)
 8012eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012ef2:	601a      	str	r2, [r3, #0]
 8012ef4:	f3bf 8f4f 	dsb	sy
 8012ef8:	f3bf 8f6f 	isb	sy
 8012efc:	e010      	b.n	8012f20 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8012efe:	6839      	ldr	r1, [r7, #0]
 8012f00:	6938      	ldr	r0, [r7, #16]
 8012f02:	f000 ff5d 	bl	8013dc0 <xQueueSemaphoreTake>
 8012f06:	4603      	mov	r3, r0
 8012f08:	2b01      	cmp	r3, #1
 8012f0a:	d009      	beq.n	8012f20 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8012f0c:	683b      	ldr	r3, [r7, #0]
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d003      	beq.n	8012f1a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8012f12:	f06f 0301 	mvn.w	r3, #1
 8012f16:	617b      	str	r3, [r7, #20]
 8012f18:	e002      	b.n	8012f20 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8012f1a:	f06f 0302 	mvn.w	r3, #2
 8012f1e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8012f20:	697b      	ldr	r3, [r7, #20]
}
 8012f22:	4618      	mov	r0, r3
 8012f24:	3718      	adds	r7, #24
 8012f26:	46bd      	mov	sp, r7
 8012f28:	bd80      	pop	{r7, pc}
 8012f2a:	bf00      	nop
 8012f2c:	e000ed04 	.word	0xe000ed04

08012f30 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b086      	sub	sp, #24
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012f3c:	2300      	movs	r3, #0
 8012f3e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012f40:	693b      	ldr	r3, [r7, #16]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d103      	bne.n	8012f4e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8012f46:	f06f 0303 	mvn.w	r3, #3
 8012f4a:	617b      	str	r3, [r7, #20]
 8012f4c:	e02c      	b.n	8012fa8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012f4e:	f3ef 8305 	mrs	r3, IPSR
 8012f52:	60fb      	str	r3, [r7, #12]
  return(result);
 8012f54:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d01a      	beq.n	8012f90 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8012f5a:	2300      	movs	r3, #0
 8012f5c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012f5e:	f107 0308 	add.w	r3, r7, #8
 8012f62:	4619      	mov	r1, r3
 8012f64:	6938      	ldr	r0, [r7, #16]
 8012f66:	f000 fdb9 	bl	8013adc <xQueueGiveFromISR>
 8012f6a:	4603      	mov	r3, r0
 8012f6c:	2b01      	cmp	r3, #1
 8012f6e:	d003      	beq.n	8012f78 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8012f70:	f06f 0302 	mvn.w	r3, #2
 8012f74:	617b      	str	r3, [r7, #20]
 8012f76:	e017      	b.n	8012fa8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d014      	beq.n	8012fa8 <osSemaphoreRelease+0x78>
 8012f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8012fb4 <osSemaphoreRelease+0x84>)
 8012f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012f84:	601a      	str	r2, [r3, #0]
 8012f86:	f3bf 8f4f 	dsb	sy
 8012f8a:	f3bf 8f6f 	isb	sy
 8012f8e:	e00b      	b.n	8012fa8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012f90:	2300      	movs	r3, #0
 8012f92:	2200      	movs	r2, #0
 8012f94:	2100      	movs	r1, #0
 8012f96:	6938      	ldr	r0, [r7, #16]
 8012f98:	f000 fc00 	bl	801379c <xQueueGenericSend>
 8012f9c:	4603      	mov	r3, r0
 8012f9e:	2b01      	cmp	r3, #1
 8012fa0:	d002      	beq.n	8012fa8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8012fa2:	f06f 0302 	mvn.w	r3, #2
 8012fa6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8012fa8:	697b      	ldr	r3, [r7, #20]
}
 8012faa:	4618      	mov	r0, r3
 8012fac:	3718      	adds	r7, #24
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}
 8012fb2:	bf00      	nop
 8012fb4:	e000ed04 	.word	0xe000ed04

08012fb8 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8012fb8:	b580      	push	{r7, lr}
 8012fba:	b086      	sub	sp, #24
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012fc4:	f3ef 8305 	mrs	r3, IPSR
 8012fc8:	60fb      	str	r3, [r7, #12]
  return(result);
 8012fca:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	d003      	beq.n	8012fd8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8012fd0:	f06f 0305 	mvn.w	r3, #5
 8012fd4:	617b      	str	r3, [r7, #20]
 8012fd6:	e00e      	b.n	8012ff6 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8012fd8:	693b      	ldr	r3, [r7, #16]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d103      	bne.n	8012fe6 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8012fde:	f06f 0303 	mvn.w	r3, #3
 8012fe2:	617b      	str	r3, [r7, #20]
 8012fe4:	e007      	b.n	8012ff6 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8012fe6:	6938      	ldr	r0, [r7, #16]
 8012fe8:	f001 f9f2 	bl	80143d0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8012fec:	2300      	movs	r3, #0
 8012fee:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8012ff0:	6938      	ldr	r0, [r7, #16]
 8012ff2:	f001 f877 	bl	80140e4 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8012ff6:	697b      	ldr	r3, [r7, #20]
}
 8012ff8:	4618      	mov	r0, r3
 8012ffa:	3718      	adds	r7, #24
 8012ffc:	46bd      	mov	sp, r7
 8012ffe:	bd80      	pop	{r7, pc}

08013000 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8013000:	b580      	push	{r7, lr}
 8013002:	b08a      	sub	sp, #40	@ 0x28
 8013004:	af02      	add	r7, sp, #8
 8013006:	60f8      	str	r0, [r7, #12]
 8013008:	60b9      	str	r1, [r7, #8]
 801300a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 801300c:	2300      	movs	r3, #0
 801300e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013010:	f3ef 8305 	mrs	r3, IPSR
 8013014:	613b      	str	r3, [r7, #16]
  return(result);
 8013016:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8013018:	2b00      	cmp	r3, #0
 801301a:	d15f      	bne.n	80130dc <osMessageQueueNew+0xdc>
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d05c      	beq.n	80130dc <osMessageQueueNew+0xdc>
 8013022:	68bb      	ldr	r3, [r7, #8]
 8013024:	2b00      	cmp	r3, #0
 8013026:	d059      	beq.n	80130dc <osMessageQueueNew+0xdc>
    mem = -1;
 8013028:	f04f 33ff 	mov.w	r3, #4294967295
 801302c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d029      	beq.n	8013088 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	689b      	ldr	r3, [r3, #8]
 8013038:	2b00      	cmp	r3, #0
 801303a:	d012      	beq.n	8013062 <osMessageQueueNew+0x62>
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	68db      	ldr	r3, [r3, #12]
 8013040:	2b4f      	cmp	r3, #79	@ 0x4f
 8013042:	d90e      	bls.n	8013062 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8013048:	2b00      	cmp	r3, #0
 801304a:	d00a      	beq.n	8013062 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	695a      	ldr	r2, [r3, #20]
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	68b9      	ldr	r1, [r7, #8]
 8013054:	fb01 f303 	mul.w	r3, r1, r3
 8013058:	429a      	cmp	r2, r3
 801305a:	d302      	bcc.n	8013062 <osMessageQueueNew+0x62>
        mem = 1;
 801305c:	2301      	movs	r3, #1
 801305e:	61bb      	str	r3, [r7, #24]
 8013060:	e014      	b.n	801308c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	689b      	ldr	r3, [r3, #8]
 8013066:	2b00      	cmp	r3, #0
 8013068:	d110      	bne.n	801308c <osMessageQueueNew+0x8c>
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	68db      	ldr	r3, [r3, #12]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d10c      	bne.n	801308c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8013076:	2b00      	cmp	r3, #0
 8013078:	d108      	bne.n	801308c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	695b      	ldr	r3, [r3, #20]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d104      	bne.n	801308c <osMessageQueueNew+0x8c>
          mem = 0;
 8013082:	2300      	movs	r3, #0
 8013084:	61bb      	str	r3, [r7, #24]
 8013086:	e001      	b.n	801308c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8013088:	2300      	movs	r3, #0
 801308a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801308c:	69bb      	ldr	r3, [r7, #24]
 801308e:	2b01      	cmp	r3, #1
 8013090:	d10b      	bne.n	80130aa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	691a      	ldr	r2, [r3, #16]
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	689b      	ldr	r3, [r3, #8]
 801309a:	2100      	movs	r1, #0
 801309c:	9100      	str	r1, [sp, #0]
 801309e:	68b9      	ldr	r1, [r7, #8]
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f000 fa31 	bl	8013508 <xQueueGenericCreateStatic>
 80130a6:	61f8      	str	r0, [r7, #28]
 80130a8:	e008      	b.n	80130bc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80130aa:	69bb      	ldr	r3, [r7, #24]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d105      	bne.n	80130bc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80130b0:	2200      	movs	r2, #0
 80130b2:	68b9      	ldr	r1, [r7, #8]
 80130b4:	68f8      	ldr	r0, [r7, #12]
 80130b6:	f000 faa4 	bl	8013602 <xQueueGenericCreate>
 80130ba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80130bc:	69fb      	ldr	r3, [r7, #28]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d00c      	beq.n	80130dc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d003      	beq.n	80130d0 <osMessageQueueNew+0xd0>
        name = attr->name;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	617b      	str	r3, [r7, #20]
 80130ce:	e001      	b.n	80130d4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80130d0:	2300      	movs	r3, #0
 80130d2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80130d4:	6979      	ldr	r1, [r7, #20]
 80130d6:	69f8      	ldr	r0, [r7, #28]
 80130d8:	f001 f950 	bl	801437c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80130dc:	69fb      	ldr	r3, [r7, #28]
}
 80130de:	4618      	mov	r0, r3
 80130e0:	3720      	adds	r7, #32
 80130e2:	46bd      	mov	sp, r7
 80130e4:	bd80      	pop	{r7, pc}
	...

080130e8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80130e8:	b580      	push	{r7, lr}
 80130ea:	b088      	sub	sp, #32
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	60f8      	str	r0, [r7, #12]
 80130f0:	60b9      	str	r1, [r7, #8]
 80130f2:	603b      	str	r3, [r7, #0]
 80130f4:	4613      	mov	r3, r2
 80130f6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80130fc:	2300      	movs	r3, #0
 80130fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013100:	f3ef 8305 	mrs	r3, IPSR
 8013104:	617b      	str	r3, [r7, #20]
  return(result);
 8013106:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8013108:	2b00      	cmp	r3, #0
 801310a:	d028      	beq.n	801315e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 801310c:	69bb      	ldr	r3, [r7, #24]
 801310e:	2b00      	cmp	r3, #0
 8013110:	d005      	beq.n	801311e <osMessageQueuePut+0x36>
 8013112:	68bb      	ldr	r3, [r7, #8]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d002      	beq.n	801311e <osMessageQueuePut+0x36>
 8013118:	683b      	ldr	r3, [r7, #0]
 801311a:	2b00      	cmp	r3, #0
 801311c:	d003      	beq.n	8013126 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 801311e:	f06f 0303 	mvn.w	r3, #3
 8013122:	61fb      	str	r3, [r7, #28]
 8013124:	e038      	b.n	8013198 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8013126:	2300      	movs	r3, #0
 8013128:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 801312a:	f107 0210 	add.w	r2, r7, #16
 801312e:	2300      	movs	r3, #0
 8013130:	68b9      	ldr	r1, [r7, #8]
 8013132:	69b8      	ldr	r0, [r7, #24]
 8013134:	f000 fc34 	bl	80139a0 <xQueueGenericSendFromISR>
 8013138:	4603      	mov	r3, r0
 801313a:	2b01      	cmp	r3, #1
 801313c:	d003      	beq.n	8013146 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 801313e:	f06f 0302 	mvn.w	r3, #2
 8013142:	61fb      	str	r3, [r7, #28]
 8013144:	e028      	b.n	8013198 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8013146:	693b      	ldr	r3, [r7, #16]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d025      	beq.n	8013198 <osMessageQueuePut+0xb0>
 801314c:	4b15      	ldr	r3, [pc, #84]	@ (80131a4 <osMessageQueuePut+0xbc>)
 801314e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013152:	601a      	str	r2, [r3, #0]
 8013154:	f3bf 8f4f 	dsb	sy
 8013158:	f3bf 8f6f 	isb	sy
 801315c:	e01c      	b.n	8013198 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801315e:	69bb      	ldr	r3, [r7, #24]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d002      	beq.n	801316a <osMessageQueuePut+0x82>
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	2b00      	cmp	r3, #0
 8013168:	d103      	bne.n	8013172 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 801316a:	f06f 0303 	mvn.w	r3, #3
 801316e:	61fb      	str	r3, [r7, #28]
 8013170:	e012      	b.n	8013198 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8013172:	2300      	movs	r3, #0
 8013174:	683a      	ldr	r2, [r7, #0]
 8013176:	68b9      	ldr	r1, [r7, #8]
 8013178:	69b8      	ldr	r0, [r7, #24]
 801317a:	f000 fb0f 	bl	801379c <xQueueGenericSend>
 801317e:	4603      	mov	r3, r0
 8013180:	2b01      	cmp	r3, #1
 8013182:	d009      	beq.n	8013198 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8013184:	683b      	ldr	r3, [r7, #0]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d003      	beq.n	8013192 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 801318a:	f06f 0301 	mvn.w	r3, #1
 801318e:	61fb      	str	r3, [r7, #28]
 8013190:	e002      	b.n	8013198 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8013192:	f06f 0302 	mvn.w	r3, #2
 8013196:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013198:	69fb      	ldr	r3, [r7, #28]
}
 801319a:	4618      	mov	r0, r3
 801319c:	3720      	adds	r7, #32
 801319e:	46bd      	mov	sp, r7
 80131a0:	bd80      	pop	{r7, pc}
 80131a2:	bf00      	nop
 80131a4:	e000ed04 	.word	0xe000ed04

080131a8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80131a8:	b580      	push	{r7, lr}
 80131aa:	b088      	sub	sp, #32
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	60f8      	str	r0, [r7, #12]
 80131b0:	60b9      	str	r1, [r7, #8]
 80131b2:	607a      	str	r2, [r7, #4]
 80131b4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80131ba:	2300      	movs	r3, #0
 80131bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80131be:	f3ef 8305 	mrs	r3, IPSR
 80131c2:	617b      	str	r3, [r7, #20]
  return(result);
 80131c4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80131c6:	2b00      	cmp	r3, #0
 80131c8:	d028      	beq.n	801321c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80131ca:	69bb      	ldr	r3, [r7, #24]
 80131cc:	2b00      	cmp	r3, #0
 80131ce:	d005      	beq.n	80131dc <osMessageQueueGet+0x34>
 80131d0:	68bb      	ldr	r3, [r7, #8]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d002      	beq.n	80131dc <osMessageQueueGet+0x34>
 80131d6:	683b      	ldr	r3, [r7, #0]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d003      	beq.n	80131e4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80131dc:	f06f 0303 	mvn.w	r3, #3
 80131e0:	61fb      	str	r3, [r7, #28]
 80131e2:	e037      	b.n	8013254 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80131e4:	2300      	movs	r3, #0
 80131e6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80131e8:	f107 0310 	add.w	r3, r7, #16
 80131ec:	461a      	mov	r2, r3
 80131ee:	68b9      	ldr	r1, [r7, #8]
 80131f0:	69b8      	ldr	r0, [r7, #24]
 80131f2:	f000 fef5 	bl	8013fe0 <xQueueReceiveFromISR>
 80131f6:	4603      	mov	r3, r0
 80131f8:	2b01      	cmp	r3, #1
 80131fa:	d003      	beq.n	8013204 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80131fc:	f06f 0302 	mvn.w	r3, #2
 8013200:	61fb      	str	r3, [r7, #28]
 8013202:	e027      	b.n	8013254 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8013204:	693b      	ldr	r3, [r7, #16]
 8013206:	2b00      	cmp	r3, #0
 8013208:	d024      	beq.n	8013254 <osMessageQueueGet+0xac>
 801320a:	4b15      	ldr	r3, [pc, #84]	@ (8013260 <osMessageQueueGet+0xb8>)
 801320c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013210:	601a      	str	r2, [r3, #0]
 8013212:	f3bf 8f4f 	dsb	sy
 8013216:	f3bf 8f6f 	isb	sy
 801321a:	e01b      	b.n	8013254 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801321c:	69bb      	ldr	r3, [r7, #24]
 801321e:	2b00      	cmp	r3, #0
 8013220:	d002      	beq.n	8013228 <osMessageQueueGet+0x80>
 8013222:	68bb      	ldr	r3, [r7, #8]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d103      	bne.n	8013230 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8013228:	f06f 0303 	mvn.w	r3, #3
 801322c:	61fb      	str	r3, [r7, #28]
 801322e:	e011      	b.n	8013254 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8013230:	683a      	ldr	r2, [r7, #0]
 8013232:	68b9      	ldr	r1, [r7, #8]
 8013234:	69b8      	ldr	r0, [r7, #24]
 8013236:	f000 fce1 	bl	8013bfc <xQueueReceive>
 801323a:	4603      	mov	r3, r0
 801323c:	2b01      	cmp	r3, #1
 801323e:	d009      	beq.n	8013254 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8013240:	683b      	ldr	r3, [r7, #0]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d003      	beq.n	801324e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8013246:	f06f 0301 	mvn.w	r3, #1
 801324a:	61fb      	str	r3, [r7, #28]
 801324c:	e002      	b.n	8013254 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 801324e:	f06f 0302 	mvn.w	r3, #2
 8013252:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8013254:	69fb      	ldr	r3, [r7, #28]
}
 8013256:	4618      	mov	r0, r3
 8013258:	3720      	adds	r7, #32
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}
 801325e:	bf00      	nop
 8013260:	e000ed04 	.word	0xe000ed04

08013264 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013264:	b480      	push	{r7}
 8013266:	b085      	sub	sp, #20
 8013268:	af00      	add	r7, sp, #0
 801326a:	60f8      	str	r0, [r7, #12]
 801326c:	60b9      	str	r1, [r7, #8]
 801326e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	4a07      	ldr	r2, [pc, #28]	@ (8013290 <vApplicationGetIdleTaskMemory+0x2c>)
 8013274:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013276:	68bb      	ldr	r3, [r7, #8]
 8013278:	4a06      	ldr	r2, [pc, #24]	@ (8013294 <vApplicationGetIdleTaskMemory+0x30>)
 801327a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	2280      	movs	r2, #128	@ 0x80
 8013280:	601a      	str	r2, [r3, #0]
}
 8013282:	bf00      	nop
 8013284:	3714      	adds	r7, #20
 8013286:	46bd      	mov	sp, r7
 8013288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801328c:	4770      	bx	lr
 801328e:	bf00      	nop
 8013290:	24002f08 	.word	0x24002f08
 8013294:	24002fb0 	.word	0x24002fb0

08013298 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013298:	b480      	push	{r7}
 801329a:	b085      	sub	sp, #20
 801329c:	af00      	add	r7, sp, #0
 801329e:	60f8      	str	r0, [r7, #12]
 80132a0:	60b9      	str	r1, [r7, #8]
 80132a2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	4a07      	ldr	r2, [pc, #28]	@ (80132c4 <vApplicationGetTimerTaskMemory+0x2c>)
 80132a8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80132aa:	68bb      	ldr	r3, [r7, #8]
 80132ac:	4a06      	ldr	r2, [pc, #24]	@ (80132c8 <vApplicationGetTimerTaskMemory+0x30>)
 80132ae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80132b6:	601a      	str	r2, [r3, #0]
}
 80132b8:	bf00      	nop
 80132ba:	3714      	adds	r7, #20
 80132bc:	46bd      	mov	sp, r7
 80132be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c2:	4770      	bx	lr
 80132c4:	240031b0 	.word	0x240031b0
 80132c8:	24003258 	.word	0x24003258

080132cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80132cc:	b480      	push	{r7}
 80132ce:	b083      	sub	sp, #12
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	f103 0208 	add.w	r2, r3, #8
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	f04f 32ff 	mov.w	r2, #4294967295
 80132e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	f103 0208 	add.w	r2, r3, #8
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	f103 0208 	add.w	r2, r3, #8
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	2200      	movs	r2, #0
 80132fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013300:	bf00      	nop
 8013302:	370c      	adds	r7, #12
 8013304:	46bd      	mov	sp, r7
 8013306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801330a:	4770      	bx	lr

0801330c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 801330c:	b480      	push	{r7}
 801330e:	b083      	sub	sp, #12
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	2200      	movs	r2, #0
 8013318:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801331a:	bf00      	nop
 801331c:	370c      	adds	r7, #12
 801331e:	46bd      	mov	sp, r7
 8013320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013324:	4770      	bx	lr

08013326 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013326:	b480      	push	{r7}
 8013328:	b085      	sub	sp, #20
 801332a:	af00      	add	r7, sp, #0
 801332c:	6078      	str	r0, [r7, #4]
 801332e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	685b      	ldr	r3, [r3, #4]
 8013334:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013336:	683b      	ldr	r3, [r7, #0]
 8013338:	68fa      	ldr	r2, [r7, #12]
 801333a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	689a      	ldr	r2, [r3, #8]
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013344:	68fb      	ldr	r3, [r7, #12]
 8013346:	689b      	ldr	r3, [r3, #8]
 8013348:	683a      	ldr	r2, [r7, #0]
 801334a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 801334c:	68fb      	ldr	r3, [r7, #12]
 801334e:	683a      	ldr	r2, [r7, #0]
 8013350:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	687a      	ldr	r2, [r7, #4]
 8013356:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	1c5a      	adds	r2, r3, #1
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	601a      	str	r2, [r3, #0]
}
 8013362:	bf00      	nop
 8013364:	3714      	adds	r7, #20
 8013366:	46bd      	mov	sp, r7
 8013368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801336c:	4770      	bx	lr

0801336e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801336e:	b480      	push	{r7}
 8013370:	b085      	sub	sp, #20
 8013372:	af00      	add	r7, sp, #0
 8013374:	6078      	str	r0, [r7, #4]
 8013376:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801337e:	68bb      	ldr	r3, [r7, #8]
 8013380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013384:	d103      	bne.n	801338e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	691b      	ldr	r3, [r3, #16]
 801338a:	60fb      	str	r3, [r7, #12]
 801338c:	e00c      	b.n	80133a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	3308      	adds	r3, #8
 8013392:	60fb      	str	r3, [r7, #12]
 8013394:	e002      	b.n	801339c <vListInsert+0x2e>
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	685b      	ldr	r3, [r3, #4]
 801339a:	60fb      	str	r3, [r7, #12]
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	685b      	ldr	r3, [r3, #4]
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	68ba      	ldr	r2, [r7, #8]
 80133a4:	429a      	cmp	r2, r3
 80133a6:	d2f6      	bcs.n	8013396 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80133a8:	68fb      	ldr	r3, [r7, #12]
 80133aa:	685a      	ldr	r2, [r3, #4]
 80133ac:	683b      	ldr	r3, [r7, #0]
 80133ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80133b0:	683b      	ldr	r3, [r7, #0]
 80133b2:	685b      	ldr	r3, [r3, #4]
 80133b4:	683a      	ldr	r2, [r7, #0]
 80133b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80133b8:	683b      	ldr	r3, [r7, #0]
 80133ba:	68fa      	ldr	r2, [r7, #12]
 80133bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80133be:	68fb      	ldr	r3, [r7, #12]
 80133c0:	683a      	ldr	r2, [r7, #0]
 80133c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	687a      	ldr	r2, [r7, #4]
 80133c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	1c5a      	adds	r2, r3, #1
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	601a      	str	r2, [r3, #0]
}
 80133d4:	bf00      	nop
 80133d6:	3714      	adds	r7, #20
 80133d8:	46bd      	mov	sp, r7
 80133da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133de:	4770      	bx	lr

080133e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80133e0:	b480      	push	{r7}
 80133e2:	b085      	sub	sp, #20
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80133e8:	687b      	ldr	r3, [r7, #4]
 80133ea:	691b      	ldr	r3, [r3, #16]
 80133ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	685b      	ldr	r3, [r3, #4]
 80133f2:	687a      	ldr	r2, [r7, #4]
 80133f4:	6892      	ldr	r2, [r2, #8]
 80133f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	689b      	ldr	r3, [r3, #8]
 80133fc:	687a      	ldr	r2, [r7, #4]
 80133fe:	6852      	ldr	r2, [r2, #4]
 8013400:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013402:	68fb      	ldr	r3, [r7, #12]
 8013404:	685b      	ldr	r3, [r3, #4]
 8013406:	687a      	ldr	r2, [r7, #4]
 8013408:	429a      	cmp	r2, r3
 801340a:	d103      	bne.n	8013414 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	689a      	ldr	r2, [r3, #8]
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	2200      	movs	r2, #0
 8013418:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801341a:	68fb      	ldr	r3, [r7, #12]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	1e5a      	subs	r2, r3, #1
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8013424:	68fb      	ldr	r3, [r7, #12]
 8013426:	681b      	ldr	r3, [r3, #0]
}
 8013428:	4618      	mov	r0, r3
 801342a:	3714      	adds	r7, #20
 801342c:	46bd      	mov	sp, r7
 801342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013432:	4770      	bx	lr

08013434 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8013434:	b580      	push	{r7, lr}
 8013436:	b084      	sub	sp, #16
 8013438:	af00      	add	r7, sp, #0
 801343a:	6078      	str	r0, [r7, #4]
 801343c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d10b      	bne.n	8013460 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8013448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801344c:	f383 8811 	msr	BASEPRI, r3
 8013450:	f3bf 8f6f 	isb	sy
 8013454:	f3bf 8f4f 	dsb	sy
 8013458:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801345a:	bf00      	nop
 801345c:	bf00      	nop
 801345e:	e7fd      	b.n	801345c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8013460:	f002 fd6a 	bl	8015f38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013464:	68fb      	ldr	r3, [r7, #12]
 8013466:	681a      	ldr	r2, [r3, #0]
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801346c:	68f9      	ldr	r1, [r7, #12]
 801346e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013470:	fb01 f303 	mul.w	r3, r1, r3
 8013474:	441a      	add	r2, r3
 8013476:	68fb      	ldr	r3, [r7, #12]
 8013478:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	2200      	movs	r2, #0
 801347e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	681a      	ldr	r2, [r3, #0]
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013488:	68fb      	ldr	r3, [r7, #12]
 801348a:	681a      	ldr	r2, [r3, #0]
 801348c:	68fb      	ldr	r3, [r7, #12]
 801348e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013490:	3b01      	subs	r3, #1
 8013492:	68f9      	ldr	r1, [r7, #12]
 8013494:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013496:	fb01 f303 	mul.w	r3, r1, r3
 801349a:	441a      	add	r2, r3
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	22ff      	movs	r2, #255	@ 0xff
 80134a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80134a8:	68fb      	ldr	r3, [r7, #12]
 80134aa:	22ff      	movs	r2, #255	@ 0xff
 80134ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80134b0:	683b      	ldr	r3, [r7, #0]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d114      	bne.n	80134e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	691b      	ldr	r3, [r3, #16]
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d01a      	beq.n	80134f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80134be:	68fb      	ldr	r3, [r7, #12]
 80134c0:	3310      	adds	r3, #16
 80134c2:	4618      	mov	r0, r3
 80134c4:	f001 fd06 	bl	8014ed4 <xTaskRemoveFromEventList>
 80134c8:	4603      	mov	r3, r0
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d012      	beq.n	80134f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80134ce:	4b0d      	ldr	r3, [pc, #52]	@ (8013504 <xQueueGenericReset+0xd0>)
 80134d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134d4:	601a      	str	r2, [r3, #0]
 80134d6:	f3bf 8f4f 	dsb	sy
 80134da:	f3bf 8f6f 	isb	sy
 80134de:	e009      	b.n	80134f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80134e0:	68fb      	ldr	r3, [r7, #12]
 80134e2:	3310      	adds	r3, #16
 80134e4:	4618      	mov	r0, r3
 80134e6:	f7ff fef1 	bl	80132cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80134ea:	68fb      	ldr	r3, [r7, #12]
 80134ec:	3324      	adds	r3, #36	@ 0x24
 80134ee:	4618      	mov	r0, r3
 80134f0:	f7ff feec 	bl	80132cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80134f4:	f002 fd52 	bl	8015f9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80134f8:	2301      	movs	r3, #1
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	3710      	adds	r7, #16
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	e000ed04 	.word	0xe000ed04

08013508 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8013508:	b580      	push	{r7, lr}
 801350a:	b08e      	sub	sp, #56	@ 0x38
 801350c:	af02      	add	r7, sp, #8
 801350e:	60f8      	str	r0, [r7, #12]
 8013510:	60b9      	str	r1, [r7, #8]
 8013512:	607a      	str	r2, [r7, #4]
 8013514:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	2b00      	cmp	r3, #0
 801351a:	d10b      	bne.n	8013534 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 801351c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013520:	f383 8811 	msr	BASEPRI, r3
 8013524:	f3bf 8f6f 	isb	sy
 8013528:	f3bf 8f4f 	dsb	sy
 801352c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801352e:	bf00      	nop
 8013530:	bf00      	nop
 8013532:	e7fd      	b.n	8013530 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013534:	683b      	ldr	r3, [r7, #0]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d10b      	bne.n	8013552 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801353a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801353e:	f383 8811 	msr	BASEPRI, r3
 8013542:	f3bf 8f6f 	isb	sy
 8013546:	f3bf 8f4f 	dsb	sy
 801354a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801354c:	bf00      	nop
 801354e:	bf00      	nop
 8013550:	e7fd      	b.n	801354e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	2b00      	cmp	r3, #0
 8013556:	d002      	beq.n	801355e <xQueueGenericCreateStatic+0x56>
 8013558:	68bb      	ldr	r3, [r7, #8]
 801355a:	2b00      	cmp	r3, #0
 801355c:	d001      	beq.n	8013562 <xQueueGenericCreateStatic+0x5a>
 801355e:	2301      	movs	r3, #1
 8013560:	e000      	b.n	8013564 <xQueueGenericCreateStatic+0x5c>
 8013562:	2300      	movs	r3, #0
 8013564:	2b00      	cmp	r3, #0
 8013566:	d10b      	bne.n	8013580 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8013568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801356c:	f383 8811 	msr	BASEPRI, r3
 8013570:	f3bf 8f6f 	isb	sy
 8013574:	f3bf 8f4f 	dsb	sy
 8013578:	623b      	str	r3, [r7, #32]
}
 801357a:	bf00      	nop
 801357c:	bf00      	nop
 801357e:	e7fd      	b.n	801357c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d102      	bne.n	801358c <xQueueGenericCreateStatic+0x84>
 8013586:	68bb      	ldr	r3, [r7, #8]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d101      	bne.n	8013590 <xQueueGenericCreateStatic+0x88>
 801358c:	2301      	movs	r3, #1
 801358e:	e000      	b.n	8013592 <xQueueGenericCreateStatic+0x8a>
 8013590:	2300      	movs	r3, #0
 8013592:	2b00      	cmp	r3, #0
 8013594:	d10b      	bne.n	80135ae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8013596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801359a:	f383 8811 	msr	BASEPRI, r3
 801359e:	f3bf 8f6f 	isb	sy
 80135a2:	f3bf 8f4f 	dsb	sy
 80135a6:	61fb      	str	r3, [r7, #28]
}
 80135a8:	bf00      	nop
 80135aa:	bf00      	nop
 80135ac:	e7fd      	b.n	80135aa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80135ae:	2350      	movs	r3, #80	@ 0x50
 80135b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	2b50      	cmp	r3, #80	@ 0x50
 80135b6:	d00b      	beq.n	80135d0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80135b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80135bc:	f383 8811 	msr	BASEPRI, r3
 80135c0:	f3bf 8f6f 	isb	sy
 80135c4:	f3bf 8f4f 	dsb	sy
 80135c8:	61bb      	str	r3, [r7, #24]
}
 80135ca:	bf00      	nop
 80135cc:	bf00      	nop
 80135ce:	e7fd      	b.n	80135cc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80135d0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80135d2:	683b      	ldr	r3, [r7, #0]
 80135d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80135d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d00d      	beq.n	80135f8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80135dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135de:	2201      	movs	r2, #1
 80135e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80135e4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80135e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135ea:	9300      	str	r3, [sp, #0]
 80135ec:	4613      	mov	r3, r2
 80135ee:	687a      	ldr	r2, [r7, #4]
 80135f0:	68b9      	ldr	r1, [r7, #8]
 80135f2:	68f8      	ldr	r0, [r7, #12]
 80135f4:	f000 f840 	bl	8013678 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80135f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80135fa:	4618      	mov	r0, r3
 80135fc:	3730      	adds	r7, #48	@ 0x30
 80135fe:	46bd      	mov	sp, r7
 8013600:	bd80      	pop	{r7, pc}

08013602 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013602:	b580      	push	{r7, lr}
 8013604:	b08a      	sub	sp, #40	@ 0x28
 8013606:	af02      	add	r7, sp, #8
 8013608:	60f8      	str	r0, [r7, #12]
 801360a:	60b9      	str	r1, [r7, #8]
 801360c:	4613      	mov	r3, r2
 801360e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013610:	68fb      	ldr	r3, [r7, #12]
 8013612:	2b00      	cmp	r3, #0
 8013614:	d10b      	bne.n	801362e <xQueueGenericCreate+0x2c>
	__asm volatile
 8013616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801361a:	f383 8811 	msr	BASEPRI, r3
 801361e:	f3bf 8f6f 	isb	sy
 8013622:	f3bf 8f4f 	dsb	sy
 8013626:	613b      	str	r3, [r7, #16]
}
 8013628:	bf00      	nop
 801362a:	bf00      	nop
 801362c:	e7fd      	b.n	801362a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	68ba      	ldr	r2, [r7, #8]
 8013632:	fb02 f303 	mul.w	r3, r2, r3
 8013636:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8013638:	69fb      	ldr	r3, [r7, #28]
 801363a:	3350      	adds	r3, #80	@ 0x50
 801363c:	4618      	mov	r0, r3
 801363e:	f002 fd9d 	bl	801617c <pvPortMalloc>
 8013642:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8013644:	69bb      	ldr	r3, [r7, #24]
 8013646:	2b00      	cmp	r3, #0
 8013648:	d011      	beq.n	801366e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 801364a:	69bb      	ldr	r3, [r7, #24]
 801364c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801364e:	697b      	ldr	r3, [r7, #20]
 8013650:	3350      	adds	r3, #80	@ 0x50
 8013652:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8013654:	69bb      	ldr	r3, [r7, #24]
 8013656:	2200      	movs	r2, #0
 8013658:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801365c:	79fa      	ldrb	r2, [r7, #7]
 801365e:	69bb      	ldr	r3, [r7, #24]
 8013660:	9300      	str	r3, [sp, #0]
 8013662:	4613      	mov	r3, r2
 8013664:	697a      	ldr	r2, [r7, #20]
 8013666:	68b9      	ldr	r1, [r7, #8]
 8013668:	68f8      	ldr	r0, [r7, #12]
 801366a:	f000 f805 	bl	8013678 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801366e:	69bb      	ldr	r3, [r7, #24]
	}
 8013670:	4618      	mov	r0, r3
 8013672:	3720      	adds	r7, #32
 8013674:	46bd      	mov	sp, r7
 8013676:	bd80      	pop	{r7, pc}

08013678 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8013678:	b580      	push	{r7, lr}
 801367a:	b084      	sub	sp, #16
 801367c:	af00      	add	r7, sp, #0
 801367e:	60f8      	str	r0, [r7, #12]
 8013680:	60b9      	str	r1, [r7, #8]
 8013682:	607a      	str	r2, [r7, #4]
 8013684:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8013686:	68bb      	ldr	r3, [r7, #8]
 8013688:	2b00      	cmp	r3, #0
 801368a:	d103      	bne.n	8013694 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 801368c:	69bb      	ldr	r3, [r7, #24]
 801368e:	69ba      	ldr	r2, [r7, #24]
 8013690:	601a      	str	r2, [r3, #0]
 8013692:	e002      	b.n	801369a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013694:	69bb      	ldr	r3, [r7, #24]
 8013696:	687a      	ldr	r2, [r7, #4]
 8013698:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801369a:	69bb      	ldr	r3, [r7, #24]
 801369c:	68fa      	ldr	r2, [r7, #12]
 801369e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80136a0:	69bb      	ldr	r3, [r7, #24]
 80136a2:	68ba      	ldr	r2, [r7, #8]
 80136a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80136a6:	2101      	movs	r1, #1
 80136a8:	69b8      	ldr	r0, [r7, #24]
 80136aa:	f7ff fec3 	bl	8013434 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80136ae:	69bb      	ldr	r3, [r7, #24]
 80136b0:	78fa      	ldrb	r2, [r7, #3]
 80136b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80136b6:	bf00      	nop
 80136b8:	3710      	adds	r7, #16
 80136ba:	46bd      	mov	sp, r7
 80136bc:	bd80      	pop	{r7, pc}

080136be <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80136be:	b580      	push	{r7, lr}
 80136c0:	b08a      	sub	sp, #40	@ 0x28
 80136c2:	af02      	add	r7, sp, #8
 80136c4:	60f8      	str	r0, [r7, #12]
 80136c6:	60b9      	str	r1, [r7, #8]
 80136c8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d10b      	bne.n	80136e8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80136d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136d4:	f383 8811 	msr	BASEPRI, r3
 80136d8:	f3bf 8f6f 	isb	sy
 80136dc:	f3bf 8f4f 	dsb	sy
 80136e0:	61bb      	str	r3, [r7, #24]
}
 80136e2:	bf00      	nop
 80136e4:	bf00      	nop
 80136e6:	e7fd      	b.n	80136e4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80136e8:	68ba      	ldr	r2, [r7, #8]
 80136ea:	68fb      	ldr	r3, [r7, #12]
 80136ec:	429a      	cmp	r2, r3
 80136ee:	d90b      	bls.n	8013708 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80136f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80136f4:	f383 8811 	msr	BASEPRI, r3
 80136f8:	f3bf 8f6f 	isb	sy
 80136fc:	f3bf 8f4f 	dsb	sy
 8013700:	617b      	str	r3, [r7, #20]
}
 8013702:	bf00      	nop
 8013704:	bf00      	nop
 8013706:	e7fd      	b.n	8013704 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8013708:	2302      	movs	r3, #2
 801370a:	9300      	str	r3, [sp, #0]
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	2200      	movs	r2, #0
 8013710:	2100      	movs	r1, #0
 8013712:	68f8      	ldr	r0, [r7, #12]
 8013714:	f7ff fef8 	bl	8013508 <xQueueGenericCreateStatic>
 8013718:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801371a:	69fb      	ldr	r3, [r7, #28]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d002      	beq.n	8013726 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8013720:	69fb      	ldr	r3, [r7, #28]
 8013722:	68ba      	ldr	r2, [r7, #8]
 8013724:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8013726:	69fb      	ldr	r3, [r7, #28]
	}
 8013728:	4618      	mov	r0, r3
 801372a:	3720      	adds	r7, #32
 801372c:	46bd      	mov	sp, r7
 801372e:	bd80      	pop	{r7, pc}

08013730 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8013730:	b580      	push	{r7, lr}
 8013732:	b086      	sub	sp, #24
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]
 8013738:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	2b00      	cmp	r3, #0
 801373e:	d10b      	bne.n	8013758 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8013740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013744:	f383 8811 	msr	BASEPRI, r3
 8013748:	f3bf 8f6f 	isb	sy
 801374c:	f3bf 8f4f 	dsb	sy
 8013750:	613b      	str	r3, [r7, #16]
}
 8013752:	bf00      	nop
 8013754:	bf00      	nop
 8013756:	e7fd      	b.n	8013754 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8013758:	683a      	ldr	r2, [r7, #0]
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	429a      	cmp	r2, r3
 801375e:	d90b      	bls.n	8013778 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8013760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013764:	f383 8811 	msr	BASEPRI, r3
 8013768:	f3bf 8f6f 	isb	sy
 801376c:	f3bf 8f4f 	dsb	sy
 8013770:	60fb      	str	r3, [r7, #12]
}
 8013772:	bf00      	nop
 8013774:	bf00      	nop
 8013776:	e7fd      	b.n	8013774 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8013778:	2202      	movs	r2, #2
 801377a:	2100      	movs	r1, #0
 801377c:	6878      	ldr	r0, [r7, #4]
 801377e:	f7ff ff40 	bl	8013602 <xQueueGenericCreate>
 8013782:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8013784:	697b      	ldr	r3, [r7, #20]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d002      	beq.n	8013790 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801378a:	697b      	ldr	r3, [r7, #20]
 801378c:	683a      	ldr	r2, [r7, #0]
 801378e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8013790:	697b      	ldr	r3, [r7, #20]
	}
 8013792:	4618      	mov	r0, r3
 8013794:	3718      	adds	r7, #24
 8013796:	46bd      	mov	sp, r7
 8013798:	bd80      	pop	{r7, pc}
	...

0801379c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801379c:	b580      	push	{r7, lr}
 801379e:	b08e      	sub	sp, #56	@ 0x38
 80137a0:	af00      	add	r7, sp, #0
 80137a2:	60f8      	str	r0, [r7, #12]
 80137a4:	60b9      	str	r1, [r7, #8]
 80137a6:	607a      	str	r2, [r7, #4]
 80137a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80137aa:	2300      	movs	r3, #0
 80137ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80137ae:	68fb      	ldr	r3, [r7, #12]
 80137b0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80137b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d10b      	bne.n	80137d0 <xQueueGenericSend+0x34>
	__asm volatile
 80137b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137bc:	f383 8811 	msr	BASEPRI, r3
 80137c0:	f3bf 8f6f 	isb	sy
 80137c4:	f3bf 8f4f 	dsb	sy
 80137c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80137ca:	bf00      	nop
 80137cc:	bf00      	nop
 80137ce:	e7fd      	b.n	80137cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80137d0:	68bb      	ldr	r3, [r7, #8]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d103      	bne.n	80137de <xQueueGenericSend+0x42>
 80137d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80137d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d101      	bne.n	80137e2 <xQueueGenericSend+0x46>
 80137de:	2301      	movs	r3, #1
 80137e0:	e000      	b.n	80137e4 <xQueueGenericSend+0x48>
 80137e2:	2300      	movs	r3, #0
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d10b      	bne.n	8013800 <xQueueGenericSend+0x64>
	__asm volatile
 80137e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137ec:	f383 8811 	msr	BASEPRI, r3
 80137f0:	f3bf 8f6f 	isb	sy
 80137f4:	f3bf 8f4f 	dsb	sy
 80137f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80137fa:	bf00      	nop
 80137fc:	bf00      	nop
 80137fe:	e7fd      	b.n	80137fc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013800:	683b      	ldr	r3, [r7, #0]
 8013802:	2b02      	cmp	r3, #2
 8013804:	d103      	bne.n	801380e <xQueueGenericSend+0x72>
 8013806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801380a:	2b01      	cmp	r3, #1
 801380c:	d101      	bne.n	8013812 <xQueueGenericSend+0x76>
 801380e:	2301      	movs	r3, #1
 8013810:	e000      	b.n	8013814 <xQueueGenericSend+0x78>
 8013812:	2300      	movs	r3, #0
 8013814:	2b00      	cmp	r3, #0
 8013816:	d10b      	bne.n	8013830 <xQueueGenericSend+0x94>
	__asm volatile
 8013818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801381c:	f383 8811 	msr	BASEPRI, r3
 8013820:	f3bf 8f6f 	isb	sy
 8013824:	f3bf 8f4f 	dsb	sy
 8013828:	623b      	str	r3, [r7, #32]
}
 801382a:	bf00      	nop
 801382c:	bf00      	nop
 801382e:	e7fd      	b.n	801382c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013830:	f001 fd16 	bl	8015260 <xTaskGetSchedulerState>
 8013834:	4603      	mov	r3, r0
 8013836:	2b00      	cmp	r3, #0
 8013838:	d102      	bne.n	8013840 <xQueueGenericSend+0xa4>
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d101      	bne.n	8013844 <xQueueGenericSend+0xa8>
 8013840:	2301      	movs	r3, #1
 8013842:	e000      	b.n	8013846 <xQueueGenericSend+0xaa>
 8013844:	2300      	movs	r3, #0
 8013846:	2b00      	cmp	r3, #0
 8013848:	d10b      	bne.n	8013862 <xQueueGenericSend+0xc6>
	__asm volatile
 801384a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801384e:	f383 8811 	msr	BASEPRI, r3
 8013852:	f3bf 8f6f 	isb	sy
 8013856:	f3bf 8f4f 	dsb	sy
 801385a:	61fb      	str	r3, [r7, #28]
}
 801385c:	bf00      	nop
 801385e:	bf00      	nop
 8013860:	e7fd      	b.n	801385e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013862:	f002 fb69 	bl	8015f38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013868:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801386a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801386c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801386e:	429a      	cmp	r2, r3
 8013870:	d302      	bcc.n	8013878 <xQueueGenericSend+0xdc>
 8013872:	683b      	ldr	r3, [r7, #0]
 8013874:	2b02      	cmp	r3, #2
 8013876:	d129      	bne.n	80138cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013878:	683a      	ldr	r2, [r7, #0]
 801387a:	68b9      	ldr	r1, [r7, #8]
 801387c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801387e:	f000 fc6d 	bl	801415c <prvCopyDataToQueue>
 8013882:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013888:	2b00      	cmp	r3, #0
 801388a:	d010      	beq.n	80138ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801388c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801388e:	3324      	adds	r3, #36	@ 0x24
 8013890:	4618      	mov	r0, r3
 8013892:	f001 fb1f 	bl	8014ed4 <xTaskRemoveFromEventList>
 8013896:	4603      	mov	r3, r0
 8013898:	2b00      	cmp	r3, #0
 801389a:	d013      	beq.n	80138c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801389c:	4b3f      	ldr	r3, [pc, #252]	@ (801399c <xQueueGenericSend+0x200>)
 801389e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138a2:	601a      	str	r2, [r3, #0]
 80138a4:	f3bf 8f4f 	dsb	sy
 80138a8:	f3bf 8f6f 	isb	sy
 80138ac:	e00a      	b.n	80138c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80138ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	d007      	beq.n	80138c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80138b4:	4b39      	ldr	r3, [pc, #228]	@ (801399c <xQueueGenericSend+0x200>)
 80138b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138ba:	601a      	str	r2, [r3, #0]
 80138bc:	f3bf 8f4f 	dsb	sy
 80138c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80138c4:	f002 fb6a 	bl	8015f9c <vPortExitCritical>
				return pdPASS;
 80138c8:	2301      	movs	r3, #1
 80138ca:	e063      	b.n	8013994 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d103      	bne.n	80138da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80138d2:	f002 fb63 	bl	8015f9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80138d6:	2300      	movs	r3, #0
 80138d8:	e05c      	b.n	8013994 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80138da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d106      	bne.n	80138ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80138e0:	f107 0314 	add.w	r3, r7, #20
 80138e4:	4618      	mov	r0, r3
 80138e6:	f001 fb59 	bl	8014f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80138ea:	2301      	movs	r3, #1
 80138ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80138ee:	f002 fb55 	bl	8015f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80138f2:	f001 f8af 	bl	8014a54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80138f6:	f002 fb1f 	bl	8015f38 <vPortEnterCritical>
 80138fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80138fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013900:	b25b      	sxtb	r3, r3
 8013902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013906:	d103      	bne.n	8013910 <xQueueGenericSend+0x174>
 8013908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801390a:	2200      	movs	r2, #0
 801390c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013912:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013916:	b25b      	sxtb	r3, r3
 8013918:	f1b3 3fff 	cmp.w	r3, #4294967295
 801391c:	d103      	bne.n	8013926 <xQueueGenericSend+0x18a>
 801391e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013920:	2200      	movs	r2, #0
 8013922:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013926:	f002 fb39 	bl	8015f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801392a:	1d3a      	adds	r2, r7, #4
 801392c:	f107 0314 	add.w	r3, r7, #20
 8013930:	4611      	mov	r1, r2
 8013932:	4618      	mov	r0, r3
 8013934:	f001 fb48 	bl	8014fc8 <xTaskCheckForTimeOut>
 8013938:	4603      	mov	r3, r0
 801393a:	2b00      	cmp	r3, #0
 801393c:	d124      	bne.n	8013988 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801393e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013940:	f000 fd04 	bl	801434c <prvIsQueueFull>
 8013944:	4603      	mov	r3, r0
 8013946:	2b00      	cmp	r3, #0
 8013948:	d018      	beq.n	801397c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801394a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801394c:	3310      	adds	r3, #16
 801394e:	687a      	ldr	r2, [r7, #4]
 8013950:	4611      	mov	r1, r2
 8013952:	4618      	mov	r0, r3
 8013954:	f001 fa6c 	bl	8014e30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8013958:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801395a:	f000 fc8f 	bl	801427c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801395e:	f001 f887 	bl	8014a70 <xTaskResumeAll>
 8013962:	4603      	mov	r3, r0
 8013964:	2b00      	cmp	r3, #0
 8013966:	f47f af7c 	bne.w	8013862 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801396a:	4b0c      	ldr	r3, [pc, #48]	@ (801399c <xQueueGenericSend+0x200>)
 801396c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013970:	601a      	str	r2, [r3, #0]
 8013972:	f3bf 8f4f 	dsb	sy
 8013976:	f3bf 8f6f 	isb	sy
 801397a:	e772      	b.n	8013862 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801397c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801397e:	f000 fc7d 	bl	801427c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013982:	f001 f875 	bl	8014a70 <xTaskResumeAll>
 8013986:	e76c      	b.n	8013862 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8013988:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801398a:	f000 fc77 	bl	801427c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801398e:	f001 f86f 	bl	8014a70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8013992:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8013994:	4618      	mov	r0, r3
 8013996:	3738      	adds	r7, #56	@ 0x38
 8013998:	46bd      	mov	sp, r7
 801399a:	bd80      	pop	{r7, pc}
 801399c:	e000ed04 	.word	0xe000ed04

080139a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80139a0:	b580      	push	{r7, lr}
 80139a2:	b090      	sub	sp, #64	@ 0x40
 80139a4:	af00      	add	r7, sp, #0
 80139a6:	60f8      	str	r0, [r7, #12]
 80139a8:	60b9      	str	r1, [r7, #8]
 80139aa:	607a      	str	r2, [r7, #4]
 80139ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80139b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d10b      	bne.n	80139d0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80139b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139bc:	f383 8811 	msr	BASEPRI, r3
 80139c0:	f3bf 8f6f 	isb	sy
 80139c4:	f3bf 8f4f 	dsb	sy
 80139c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80139ca:	bf00      	nop
 80139cc:	bf00      	nop
 80139ce:	e7fd      	b.n	80139cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80139d0:	68bb      	ldr	r3, [r7, #8]
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d103      	bne.n	80139de <xQueueGenericSendFromISR+0x3e>
 80139d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80139da:	2b00      	cmp	r3, #0
 80139dc:	d101      	bne.n	80139e2 <xQueueGenericSendFromISR+0x42>
 80139de:	2301      	movs	r3, #1
 80139e0:	e000      	b.n	80139e4 <xQueueGenericSendFromISR+0x44>
 80139e2:	2300      	movs	r3, #0
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d10b      	bne.n	8013a00 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80139e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80139ec:	f383 8811 	msr	BASEPRI, r3
 80139f0:	f3bf 8f6f 	isb	sy
 80139f4:	f3bf 8f4f 	dsb	sy
 80139f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80139fa:	bf00      	nop
 80139fc:	bf00      	nop
 80139fe:	e7fd      	b.n	80139fc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013a00:	683b      	ldr	r3, [r7, #0]
 8013a02:	2b02      	cmp	r3, #2
 8013a04:	d103      	bne.n	8013a0e <xQueueGenericSendFromISR+0x6e>
 8013a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a0a:	2b01      	cmp	r3, #1
 8013a0c:	d101      	bne.n	8013a12 <xQueueGenericSendFromISR+0x72>
 8013a0e:	2301      	movs	r3, #1
 8013a10:	e000      	b.n	8013a14 <xQueueGenericSendFromISR+0x74>
 8013a12:	2300      	movs	r3, #0
 8013a14:	2b00      	cmp	r3, #0
 8013a16:	d10b      	bne.n	8013a30 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8013a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a1c:	f383 8811 	msr	BASEPRI, r3
 8013a20:	f3bf 8f6f 	isb	sy
 8013a24:	f3bf 8f4f 	dsb	sy
 8013a28:	623b      	str	r3, [r7, #32]
}
 8013a2a:	bf00      	nop
 8013a2c:	bf00      	nop
 8013a2e:	e7fd      	b.n	8013a2c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013a30:	f002 fb62 	bl	80160f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013a34:	f3ef 8211 	mrs	r2, BASEPRI
 8013a38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013a3c:	f383 8811 	msr	BASEPRI, r3
 8013a40:	f3bf 8f6f 	isb	sy
 8013a44:	f3bf 8f4f 	dsb	sy
 8013a48:	61fa      	str	r2, [r7, #28]
 8013a4a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013a4c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013a4e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013a50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013a58:	429a      	cmp	r2, r3
 8013a5a:	d302      	bcc.n	8013a62 <xQueueGenericSendFromISR+0xc2>
 8013a5c:	683b      	ldr	r3, [r7, #0]
 8013a5e:	2b02      	cmp	r3, #2
 8013a60:	d12f      	bne.n	8013ac2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013a68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013a72:	683a      	ldr	r2, [r7, #0]
 8013a74:	68b9      	ldr	r1, [r7, #8]
 8013a76:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8013a78:	f000 fb70 	bl	801415c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013a7c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8013a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a84:	d112      	bne.n	8013aac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d016      	beq.n	8013abc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013a90:	3324      	adds	r3, #36	@ 0x24
 8013a92:	4618      	mov	r0, r3
 8013a94:	f001 fa1e 	bl	8014ed4 <xTaskRemoveFromEventList>
 8013a98:	4603      	mov	r3, r0
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	d00e      	beq.n	8013abc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d00b      	beq.n	8013abc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	2201      	movs	r2, #1
 8013aa8:	601a      	str	r2, [r3, #0]
 8013aaa:	e007      	b.n	8013abc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013aac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8013ab0:	3301      	adds	r3, #1
 8013ab2:	b2db      	uxtb	r3, r3
 8013ab4:	b25a      	sxtb	r2, r3
 8013ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013abc:	2301      	movs	r3, #1
 8013abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8013ac0:	e001      	b.n	8013ac6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013ac2:	2300      	movs	r3, #0
 8013ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013ac6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ac8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013aca:	697b      	ldr	r3, [r7, #20]
 8013acc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013ad0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	3740      	adds	r7, #64	@ 0x40
 8013ad8:	46bd      	mov	sp, r7
 8013ada:	bd80      	pop	{r7, pc}

08013adc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b08e      	sub	sp, #56	@ 0x38
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	6078      	str	r0, [r7, #4]
 8013ae4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d10b      	bne.n	8013b08 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8013af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013af4:	f383 8811 	msr	BASEPRI, r3
 8013af8:	f3bf 8f6f 	isb	sy
 8013afc:	f3bf 8f4f 	dsb	sy
 8013b00:	623b      	str	r3, [r7, #32]
}
 8013b02:	bf00      	nop
 8013b04:	bf00      	nop
 8013b06:	e7fd      	b.n	8013b04 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d00b      	beq.n	8013b28 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8013b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b14:	f383 8811 	msr	BASEPRI, r3
 8013b18:	f3bf 8f6f 	isb	sy
 8013b1c:	f3bf 8f4f 	dsb	sy
 8013b20:	61fb      	str	r3, [r7, #28]
}
 8013b22:	bf00      	nop
 8013b24:	bf00      	nop
 8013b26:	e7fd      	b.n	8013b24 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d103      	bne.n	8013b38 <xQueueGiveFromISR+0x5c>
 8013b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b32:	689b      	ldr	r3, [r3, #8]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d101      	bne.n	8013b3c <xQueueGiveFromISR+0x60>
 8013b38:	2301      	movs	r3, #1
 8013b3a:	e000      	b.n	8013b3e <xQueueGiveFromISR+0x62>
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d10b      	bne.n	8013b5a <xQueueGiveFromISR+0x7e>
	__asm volatile
 8013b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b46:	f383 8811 	msr	BASEPRI, r3
 8013b4a:	f3bf 8f6f 	isb	sy
 8013b4e:	f3bf 8f4f 	dsb	sy
 8013b52:	61bb      	str	r3, [r7, #24]
}
 8013b54:	bf00      	nop
 8013b56:	bf00      	nop
 8013b58:	e7fd      	b.n	8013b56 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013b5a:	f002 facd 	bl	80160f8 <vPortValidateInterruptPriority>
	__asm volatile
 8013b5e:	f3ef 8211 	mrs	r2, BASEPRI
 8013b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013b66:	f383 8811 	msr	BASEPRI, r3
 8013b6a:	f3bf 8f6f 	isb	sy
 8013b6e:	f3bf 8f4f 	dsb	sy
 8013b72:	617a      	str	r2, [r7, #20]
 8013b74:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8013b76:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b7e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013b84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013b86:	429a      	cmp	r2, r3
 8013b88:	d22b      	bcs.n	8013be2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8013b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013b90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013b94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013b96:	1c5a      	adds	r2, r3, #1
 8013b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b9a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8013b9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ba4:	d112      	bne.n	8013bcc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d016      	beq.n	8013bdc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bb0:	3324      	adds	r3, #36	@ 0x24
 8013bb2:	4618      	mov	r0, r3
 8013bb4:	f001 f98e 	bl	8014ed4 <xTaskRemoveFromEventList>
 8013bb8:	4603      	mov	r3, r0
 8013bba:	2b00      	cmp	r3, #0
 8013bbc:	d00e      	beq.n	8013bdc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013bbe:	683b      	ldr	r3, [r7, #0]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d00b      	beq.n	8013bdc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013bc4:	683b      	ldr	r3, [r7, #0]
 8013bc6:	2201      	movs	r2, #1
 8013bc8:	601a      	str	r2, [r3, #0]
 8013bca:	e007      	b.n	8013bdc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013bd0:	3301      	adds	r3, #1
 8013bd2:	b2db      	uxtb	r3, r3
 8013bd4:	b25a      	sxtb	r2, r3
 8013bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bd8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013bdc:	2301      	movs	r3, #1
 8013bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8013be0:	e001      	b.n	8013be6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013be2:	2300      	movs	r3, #0
 8013be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8013be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013be8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	f383 8811 	msr	BASEPRI, r3
}
 8013bf0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3738      	adds	r7, #56	@ 0x38
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}

08013bfc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013bfc:	b580      	push	{r7, lr}
 8013bfe:	b08c      	sub	sp, #48	@ 0x30
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	60f8      	str	r0, [r7, #12]
 8013c04:	60b9      	str	r1, [r7, #8]
 8013c06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013c08:	2300      	movs	r3, #0
 8013c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d10b      	bne.n	8013c2e <xQueueReceive+0x32>
	__asm volatile
 8013c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c1a:	f383 8811 	msr	BASEPRI, r3
 8013c1e:	f3bf 8f6f 	isb	sy
 8013c22:	f3bf 8f4f 	dsb	sy
 8013c26:	623b      	str	r3, [r7, #32]
}
 8013c28:	bf00      	nop
 8013c2a:	bf00      	nop
 8013c2c:	e7fd      	b.n	8013c2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d103      	bne.n	8013c3c <xQueueReceive+0x40>
 8013c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d101      	bne.n	8013c40 <xQueueReceive+0x44>
 8013c3c:	2301      	movs	r3, #1
 8013c3e:	e000      	b.n	8013c42 <xQueueReceive+0x46>
 8013c40:	2300      	movs	r3, #0
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d10b      	bne.n	8013c5e <xQueueReceive+0x62>
	__asm volatile
 8013c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c4a:	f383 8811 	msr	BASEPRI, r3
 8013c4e:	f3bf 8f6f 	isb	sy
 8013c52:	f3bf 8f4f 	dsb	sy
 8013c56:	61fb      	str	r3, [r7, #28]
}
 8013c58:	bf00      	nop
 8013c5a:	bf00      	nop
 8013c5c:	e7fd      	b.n	8013c5a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013c5e:	f001 faff 	bl	8015260 <xTaskGetSchedulerState>
 8013c62:	4603      	mov	r3, r0
 8013c64:	2b00      	cmp	r3, #0
 8013c66:	d102      	bne.n	8013c6e <xQueueReceive+0x72>
 8013c68:	687b      	ldr	r3, [r7, #4]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d101      	bne.n	8013c72 <xQueueReceive+0x76>
 8013c6e:	2301      	movs	r3, #1
 8013c70:	e000      	b.n	8013c74 <xQueueReceive+0x78>
 8013c72:	2300      	movs	r3, #0
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d10b      	bne.n	8013c90 <xQueueReceive+0x94>
	__asm volatile
 8013c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c7c:	f383 8811 	msr	BASEPRI, r3
 8013c80:	f3bf 8f6f 	isb	sy
 8013c84:	f3bf 8f4f 	dsb	sy
 8013c88:	61bb      	str	r3, [r7, #24]
}
 8013c8a:	bf00      	nop
 8013c8c:	bf00      	nop
 8013c8e:	e7fd      	b.n	8013c8c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013c90:	f002 f952 	bl	8015f38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013c98:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d01f      	beq.n	8013ce0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013ca0:	68b9      	ldr	r1, [r7, #8]
 8013ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013ca4:	f000 fac4 	bl	8014230 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013caa:	1e5a      	subs	r2, r3, #1
 8013cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cb2:	691b      	ldr	r3, [r3, #16]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d00f      	beq.n	8013cd8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013cba:	3310      	adds	r3, #16
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	f001 f909 	bl	8014ed4 <xTaskRemoveFromEventList>
 8013cc2:	4603      	mov	r3, r0
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d007      	beq.n	8013cd8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013cc8:	4b3c      	ldr	r3, [pc, #240]	@ (8013dbc <xQueueReceive+0x1c0>)
 8013cca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013cce:	601a      	str	r2, [r3, #0]
 8013cd0:	f3bf 8f4f 	dsb	sy
 8013cd4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013cd8:	f002 f960 	bl	8015f9c <vPortExitCritical>
				return pdPASS;
 8013cdc:	2301      	movs	r3, #1
 8013cde:	e069      	b.n	8013db4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d103      	bne.n	8013cee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013ce6:	f002 f959 	bl	8015f9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013cea:	2300      	movs	r3, #0
 8013cec:	e062      	b.n	8013db4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d106      	bne.n	8013d02 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013cf4:	f107 0310 	add.w	r3, r7, #16
 8013cf8:	4618      	mov	r0, r3
 8013cfa:	f001 f94f 	bl	8014f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013cfe:	2301      	movs	r3, #1
 8013d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013d02:	f002 f94b 	bl	8015f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013d06:	f000 fea5 	bl	8014a54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013d0a:	f002 f915 	bl	8015f38 <vPortEnterCritical>
 8013d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013d14:	b25b      	sxtb	r3, r3
 8013d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d1a:	d103      	bne.n	8013d24 <xQueueReceive+0x128>
 8013d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d1e:	2200      	movs	r2, #0
 8013d20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013d24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013d2a:	b25b      	sxtb	r3, r3
 8013d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d30:	d103      	bne.n	8013d3a <xQueueReceive+0x13e>
 8013d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d34:	2200      	movs	r2, #0
 8013d36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013d3a:	f002 f92f 	bl	8015f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013d3e:	1d3a      	adds	r2, r7, #4
 8013d40:	f107 0310 	add.w	r3, r7, #16
 8013d44:	4611      	mov	r1, r2
 8013d46:	4618      	mov	r0, r3
 8013d48:	f001 f93e 	bl	8014fc8 <xTaskCheckForTimeOut>
 8013d4c:	4603      	mov	r3, r0
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d123      	bne.n	8013d9a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013d52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013d54:	f000 fae4 	bl	8014320 <prvIsQueueEmpty>
 8013d58:	4603      	mov	r3, r0
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d017      	beq.n	8013d8e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013d60:	3324      	adds	r3, #36	@ 0x24
 8013d62:	687a      	ldr	r2, [r7, #4]
 8013d64:	4611      	mov	r1, r2
 8013d66:	4618      	mov	r0, r3
 8013d68:	f001 f862 	bl	8014e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013d6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013d6e:	f000 fa85 	bl	801427c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013d72:	f000 fe7d 	bl	8014a70 <xTaskResumeAll>
 8013d76:	4603      	mov	r3, r0
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d189      	bne.n	8013c90 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8013d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8013dbc <xQueueReceive+0x1c0>)
 8013d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013d82:	601a      	str	r2, [r3, #0]
 8013d84:	f3bf 8f4f 	dsb	sy
 8013d88:	f3bf 8f6f 	isb	sy
 8013d8c:	e780      	b.n	8013c90 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013d8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013d90:	f000 fa74 	bl	801427c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013d94:	f000 fe6c 	bl	8014a70 <xTaskResumeAll>
 8013d98:	e77a      	b.n	8013c90 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013d9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013d9c:	f000 fa6e 	bl	801427c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013da0:	f000 fe66 	bl	8014a70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013da4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013da6:	f000 fabb 	bl	8014320 <prvIsQueueEmpty>
 8013daa:	4603      	mov	r3, r0
 8013dac:	2b00      	cmp	r3, #0
 8013dae:	f43f af6f 	beq.w	8013c90 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013db2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013db4:	4618      	mov	r0, r3
 8013db6:	3730      	adds	r7, #48	@ 0x30
 8013db8:	46bd      	mov	sp, r7
 8013dba:	bd80      	pop	{r7, pc}
 8013dbc:	e000ed04 	.word	0xe000ed04

08013dc0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b08e      	sub	sp, #56	@ 0x38
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
 8013dc8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013dca:	2300      	movs	r3, #0
 8013dcc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	d10b      	bne.n	8013df4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8013ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013de0:	f383 8811 	msr	BASEPRI, r3
 8013de4:	f3bf 8f6f 	isb	sy
 8013de8:	f3bf 8f4f 	dsb	sy
 8013dec:	623b      	str	r3, [r7, #32]
}
 8013dee:	bf00      	nop
 8013df0:	bf00      	nop
 8013df2:	e7fd      	b.n	8013df0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d00b      	beq.n	8013e14 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8013dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e00:	f383 8811 	msr	BASEPRI, r3
 8013e04:	f3bf 8f6f 	isb	sy
 8013e08:	f3bf 8f4f 	dsb	sy
 8013e0c:	61fb      	str	r3, [r7, #28]
}
 8013e0e:	bf00      	nop
 8013e10:	bf00      	nop
 8013e12:	e7fd      	b.n	8013e10 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013e14:	f001 fa24 	bl	8015260 <xTaskGetSchedulerState>
 8013e18:	4603      	mov	r3, r0
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d102      	bne.n	8013e24 <xQueueSemaphoreTake+0x64>
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d101      	bne.n	8013e28 <xQueueSemaphoreTake+0x68>
 8013e24:	2301      	movs	r3, #1
 8013e26:	e000      	b.n	8013e2a <xQueueSemaphoreTake+0x6a>
 8013e28:	2300      	movs	r3, #0
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d10b      	bne.n	8013e46 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8013e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013e32:	f383 8811 	msr	BASEPRI, r3
 8013e36:	f3bf 8f6f 	isb	sy
 8013e3a:	f3bf 8f4f 	dsb	sy
 8013e3e:	61bb      	str	r3, [r7, #24]
}
 8013e40:	bf00      	nop
 8013e42:	bf00      	nop
 8013e44:	e7fd      	b.n	8013e42 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013e46:	f002 f877 	bl	8015f38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013e4e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d024      	beq.n	8013ea0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e58:	1e5a      	subs	r2, r3, #1
 8013e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e5c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	d104      	bne.n	8013e70 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8013e66:	f001 fb75 	bl	8015554 <pvTaskIncrementMutexHeldCount>
 8013e6a:	4602      	mov	r2, r0
 8013e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e6e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e72:	691b      	ldr	r3, [r3, #16]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d00f      	beq.n	8013e98 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e7a:	3310      	adds	r3, #16
 8013e7c:	4618      	mov	r0, r3
 8013e7e:	f001 f829 	bl	8014ed4 <xTaskRemoveFromEventList>
 8013e82:	4603      	mov	r3, r0
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d007      	beq.n	8013e98 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013e88:	4b54      	ldr	r3, [pc, #336]	@ (8013fdc <xQueueSemaphoreTake+0x21c>)
 8013e8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013e8e:	601a      	str	r2, [r3, #0]
 8013e90:	f3bf 8f4f 	dsb	sy
 8013e94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013e98:	f002 f880 	bl	8015f9c <vPortExitCritical>
				return pdPASS;
 8013e9c:	2301      	movs	r3, #1
 8013e9e:	e098      	b.n	8013fd2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d112      	bne.n	8013ecc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d00b      	beq.n	8013ec4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8013eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013eb0:	f383 8811 	msr	BASEPRI, r3
 8013eb4:	f3bf 8f6f 	isb	sy
 8013eb8:	f3bf 8f4f 	dsb	sy
 8013ebc:	617b      	str	r3, [r7, #20]
}
 8013ebe:	bf00      	nop
 8013ec0:	bf00      	nop
 8013ec2:	e7fd      	b.n	8013ec0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013ec4:	f002 f86a 	bl	8015f9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013ec8:	2300      	movs	r3, #0
 8013eca:	e082      	b.n	8013fd2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013ecc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d106      	bne.n	8013ee0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013ed2:	f107 030c 	add.w	r3, r7, #12
 8013ed6:	4618      	mov	r0, r3
 8013ed8:	f001 f860 	bl	8014f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013edc:	2301      	movs	r3, #1
 8013ede:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013ee0:	f002 f85c 	bl	8015f9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013ee4:	f000 fdb6 	bl	8014a54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013ee8:	f002 f826 	bl	8015f38 <vPortEnterCritical>
 8013eec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013eee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013ef2:	b25b      	sxtb	r3, r3
 8013ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ef8:	d103      	bne.n	8013f02 <xQueueSemaphoreTake+0x142>
 8013efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013efc:	2200      	movs	r2, #0
 8013efe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013f08:	b25b      	sxtb	r3, r3
 8013f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f0e:	d103      	bne.n	8013f18 <xQueueSemaphoreTake+0x158>
 8013f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f12:	2200      	movs	r2, #0
 8013f14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013f18:	f002 f840 	bl	8015f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013f1c:	463a      	mov	r2, r7
 8013f1e:	f107 030c 	add.w	r3, r7, #12
 8013f22:	4611      	mov	r1, r2
 8013f24:	4618      	mov	r0, r3
 8013f26:	f001 f84f 	bl	8014fc8 <xTaskCheckForTimeOut>
 8013f2a:	4603      	mov	r3, r0
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d132      	bne.n	8013f96 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013f30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f32:	f000 f9f5 	bl	8014320 <prvIsQueueEmpty>
 8013f36:	4603      	mov	r3, r0
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d026      	beq.n	8013f8a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	2b00      	cmp	r3, #0
 8013f42:	d109      	bne.n	8013f58 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8013f44:	f001 fff8 	bl	8015f38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f4a:	689b      	ldr	r3, [r3, #8]
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	f001 f9a5 	bl	801529c <xTaskPriorityInherit>
 8013f52:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8013f54:	f002 f822 	bl	8015f9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013f5a:	3324      	adds	r3, #36	@ 0x24
 8013f5c:	683a      	ldr	r2, [r7, #0]
 8013f5e:	4611      	mov	r1, r2
 8013f60:	4618      	mov	r0, r3
 8013f62:	f000 ff65 	bl	8014e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013f66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f68:	f000 f988 	bl	801427c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013f6c:	f000 fd80 	bl	8014a70 <xTaskResumeAll>
 8013f70:	4603      	mov	r3, r0
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	f47f af67 	bne.w	8013e46 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8013f78:	4b18      	ldr	r3, [pc, #96]	@ (8013fdc <xQueueSemaphoreTake+0x21c>)
 8013f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f7e:	601a      	str	r2, [r3, #0]
 8013f80:	f3bf 8f4f 	dsb	sy
 8013f84:	f3bf 8f6f 	isb	sy
 8013f88:	e75d      	b.n	8013e46 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013f8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f8c:	f000 f976 	bl	801427c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013f90:	f000 fd6e 	bl	8014a70 <xTaskResumeAll>
 8013f94:	e757      	b.n	8013e46 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8013f96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013f98:	f000 f970 	bl	801427c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013f9c:	f000 fd68 	bl	8014a70 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013fa0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013fa2:	f000 f9bd 	bl	8014320 <prvIsQueueEmpty>
 8013fa6:	4603      	mov	r3, r0
 8013fa8:	2b00      	cmp	r3, #0
 8013faa:	f43f af4c 	beq.w	8013e46 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d00d      	beq.n	8013fd0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8013fb4:	f001 ffc0 	bl	8015f38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8013fb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8013fba:	f000 f8b7 	bl	801412c <prvGetDisinheritPriorityAfterTimeout>
 8013fbe:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fc2:	689b      	ldr	r3, [r3, #8]
 8013fc4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013fc6:	4618      	mov	r0, r3
 8013fc8:	f001 fa40 	bl	801544c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013fcc:	f001 ffe6 	bl	8015f9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013fd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	3738      	adds	r7, #56	@ 0x38
 8013fd6:	46bd      	mov	sp, r7
 8013fd8:	bd80      	pop	{r7, pc}
 8013fda:	bf00      	nop
 8013fdc:	e000ed04 	.word	0xe000ed04

08013fe0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b08e      	sub	sp, #56	@ 0x38
 8013fe4:	af00      	add	r7, sp, #0
 8013fe6:	60f8      	str	r0, [r7, #12]
 8013fe8:	60b9      	str	r1, [r7, #8]
 8013fea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013fec:	68fb      	ldr	r3, [r7, #12]
 8013fee:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8013ff0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d10b      	bne.n	801400e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8013ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013ffa:	f383 8811 	msr	BASEPRI, r3
 8013ffe:	f3bf 8f6f 	isb	sy
 8014002:	f3bf 8f4f 	dsb	sy
 8014006:	623b      	str	r3, [r7, #32]
}
 8014008:	bf00      	nop
 801400a:	bf00      	nop
 801400c:	e7fd      	b.n	801400a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801400e:	68bb      	ldr	r3, [r7, #8]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d103      	bne.n	801401c <xQueueReceiveFromISR+0x3c>
 8014014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014018:	2b00      	cmp	r3, #0
 801401a:	d101      	bne.n	8014020 <xQueueReceiveFromISR+0x40>
 801401c:	2301      	movs	r3, #1
 801401e:	e000      	b.n	8014022 <xQueueReceiveFromISR+0x42>
 8014020:	2300      	movs	r3, #0
 8014022:	2b00      	cmp	r3, #0
 8014024:	d10b      	bne.n	801403e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8014026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801402a:	f383 8811 	msr	BASEPRI, r3
 801402e:	f3bf 8f6f 	isb	sy
 8014032:	f3bf 8f4f 	dsb	sy
 8014036:	61fb      	str	r3, [r7, #28]
}
 8014038:	bf00      	nop
 801403a:	bf00      	nop
 801403c:	e7fd      	b.n	801403a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801403e:	f002 f85b 	bl	80160f8 <vPortValidateInterruptPriority>
	__asm volatile
 8014042:	f3ef 8211 	mrs	r2, BASEPRI
 8014046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801404a:	f383 8811 	msr	BASEPRI, r3
 801404e:	f3bf 8f6f 	isb	sy
 8014052:	f3bf 8f4f 	dsb	sy
 8014056:	61ba      	str	r2, [r7, #24]
 8014058:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801405a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801405c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801405e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014062:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014066:	2b00      	cmp	r3, #0
 8014068:	d02f      	beq.n	80140ca <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801406a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801406c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014074:	68b9      	ldr	r1, [r7, #8]
 8014076:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014078:	f000 f8da 	bl	8014230 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801407c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801407e:	1e5a      	subs	r2, r3, #1
 8014080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014082:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8014084:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8014088:	f1b3 3fff 	cmp.w	r3, #4294967295
 801408c:	d112      	bne.n	80140b4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801408e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014090:	691b      	ldr	r3, [r3, #16]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d016      	beq.n	80140c4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014098:	3310      	adds	r3, #16
 801409a:	4618      	mov	r0, r3
 801409c:	f000 ff1a 	bl	8014ed4 <xTaskRemoveFromEventList>
 80140a0:	4603      	mov	r3, r0
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d00e      	beq.n	80140c4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	2b00      	cmp	r3, #0
 80140aa:	d00b      	beq.n	80140c4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	2201      	movs	r2, #1
 80140b0:	601a      	str	r2, [r3, #0]
 80140b2:	e007      	b.n	80140c4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80140b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80140b8:	3301      	adds	r3, #1
 80140ba:	b2db      	uxtb	r3, r3
 80140bc:	b25a      	sxtb	r2, r3
 80140be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80140c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80140c4:	2301      	movs	r3, #1
 80140c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80140c8:	e001      	b.n	80140ce <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80140ca:	2300      	movs	r3, #0
 80140cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80140ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80140d2:	693b      	ldr	r3, [r7, #16]
 80140d4:	f383 8811 	msr	BASEPRI, r3
}
 80140d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80140da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80140dc:	4618      	mov	r0, r3
 80140de:	3738      	adds	r7, #56	@ 0x38
 80140e0:	46bd      	mov	sp, r7
 80140e2:	bd80      	pop	{r7, pc}

080140e4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80140e4:	b580      	push	{r7, lr}
 80140e6:	b084      	sub	sp, #16
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80140f0:	68fb      	ldr	r3, [r7, #12]
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d10b      	bne.n	801410e <vQueueDelete+0x2a>
	__asm volatile
 80140f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140fa:	f383 8811 	msr	BASEPRI, r3
 80140fe:	f3bf 8f6f 	isb	sy
 8014102:	f3bf 8f4f 	dsb	sy
 8014106:	60bb      	str	r3, [r7, #8]
}
 8014108:	bf00      	nop
 801410a:	bf00      	nop
 801410c:	e7fd      	b.n	801410a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 801410e:	68f8      	ldr	r0, [r7, #12]
 8014110:	f000 f95e 	bl	80143d0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 801411a:	2b00      	cmp	r3, #0
 801411c:	d102      	bne.n	8014124 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 801411e:	68f8      	ldr	r0, [r7, #12]
 8014120:	f002 f8fa 	bl	8016318 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8014124:	bf00      	nop
 8014126:	3710      	adds	r7, #16
 8014128:	46bd      	mov	sp, r7
 801412a:	bd80      	pop	{r7, pc}

0801412c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801412c:	b480      	push	{r7}
 801412e:	b085      	sub	sp, #20
 8014130:	af00      	add	r7, sp, #0
 8014132:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014138:	2b00      	cmp	r3, #0
 801413a:	d006      	beq.n	801414a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8014146:	60fb      	str	r3, [r7, #12]
 8014148:	e001      	b.n	801414e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801414a:	2300      	movs	r3, #0
 801414c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801414e:	68fb      	ldr	r3, [r7, #12]
	}
 8014150:	4618      	mov	r0, r3
 8014152:	3714      	adds	r7, #20
 8014154:	46bd      	mov	sp, r7
 8014156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801415a:	4770      	bx	lr

0801415c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801415c:	b580      	push	{r7, lr}
 801415e:	b086      	sub	sp, #24
 8014160:	af00      	add	r7, sp, #0
 8014162:	60f8      	str	r0, [r7, #12]
 8014164:	60b9      	str	r1, [r7, #8]
 8014166:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8014168:	2300      	movs	r3, #0
 801416a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014170:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014172:	68fb      	ldr	r3, [r7, #12]
 8014174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014176:	2b00      	cmp	r3, #0
 8014178:	d10d      	bne.n	8014196 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	681b      	ldr	r3, [r3, #0]
 801417e:	2b00      	cmp	r3, #0
 8014180:	d14d      	bne.n	801421e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014182:	68fb      	ldr	r3, [r7, #12]
 8014184:	689b      	ldr	r3, [r3, #8]
 8014186:	4618      	mov	r0, r3
 8014188:	f001 f8f0 	bl	801536c <xTaskPriorityDisinherit>
 801418c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801418e:	68fb      	ldr	r3, [r7, #12]
 8014190:	2200      	movs	r2, #0
 8014192:	609a      	str	r2, [r3, #8]
 8014194:	e043      	b.n	801421e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	2b00      	cmp	r3, #0
 801419a:	d119      	bne.n	80141d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	6858      	ldr	r0, [r3, #4]
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80141a4:	461a      	mov	r2, r3
 80141a6:	68b9      	ldr	r1, [r7, #8]
 80141a8:	f002 fa62 	bl	8016670 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	685a      	ldr	r2, [r3, #4]
 80141b0:	68fb      	ldr	r3, [r7, #12]
 80141b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80141b4:	441a      	add	r2, r3
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	685a      	ldr	r2, [r3, #4]
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	689b      	ldr	r3, [r3, #8]
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d32b      	bcc.n	801421e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	681a      	ldr	r2, [r3, #0]
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	605a      	str	r2, [r3, #4]
 80141ce:	e026      	b.n	801421e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80141d0:	68fb      	ldr	r3, [r7, #12]
 80141d2:	68d8      	ldr	r0, [r3, #12]
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80141d8:	461a      	mov	r2, r3
 80141da:	68b9      	ldr	r1, [r7, #8]
 80141dc:	f002 fa48 	bl	8016670 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80141e0:	68fb      	ldr	r3, [r7, #12]
 80141e2:	68da      	ldr	r2, [r3, #12]
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80141e8:	425b      	negs	r3, r3
 80141ea:	441a      	add	r2, r3
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	68da      	ldr	r2, [r3, #12]
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	681b      	ldr	r3, [r3, #0]
 80141f8:	429a      	cmp	r2, r3
 80141fa:	d207      	bcs.n	801420c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80141fc:	68fb      	ldr	r3, [r7, #12]
 80141fe:	689a      	ldr	r2, [r3, #8]
 8014200:	68fb      	ldr	r3, [r7, #12]
 8014202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014204:	425b      	negs	r3, r3
 8014206:	441a      	add	r2, r3
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	2b02      	cmp	r3, #2
 8014210:	d105      	bne.n	801421e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8014212:	693b      	ldr	r3, [r7, #16]
 8014214:	2b00      	cmp	r3, #0
 8014216:	d002      	beq.n	801421e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8014218:	693b      	ldr	r3, [r7, #16]
 801421a:	3b01      	subs	r3, #1
 801421c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801421e:	693b      	ldr	r3, [r7, #16]
 8014220:	1c5a      	adds	r2, r3, #1
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8014226:	697b      	ldr	r3, [r7, #20]
}
 8014228:	4618      	mov	r0, r3
 801422a:	3718      	adds	r7, #24
 801422c:	46bd      	mov	sp, r7
 801422e:	bd80      	pop	{r7, pc}

08014230 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014230:	b580      	push	{r7, lr}
 8014232:	b082      	sub	sp, #8
 8014234:	af00      	add	r7, sp, #0
 8014236:	6078      	str	r0, [r7, #4]
 8014238:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801423e:	2b00      	cmp	r3, #0
 8014240:	d018      	beq.n	8014274 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	68da      	ldr	r2, [r3, #12]
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801424a:	441a      	add	r2, r3
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	68da      	ldr	r2, [r3, #12]
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	689b      	ldr	r3, [r3, #8]
 8014258:	429a      	cmp	r2, r3
 801425a:	d303      	bcc.n	8014264 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	681a      	ldr	r2, [r3, #0]
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	68d9      	ldr	r1, [r3, #12]
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801426c:	461a      	mov	r2, r3
 801426e:	6838      	ldr	r0, [r7, #0]
 8014270:	f002 f9fe 	bl	8016670 <memcpy>
	}
}
 8014274:	bf00      	nop
 8014276:	3708      	adds	r7, #8
 8014278:	46bd      	mov	sp, r7
 801427a:	bd80      	pop	{r7, pc}

0801427c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801427c:	b580      	push	{r7, lr}
 801427e:	b084      	sub	sp, #16
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014284:	f001 fe58 	bl	8015f38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801428e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014290:	e011      	b.n	80142b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014296:	2b00      	cmp	r3, #0
 8014298:	d012      	beq.n	80142c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	3324      	adds	r3, #36	@ 0x24
 801429e:	4618      	mov	r0, r3
 80142a0:	f000 fe18 	bl	8014ed4 <xTaskRemoveFromEventList>
 80142a4:	4603      	mov	r3, r0
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d001      	beq.n	80142ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80142aa:	f000 fef1 	bl	8015090 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80142ae:	7bfb      	ldrb	r3, [r7, #15]
 80142b0:	3b01      	subs	r3, #1
 80142b2:	b2db      	uxtb	r3, r3
 80142b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80142b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	dce9      	bgt.n	8014292 <prvUnlockQueue+0x16>
 80142be:	e000      	b.n	80142c2 <prvUnlockQueue+0x46>
					break;
 80142c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	22ff      	movs	r2, #255	@ 0xff
 80142c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80142ca:	f001 fe67 	bl	8015f9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80142ce:	f001 fe33 	bl	8015f38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80142d2:	687b      	ldr	r3, [r7, #4]
 80142d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80142d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80142da:	e011      	b.n	8014300 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	691b      	ldr	r3, [r3, #16]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d012      	beq.n	801430a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	3310      	adds	r3, #16
 80142e8:	4618      	mov	r0, r3
 80142ea:	f000 fdf3 	bl	8014ed4 <xTaskRemoveFromEventList>
 80142ee:	4603      	mov	r3, r0
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d001      	beq.n	80142f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80142f4:	f000 fecc 	bl	8015090 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80142f8:	7bbb      	ldrb	r3, [r7, #14]
 80142fa:	3b01      	subs	r3, #1
 80142fc:	b2db      	uxtb	r3, r3
 80142fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014300:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014304:	2b00      	cmp	r3, #0
 8014306:	dce9      	bgt.n	80142dc <prvUnlockQueue+0x60>
 8014308:	e000      	b.n	801430c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801430a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	22ff      	movs	r2, #255	@ 0xff
 8014310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8014314:	f001 fe42 	bl	8015f9c <vPortExitCritical>
}
 8014318:	bf00      	nop
 801431a:	3710      	adds	r7, #16
 801431c:	46bd      	mov	sp, r7
 801431e:	bd80      	pop	{r7, pc}

08014320 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014320:	b580      	push	{r7, lr}
 8014322:	b084      	sub	sp, #16
 8014324:	af00      	add	r7, sp, #0
 8014326:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014328:	f001 fe06 	bl	8015f38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014330:	2b00      	cmp	r3, #0
 8014332:	d102      	bne.n	801433a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014334:	2301      	movs	r3, #1
 8014336:	60fb      	str	r3, [r7, #12]
 8014338:	e001      	b.n	801433e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801433a:	2300      	movs	r3, #0
 801433c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801433e:	f001 fe2d 	bl	8015f9c <vPortExitCritical>

	return xReturn;
 8014342:	68fb      	ldr	r3, [r7, #12]
}
 8014344:	4618      	mov	r0, r3
 8014346:	3710      	adds	r7, #16
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}

0801434c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 801434c:	b580      	push	{r7, lr}
 801434e:	b084      	sub	sp, #16
 8014350:	af00      	add	r7, sp, #0
 8014352:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014354:	f001 fdf0 	bl	8015f38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014360:	429a      	cmp	r2, r3
 8014362:	d102      	bne.n	801436a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014364:	2301      	movs	r3, #1
 8014366:	60fb      	str	r3, [r7, #12]
 8014368:	e001      	b.n	801436e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801436a:	2300      	movs	r3, #0
 801436c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801436e:	f001 fe15 	bl	8015f9c <vPortExitCritical>

	return xReturn;
 8014372:	68fb      	ldr	r3, [r7, #12]
}
 8014374:	4618      	mov	r0, r3
 8014376:	3710      	adds	r7, #16
 8014378:	46bd      	mov	sp, r7
 801437a:	bd80      	pop	{r7, pc}

0801437c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 801437c:	b480      	push	{r7}
 801437e:	b085      	sub	sp, #20
 8014380:	af00      	add	r7, sp, #0
 8014382:	6078      	str	r0, [r7, #4]
 8014384:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014386:	2300      	movs	r3, #0
 8014388:	60fb      	str	r3, [r7, #12]
 801438a:	e014      	b.n	80143b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 801438c:	4a0f      	ldr	r2, [pc, #60]	@ (80143cc <vQueueAddToRegistry+0x50>)
 801438e:	68fb      	ldr	r3, [r7, #12]
 8014390:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d10b      	bne.n	80143b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8014398:	490c      	ldr	r1, [pc, #48]	@ (80143cc <vQueueAddToRegistry+0x50>)
 801439a:	68fb      	ldr	r3, [r7, #12]
 801439c:	683a      	ldr	r2, [r7, #0]
 801439e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80143a2:	4a0a      	ldr	r2, [pc, #40]	@ (80143cc <vQueueAddToRegistry+0x50>)
 80143a4:	68fb      	ldr	r3, [r7, #12]
 80143a6:	00db      	lsls	r3, r3, #3
 80143a8:	4413      	add	r3, r2
 80143aa:	687a      	ldr	r2, [r7, #4]
 80143ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80143ae:	e006      	b.n	80143be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	3301      	adds	r3, #1
 80143b4:	60fb      	str	r3, [r7, #12]
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	2b07      	cmp	r3, #7
 80143ba:	d9e7      	bls.n	801438c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80143bc:	bf00      	nop
 80143be:	bf00      	nop
 80143c0:	3714      	adds	r7, #20
 80143c2:	46bd      	mov	sp, r7
 80143c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143c8:	4770      	bx	lr
 80143ca:	bf00      	nop
 80143cc:	24003658 	.word	0x24003658

080143d0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80143d0:	b480      	push	{r7}
 80143d2:	b085      	sub	sp, #20
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80143d8:	2300      	movs	r3, #0
 80143da:	60fb      	str	r3, [r7, #12]
 80143dc:	e016      	b.n	801440c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80143de:	4a10      	ldr	r2, [pc, #64]	@ (8014420 <vQueueUnregisterQueue+0x50>)
 80143e0:	68fb      	ldr	r3, [r7, #12]
 80143e2:	00db      	lsls	r3, r3, #3
 80143e4:	4413      	add	r3, r2
 80143e6:	685b      	ldr	r3, [r3, #4]
 80143e8:	687a      	ldr	r2, [r7, #4]
 80143ea:	429a      	cmp	r2, r3
 80143ec:	d10b      	bne.n	8014406 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80143ee:	4a0c      	ldr	r2, [pc, #48]	@ (8014420 <vQueueUnregisterQueue+0x50>)
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	2100      	movs	r1, #0
 80143f4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80143f8:	4a09      	ldr	r2, [pc, #36]	@ (8014420 <vQueueUnregisterQueue+0x50>)
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	00db      	lsls	r3, r3, #3
 80143fe:	4413      	add	r3, r2
 8014400:	2200      	movs	r2, #0
 8014402:	605a      	str	r2, [r3, #4]
				break;
 8014404:	e006      	b.n	8014414 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014406:	68fb      	ldr	r3, [r7, #12]
 8014408:	3301      	adds	r3, #1
 801440a:	60fb      	str	r3, [r7, #12]
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	2b07      	cmp	r3, #7
 8014410:	d9e5      	bls.n	80143de <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8014412:	bf00      	nop
 8014414:	bf00      	nop
 8014416:	3714      	adds	r7, #20
 8014418:	46bd      	mov	sp, r7
 801441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801441e:	4770      	bx	lr
 8014420:	24003658 	.word	0x24003658

08014424 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014424:	b580      	push	{r7, lr}
 8014426:	b086      	sub	sp, #24
 8014428:	af00      	add	r7, sp, #0
 801442a:	60f8      	str	r0, [r7, #12]
 801442c:	60b9      	str	r1, [r7, #8]
 801442e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014430:	68fb      	ldr	r3, [r7, #12]
 8014432:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014434:	f001 fd80 	bl	8015f38 <vPortEnterCritical>
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801443e:	b25b      	sxtb	r3, r3
 8014440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014444:	d103      	bne.n	801444e <vQueueWaitForMessageRestricted+0x2a>
 8014446:	697b      	ldr	r3, [r7, #20]
 8014448:	2200      	movs	r2, #0
 801444a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801444e:	697b      	ldr	r3, [r7, #20]
 8014450:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014454:	b25b      	sxtb	r3, r3
 8014456:	f1b3 3fff 	cmp.w	r3, #4294967295
 801445a:	d103      	bne.n	8014464 <vQueueWaitForMessageRestricted+0x40>
 801445c:	697b      	ldr	r3, [r7, #20]
 801445e:	2200      	movs	r2, #0
 8014460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014464:	f001 fd9a 	bl	8015f9c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8014468:	697b      	ldr	r3, [r7, #20]
 801446a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801446c:	2b00      	cmp	r3, #0
 801446e:	d106      	bne.n	801447e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014470:	697b      	ldr	r3, [r7, #20]
 8014472:	3324      	adds	r3, #36	@ 0x24
 8014474:	687a      	ldr	r2, [r7, #4]
 8014476:	68b9      	ldr	r1, [r7, #8]
 8014478:	4618      	mov	r0, r3
 801447a:	f000 fcff 	bl	8014e7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 801447e:	6978      	ldr	r0, [r7, #20]
 8014480:	f7ff fefc 	bl	801427c <prvUnlockQueue>
	}
 8014484:	bf00      	nop
 8014486:	3718      	adds	r7, #24
 8014488:	46bd      	mov	sp, r7
 801448a:	bd80      	pop	{r7, pc}

0801448c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801448c:	b580      	push	{r7, lr}
 801448e:	b08e      	sub	sp, #56	@ 0x38
 8014490:	af04      	add	r7, sp, #16
 8014492:	60f8      	str	r0, [r7, #12]
 8014494:	60b9      	str	r1, [r7, #8]
 8014496:	607a      	str	r2, [r7, #4]
 8014498:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801449a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801449c:	2b00      	cmp	r3, #0
 801449e:	d10b      	bne.n	80144b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80144a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144a4:	f383 8811 	msr	BASEPRI, r3
 80144a8:	f3bf 8f6f 	isb	sy
 80144ac:	f3bf 8f4f 	dsb	sy
 80144b0:	623b      	str	r3, [r7, #32]
}
 80144b2:	bf00      	nop
 80144b4:	bf00      	nop
 80144b6:	e7fd      	b.n	80144b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80144b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144ba:	2b00      	cmp	r3, #0
 80144bc:	d10b      	bne.n	80144d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80144be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144c2:	f383 8811 	msr	BASEPRI, r3
 80144c6:	f3bf 8f6f 	isb	sy
 80144ca:	f3bf 8f4f 	dsb	sy
 80144ce:	61fb      	str	r3, [r7, #28]
}
 80144d0:	bf00      	nop
 80144d2:	bf00      	nop
 80144d4:	e7fd      	b.n	80144d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80144d6:	23a8      	movs	r3, #168	@ 0xa8
 80144d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80144da:	693b      	ldr	r3, [r7, #16]
 80144dc:	2ba8      	cmp	r3, #168	@ 0xa8
 80144de:	d00b      	beq.n	80144f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80144e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144e4:	f383 8811 	msr	BASEPRI, r3
 80144e8:	f3bf 8f6f 	isb	sy
 80144ec:	f3bf 8f4f 	dsb	sy
 80144f0:	61bb      	str	r3, [r7, #24]
}
 80144f2:	bf00      	nop
 80144f4:	bf00      	nop
 80144f6:	e7fd      	b.n	80144f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80144f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80144fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d01e      	beq.n	801453e <xTaskCreateStatic+0xb2>
 8014500:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014502:	2b00      	cmp	r3, #0
 8014504:	d01b      	beq.n	801453e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014508:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801450a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801450c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801450e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014512:	2202      	movs	r2, #2
 8014514:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014518:	2300      	movs	r3, #0
 801451a:	9303      	str	r3, [sp, #12]
 801451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801451e:	9302      	str	r3, [sp, #8]
 8014520:	f107 0314 	add.w	r3, r7, #20
 8014524:	9301      	str	r3, [sp, #4]
 8014526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014528:	9300      	str	r3, [sp, #0]
 801452a:	683b      	ldr	r3, [r7, #0]
 801452c:	687a      	ldr	r2, [r7, #4]
 801452e:	68b9      	ldr	r1, [r7, #8]
 8014530:	68f8      	ldr	r0, [r7, #12]
 8014532:	f000 f851 	bl	80145d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014536:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014538:	f000 f8f6 	bl	8014728 <prvAddNewTaskToReadyList>
 801453c:	e001      	b.n	8014542 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 801453e:	2300      	movs	r3, #0
 8014540:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014542:	697b      	ldr	r3, [r7, #20]
	}
 8014544:	4618      	mov	r0, r3
 8014546:	3728      	adds	r7, #40	@ 0x28
 8014548:	46bd      	mov	sp, r7
 801454a:	bd80      	pop	{r7, pc}

0801454c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801454c:	b580      	push	{r7, lr}
 801454e:	b08c      	sub	sp, #48	@ 0x30
 8014550:	af04      	add	r7, sp, #16
 8014552:	60f8      	str	r0, [r7, #12]
 8014554:	60b9      	str	r1, [r7, #8]
 8014556:	603b      	str	r3, [r7, #0]
 8014558:	4613      	mov	r3, r2
 801455a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801455c:	88fb      	ldrh	r3, [r7, #6]
 801455e:	009b      	lsls	r3, r3, #2
 8014560:	4618      	mov	r0, r3
 8014562:	f001 fe0b 	bl	801617c <pvPortMalloc>
 8014566:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014568:	697b      	ldr	r3, [r7, #20]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d00e      	beq.n	801458c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801456e:	20a8      	movs	r0, #168	@ 0xa8
 8014570:	f001 fe04 	bl	801617c <pvPortMalloc>
 8014574:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014576:	69fb      	ldr	r3, [r7, #28]
 8014578:	2b00      	cmp	r3, #0
 801457a:	d003      	beq.n	8014584 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801457c:	69fb      	ldr	r3, [r7, #28]
 801457e:	697a      	ldr	r2, [r7, #20]
 8014580:	631a      	str	r2, [r3, #48]	@ 0x30
 8014582:	e005      	b.n	8014590 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014584:	6978      	ldr	r0, [r7, #20]
 8014586:	f001 fec7 	bl	8016318 <vPortFree>
 801458a:	e001      	b.n	8014590 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801458c:	2300      	movs	r3, #0
 801458e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014590:	69fb      	ldr	r3, [r7, #28]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d017      	beq.n	80145c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014596:	69fb      	ldr	r3, [r7, #28]
 8014598:	2200      	movs	r2, #0
 801459a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801459e:	88fa      	ldrh	r2, [r7, #6]
 80145a0:	2300      	movs	r3, #0
 80145a2:	9303      	str	r3, [sp, #12]
 80145a4:	69fb      	ldr	r3, [r7, #28]
 80145a6:	9302      	str	r3, [sp, #8]
 80145a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145aa:	9301      	str	r3, [sp, #4]
 80145ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145ae:	9300      	str	r3, [sp, #0]
 80145b0:	683b      	ldr	r3, [r7, #0]
 80145b2:	68b9      	ldr	r1, [r7, #8]
 80145b4:	68f8      	ldr	r0, [r7, #12]
 80145b6:	f000 f80f 	bl	80145d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80145ba:	69f8      	ldr	r0, [r7, #28]
 80145bc:	f000 f8b4 	bl	8014728 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80145c0:	2301      	movs	r3, #1
 80145c2:	61bb      	str	r3, [r7, #24]
 80145c4:	e002      	b.n	80145cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80145c6:	f04f 33ff 	mov.w	r3, #4294967295
 80145ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80145cc:	69bb      	ldr	r3, [r7, #24]
	}
 80145ce:	4618      	mov	r0, r3
 80145d0:	3720      	adds	r7, #32
 80145d2:	46bd      	mov	sp, r7
 80145d4:	bd80      	pop	{r7, pc}
	...

080145d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80145d8:	b580      	push	{r7, lr}
 80145da:	b088      	sub	sp, #32
 80145dc:	af00      	add	r7, sp, #0
 80145de:	60f8      	str	r0, [r7, #12]
 80145e0:	60b9      	str	r1, [r7, #8]
 80145e2:	607a      	str	r2, [r7, #4]
 80145e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80145e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145e8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	009b      	lsls	r3, r3, #2
 80145ee:	461a      	mov	r2, r3
 80145f0:	21a5      	movs	r1, #165	@ 0xa5
 80145f2:	f001 ffb1 	bl	8016558 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80145f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80145fa:	6879      	ldr	r1, [r7, #4]
 80145fc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8014600:	440b      	add	r3, r1
 8014602:	009b      	lsls	r3, r3, #2
 8014604:	4413      	add	r3, r2
 8014606:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014608:	69bb      	ldr	r3, [r7, #24]
 801460a:	f023 0307 	bic.w	r3, r3, #7
 801460e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014610:	69bb      	ldr	r3, [r7, #24]
 8014612:	f003 0307 	and.w	r3, r3, #7
 8014616:	2b00      	cmp	r3, #0
 8014618:	d00b      	beq.n	8014632 <prvInitialiseNewTask+0x5a>
	__asm volatile
 801461a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801461e:	f383 8811 	msr	BASEPRI, r3
 8014622:	f3bf 8f6f 	isb	sy
 8014626:	f3bf 8f4f 	dsb	sy
 801462a:	617b      	str	r3, [r7, #20]
}
 801462c:	bf00      	nop
 801462e:	bf00      	nop
 8014630:	e7fd      	b.n	801462e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014632:	68bb      	ldr	r3, [r7, #8]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d01f      	beq.n	8014678 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014638:	2300      	movs	r3, #0
 801463a:	61fb      	str	r3, [r7, #28]
 801463c:	e012      	b.n	8014664 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801463e:	68ba      	ldr	r2, [r7, #8]
 8014640:	69fb      	ldr	r3, [r7, #28]
 8014642:	4413      	add	r3, r2
 8014644:	7819      	ldrb	r1, [r3, #0]
 8014646:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014648:	69fb      	ldr	r3, [r7, #28]
 801464a:	4413      	add	r3, r2
 801464c:	3334      	adds	r3, #52	@ 0x34
 801464e:	460a      	mov	r2, r1
 8014650:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014652:	68ba      	ldr	r2, [r7, #8]
 8014654:	69fb      	ldr	r3, [r7, #28]
 8014656:	4413      	add	r3, r2
 8014658:	781b      	ldrb	r3, [r3, #0]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d006      	beq.n	801466c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801465e:	69fb      	ldr	r3, [r7, #28]
 8014660:	3301      	adds	r3, #1
 8014662:	61fb      	str	r3, [r7, #28]
 8014664:	69fb      	ldr	r3, [r7, #28]
 8014666:	2b0f      	cmp	r3, #15
 8014668:	d9e9      	bls.n	801463e <prvInitialiseNewTask+0x66>
 801466a:	e000      	b.n	801466e <prvInitialiseNewTask+0x96>
			{
				break;
 801466c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 801466e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014670:	2200      	movs	r2, #0
 8014672:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014676:	e003      	b.n	8014680 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801467a:	2200      	movs	r2, #0
 801467c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014682:	2b37      	cmp	r3, #55	@ 0x37
 8014684:	d901      	bls.n	801468a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014686:	2337      	movs	r3, #55	@ 0x37
 8014688:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801468a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801468c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801468e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014690:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014692:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014694:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014698:	2200      	movs	r2, #0
 801469a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801469c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801469e:	3304      	adds	r3, #4
 80146a0:	4618      	mov	r0, r3
 80146a2:	f7fe fe33 	bl	801330c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80146a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146a8:	3318      	adds	r3, #24
 80146aa:	4618      	mov	r0, r3
 80146ac:	f7fe fe2e 	bl	801330c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80146b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80146b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80146bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80146c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80146c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80146c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146c8:	2200      	movs	r2, #0
 80146ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80146ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146d0:	2200      	movs	r2, #0
 80146d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80146d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146d8:	3354      	adds	r3, #84	@ 0x54
 80146da:	224c      	movs	r2, #76	@ 0x4c
 80146dc:	2100      	movs	r1, #0
 80146de:	4618      	mov	r0, r3
 80146e0:	f001 ff3a 	bl	8016558 <memset>
 80146e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146e6:	4a0d      	ldr	r2, [pc, #52]	@ (801471c <prvInitialiseNewTask+0x144>)
 80146e8:	659a      	str	r2, [r3, #88]	@ 0x58
 80146ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146ec:	4a0c      	ldr	r2, [pc, #48]	@ (8014720 <prvInitialiseNewTask+0x148>)
 80146ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80146f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80146f2:	4a0c      	ldr	r2, [pc, #48]	@ (8014724 <prvInitialiseNewTask+0x14c>)
 80146f4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80146f6:	683a      	ldr	r2, [r7, #0]
 80146f8:	68f9      	ldr	r1, [r7, #12]
 80146fa:	69b8      	ldr	r0, [r7, #24]
 80146fc:	f001 faec 	bl	8015cd8 <pxPortInitialiseStack>
 8014700:	4602      	mov	r2, r0
 8014702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014704:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014708:	2b00      	cmp	r3, #0
 801470a:	d002      	beq.n	8014712 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801470c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801470e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014710:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014712:	bf00      	nop
 8014714:	3720      	adds	r7, #32
 8014716:	46bd      	mov	sp, r7
 8014718:	bd80      	pop	{r7, pc}
 801471a:	bf00      	nop
 801471c:	240078ec 	.word	0x240078ec
 8014720:	24007954 	.word	0x24007954
 8014724:	240079bc 	.word	0x240079bc

08014728 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014728:	b580      	push	{r7, lr}
 801472a:	b082      	sub	sp, #8
 801472c:	af00      	add	r7, sp, #0
 801472e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014730:	f001 fc02 	bl	8015f38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014734:	4b2d      	ldr	r3, [pc, #180]	@ (80147ec <prvAddNewTaskToReadyList+0xc4>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	3301      	adds	r3, #1
 801473a:	4a2c      	ldr	r2, [pc, #176]	@ (80147ec <prvAddNewTaskToReadyList+0xc4>)
 801473c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801473e:	4b2c      	ldr	r3, [pc, #176]	@ (80147f0 <prvAddNewTaskToReadyList+0xc8>)
 8014740:	681b      	ldr	r3, [r3, #0]
 8014742:	2b00      	cmp	r3, #0
 8014744:	d109      	bne.n	801475a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014746:	4a2a      	ldr	r2, [pc, #168]	@ (80147f0 <prvAddNewTaskToReadyList+0xc8>)
 8014748:	687b      	ldr	r3, [r7, #4]
 801474a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801474c:	4b27      	ldr	r3, [pc, #156]	@ (80147ec <prvAddNewTaskToReadyList+0xc4>)
 801474e:	681b      	ldr	r3, [r3, #0]
 8014750:	2b01      	cmp	r3, #1
 8014752:	d110      	bne.n	8014776 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014754:	f000 fcc0 	bl	80150d8 <prvInitialiseTaskLists>
 8014758:	e00d      	b.n	8014776 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801475a:	4b26      	ldr	r3, [pc, #152]	@ (80147f4 <prvAddNewTaskToReadyList+0xcc>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	2b00      	cmp	r3, #0
 8014760:	d109      	bne.n	8014776 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014762:	4b23      	ldr	r3, [pc, #140]	@ (80147f0 <prvAddNewTaskToReadyList+0xc8>)
 8014764:	681b      	ldr	r3, [r3, #0]
 8014766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801476c:	429a      	cmp	r2, r3
 801476e:	d802      	bhi.n	8014776 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014770:	4a1f      	ldr	r2, [pc, #124]	@ (80147f0 <prvAddNewTaskToReadyList+0xc8>)
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014776:	4b20      	ldr	r3, [pc, #128]	@ (80147f8 <prvAddNewTaskToReadyList+0xd0>)
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	3301      	adds	r3, #1
 801477c:	4a1e      	ldr	r2, [pc, #120]	@ (80147f8 <prvAddNewTaskToReadyList+0xd0>)
 801477e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014780:	4b1d      	ldr	r3, [pc, #116]	@ (80147f8 <prvAddNewTaskToReadyList+0xd0>)
 8014782:	681a      	ldr	r2, [r3, #0]
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014788:	687b      	ldr	r3, [r7, #4]
 801478a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801478c:	4b1b      	ldr	r3, [pc, #108]	@ (80147fc <prvAddNewTaskToReadyList+0xd4>)
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	429a      	cmp	r2, r3
 8014792:	d903      	bls.n	801479c <prvAddNewTaskToReadyList+0x74>
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014798:	4a18      	ldr	r2, [pc, #96]	@ (80147fc <prvAddNewTaskToReadyList+0xd4>)
 801479a:	6013      	str	r3, [r2, #0]
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147a0:	4613      	mov	r3, r2
 80147a2:	009b      	lsls	r3, r3, #2
 80147a4:	4413      	add	r3, r2
 80147a6:	009b      	lsls	r3, r3, #2
 80147a8:	4a15      	ldr	r2, [pc, #84]	@ (8014800 <prvAddNewTaskToReadyList+0xd8>)
 80147aa:	441a      	add	r2, r3
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	3304      	adds	r3, #4
 80147b0:	4619      	mov	r1, r3
 80147b2:	4610      	mov	r0, r2
 80147b4:	f7fe fdb7 	bl	8013326 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80147b8:	f001 fbf0 	bl	8015f9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80147bc:	4b0d      	ldr	r3, [pc, #52]	@ (80147f4 <prvAddNewTaskToReadyList+0xcc>)
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d00e      	beq.n	80147e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80147c4:	4b0a      	ldr	r3, [pc, #40]	@ (80147f0 <prvAddNewTaskToReadyList+0xc8>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80147ce:	429a      	cmp	r2, r3
 80147d0:	d207      	bcs.n	80147e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80147d2:	4b0c      	ldr	r3, [pc, #48]	@ (8014804 <prvAddNewTaskToReadyList+0xdc>)
 80147d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147d8:	601a      	str	r2, [r3, #0]
 80147da:	f3bf 8f4f 	dsb	sy
 80147de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80147e2:	bf00      	nop
 80147e4:	3708      	adds	r7, #8
 80147e6:	46bd      	mov	sp, r7
 80147e8:	bd80      	pop	{r7, pc}
 80147ea:	bf00      	nop
 80147ec:	24003b6c 	.word	0x24003b6c
 80147f0:	24003698 	.word	0x24003698
 80147f4:	24003b78 	.word	0x24003b78
 80147f8:	24003b88 	.word	0x24003b88
 80147fc:	24003b74 	.word	0x24003b74
 8014800:	2400369c 	.word	0x2400369c
 8014804:	e000ed04 	.word	0xe000ed04

08014808 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8014808:	b580      	push	{r7, lr}
 801480a:	b08a      	sub	sp, #40	@ 0x28
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]
 8014810:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8014812:	2300      	movs	r3, #0
 8014814:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	2b00      	cmp	r3, #0
 801481a:	d10b      	bne.n	8014834 <vTaskDelayUntil+0x2c>
	__asm volatile
 801481c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014820:	f383 8811 	msr	BASEPRI, r3
 8014824:	f3bf 8f6f 	isb	sy
 8014828:	f3bf 8f4f 	dsb	sy
 801482c:	617b      	str	r3, [r7, #20]
}
 801482e:	bf00      	nop
 8014830:	bf00      	nop
 8014832:	e7fd      	b.n	8014830 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8014834:	683b      	ldr	r3, [r7, #0]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d10b      	bne.n	8014852 <vTaskDelayUntil+0x4a>
	__asm volatile
 801483a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801483e:	f383 8811 	msr	BASEPRI, r3
 8014842:	f3bf 8f6f 	isb	sy
 8014846:	f3bf 8f4f 	dsb	sy
 801484a:	613b      	str	r3, [r7, #16]
}
 801484c:	bf00      	nop
 801484e:	bf00      	nop
 8014850:	e7fd      	b.n	801484e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8014852:	4b2a      	ldr	r3, [pc, #168]	@ (80148fc <vTaskDelayUntil+0xf4>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	2b00      	cmp	r3, #0
 8014858:	d00b      	beq.n	8014872 <vTaskDelayUntil+0x6a>
	__asm volatile
 801485a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801485e:	f383 8811 	msr	BASEPRI, r3
 8014862:	f3bf 8f6f 	isb	sy
 8014866:	f3bf 8f4f 	dsb	sy
 801486a:	60fb      	str	r3, [r7, #12]
}
 801486c:	bf00      	nop
 801486e:	bf00      	nop
 8014870:	e7fd      	b.n	801486e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8014872:	f000 f8ef 	bl	8014a54 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8014876:	4b22      	ldr	r3, [pc, #136]	@ (8014900 <vTaskDelayUntil+0xf8>)
 8014878:	681b      	ldr	r3, [r3, #0]
 801487a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	681b      	ldr	r3, [r3, #0]
 8014880:	683a      	ldr	r2, [r7, #0]
 8014882:	4413      	add	r3, r2
 8014884:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	6a3a      	ldr	r2, [r7, #32]
 801488c:	429a      	cmp	r2, r3
 801488e:	d20b      	bcs.n	80148a8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	681b      	ldr	r3, [r3, #0]
 8014894:	69fa      	ldr	r2, [r7, #28]
 8014896:	429a      	cmp	r2, r3
 8014898:	d211      	bcs.n	80148be <vTaskDelayUntil+0xb6>
 801489a:	69fa      	ldr	r2, [r7, #28]
 801489c:	6a3b      	ldr	r3, [r7, #32]
 801489e:	429a      	cmp	r2, r3
 80148a0:	d90d      	bls.n	80148be <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80148a2:	2301      	movs	r3, #1
 80148a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80148a6:	e00a      	b.n	80148be <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	681b      	ldr	r3, [r3, #0]
 80148ac:	69fa      	ldr	r2, [r7, #28]
 80148ae:	429a      	cmp	r2, r3
 80148b0:	d303      	bcc.n	80148ba <vTaskDelayUntil+0xb2>
 80148b2:	69fa      	ldr	r2, [r7, #28]
 80148b4:	6a3b      	ldr	r3, [r7, #32]
 80148b6:	429a      	cmp	r2, r3
 80148b8:	d901      	bls.n	80148be <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80148ba:	2301      	movs	r3, #1
 80148bc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	69fa      	ldr	r2, [r7, #28]
 80148c2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80148c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d006      	beq.n	80148d8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80148ca:	69fa      	ldr	r2, [r7, #28]
 80148cc:	6a3b      	ldr	r3, [r7, #32]
 80148ce:	1ad3      	subs	r3, r2, r3
 80148d0:	2100      	movs	r1, #0
 80148d2:	4618      	mov	r0, r3
 80148d4:	f000 fe52 	bl	801557c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80148d8:	f000 f8ca 	bl	8014a70 <xTaskResumeAll>
 80148dc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80148de:	69bb      	ldr	r3, [r7, #24]
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d107      	bne.n	80148f4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80148e4:	4b07      	ldr	r3, [pc, #28]	@ (8014904 <vTaskDelayUntil+0xfc>)
 80148e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148ea:	601a      	str	r2, [r3, #0]
 80148ec:	f3bf 8f4f 	dsb	sy
 80148f0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80148f4:	bf00      	nop
 80148f6:	3728      	adds	r7, #40	@ 0x28
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd80      	pop	{r7, pc}
 80148fc:	24003b94 	.word	0x24003b94
 8014900:	24003b70 	.word	0x24003b70
 8014904:	e000ed04 	.word	0xe000ed04

08014908 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014908:	b580      	push	{r7, lr}
 801490a:	b084      	sub	sp, #16
 801490c:	af00      	add	r7, sp, #0
 801490e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014910:	2300      	movs	r3, #0
 8014912:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d018      	beq.n	801494c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801491a:	4b14      	ldr	r3, [pc, #80]	@ (801496c <vTaskDelay+0x64>)
 801491c:	681b      	ldr	r3, [r3, #0]
 801491e:	2b00      	cmp	r3, #0
 8014920:	d00b      	beq.n	801493a <vTaskDelay+0x32>
	__asm volatile
 8014922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014926:	f383 8811 	msr	BASEPRI, r3
 801492a:	f3bf 8f6f 	isb	sy
 801492e:	f3bf 8f4f 	dsb	sy
 8014932:	60bb      	str	r3, [r7, #8]
}
 8014934:	bf00      	nop
 8014936:	bf00      	nop
 8014938:	e7fd      	b.n	8014936 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 801493a:	f000 f88b 	bl	8014a54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801493e:	2100      	movs	r1, #0
 8014940:	6878      	ldr	r0, [r7, #4]
 8014942:	f000 fe1b 	bl	801557c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014946:	f000 f893 	bl	8014a70 <xTaskResumeAll>
 801494a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801494c:	68fb      	ldr	r3, [r7, #12]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d107      	bne.n	8014962 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014952:	4b07      	ldr	r3, [pc, #28]	@ (8014970 <vTaskDelay+0x68>)
 8014954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014958:	601a      	str	r2, [r3, #0]
 801495a:	f3bf 8f4f 	dsb	sy
 801495e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014962:	bf00      	nop
 8014964:	3710      	adds	r7, #16
 8014966:	46bd      	mov	sp, r7
 8014968:	bd80      	pop	{r7, pc}
 801496a:	bf00      	nop
 801496c:	24003b94 	.word	0x24003b94
 8014970:	e000ed04 	.word	0xe000ed04

08014974 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014974:	b580      	push	{r7, lr}
 8014976:	b08a      	sub	sp, #40	@ 0x28
 8014978:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801497a:	2300      	movs	r3, #0
 801497c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801497e:	2300      	movs	r3, #0
 8014980:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014982:	463a      	mov	r2, r7
 8014984:	1d39      	adds	r1, r7, #4
 8014986:	f107 0308 	add.w	r3, r7, #8
 801498a:	4618      	mov	r0, r3
 801498c:	f7fe fc6a 	bl	8013264 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014990:	6839      	ldr	r1, [r7, #0]
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	68ba      	ldr	r2, [r7, #8]
 8014996:	9202      	str	r2, [sp, #8]
 8014998:	9301      	str	r3, [sp, #4]
 801499a:	2300      	movs	r3, #0
 801499c:	9300      	str	r3, [sp, #0]
 801499e:	2300      	movs	r3, #0
 80149a0:	460a      	mov	r2, r1
 80149a2:	4924      	ldr	r1, [pc, #144]	@ (8014a34 <vTaskStartScheduler+0xc0>)
 80149a4:	4824      	ldr	r0, [pc, #144]	@ (8014a38 <vTaskStartScheduler+0xc4>)
 80149a6:	f7ff fd71 	bl	801448c <xTaskCreateStatic>
 80149aa:	4603      	mov	r3, r0
 80149ac:	4a23      	ldr	r2, [pc, #140]	@ (8014a3c <vTaskStartScheduler+0xc8>)
 80149ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80149b0:	4b22      	ldr	r3, [pc, #136]	@ (8014a3c <vTaskStartScheduler+0xc8>)
 80149b2:	681b      	ldr	r3, [r3, #0]
 80149b4:	2b00      	cmp	r3, #0
 80149b6:	d002      	beq.n	80149be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80149b8:	2301      	movs	r3, #1
 80149ba:	617b      	str	r3, [r7, #20]
 80149bc:	e001      	b.n	80149c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80149be:	2300      	movs	r3, #0
 80149c0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80149c2:	697b      	ldr	r3, [r7, #20]
 80149c4:	2b01      	cmp	r3, #1
 80149c6:	d102      	bne.n	80149ce <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80149c8:	f000 fe2c 	bl	8015624 <xTimerCreateTimerTask>
 80149cc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80149ce:	697b      	ldr	r3, [r7, #20]
 80149d0:	2b01      	cmp	r3, #1
 80149d2:	d11b      	bne.n	8014a0c <vTaskStartScheduler+0x98>
	__asm volatile
 80149d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80149d8:	f383 8811 	msr	BASEPRI, r3
 80149dc:	f3bf 8f6f 	isb	sy
 80149e0:	f3bf 8f4f 	dsb	sy
 80149e4:	613b      	str	r3, [r7, #16]
}
 80149e6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80149e8:	4b15      	ldr	r3, [pc, #84]	@ (8014a40 <vTaskStartScheduler+0xcc>)
 80149ea:	681b      	ldr	r3, [r3, #0]
 80149ec:	3354      	adds	r3, #84	@ 0x54
 80149ee:	4a15      	ldr	r2, [pc, #84]	@ (8014a44 <vTaskStartScheduler+0xd0>)
 80149f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80149f2:	4b15      	ldr	r3, [pc, #84]	@ (8014a48 <vTaskStartScheduler+0xd4>)
 80149f4:	f04f 32ff 	mov.w	r2, #4294967295
 80149f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80149fa:	4b14      	ldr	r3, [pc, #80]	@ (8014a4c <vTaskStartScheduler+0xd8>)
 80149fc:	2201      	movs	r2, #1
 80149fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014a00:	4b13      	ldr	r3, [pc, #76]	@ (8014a50 <vTaskStartScheduler+0xdc>)
 8014a02:	2200      	movs	r2, #0
 8014a04:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014a06:	f001 f9f3 	bl	8015df0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014a0a:	e00f      	b.n	8014a2c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014a0c:	697b      	ldr	r3, [r7, #20]
 8014a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014a12:	d10b      	bne.n	8014a2c <vTaskStartScheduler+0xb8>
	__asm volatile
 8014a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a18:	f383 8811 	msr	BASEPRI, r3
 8014a1c:	f3bf 8f6f 	isb	sy
 8014a20:	f3bf 8f4f 	dsb	sy
 8014a24:	60fb      	str	r3, [r7, #12]
}
 8014a26:	bf00      	nop
 8014a28:	bf00      	nop
 8014a2a:	e7fd      	b.n	8014a28 <vTaskStartScheduler+0xb4>
}
 8014a2c:	bf00      	nop
 8014a2e:	3718      	adds	r7, #24
 8014a30:	46bd      	mov	sp, r7
 8014a32:	bd80      	pop	{r7, pc}
 8014a34:	08016814 	.word	0x08016814
 8014a38:	080150a9 	.word	0x080150a9
 8014a3c:	24003b90 	.word	0x24003b90
 8014a40:	24003698 	.word	0x24003698
 8014a44:	240020ec 	.word	0x240020ec
 8014a48:	24003b8c 	.word	0x24003b8c
 8014a4c:	24003b78 	.word	0x24003b78
 8014a50:	24003b70 	.word	0x24003b70

08014a54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014a54:	b480      	push	{r7}
 8014a56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014a58:	4b04      	ldr	r3, [pc, #16]	@ (8014a6c <vTaskSuspendAll+0x18>)
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	3301      	adds	r3, #1
 8014a5e:	4a03      	ldr	r2, [pc, #12]	@ (8014a6c <vTaskSuspendAll+0x18>)
 8014a60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014a62:	bf00      	nop
 8014a64:	46bd      	mov	sp, r7
 8014a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a6a:	4770      	bx	lr
 8014a6c:	24003b94 	.word	0x24003b94

08014a70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014a70:	b580      	push	{r7, lr}
 8014a72:	b084      	sub	sp, #16
 8014a74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014a76:	2300      	movs	r3, #0
 8014a78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014a7a:	2300      	movs	r3, #0
 8014a7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014a7e:	4b42      	ldr	r3, [pc, #264]	@ (8014b88 <xTaskResumeAll+0x118>)
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d10b      	bne.n	8014a9e <xTaskResumeAll+0x2e>
	__asm volatile
 8014a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a8a:	f383 8811 	msr	BASEPRI, r3
 8014a8e:	f3bf 8f6f 	isb	sy
 8014a92:	f3bf 8f4f 	dsb	sy
 8014a96:	603b      	str	r3, [r7, #0]
}
 8014a98:	bf00      	nop
 8014a9a:	bf00      	nop
 8014a9c:	e7fd      	b.n	8014a9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014a9e:	f001 fa4b 	bl	8015f38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014aa2:	4b39      	ldr	r3, [pc, #228]	@ (8014b88 <xTaskResumeAll+0x118>)
 8014aa4:	681b      	ldr	r3, [r3, #0]
 8014aa6:	3b01      	subs	r3, #1
 8014aa8:	4a37      	ldr	r2, [pc, #220]	@ (8014b88 <xTaskResumeAll+0x118>)
 8014aaa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014aac:	4b36      	ldr	r3, [pc, #216]	@ (8014b88 <xTaskResumeAll+0x118>)
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d162      	bne.n	8014b7a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014ab4:	4b35      	ldr	r3, [pc, #212]	@ (8014b8c <xTaskResumeAll+0x11c>)
 8014ab6:	681b      	ldr	r3, [r3, #0]
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d05e      	beq.n	8014b7a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014abc:	e02f      	b.n	8014b1e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014abe:	4b34      	ldr	r3, [pc, #208]	@ (8014b90 <xTaskResumeAll+0x120>)
 8014ac0:	68db      	ldr	r3, [r3, #12]
 8014ac2:	68db      	ldr	r3, [r3, #12]
 8014ac4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	3318      	adds	r3, #24
 8014aca:	4618      	mov	r0, r3
 8014acc:	f7fe fc88 	bl	80133e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	3304      	adds	r3, #4
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	f7fe fc83 	bl	80133e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014ada:	68fb      	ldr	r3, [r7, #12]
 8014adc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ade:	4b2d      	ldr	r3, [pc, #180]	@ (8014b94 <xTaskResumeAll+0x124>)
 8014ae0:	681b      	ldr	r3, [r3, #0]
 8014ae2:	429a      	cmp	r2, r3
 8014ae4:	d903      	bls.n	8014aee <xTaskResumeAll+0x7e>
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014aea:	4a2a      	ldr	r2, [pc, #168]	@ (8014b94 <xTaskResumeAll+0x124>)
 8014aec:	6013      	str	r3, [r2, #0]
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014af2:	4613      	mov	r3, r2
 8014af4:	009b      	lsls	r3, r3, #2
 8014af6:	4413      	add	r3, r2
 8014af8:	009b      	lsls	r3, r3, #2
 8014afa:	4a27      	ldr	r2, [pc, #156]	@ (8014b98 <xTaskResumeAll+0x128>)
 8014afc:	441a      	add	r2, r3
 8014afe:	68fb      	ldr	r3, [r7, #12]
 8014b00:	3304      	adds	r3, #4
 8014b02:	4619      	mov	r1, r3
 8014b04:	4610      	mov	r0, r2
 8014b06:	f7fe fc0e 	bl	8013326 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014b0e:	4b23      	ldr	r3, [pc, #140]	@ (8014b9c <xTaskResumeAll+0x12c>)
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014b14:	429a      	cmp	r2, r3
 8014b16:	d302      	bcc.n	8014b1e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8014b18:	4b21      	ldr	r3, [pc, #132]	@ (8014ba0 <xTaskResumeAll+0x130>)
 8014b1a:	2201      	movs	r2, #1
 8014b1c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8014b90 <xTaskResumeAll+0x120>)
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	2b00      	cmp	r3, #0
 8014b24:	d1cb      	bne.n	8014abe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d001      	beq.n	8014b30 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014b2c:	f000 fb78 	bl	8015220 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014b30:	4b1c      	ldr	r3, [pc, #112]	@ (8014ba4 <xTaskResumeAll+0x134>)
 8014b32:	681b      	ldr	r3, [r3, #0]
 8014b34:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d010      	beq.n	8014b5e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014b3c:	f000 f858 	bl	8014bf0 <xTaskIncrementTick>
 8014b40:	4603      	mov	r3, r0
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d002      	beq.n	8014b4c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8014b46:	4b16      	ldr	r3, [pc, #88]	@ (8014ba0 <xTaskResumeAll+0x130>)
 8014b48:	2201      	movs	r2, #1
 8014b4a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	3b01      	subs	r3, #1
 8014b50:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d1f1      	bne.n	8014b3c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8014b58:	4b12      	ldr	r3, [pc, #72]	@ (8014ba4 <xTaskResumeAll+0x134>)
 8014b5a:	2200      	movs	r2, #0
 8014b5c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014b5e:	4b10      	ldr	r3, [pc, #64]	@ (8014ba0 <xTaskResumeAll+0x130>)
 8014b60:	681b      	ldr	r3, [r3, #0]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	d009      	beq.n	8014b7a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014b66:	2301      	movs	r3, #1
 8014b68:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8014b6a:	4b0f      	ldr	r3, [pc, #60]	@ (8014ba8 <xTaskResumeAll+0x138>)
 8014b6c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014b70:	601a      	str	r2, [r3, #0]
 8014b72:	f3bf 8f4f 	dsb	sy
 8014b76:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8014b7a:	f001 fa0f 	bl	8015f9c <vPortExitCritical>

	return xAlreadyYielded;
 8014b7e:	68bb      	ldr	r3, [r7, #8]
}
 8014b80:	4618      	mov	r0, r3
 8014b82:	3710      	adds	r7, #16
 8014b84:	46bd      	mov	sp, r7
 8014b86:	bd80      	pop	{r7, pc}
 8014b88:	24003b94 	.word	0x24003b94
 8014b8c:	24003b6c 	.word	0x24003b6c
 8014b90:	24003b2c 	.word	0x24003b2c
 8014b94:	24003b74 	.word	0x24003b74
 8014b98:	2400369c 	.word	0x2400369c
 8014b9c:	24003698 	.word	0x24003698
 8014ba0:	24003b80 	.word	0x24003b80
 8014ba4:	24003b7c 	.word	0x24003b7c
 8014ba8:	e000ed04 	.word	0xe000ed04

08014bac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014bac:	b480      	push	{r7}
 8014bae:	b083      	sub	sp, #12
 8014bb0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8014bb2:	4b05      	ldr	r3, [pc, #20]	@ (8014bc8 <xTaskGetTickCount+0x1c>)
 8014bb4:	681b      	ldr	r3, [r3, #0]
 8014bb6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8014bb8:	687b      	ldr	r3, [r7, #4]
}
 8014bba:	4618      	mov	r0, r3
 8014bbc:	370c      	adds	r7, #12
 8014bbe:	46bd      	mov	sp, r7
 8014bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bc4:	4770      	bx	lr
 8014bc6:	bf00      	nop
 8014bc8:	24003b70 	.word	0x24003b70

08014bcc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8014bcc:	b580      	push	{r7, lr}
 8014bce:	b082      	sub	sp, #8
 8014bd0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014bd2:	f001 fa91 	bl	80160f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8014bda:	4b04      	ldr	r3, [pc, #16]	@ (8014bec <xTaskGetTickCountFromISR+0x20>)
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014be0:	683b      	ldr	r3, [r7, #0]
}
 8014be2:	4618      	mov	r0, r3
 8014be4:	3708      	adds	r7, #8
 8014be6:	46bd      	mov	sp, r7
 8014be8:	bd80      	pop	{r7, pc}
 8014bea:	bf00      	nop
 8014bec:	24003b70 	.word	0x24003b70

08014bf0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014bf0:	b580      	push	{r7, lr}
 8014bf2:	b086      	sub	sp, #24
 8014bf4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8014d38 <xTaskIncrementTick+0x148>)
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	f040 8090 	bne.w	8014d24 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014c04:	4b4d      	ldr	r3, [pc, #308]	@ (8014d3c <xTaskIncrementTick+0x14c>)
 8014c06:	681b      	ldr	r3, [r3, #0]
 8014c08:	3301      	adds	r3, #1
 8014c0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014c0c:	4a4b      	ldr	r2, [pc, #300]	@ (8014d3c <xTaskIncrementTick+0x14c>)
 8014c0e:	693b      	ldr	r3, [r7, #16]
 8014c10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014c12:	693b      	ldr	r3, [r7, #16]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	d121      	bne.n	8014c5c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8014c18:	4b49      	ldr	r3, [pc, #292]	@ (8014d40 <xTaskIncrementTick+0x150>)
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	681b      	ldr	r3, [r3, #0]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d00b      	beq.n	8014c3a <xTaskIncrementTick+0x4a>
	__asm volatile
 8014c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c26:	f383 8811 	msr	BASEPRI, r3
 8014c2a:	f3bf 8f6f 	isb	sy
 8014c2e:	f3bf 8f4f 	dsb	sy
 8014c32:	603b      	str	r3, [r7, #0]
}
 8014c34:	bf00      	nop
 8014c36:	bf00      	nop
 8014c38:	e7fd      	b.n	8014c36 <xTaskIncrementTick+0x46>
 8014c3a:	4b41      	ldr	r3, [pc, #260]	@ (8014d40 <xTaskIncrementTick+0x150>)
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	60fb      	str	r3, [r7, #12]
 8014c40:	4b40      	ldr	r3, [pc, #256]	@ (8014d44 <xTaskIncrementTick+0x154>)
 8014c42:	681b      	ldr	r3, [r3, #0]
 8014c44:	4a3e      	ldr	r2, [pc, #248]	@ (8014d40 <xTaskIncrementTick+0x150>)
 8014c46:	6013      	str	r3, [r2, #0]
 8014c48:	4a3e      	ldr	r2, [pc, #248]	@ (8014d44 <xTaskIncrementTick+0x154>)
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	6013      	str	r3, [r2, #0]
 8014c4e:	4b3e      	ldr	r3, [pc, #248]	@ (8014d48 <xTaskIncrementTick+0x158>)
 8014c50:	681b      	ldr	r3, [r3, #0]
 8014c52:	3301      	adds	r3, #1
 8014c54:	4a3c      	ldr	r2, [pc, #240]	@ (8014d48 <xTaskIncrementTick+0x158>)
 8014c56:	6013      	str	r3, [r2, #0]
 8014c58:	f000 fae2 	bl	8015220 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014c5c:	4b3b      	ldr	r3, [pc, #236]	@ (8014d4c <xTaskIncrementTick+0x15c>)
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	693a      	ldr	r2, [r7, #16]
 8014c62:	429a      	cmp	r2, r3
 8014c64:	d349      	bcc.n	8014cfa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014c66:	4b36      	ldr	r3, [pc, #216]	@ (8014d40 <xTaskIncrementTick+0x150>)
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d104      	bne.n	8014c7a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c70:	4b36      	ldr	r3, [pc, #216]	@ (8014d4c <xTaskIncrementTick+0x15c>)
 8014c72:	f04f 32ff 	mov.w	r2, #4294967295
 8014c76:	601a      	str	r2, [r3, #0]
					break;
 8014c78:	e03f      	b.n	8014cfa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014c7a:	4b31      	ldr	r3, [pc, #196]	@ (8014d40 <xTaskIncrementTick+0x150>)
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	68db      	ldr	r3, [r3, #12]
 8014c80:	68db      	ldr	r3, [r3, #12]
 8014c82:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014c84:	68bb      	ldr	r3, [r7, #8]
 8014c86:	685b      	ldr	r3, [r3, #4]
 8014c88:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014c8a:	693a      	ldr	r2, [r7, #16]
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	429a      	cmp	r2, r3
 8014c90:	d203      	bcs.n	8014c9a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014c92:	4a2e      	ldr	r2, [pc, #184]	@ (8014d4c <xTaskIncrementTick+0x15c>)
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014c98:	e02f      	b.n	8014cfa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014c9a:	68bb      	ldr	r3, [r7, #8]
 8014c9c:	3304      	adds	r3, #4
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7fe fb9e 	bl	80133e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014ca4:	68bb      	ldr	r3, [r7, #8]
 8014ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d004      	beq.n	8014cb6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014cac:	68bb      	ldr	r3, [r7, #8]
 8014cae:	3318      	adds	r3, #24
 8014cb0:	4618      	mov	r0, r3
 8014cb2:	f7fe fb95 	bl	80133e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014cb6:	68bb      	ldr	r3, [r7, #8]
 8014cb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cba:	4b25      	ldr	r3, [pc, #148]	@ (8014d50 <xTaskIncrementTick+0x160>)
 8014cbc:	681b      	ldr	r3, [r3, #0]
 8014cbe:	429a      	cmp	r2, r3
 8014cc0:	d903      	bls.n	8014cca <xTaskIncrementTick+0xda>
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cc6:	4a22      	ldr	r2, [pc, #136]	@ (8014d50 <xTaskIncrementTick+0x160>)
 8014cc8:	6013      	str	r3, [r2, #0]
 8014cca:	68bb      	ldr	r3, [r7, #8]
 8014ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cce:	4613      	mov	r3, r2
 8014cd0:	009b      	lsls	r3, r3, #2
 8014cd2:	4413      	add	r3, r2
 8014cd4:	009b      	lsls	r3, r3, #2
 8014cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8014d54 <xTaskIncrementTick+0x164>)
 8014cd8:	441a      	add	r2, r3
 8014cda:	68bb      	ldr	r3, [r7, #8]
 8014cdc:	3304      	adds	r3, #4
 8014cde:	4619      	mov	r1, r3
 8014ce0:	4610      	mov	r0, r2
 8014ce2:	f7fe fb20 	bl	8013326 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014ce6:	68bb      	ldr	r3, [r7, #8]
 8014ce8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014cea:	4b1b      	ldr	r3, [pc, #108]	@ (8014d58 <xTaskIncrementTick+0x168>)
 8014cec:	681b      	ldr	r3, [r3, #0]
 8014cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cf0:	429a      	cmp	r2, r3
 8014cf2:	d3b8      	bcc.n	8014c66 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8014cf4:	2301      	movs	r3, #1
 8014cf6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014cf8:	e7b5      	b.n	8014c66 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8014cfa:	4b17      	ldr	r3, [pc, #92]	@ (8014d58 <xTaskIncrementTick+0x168>)
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d00:	4914      	ldr	r1, [pc, #80]	@ (8014d54 <xTaskIncrementTick+0x164>)
 8014d02:	4613      	mov	r3, r2
 8014d04:	009b      	lsls	r3, r3, #2
 8014d06:	4413      	add	r3, r2
 8014d08:	009b      	lsls	r3, r3, #2
 8014d0a:	440b      	add	r3, r1
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	2b01      	cmp	r3, #1
 8014d10:	d901      	bls.n	8014d16 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8014d12:	2301      	movs	r3, #1
 8014d14:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8014d16:	4b11      	ldr	r3, [pc, #68]	@ (8014d5c <xTaskIncrementTick+0x16c>)
 8014d18:	681b      	ldr	r3, [r3, #0]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d007      	beq.n	8014d2e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8014d1e:	2301      	movs	r3, #1
 8014d20:	617b      	str	r3, [r7, #20]
 8014d22:	e004      	b.n	8014d2e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014d24:	4b0e      	ldr	r3, [pc, #56]	@ (8014d60 <xTaskIncrementTick+0x170>)
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	3301      	adds	r3, #1
 8014d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8014d60 <xTaskIncrementTick+0x170>)
 8014d2c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8014d2e:	697b      	ldr	r3, [r7, #20]
}
 8014d30:	4618      	mov	r0, r3
 8014d32:	3718      	adds	r7, #24
 8014d34:	46bd      	mov	sp, r7
 8014d36:	bd80      	pop	{r7, pc}
 8014d38:	24003b94 	.word	0x24003b94
 8014d3c:	24003b70 	.word	0x24003b70
 8014d40:	24003b24 	.word	0x24003b24
 8014d44:	24003b28 	.word	0x24003b28
 8014d48:	24003b84 	.word	0x24003b84
 8014d4c:	24003b8c 	.word	0x24003b8c
 8014d50:	24003b74 	.word	0x24003b74
 8014d54:	2400369c 	.word	0x2400369c
 8014d58:	24003698 	.word	0x24003698
 8014d5c:	24003b80 	.word	0x24003b80
 8014d60:	24003b7c 	.word	0x24003b7c

08014d64 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014d64:	b480      	push	{r7}
 8014d66:	b085      	sub	sp, #20
 8014d68:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014d6a:	4b2b      	ldr	r3, [pc, #172]	@ (8014e18 <vTaskSwitchContext+0xb4>)
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	2b00      	cmp	r3, #0
 8014d70:	d003      	beq.n	8014d7a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014d72:	4b2a      	ldr	r3, [pc, #168]	@ (8014e1c <vTaskSwitchContext+0xb8>)
 8014d74:	2201      	movs	r2, #1
 8014d76:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014d78:	e047      	b.n	8014e0a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8014d7a:	4b28      	ldr	r3, [pc, #160]	@ (8014e1c <vTaskSwitchContext+0xb8>)
 8014d7c:	2200      	movs	r2, #0
 8014d7e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014d80:	4b27      	ldr	r3, [pc, #156]	@ (8014e20 <vTaskSwitchContext+0xbc>)
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	60fb      	str	r3, [r7, #12]
 8014d86:	e011      	b.n	8014dac <vTaskSwitchContext+0x48>
 8014d88:	68fb      	ldr	r3, [r7, #12]
 8014d8a:	2b00      	cmp	r3, #0
 8014d8c:	d10b      	bne.n	8014da6 <vTaskSwitchContext+0x42>
	__asm volatile
 8014d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d92:	f383 8811 	msr	BASEPRI, r3
 8014d96:	f3bf 8f6f 	isb	sy
 8014d9a:	f3bf 8f4f 	dsb	sy
 8014d9e:	607b      	str	r3, [r7, #4]
}
 8014da0:	bf00      	nop
 8014da2:	bf00      	nop
 8014da4:	e7fd      	b.n	8014da2 <vTaskSwitchContext+0x3e>
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	3b01      	subs	r3, #1
 8014daa:	60fb      	str	r3, [r7, #12]
 8014dac:	491d      	ldr	r1, [pc, #116]	@ (8014e24 <vTaskSwitchContext+0xc0>)
 8014dae:	68fa      	ldr	r2, [r7, #12]
 8014db0:	4613      	mov	r3, r2
 8014db2:	009b      	lsls	r3, r3, #2
 8014db4:	4413      	add	r3, r2
 8014db6:	009b      	lsls	r3, r3, #2
 8014db8:	440b      	add	r3, r1
 8014dba:	681b      	ldr	r3, [r3, #0]
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	d0e3      	beq.n	8014d88 <vTaskSwitchContext+0x24>
 8014dc0:	68fa      	ldr	r2, [r7, #12]
 8014dc2:	4613      	mov	r3, r2
 8014dc4:	009b      	lsls	r3, r3, #2
 8014dc6:	4413      	add	r3, r2
 8014dc8:	009b      	lsls	r3, r3, #2
 8014dca:	4a16      	ldr	r2, [pc, #88]	@ (8014e24 <vTaskSwitchContext+0xc0>)
 8014dcc:	4413      	add	r3, r2
 8014dce:	60bb      	str	r3, [r7, #8]
 8014dd0:	68bb      	ldr	r3, [r7, #8]
 8014dd2:	685b      	ldr	r3, [r3, #4]
 8014dd4:	685a      	ldr	r2, [r3, #4]
 8014dd6:	68bb      	ldr	r3, [r7, #8]
 8014dd8:	605a      	str	r2, [r3, #4]
 8014dda:	68bb      	ldr	r3, [r7, #8]
 8014ddc:	685a      	ldr	r2, [r3, #4]
 8014dde:	68bb      	ldr	r3, [r7, #8]
 8014de0:	3308      	adds	r3, #8
 8014de2:	429a      	cmp	r2, r3
 8014de4:	d104      	bne.n	8014df0 <vTaskSwitchContext+0x8c>
 8014de6:	68bb      	ldr	r3, [r7, #8]
 8014de8:	685b      	ldr	r3, [r3, #4]
 8014dea:	685a      	ldr	r2, [r3, #4]
 8014dec:	68bb      	ldr	r3, [r7, #8]
 8014dee:	605a      	str	r2, [r3, #4]
 8014df0:	68bb      	ldr	r3, [r7, #8]
 8014df2:	685b      	ldr	r3, [r3, #4]
 8014df4:	68db      	ldr	r3, [r3, #12]
 8014df6:	4a0c      	ldr	r2, [pc, #48]	@ (8014e28 <vTaskSwitchContext+0xc4>)
 8014df8:	6013      	str	r3, [r2, #0]
 8014dfa:	4a09      	ldr	r2, [pc, #36]	@ (8014e20 <vTaskSwitchContext+0xbc>)
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014e00:	4b09      	ldr	r3, [pc, #36]	@ (8014e28 <vTaskSwitchContext+0xc4>)
 8014e02:	681b      	ldr	r3, [r3, #0]
 8014e04:	3354      	adds	r3, #84	@ 0x54
 8014e06:	4a09      	ldr	r2, [pc, #36]	@ (8014e2c <vTaskSwitchContext+0xc8>)
 8014e08:	6013      	str	r3, [r2, #0]
}
 8014e0a:	bf00      	nop
 8014e0c:	3714      	adds	r7, #20
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e14:	4770      	bx	lr
 8014e16:	bf00      	nop
 8014e18:	24003b94 	.word	0x24003b94
 8014e1c:	24003b80 	.word	0x24003b80
 8014e20:	24003b74 	.word	0x24003b74
 8014e24:	2400369c 	.word	0x2400369c
 8014e28:	24003698 	.word	0x24003698
 8014e2c:	240020ec 	.word	0x240020ec

08014e30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014e30:	b580      	push	{r7, lr}
 8014e32:	b084      	sub	sp, #16
 8014e34:	af00      	add	r7, sp, #0
 8014e36:	6078      	str	r0, [r7, #4]
 8014e38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d10b      	bne.n	8014e58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8014e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e44:	f383 8811 	msr	BASEPRI, r3
 8014e48:	f3bf 8f6f 	isb	sy
 8014e4c:	f3bf 8f4f 	dsb	sy
 8014e50:	60fb      	str	r3, [r7, #12]
}
 8014e52:	bf00      	nop
 8014e54:	bf00      	nop
 8014e56:	e7fd      	b.n	8014e54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014e58:	4b07      	ldr	r3, [pc, #28]	@ (8014e78 <vTaskPlaceOnEventList+0x48>)
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	3318      	adds	r3, #24
 8014e5e:	4619      	mov	r1, r3
 8014e60:	6878      	ldr	r0, [r7, #4]
 8014e62:	f7fe fa84 	bl	801336e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014e66:	2101      	movs	r1, #1
 8014e68:	6838      	ldr	r0, [r7, #0]
 8014e6a:	f000 fb87 	bl	801557c <prvAddCurrentTaskToDelayedList>
}
 8014e6e:	bf00      	nop
 8014e70:	3710      	adds	r7, #16
 8014e72:	46bd      	mov	sp, r7
 8014e74:	bd80      	pop	{r7, pc}
 8014e76:	bf00      	nop
 8014e78:	24003698 	.word	0x24003698

08014e7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014e7c:	b580      	push	{r7, lr}
 8014e7e:	b086      	sub	sp, #24
 8014e80:	af00      	add	r7, sp, #0
 8014e82:	60f8      	str	r0, [r7, #12]
 8014e84:	60b9      	str	r1, [r7, #8]
 8014e86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	2b00      	cmp	r3, #0
 8014e8c:	d10b      	bne.n	8014ea6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8014e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e92:	f383 8811 	msr	BASEPRI, r3
 8014e96:	f3bf 8f6f 	isb	sy
 8014e9a:	f3bf 8f4f 	dsb	sy
 8014e9e:	617b      	str	r3, [r7, #20]
}
 8014ea0:	bf00      	nop
 8014ea2:	bf00      	nop
 8014ea4:	e7fd      	b.n	8014ea2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8014ed0 <vTaskPlaceOnEventListRestricted+0x54>)
 8014ea8:	681b      	ldr	r3, [r3, #0]
 8014eaa:	3318      	adds	r3, #24
 8014eac:	4619      	mov	r1, r3
 8014eae:	68f8      	ldr	r0, [r7, #12]
 8014eb0:	f7fe fa39 	bl	8013326 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d002      	beq.n	8014ec0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8014eba:	f04f 33ff 	mov.w	r3, #4294967295
 8014ebe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014ec0:	6879      	ldr	r1, [r7, #4]
 8014ec2:	68b8      	ldr	r0, [r7, #8]
 8014ec4:	f000 fb5a 	bl	801557c <prvAddCurrentTaskToDelayedList>
	}
 8014ec8:	bf00      	nop
 8014eca:	3718      	adds	r7, #24
 8014ecc:	46bd      	mov	sp, r7
 8014ece:	bd80      	pop	{r7, pc}
 8014ed0:	24003698 	.word	0x24003698

08014ed4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014ed4:	b580      	push	{r7, lr}
 8014ed6:	b086      	sub	sp, #24
 8014ed8:	af00      	add	r7, sp, #0
 8014eda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	68db      	ldr	r3, [r3, #12]
 8014ee0:	68db      	ldr	r3, [r3, #12]
 8014ee2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014ee4:	693b      	ldr	r3, [r7, #16]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	d10b      	bne.n	8014f02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8014eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014eee:	f383 8811 	msr	BASEPRI, r3
 8014ef2:	f3bf 8f6f 	isb	sy
 8014ef6:	f3bf 8f4f 	dsb	sy
 8014efa:	60fb      	str	r3, [r7, #12]
}
 8014efc:	bf00      	nop
 8014efe:	bf00      	nop
 8014f00:	e7fd      	b.n	8014efe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014f02:	693b      	ldr	r3, [r7, #16]
 8014f04:	3318      	adds	r3, #24
 8014f06:	4618      	mov	r0, r3
 8014f08:	f7fe fa6a 	bl	80133e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8014f84 <xTaskRemoveFromEventList+0xb0>)
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	2b00      	cmp	r3, #0
 8014f12:	d11d      	bne.n	8014f50 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014f14:	693b      	ldr	r3, [r7, #16]
 8014f16:	3304      	adds	r3, #4
 8014f18:	4618      	mov	r0, r3
 8014f1a:	f7fe fa61 	bl	80133e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014f1e:	693b      	ldr	r3, [r7, #16]
 8014f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f22:	4b19      	ldr	r3, [pc, #100]	@ (8014f88 <xTaskRemoveFromEventList+0xb4>)
 8014f24:	681b      	ldr	r3, [r3, #0]
 8014f26:	429a      	cmp	r2, r3
 8014f28:	d903      	bls.n	8014f32 <xTaskRemoveFromEventList+0x5e>
 8014f2a:	693b      	ldr	r3, [r7, #16]
 8014f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f2e:	4a16      	ldr	r2, [pc, #88]	@ (8014f88 <xTaskRemoveFromEventList+0xb4>)
 8014f30:	6013      	str	r3, [r2, #0]
 8014f32:	693b      	ldr	r3, [r7, #16]
 8014f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f36:	4613      	mov	r3, r2
 8014f38:	009b      	lsls	r3, r3, #2
 8014f3a:	4413      	add	r3, r2
 8014f3c:	009b      	lsls	r3, r3, #2
 8014f3e:	4a13      	ldr	r2, [pc, #76]	@ (8014f8c <xTaskRemoveFromEventList+0xb8>)
 8014f40:	441a      	add	r2, r3
 8014f42:	693b      	ldr	r3, [r7, #16]
 8014f44:	3304      	adds	r3, #4
 8014f46:	4619      	mov	r1, r3
 8014f48:	4610      	mov	r0, r2
 8014f4a:	f7fe f9ec 	bl	8013326 <vListInsertEnd>
 8014f4e:	e005      	b.n	8014f5c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014f50:	693b      	ldr	r3, [r7, #16]
 8014f52:	3318      	adds	r3, #24
 8014f54:	4619      	mov	r1, r3
 8014f56:	480e      	ldr	r0, [pc, #56]	@ (8014f90 <xTaskRemoveFromEventList+0xbc>)
 8014f58:	f7fe f9e5 	bl	8013326 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014f5c:	693b      	ldr	r3, [r7, #16]
 8014f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014f60:	4b0c      	ldr	r3, [pc, #48]	@ (8014f94 <xTaskRemoveFromEventList+0xc0>)
 8014f62:	681b      	ldr	r3, [r3, #0]
 8014f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014f66:	429a      	cmp	r2, r3
 8014f68:	d905      	bls.n	8014f76 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014f6a:	2301      	movs	r3, #1
 8014f6c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8014f98 <xTaskRemoveFromEventList+0xc4>)
 8014f70:	2201      	movs	r2, #1
 8014f72:	601a      	str	r2, [r3, #0]
 8014f74:	e001      	b.n	8014f7a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8014f76:	2300      	movs	r3, #0
 8014f78:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014f7a:	697b      	ldr	r3, [r7, #20]
}
 8014f7c:	4618      	mov	r0, r3
 8014f7e:	3718      	adds	r7, #24
 8014f80:	46bd      	mov	sp, r7
 8014f82:	bd80      	pop	{r7, pc}
 8014f84:	24003b94 	.word	0x24003b94
 8014f88:	24003b74 	.word	0x24003b74
 8014f8c:	2400369c 	.word	0x2400369c
 8014f90:	24003b2c 	.word	0x24003b2c
 8014f94:	24003698 	.word	0x24003698
 8014f98:	24003b80 	.word	0x24003b80

08014f9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014f9c:	b480      	push	{r7}
 8014f9e:	b083      	sub	sp, #12
 8014fa0:	af00      	add	r7, sp, #0
 8014fa2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014fa4:	4b06      	ldr	r3, [pc, #24]	@ (8014fc0 <vTaskInternalSetTimeOutState+0x24>)
 8014fa6:	681a      	ldr	r2, [r3, #0]
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014fac:	4b05      	ldr	r3, [pc, #20]	@ (8014fc4 <vTaskInternalSetTimeOutState+0x28>)
 8014fae:	681a      	ldr	r2, [r3, #0]
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	605a      	str	r2, [r3, #4]
}
 8014fb4:	bf00      	nop
 8014fb6:	370c      	adds	r7, #12
 8014fb8:	46bd      	mov	sp, r7
 8014fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fbe:	4770      	bx	lr
 8014fc0:	24003b84 	.word	0x24003b84
 8014fc4:	24003b70 	.word	0x24003b70

08014fc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014fc8:	b580      	push	{r7, lr}
 8014fca:	b088      	sub	sp, #32
 8014fcc:	af00      	add	r7, sp, #0
 8014fce:	6078      	str	r0, [r7, #4]
 8014fd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	2b00      	cmp	r3, #0
 8014fd6:	d10b      	bne.n	8014ff0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8014fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014fdc:	f383 8811 	msr	BASEPRI, r3
 8014fe0:	f3bf 8f6f 	isb	sy
 8014fe4:	f3bf 8f4f 	dsb	sy
 8014fe8:	613b      	str	r3, [r7, #16]
}
 8014fea:	bf00      	nop
 8014fec:	bf00      	nop
 8014fee:	e7fd      	b.n	8014fec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014ff0:	683b      	ldr	r3, [r7, #0]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d10b      	bne.n	801500e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8014ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ffa:	f383 8811 	msr	BASEPRI, r3
 8014ffe:	f3bf 8f6f 	isb	sy
 8015002:	f3bf 8f4f 	dsb	sy
 8015006:	60fb      	str	r3, [r7, #12]
}
 8015008:	bf00      	nop
 801500a:	bf00      	nop
 801500c:	e7fd      	b.n	801500a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801500e:	f000 ff93 	bl	8015f38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8015012:	4b1d      	ldr	r3, [pc, #116]	@ (8015088 <xTaskCheckForTimeOut+0xc0>)
 8015014:	681b      	ldr	r3, [r3, #0]
 8015016:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015018:	687b      	ldr	r3, [r7, #4]
 801501a:	685b      	ldr	r3, [r3, #4]
 801501c:	69ba      	ldr	r2, [r7, #24]
 801501e:	1ad3      	subs	r3, r2, r3
 8015020:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8015022:	683b      	ldr	r3, [r7, #0]
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	f1b3 3fff 	cmp.w	r3, #4294967295
 801502a:	d102      	bne.n	8015032 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801502c:	2300      	movs	r3, #0
 801502e:	61fb      	str	r3, [r7, #28]
 8015030:	e023      	b.n	801507a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	681a      	ldr	r2, [r3, #0]
 8015036:	4b15      	ldr	r3, [pc, #84]	@ (801508c <xTaskCheckForTimeOut+0xc4>)
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	429a      	cmp	r2, r3
 801503c:	d007      	beq.n	801504e <xTaskCheckForTimeOut+0x86>
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	685b      	ldr	r3, [r3, #4]
 8015042:	69ba      	ldr	r2, [r7, #24]
 8015044:	429a      	cmp	r2, r3
 8015046:	d302      	bcc.n	801504e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015048:	2301      	movs	r3, #1
 801504a:	61fb      	str	r3, [r7, #28]
 801504c:	e015      	b.n	801507a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801504e:	683b      	ldr	r3, [r7, #0]
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	697a      	ldr	r2, [r7, #20]
 8015054:	429a      	cmp	r2, r3
 8015056:	d20b      	bcs.n	8015070 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8015058:	683b      	ldr	r3, [r7, #0]
 801505a:	681a      	ldr	r2, [r3, #0]
 801505c:	697b      	ldr	r3, [r7, #20]
 801505e:	1ad2      	subs	r2, r2, r3
 8015060:	683b      	ldr	r3, [r7, #0]
 8015062:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8015064:	6878      	ldr	r0, [r7, #4]
 8015066:	f7ff ff99 	bl	8014f9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801506a:	2300      	movs	r3, #0
 801506c:	61fb      	str	r3, [r7, #28]
 801506e:	e004      	b.n	801507a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8015070:	683b      	ldr	r3, [r7, #0]
 8015072:	2200      	movs	r2, #0
 8015074:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8015076:	2301      	movs	r3, #1
 8015078:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801507a:	f000 ff8f 	bl	8015f9c <vPortExitCritical>

	return xReturn;
 801507e:	69fb      	ldr	r3, [r7, #28]
}
 8015080:	4618      	mov	r0, r3
 8015082:	3720      	adds	r7, #32
 8015084:	46bd      	mov	sp, r7
 8015086:	bd80      	pop	{r7, pc}
 8015088:	24003b70 	.word	0x24003b70
 801508c:	24003b84 	.word	0x24003b84

08015090 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8015090:	b480      	push	{r7}
 8015092:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8015094:	4b03      	ldr	r3, [pc, #12]	@ (80150a4 <vTaskMissedYield+0x14>)
 8015096:	2201      	movs	r2, #1
 8015098:	601a      	str	r2, [r3, #0]
}
 801509a:	bf00      	nop
 801509c:	46bd      	mov	sp, r7
 801509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a2:	4770      	bx	lr
 80150a4:	24003b80 	.word	0x24003b80

080150a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80150a8:	b580      	push	{r7, lr}
 80150aa:	b082      	sub	sp, #8
 80150ac:	af00      	add	r7, sp, #0
 80150ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80150b0:	f000 f852 	bl	8015158 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80150b4:	4b06      	ldr	r3, [pc, #24]	@ (80150d0 <prvIdleTask+0x28>)
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	2b01      	cmp	r3, #1
 80150ba:	d9f9      	bls.n	80150b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80150bc:	4b05      	ldr	r3, [pc, #20]	@ (80150d4 <prvIdleTask+0x2c>)
 80150be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150c2:	601a      	str	r2, [r3, #0]
 80150c4:	f3bf 8f4f 	dsb	sy
 80150c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80150cc:	e7f0      	b.n	80150b0 <prvIdleTask+0x8>
 80150ce:	bf00      	nop
 80150d0:	2400369c 	.word	0x2400369c
 80150d4:	e000ed04 	.word	0xe000ed04

080150d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80150d8:	b580      	push	{r7, lr}
 80150da:	b082      	sub	sp, #8
 80150dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80150de:	2300      	movs	r3, #0
 80150e0:	607b      	str	r3, [r7, #4]
 80150e2:	e00c      	b.n	80150fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80150e4:	687a      	ldr	r2, [r7, #4]
 80150e6:	4613      	mov	r3, r2
 80150e8:	009b      	lsls	r3, r3, #2
 80150ea:	4413      	add	r3, r2
 80150ec:	009b      	lsls	r3, r3, #2
 80150ee:	4a12      	ldr	r2, [pc, #72]	@ (8015138 <prvInitialiseTaskLists+0x60>)
 80150f0:	4413      	add	r3, r2
 80150f2:	4618      	mov	r0, r3
 80150f4:	f7fe f8ea 	bl	80132cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	3301      	adds	r3, #1
 80150fc:	607b      	str	r3, [r7, #4]
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	2b37      	cmp	r3, #55	@ 0x37
 8015102:	d9ef      	bls.n	80150e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8015104:	480d      	ldr	r0, [pc, #52]	@ (801513c <prvInitialiseTaskLists+0x64>)
 8015106:	f7fe f8e1 	bl	80132cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801510a:	480d      	ldr	r0, [pc, #52]	@ (8015140 <prvInitialiseTaskLists+0x68>)
 801510c:	f7fe f8de 	bl	80132cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015110:	480c      	ldr	r0, [pc, #48]	@ (8015144 <prvInitialiseTaskLists+0x6c>)
 8015112:	f7fe f8db 	bl	80132cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8015116:	480c      	ldr	r0, [pc, #48]	@ (8015148 <prvInitialiseTaskLists+0x70>)
 8015118:	f7fe f8d8 	bl	80132cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801511c:	480b      	ldr	r0, [pc, #44]	@ (801514c <prvInitialiseTaskLists+0x74>)
 801511e:	f7fe f8d5 	bl	80132cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8015122:	4b0b      	ldr	r3, [pc, #44]	@ (8015150 <prvInitialiseTaskLists+0x78>)
 8015124:	4a05      	ldr	r2, [pc, #20]	@ (801513c <prvInitialiseTaskLists+0x64>)
 8015126:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015128:	4b0a      	ldr	r3, [pc, #40]	@ (8015154 <prvInitialiseTaskLists+0x7c>)
 801512a:	4a05      	ldr	r2, [pc, #20]	@ (8015140 <prvInitialiseTaskLists+0x68>)
 801512c:	601a      	str	r2, [r3, #0]
}
 801512e:	bf00      	nop
 8015130:	3708      	adds	r7, #8
 8015132:	46bd      	mov	sp, r7
 8015134:	bd80      	pop	{r7, pc}
 8015136:	bf00      	nop
 8015138:	2400369c 	.word	0x2400369c
 801513c:	24003afc 	.word	0x24003afc
 8015140:	24003b10 	.word	0x24003b10
 8015144:	24003b2c 	.word	0x24003b2c
 8015148:	24003b40 	.word	0x24003b40
 801514c:	24003b58 	.word	0x24003b58
 8015150:	24003b24 	.word	0x24003b24
 8015154:	24003b28 	.word	0x24003b28

08015158 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8015158:	b580      	push	{r7, lr}
 801515a:	b082      	sub	sp, #8
 801515c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801515e:	e019      	b.n	8015194 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8015160:	f000 feea 	bl	8015f38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015164:	4b10      	ldr	r3, [pc, #64]	@ (80151a8 <prvCheckTasksWaitingTermination+0x50>)
 8015166:	68db      	ldr	r3, [r3, #12]
 8015168:	68db      	ldr	r3, [r3, #12]
 801516a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	3304      	adds	r3, #4
 8015170:	4618      	mov	r0, r3
 8015172:	f7fe f935 	bl	80133e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8015176:	4b0d      	ldr	r3, [pc, #52]	@ (80151ac <prvCheckTasksWaitingTermination+0x54>)
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	3b01      	subs	r3, #1
 801517c:	4a0b      	ldr	r2, [pc, #44]	@ (80151ac <prvCheckTasksWaitingTermination+0x54>)
 801517e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8015180:	4b0b      	ldr	r3, [pc, #44]	@ (80151b0 <prvCheckTasksWaitingTermination+0x58>)
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	3b01      	subs	r3, #1
 8015186:	4a0a      	ldr	r2, [pc, #40]	@ (80151b0 <prvCheckTasksWaitingTermination+0x58>)
 8015188:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801518a:	f000 ff07 	bl	8015f9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	f000 f810 	bl	80151b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8015194:	4b06      	ldr	r3, [pc, #24]	@ (80151b0 <prvCheckTasksWaitingTermination+0x58>)
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d1e1      	bne.n	8015160 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801519c:	bf00      	nop
 801519e:	bf00      	nop
 80151a0:	3708      	adds	r7, #8
 80151a2:	46bd      	mov	sp, r7
 80151a4:	bd80      	pop	{r7, pc}
 80151a6:	bf00      	nop
 80151a8:	24003b40 	.word	0x24003b40
 80151ac:	24003b6c 	.word	0x24003b6c
 80151b0:	24003b54 	.word	0x24003b54

080151b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80151b4:	b580      	push	{r7, lr}
 80151b6:	b084      	sub	sp, #16
 80151b8:	af00      	add	r7, sp, #0
 80151ba:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80151bc:	687b      	ldr	r3, [r7, #4]
 80151be:	3354      	adds	r3, #84	@ 0x54
 80151c0:	4618      	mov	r0, r3
 80151c2:	f001 f9d1 	bl	8016568 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80151c6:	687b      	ldr	r3, [r7, #4]
 80151c8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80151cc:	2b00      	cmp	r3, #0
 80151ce:	d108      	bne.n	80151e2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80151d4:	4618      	mov	r0, r3
 80151d6:	f001 f89f 	bl	8016318 <vPortFree>
				vPortFree( pxTCB );
 80151da:	6878      	ldr	r0, [r7, #4]
 80151dc:	f001 f89c 	bl	8016318 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80151e0:	e019      	b.n	8015216 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80151e2:	687b      	ldr	r3, [r7, #4]
 80151e4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80151e8:	2b01      	cmp	r3, #1
 80151ea:	d103      	bne.n	80151f4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80151ec:	6878      	ldr	r0, [r7, #4]
 80151ee:	f001 f893 	bl	8016318 <vPortFree>
	}
 80151f2:	e010      	b.n	8015216 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80151fa:	2b02      	cmp	r3, #2
 80151fc:	d00b      	beq.n	8015216 <prvDeleteTCB+0x62>
	__asm volatile
 80151fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015202:	f383 8811 	msr	BASEPRI, r3
 8015206:	f3bf 8f6f 	isb	sy
 801520a:	f3bf 8f4f 	dsb	sy
 801520e:	60fb      	str	r3, [r7, #12]
}
 8015210:	bf00      	nop
 8015212:	bf00      	nop
 8015214:	e7fd      	b.n	8015212 <prvDeleteTCB+0x5e>
	}
 8015216:	bf00      	nop
 8015218:	3710      	adds	r7, #16
 801521a:	46bd      	mov	sp, r7
 801521c:	bd80      	pop	{r7, pc}
	...

08015220 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015220:	b480      	push	{r7}
 8015222:	b083      	sub	sp, #12
 8015224:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015226:	4b0c      	ldr	r3, [pc, #48]	@ (8015258 <prvResetNextTaskUnblockTime+0x38>)
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	2b00      	cmp	r3, #0
 801522e:	d104      	bne.n	801523a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015230:	4b0a      	ldr	r3, [pc, #40]	@ (801525c <prvResetNextTaskUnblockTime+0x3c>)
 8015232:	f04f 32ff 	mov.w	r2, #4294967295
 8015236:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015238:	e008      	b.n	801524c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801523a:	4b07      	ldr	r3, [pc, #28]	@ (8015258 <prvResetNextTaskUnblockTime+0x38>)
 801523c:	681b      	ldr	r3, [r3, #0]
 801523e:	68db      	ldr	r3, [r3, #12]
 8015240:	68db      	ldr	r3, [r3, #12]
 8015242:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	685b      	ldr	r3, [r3, #4]
 8015248:	4a04      	ldr	r2, [pc, #16]	@ (801525c <prvResetNextTaskUnblockTime+0x3c>)
 801524a:	6013      	str	r3, [r2, #0]
}
 801524c:	bf00      	nop
 801524e:	370c      	adds	r7, #12
 8015250:	46bd      	mov	sp, r7
 8015252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015256:	4770      	bx	lr
 8015258:	24003b24 	.word	0x24003b24
 801525c:	24003b8c 	.word	0x24003b8c

08015260 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8015260:	b480      	push	{r7}
 8015262:	b083      	sub	sp, #12
 8015264:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8015266:	4b0b      	ldr	r3, [pc, #44]	@ (8015294 <xTaskGetSchedulerState+0x34>)
 8015268:	681b      	ldr	r3, [r3, #0]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d102      	bne.n	8015274 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801526e:	2301      	movs	r3, #1
 8015270:	607b      	str	r3, [r7, #4]
 8015272:	e008      	b.n	8015286 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015274:	4b08      	ldr	r3, [pc, #32]	@ (8015298 <xTaskGetSchedulerState+0x38>)
 8015276:	681b      	ldr	r3, [r3, #0]
 8015278:	2b00      	cmp	r3, #0
 801527a:	d102      	bne.n	8015282 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801527c:	2302      	movs	r3, #2
 801527e:	607b      	str	r3, [r7, #4]
 8015280:	e001      	b.n	8015286 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8015282:	2300      	movs	r3, #0
 8015284:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8015286:	687b      	ldr	r3, [r7, #4]
	}
 8015288:	4618      	mov	r0, r3
 801528a:	370c      	adds	r7, #12
 801528c:	46bd      	mov	sp, r7
 801528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015292:	4770      	bx	lr
 8015294:	24003b78 	.word	0x24003b78
 8015298:	24003b94 	.word	0x24003b94

0801529c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801529c:	b580      	push	{r7, lr}
 801529e:	b084      	sub	sp, #16
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80152a4:	687b      	ldr	r3, [r7, #4]
 80152a6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80152a8:	2300      	movs	r3, #0
 80152aa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d051      	beq.n	8015356 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80152b2:	68bb      	ldr	r3, [r7, #8]
 80152b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80152b6:	4b2a      	ldr	r3, [pc, #168]	@ (8015360 <xTaskPriorityInherit+0xc4>)
 80152b8:	681b      	ldr	r3, [r3, #0]
 80152ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80152bc:	429a      	cmp	r2, r3
 80152be:	d241      	bcs.n	8015344 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80152c0:	68bb      	ldr	r3, [r7, #8]
 80152c2:	699b      	ldr	r3, [r3, #24]
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	db06      	blt.n	80152d6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80152c8:	4b25      	ldr	r3, [pc, #148]	@ (8015360 <xTaskPriorityInherit+0xc4>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80152ce:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80152d2:	68bb      	ldr	r3, [r7, #8]
 80152d4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80152d6:	68bb      	ldr	r3, [r7, #8]
 80152d8:	6959      	ldr	r1, [r3, #20]
 80152da:	68bb      	ldr	r3, [r7, #8]
 80152dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80152de:	4613      	mov	r3, r2
 80152e0:	009b      	lsls	r3, r3, #2
 80152e2:	4413      	add	r3, r2
 80152e4:	009b      	lsls	r3, r3, #2
 80152e6:	4a1f      	ldr	r2, [pc, #124]	@ (8015364 <xTaskPriorityInherit+0xc8>)
 80152e8:	4413      	add	r3, r2
 80152ea:	4299      	cmp	r1, r3
 80152ec:	d122      	bne.n	8015334 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80152ee:	68bb      	ldr	r3, [r7, #8]
 80152f0:	3304      	adds	r3, #4
 80152f2:	4618      	mov	r0, r3
 80152f4:	f7fe f874 	bl	80133e0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80152f8:	4b19      	ldr	r3, [pc, #100]	@ (8015360 <xTaskPriorityInherit+0xc4>)
 80152fa:	681b      	ldr	r3, [r3, #0]
 80152fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80152fe:	68bb      	ldr	r3, [r7, #8]
 8015300:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8015302:	68bb      	ldr	r3, [r7, #8]
 8015304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015306:	4b18      	ldr	r3, [pc, #96]	@ (8015368 <xTaskPriorityInherit+0xcc>)
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	429a      	cmp	r2, r3
 801530c:	d903      	bls.n	8015316 <xTaskPriorityInherit+0x7a>
 801530e:	68bb      	ldr	r3, [r7, #8]
 8015310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015312:	4a15      	ldr	r2, [pc, #84]	@ (8015368 <xTaskPriorityInherit+0xcc>)
 8015314:	6013      	str	r3, [r2, #0]
 8015316:	68bb      	ldr	r3, [r7, #8]
 8015318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801531a:	4613      	mov	r3, r2
 801531c:	009b      	lsls	r3, r3, #2
 801531e:	4413      	add	r3, r2
 8015320:	009b      	lsls	r3, r3, #2
 8015322:	4a10      	ldr	r2, [pc, #64]	@ (8015364 <xTaskPriorityInherit+0xc8>)
 8015324:	441a      	add	r2, r3
 8015326:	68bb      	ldr	r3, [r7, #8]
 8015328:	3304      	adds	r3, #4
 801532a:	4619      	mov	r1, r3
 801532c:	4610      	mov	r0, r2
 801532e:	f7fd fffa 	bl	8013326 <vListInsertEnd>
 8015332:	e004      	b.n	801533e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015334:	4b0a      	ldr	r3, [pc, #40]	@ (8015360 <xTaskPriorityInherit+0xc4>)
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801533a:	68bb      	ldr	r3, [r7, #8]
 801533c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 801533e:	2301      	movs	r3, #1
 8015340:	60fb      	str	r3, [r7, #12]
 8015342:	e008      	b.n	8015356 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015344:	68bb      	ldr	r3, [r7, #8]
 8015346:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015348:	4b05      	ldr	r3, [pc, #20]	@ (8015360 <xTaskPriorityInherit+0xc4>)
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801534e:	429a      	cmp	r2, r3
 8015350:	d201      	bcs.n	8015356 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015352:	2301      	movs	r3, #1
 8015354:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015356:	68fb      	ldr	r3, [r7, #12]
	}
 8015358:	4618      	mov	r0, r3
 801535a:	3710      	adds	r7, #16
 801535c:	46bd      	mov	sp, r7
 801535e:	bd80      	pop	{r7, pc}
 8015360:	24003698 	.word	0x24003698
 8015364:	2400369c 	.word	0x2400369c
 8015368:	24003b74 	.word	0x24003b74

0801536c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801536c:	b580      	push	{r7, lr}
 801536e:	b086      	sub	sp, #24
 8015370:	af00      	add	r7, sp, #0
 8015372:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8015378:	2300      	movs	r3, #0
 801537a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801537c:	687b      	ldr	r3, [r7, #4]
 801537e:	2b00      	cmp	r3, #0
 8015380:	d058      	beq.n	8015434 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015382:	4b2f      	ldr	r3, [pc, #188]	@ (8015440 <xTaskPriorityDisinherit+0xd4>)
 8015384:	681b      	ldr	r3, [r3, #0]
 8015386:	693a      	ldr	r2, [r7, #16]
 8015388:	429a      	cmp	r2, r3
 801538a:	d00b      	beq.n	80153a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801538c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015390:	f383 8811 	msr	BASEPRI, r3
 8015394:	f3bf 8f6f 	isb	sy
 8015398:	f3bf 8f4f 	dsb	sy
 801539c:	60fb      	str	r3, [r7, #12]
}
 801539e:	bf00      	nop
 80153a0:	bf00      	nop
 80153a2:	e7fd      	b.n	80153a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80153a4:	693b      	ldr	r3, [r7, #16]
 80153a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d10b      	bne.n	80153c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80153ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153b0:	f383 8811 	msr	BASEPRI, r3
 80153b4:	f3bf 8f6f 	isb	sy
 80153b8:	f3bf 8f4f 	dsb	sy
 80153bc:	60bb      	str	r3, [r7, #8]
}
 80153be:	bf00      	nop
 80153c0:	bf00      	nop
 80153c2:	e7fd      	b.n	80153c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80153c4:	693b      	ldr	r3, [r7, #16]
 80153c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80153c8:	1e5a      	subs	r2, r3, #1
 80153ca:	693b      	ldr	r3, [r7, #16]
 80153cc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80153ce:	693b      	ldr	r3, [r7, #16]
 80153d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80153d2:	693b      	ldr	r3, [r7, #16]
 80153d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80153d6:	429a      	cmp	r2, r3
 80153d8:	d02c      	beq.n	8015434 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80153da:	693b      	ldr	r3, [r7, #16]
 80153dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d128      	bne.n	8015434 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80153e2:	693b      	ldr	r3, [r7, #16]
 80153e4:	3304      	adds	r3, #4
 80153e6:	4618      	mov	r0, r3
 80153e8:	f7fd fffa 	bl	80133e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80153ec:	693b      	ldr	r3, [r7, #16]
 80153ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80153f0:	693b      	ldr	r3, [r7, #16]
 80153f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80153f4:	693b      	ldr	r3, [r7, #16]
 80153f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80153fc:	693b      	ldr	r3, [r7, #16]
 80153fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015400:	693b      	ldr	r3, [r7, #16]
 8015402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015404:	4b0f      	ldr	r3, [pc, #60]	@ (8015444 <xTaskPriorityDisinherit+0xd8>)
 8015406:	681b      	ldr	r3, [r3, #0]
 8015408:	429a      	cmp	r2, r3
 801540a:	d903      	bls.n	8015414 <xTaskPriorityDisinherit+0xa8>
 801540c:	693b      	ldr	r3, [r7, #16]
 801540e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015410:	4a0c      	ldr	r2, [pc, #48]	@ (8015444 <xTaskPriorityDisinherit+0xd8>)
 8015412:	6013      	str	r3, [r2, #0]
 8015414:	693b      	ldr	r3, [r7, #16]
 8015416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015418:	4613      	mov	r3, r2
 801541a:	009b      	lsls	r3, r3, #2
 801541c:	4413      	add	r3, r2
 801541e:	009b      	lsls	r3, r3, #2
 8015420:	4a09      	ldr	r2, [pc, #36]	@ (8015448 <xTaskPriorityDisinherit+0xdc>)
 8015422:	441a      	add	r2, r3
 8015424:	693b      	ldr	r3, [r7, #16]
 8015426:	3304      	adds	r3, #4
 8015428:	4619      	mov	r1, r3
 801542a:	4610      	mov	r0, r2
 801542c:	f7fd ff7b 	bl	8013326 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015430:	2301      	movs	r3, #1
 8015432:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015434:	697b      	ldr	r3, [r7, #20]
	}
 8015436:	4618      	mov	r0, r3
 8015438:	3718      	adds	r7, #24
 801543a:	46bd      	mov	sp, r7
 801543c:	bd80      	pop	{r7, pc}
 801543e:	bf00      	nop
 8015440:	24003698 	.word	0x24003698
 8015444:	24003b74 	.word	0x24003b74
 8015448:	2400369c 	.word	0x2400369c

0801544c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801544c:	b580      	push	{r7, lr}
 801544e:	b088      	sub	sp, #32
 8015450:	af00      	add	r7, sp, #0
 8015452:	6078      	str	r0, [r7, #4]
 8015454:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801545a:	2301      	movs	r3, #1
 801545c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801545e:	687b      	ldr	r3, [r7, #4]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d06c      	beq.n	801553e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015464:	69bb      	ldr	r3, [r7, #24]
 8015466:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015468:	2b00      	cmp	r3, #0
 801546a:	d10b      	bne.n	8015484 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801546c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015470:	f383 8811 	msr	BASEPRI, r3
 8015474:	f3bf 8f6f 	isb	sy
 8015478:	f3bf 8f4f 	dsb	sy
 801547c:	60fb      	str	r3, [r7, #12]
}
 801547e:	bf00      	nop
 8015480:	bf00      	nop
 8015482:	e7fd      	b.n	8015480 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015484:	69bb      	ldr	r3, [r7, #24]
 8015486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015488:	683a      	ldr	r2, [r7, #0]
 801548a:	429a      	cmp	r2, r3
 801548c:	d902      	bls.n	8015494 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801548e:	683b      	ldr	r3, [r7, #0]
 8015490:	61fb      	str	r3, [r7, #28]
 8015492:	e002      	b.n	801549a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8015494:	69bb      	ldr	r3, [r7, #24]
 8015496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015498:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801549a:	69bb      	ldr	r3, [r7, #24]
 801549c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801549e:	69fa      	ldr	r2, [r7, #28]
 80154a0:	429a      	cmp	r2, r3
 80154a2:	d04c      	beq.n	801553e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80154a4:	69bb      	ldr	r3, [r7, #24]
 80154a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80154a8:	697a      	ldr	r2, [r7, #20]
 80154aa:	429a      	cmp	r2, r3
 80154ac:	d147      	bne.n	801553e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80154ae:	4b26      	ldr	r3, [pc, #152]	@ (8015548 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80154b0:	681b      	ldr	r3, [r3, #0]
 80154b2:	69ba      	ldr	r2, [r7, #24]
 80154b4:	429a      	cmp	r2, r3
 80154b6:	d10b      	bne.n	80154d0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80154b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154bc:	f383 8811 	msr	BASEPRI, r3
 80154c0:	f3bf 8f6f 	isb	sy
 80154c4:	f3bf 8f4f 	dsb	sy
 80154c8:	60bb      	str	r3, [r7, #8]
}
 80154ca:	bf00      	nop
 80154cc:	bf00      	nop
 80154ce:	e7fd      	b.n	80154cc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80154d0:	69bb      	ldr	r3, [r7, #24]
 80154d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154d4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80154d6:	69bb      	ldr	r3, [r7, #24]
 80154d8:	69fa      	ldr	r2, [r7, #28]
 80154da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80154dc:	69bb      	ldr	r3, [r7, #24]
 80154de:	699b      	ldr	r3, [r3, #24]
 80154e0:	2b00      	cmp	r3, #0
 80154e2:	db04      	blt.n	80154ee <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80154e4:	69fb      	ldr	r3, [r7, #28]
 80154e6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80154ea:	69bb      	ldr	r3, [r7, #24]
 80154ec:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80154ee:	69bb      	ldr	r3, [r7, #24]
 80154f0:	6959      	ldr	r1, [r3, #20]
 80154f2:	693a      	ldr	r2, [r7, #16]
 80154f4:	4613      	mov	r3, r2
 80154f6:	009b      	lsls	r3, r3, #2
 80154f8:	4413      	add	r3, r2
 80154fa:	009b      	lsls	r3, r3, #2
 80154fc:	4a13      	ldr	r2, [pc, #76]	@ (801554c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80154fe:	4413      	add	r3, r2
 8015500:	4299      	cmp	r1, r3
 8015502:	d11c      	bne.n	801553e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015504:	69bb      	ldr	r3, [r7, #24]
 8015506:	3304      	adds	r3, #4
 8015508:	4618      	mov	r0, r3
 801550a:	f7fd ff69 	bl	80133e0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801550e:	69bb      	ldr	r3, [r7, #24]
 8015510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015512:	4b0f      	ldr	r3, [pc, #60]	@ (8015550 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8015514:	681b      	ldr	r3, [r3, #0]
 8015516:	429a      	cmp	r2, r3
 8015518:	d903      	bls.n	8015522 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801551a:	69bb      	ldr	r3, [r7, #24]
 801551c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801551e:	4a0c      	ldr	r2, [pc, #48]	@ (8015550 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8015520:	6013      	str	r3, [r2, #0]
 8015522:	69bb      	ldr	r3, [r7, #24]
 8015524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015526:	4613      	mov	r3, r2
 8015528:	009b      	lsls	r3, r3, #2
 801552a:	4413      	add	r3, r2
 801552c:	009b      	lsls	r3, r3, #2
 801552e:	4a07      	ldr	r2, [pc, #28]	@ (801554c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8015530:	441a      	add	r2, r3
 8015532:	69bb      	ldr	r3, [r7, #24]
 8015534:	3304      	adds	r3, #4
 8015536:	4619      	mov	r1, r3
 8015538:	4610      	mov	r0, r2
 801553a:	f7fd fef4 	bl	8013326 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801553e:	bf00      	nop
 8015540:	3720      	adds	r7, #32
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}
 8015546:	bf00      	nop
 8015548:	24003698 	.word	0x24003698
 801554c:	2400369c 	.word	0x2400369c
 8015550:	24003b74 	.word	0x24003b74

08015554 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015554:	b480      	push	{r7}
 8015556:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8015558:	4b07      	ldr	r3, [pc, #28]	@ (8015578 <pvTaskIncrementMutexHeldCount+0x24>)
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d004      	beq.n	801556a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015560:	4b05      	ldr	r3, [pc, #20]	@ (8015578 <pvTaskIncrementMutexHeldCount+0x24>)
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8015566:	3201      	adds	r2, #1
 8015568:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801556a:	4b03      	ldr	r3, [pc, #12]	@ (8015578 <pvTaskIncrementMutexHeldCount+0x24>)
 801556c:	681b      	ldr	r3, [r3, #0]
	}
 801556e:	4618      	mov	r0, r3
 8015570:	46bd      	mov	sp, r7
 8015572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015576:	4770      	bx	lr
 8015578:	24003698 	.word	0x24003698

0801557c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801557c:	b580      	push	{r7, lr}
 801557e:	b084      	sub	sp, #16
 8015580:	af00      	add	r7, sp, #0
 8015582:	6078      	str	r0, [r7, #4]
 8015584:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8015586:	4b21      	ldr	r3, [pc, #132]	@ (801560c <prvAddCurrentTaskToDelayedList+0x90>)
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801558c:	4b20      	ldr	r3, [pc, #128]	@ (8015610 <prvAddCurrentTaskToDelayedList+0x94>)
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	3304      	adds	r3, #4
 8015592:	4618      	mov	r0, r3
 8015594:	f7fd ff24 	bl	80133e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801559e:	d10a      	bne.n	80155b6 <prvAddCurrentTaskToDelayedList+0x3a>
 80155a0:	683b      	ldr	r3, [r7, #0]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d007      	beq.n	80155b6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80155a6:	4b1a      	ldr	r3, [pc, #104]	@ (8015610 <prvAddCurrentTaskToDelayedList+0x94>)
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	3304      	adds	r3, #4
 80155ac:	4619      	mov	r1, r3
 80155ae:	4819      	ldr	r0, [pc, #100]	@ (8015614 <prvAddCurrentTaskToDelayedList+0x98>)
 80155b0:	f7fd feb9 	bl	8013326 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80155b4:	e026      	b.n	8015604 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80155b6:	68fa      	ldr	r2, [r7, #12]
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	4413      	add	r3, r2
 80155bc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80155be:	4b14      	ldr	r3, [pc, #80]	@ (8015610 <prvAddCurrentTaskToDelayedList+0x94>)
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	68ba      	ldr	r2, [r7, #8]
 80155c4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80155c6:	68ba      	ldr	r2, [r7, #8]
 80155c8:	68fb      	ldr	r3, [r7, #12]
 80155ca:	429a      	cmp	r2, r3
 80155cc:	d209      	bcs.n	80155e2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80155ce:	4b12      	ldr	r3, [pc, #72]	@ (8015618 <prvAddCurrentTaskToDelayedList+0x9c>)
 80155d0:	681a      	ldr	r2, [r3, #0]
 80155d2:	4b0f      	ldr	r3, [pc, #60]	@ (8015610 <prvAddCurrentTaskToDelayedList+0x94>)
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	3304      	adds	r3, #4
 80155d8:	4619      	mov	r1, r3
 80155da:	4610      	mov	r0, r2
 80155dc:	f7fd fec7 	bl	801336e <vListInsert>
}
 80155e0:	e010      	b.n	8015604 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80155e2:	4b0e      	ldr	r3, [pc, #56]	@ (801561c <prvAddCurrentTaskToDelayedList+0xa0>)
 80155e4:	681a      	ldr	r2, [r3, #0]
 80155e6:	4b0a      	ldr	r3, [pc, #40]	@ (8015610 <prvAddCurrentTaskToDelayedList+0x94>)
 80155e8:	681b      	ldr	r3, [r3, #0]
 80155ea:	3304      	adds	r3, #4
 80155ec:	4619      	mov	r1, r3
 80155ee:	4610      	mov	r0, r2
 80155f0:	f7fd febd 	bl	801336e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80155f4:	4b0a      	ldr	r3, [pc, #40]	@ (8015620 <prvAddCurrentTaskToDelayedList+0xa4>)
 80155f6:	681b      	ldr	r3, [r3, #0]
 80155f8:	68ba      	ldr	r2, [r7, #8]
 80155fa:	429a      	cmp	r2, r3
 80155fc:	d202      	bcs.n	8015604 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80155fe:	4a08      	ldr	r2, [pc, #32]	@ (8015620 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015600:	68bb      	ldr	r3, [r7, #8]
 8015602:	6013      	str	r3, [r2, #0]
}
 8015604:	bf00      	nop
 8015606:	3710      	adds	r7, #16
 8015608:	46bd      	mov	sp, r7
 801560a:	bd80      	pop	{r7, pc}
 801560c:	24003b70 	.word	0x24003b70
 8015610:	24003698 	.word	0x24003698
 8015614:	24003b58 	.word	0x24003b58
 8015618:	24003b28 	.word	0x24003b28
 801561c:	24003b24 	.word	0x24003b24
 8015620:	24003b8c 	.word	0x24003b8c

08015624 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8015624:	b580      	push	{r7, lr}
 8015626:	b08a      	sub	sp, #40	@ 0x28
 8015628:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801562a:	2300      	movs	r3, #0
 801562c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801562e:	f000 fb13 	bl	8015c58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015632:	4b1d      	ldr	r3, [pc, #116]	@ (80156a8 <xTimerCreateTimerTask+0x84>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	2b00      	cmp	r3, #0
 8015638:	d021      	beq.n	801567e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801563a:	2300      	movs	r3, #0
 801563c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801563e:	2300      	movs	r3, #0
 8015640:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015642:	1d3a      	adds	r2, r7, #4
 8015644:	f107 0108 	add.w	r1, r7, #8
 8015648:	f107 030c 	add.w	r3, r7, #12
 801564c:	4618      	mov	r0, r3
 801564e:	f7fd fe23 	bl	8013298 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015652:	6879      	ldr	r1, [r7, #4]
 8015654:	68bb      	ldr	r3, [r7, #8]
 8015656:	68fa      	ldr	r2, [r7, #12]
 8015658:	9202      	str	r2, [sp, #8]
 801565a:	9301      	str	r3, [sp, #4]
 801565c:	2302      	movs	r3, #2
 801565e:	9300      	str	r3, [sp, #0]
 8015660:	2300      	movs	r3, #0
 8015662:	460a      	mov	r2, r1
 8015664:	4911      	ldr	r1, [pc, #68]	@ (80156ac <xTimerCreateTimerTask+0x88>)
 8015666:	4812      	ldr	r0, [pc, #72]	@ (80156b0 <xTimerCreateTimerTask+0x8c>)
 8015668:	f7fe ff10 	bl	801448c <xTaskCreateStatic>
 801566c:	4603      	mov	r3, r0
 801566e:	4a11      	ldr	r2, [pc, #68]	@ (80156b4 <xTimerCreateTimerTask+0x90>)
 8015670:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015672:	4b10      	ldr	r3, [pc, #64]	@ (80156b4 <xTimerCreateTimerTask+0x90>)
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d001      	beq.n	801567e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801567a:	2301      	movs	r3, #1
 801567c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801567e:	697b      	ldr	r3, [r7, #20]
 8015680:	2b00      	cmp	r3, #0
 8015682:	d10b      	bne.n	801569c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8015684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015688:	f383 8811 	msr	BASEPRI, r3
 801568c:	f3bf 8f6f 	isb	sy
 8015690:	f3bf 8f4f 	dsb	sy
 8015694:	613b      	str	r3, [r7, #16]
}
 8015696:	bf00      	nop
 8015698:	bf00      	nop
 801569a:	e7fd      	b.n	8015698 <xTimerCreateTimerTask+0x74>
	return xReturn;
 801569c:	697b      	ldr	r3, [r7, #20]
}
 801569e:	4618      	mov	r0, r3
 80156a0:	3718      	adds	r7, #24
 80156a2:	46bd      	mov	sp, r7
 80156a4:	bd80      	pop	{r7, pc}
 80156a6:	bf00      	nop
 80156a8:	24003bc8 	.word	0x24003bc8
 80156ac:	0801681c 	.word	0x0801681c
 80156b0:	080157f1 	.word	0x080157f1
 80156b4:	24003bcc 	.word	0x24003bcc

080156b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80156b8:	b580      	push	{r7, lr}
 80156ba:	b08a      	sub	sp, #40	@ 0x28
 80156bc:	af00      	add	r7, sp, #0
 80156be:	60f8      	str	r0, [r7, #12]
 80156c0:	60b9      	str	r1, [r7, #8]
 80156c2:	607a      	str	r2, [r7, #4]
 80156c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80156c6:	2300      	movs	r3, #0
 80156c8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	2b00      	cmp	r3, #0
 80156ce:	d10b      	bne.n	80156e8 <xTimerGenericCommand+0x30>
	__asm volatile
 80156d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156d4:	f383 8811 	msr	BASEPRI, r3
 80156d8:	f3bf 8f6f 	isb	sy
 80156dc:	f3bf 8f4f 	dsb	sy
 80156e0:	623b      	str	r3, [r7, #32]
}
 80156e2:	bf00      	nop
 80156e4:	bf00      	nop
 80156e6:	e7fd      	b.n	80156e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80156e8:	4b19      	ldr	r3, [pc, #100]	@ (8015750 <xTimerGenericCommand+0x98>)
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d02a      	beq.n	8015746 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80156f0:	68bb      	ldr	r3, [r7, #8]
 80156f2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80156f8:	68fb      	ldr	r3, [r7, #12]
 80156fa:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80156fc:	68bb      	ldr	r3, [r7, #8]
 80156fe:	2b05      	cmp	r3, #5
 8015700:	dc18      	bgt.n	8015734 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015702:	f7ff fdad 	bl	8015260 <xTaskGetSchedulerState>
 8015706:	4603      	mov	r3, r0
 8015708:	2b02      	cmp	r3, #2
 801570a:	d109      	bne.n	8015720 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 801570c:	4b10      	ldr	r3, [pc, #64]	@ (8015750 <xTimerGenericCommand+0x98>)
 801570e:	6818      	ldr	r0, [r3, #0]
 8015710:	f107 0110 	add.w	r1, r7, #16
 8015714:	2300      	movs	r3, #0
 8015716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015718:	f7fe f840 	bl	801379c <xQueueGenericSend>
 801571c:	6278      	str	r0, [r7, #36]	@ 0x24
 801571e:	e012      	b.n	8015746 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015720:	4b0b      	ldr	r3, [pc, #44]	@ (8015750 <xTimerGenericCommand+0x98>)
 8015722:	6818      	ldr	r0, [r3, #0]
 8015724:	f107 0110 	add.w	r1, r7, #16
 8015728:	2300      	movs	r3, #0
 801572a:	2200      	movs	r2, #0
 801572c:	f7fe f836 	bl	801379c <xQueueGenericSend>
 8015730:	6278      	str	r0, [r7, #36]	@ 0x24
 8015732:	e008      	b.n	8015746 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015734:	4b06      	ldr	r3, [pc, #24]	@ (8015750 <xTimerGenericCommand+0x98>)
 8015736:	6818      	ldr	r0, [r3, #0]
 8015738:	f107 0110 	add.w	r1, r7, #16
 801573c:	2300      	movs	r3, #0
 801573e:	683a      	ldr	r2, [r7, #0]
 8015740:	f7fe f92e 	bl	80139a0 <xQueueGenericSendFromISR>
 8015744:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015748:	4618      	mov	r0, r3
 801574a:	3728      	adds	r7, #40	@ 0x28
 801574c:	46bd      	mov	sp, r7
 801574e:	bd80      	pop	{r7, pc}
 8015750:	24003bc8 	.word	0x24003bc8

08015754 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b088      	sub	sp, #32
 8015758:	af02      	add	r7, sp, #8
 801575a:	6078      	str	r0, [r7, #4]
 801575c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801575e:	4b23      	ldr	r3, [pc, #140]	@ (80157ec <prvProcessExpiredTimer+0x98>)
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	68db      	ldr	r3, [r3, #12]
 8015764:	68db      	ldr	r3, [r3, #12]
 8015766:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015768:	697b      	ldr	r3, [r7, #20]
 801576a:	3304      	adds	r3, #4
 801576c:	4618      	mov	r0, r3
 801576e:	f7fd fe37 	bl	80133e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015772:	697b      	ldr	r3, [r7, #20]
 8015774:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015778:	f003 0304 	and.w	r3, r3, #4
 801577c:	2b00      	cmp	r3, #0
 801577e:	d023      	beq.n	80157c8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015780:	697b      	ldr	r3, [r7, #20]
 8015782:	699a      	ldr	r2, [r3, #24]
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	18d1      	adds	r1, r2, r3
 8015788:	687b      	ldr	r3, [r7, #4]
 801578a:	683a      	ldr	r2, [r7, #0]
 801578c:	6978      	ldr	r0, [r7, #20]
 801578e:	f000 f8d5 	bl	801593c <prvInsertTimerInActiveList>
 8015792:	4603      	mov	r3, r0
 8015794:	2b00      	cmp	r3, #0
 8015796:	d020      	beq.n	80157da <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015798:	2300      	movs	r3, #0
 801579a:	9300      	str	r3, [sp, #0]
 801579c:	2300      	movs	r3, #0
 801579e:	687a      	ldr	r2, [r7, #4]
 80157a0:	2100      	movs	r1, #0
 80157a2:	6978      	ldr	r0, [r7, #20]
 80157a4:	f7ff ff88 	bl	80156b8 <xTimerGenericCommand>
 80157a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80157aa:	693b      	ldr	r3, [r7, #16]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d114      	bne.n	80157da <prvProcessExpiredTimer+0x86>
	__asm volatile
 80157b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157b4:	f383 8811 	msr	BASEPRI, r3
 80157b8:	f3bf 8f6f 	isb	sy
 80157bc:	f3bf 8f4f 	dsb	sy
 80157c0:	60fb      	str	r3, [r7, #12]
}
 80157c2:	bf00      	nop
 80157c4:	bf00      	nop
 80157c6:	e7fd      	b.n	80157c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80157c8:	697b      	ldr	r3, [r7, #20]
 80157ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80157ce:	f023 0301 	bic.w	r3, r3, #1
 80157d2:	b2da      	uxtb	r2, r3
 80157d4:	697b      	ldr	r3, [r7, #20]
 80157d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80157da:	697b      	ldr	r3, [r7, #20]
 80157dc:	6a1b      	ldr	r3, [r3, #32]
 80157de:	6978      	ldr	r0, [r7, #20]
 80157e0:	4798      	blx	r3
}
 80157e2:	bf00      	nop
 80157e4:	3718      	adds	r7, #24
 80157e6:	46bd      	mov	sp, r7
 80157e8:	bd80      	pop	{r7, pc}
 80157ea:	bf00      	nop
 80157ec:	24003bc0 	.word	0x24003bc0

080157f0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80157f0:	b580      	push	{r7, lr}
 80157f2:	b084      	sub	sp, #16
 80157f4:	af00      	add	r7, sp, #0
 80157f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80157f8:	f107 0308 	add.w	r3, r7, #8
 80157fc:	4618      	mov	r0, r3
 80157fe:	f000 f859 	bl	80158b4 <prvGetNextExpireTime>
 8015802:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015804:	68bb      	ldr	r3, [r7, #8]
 8015806:	4619      	mov	r1, r3
 8015808:	68f8      	ldr	r0, [r7, #12]
 801580a:	f000 f805 	bl	8015818 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 801580e:	f000 f8d7 	bl	80159c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015812:	bf00      	nop
 8015814:	e7f0      	b.n	80157f8 <prvTimerTask+0x8>
	...

08015818 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015818:	b580      	push	{r7, lr}
 801581a:	b084      	sub	sp, #16
 801581c:	af00      	add	r7, sp, #0
 801581e:	6078      	str	r0, [r7, #4]
 8015820:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015822:	f7ff f917 	bl	8014a54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015826:	f107 0308 	add.w	r3, r7, #8
 801582a:	4618      	mov	r0, r3
 801582c:	f000 f866 	bl	80158fc <prvSampleTimeNow>
 8015830:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015832:	68bb      	ldr	r3, [r7, #8]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d130      	bne.n	801589a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015838:	683b      	ldr	r3, [r7, #0]
 801583a:	2b00      	cmp	r3, #0
 801583c:	d10a      	bne.n	8015854 <prvProcessTimerOrBlockTask+0x3c>
 801583e:	687a      	ldr	r2, [r7, #4]
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	429a      	cmp	r2, r3
 8015844:	d806      	bhi.n	8015854 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015846:	f7ff f913 	bl	8014a70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801584a:	68f9      	ldr	r1, [r7, #12]
 801584c:	6878      	ldr	r0, [r7, #4]
 801584e:	f7ff ff81 	bl	8015754 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015852:	e024      	b.n	801589e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015854:	683b      	ldr	r3, [r7, #0]
 8015856:	2b00      	cmp	r3, #0
 8015858:	d008      	beq.n	801586c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801585a:	4b13      	ldr	r3, [pc, #76]	@ (80158a8 <prvProcessTimerOrBlockTask+0x90>)
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d101      	bne.n	8015868 <prvProcessTimerOrBlockTask+0x50>
 8015864:	2301      	movs	r3, #1
 8015866:	e000      	b.n	801586a <prvProcessTimerOrBlockTask+0x52>
 8015868:	2300      	movs	r3, #0
 801586a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801586c:	4b0f      	ldr	r3, [pc, #60]	@ (80158ac <prvProcessTimerOrBlockTask+0x94>)
 801586e:	6818      	ldr	r0, [r3, #0]
 8015870:	687a      	ldr	r2, [r7, #4]
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	1ad3      	subs	r3, r2, r3
 8015876:	683a      	ldr	r2, [r7, #0]
 8015878:	4619      	mov	r1, r3
 801587a:	f7fe fdd3 	bl	8014424 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801587e:	f7ff f8f7 	bl	8014a70 <xTaskResumeAll>
 8015882:	4603      	mov	r3, r0
 8015884:	2b00      	cmp	r3, #0
 8015886:	d10a      	bne.n	801589e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015888:	4b09      	ldr	r3, [pc, #36]	@ (80158b0 <prvProcessTimerOrBlockTask+0x98>)
 801588a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801588e:	601a      	str	r2, [r3, #0]
 8015890:	f3bf 8f4f 	dsb	sy
 8015894:	f3bf 8f6f 	isb	sy
}
 8015898:	e001      	b.n	801589e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801589a:	f7ff f8e9 	bl	8014a70 <xTaskResumeAll>
}
 801589e:	bf00      	nop
 80158a0:	3710      	adds	r7, #16
 80158a2:	46bd      	mov	sp, r7
 80158a4:	bd80      	pop	{r7, pc}
 80158a6:	bf00      	nop
 80158a8:	24003bc4 	.word	0x24003bc4
 80158ac:	24003bc8 	.word	0x24003bc8
 80158b0:	e000ed04 	.word	0xe000ed04

080158b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80158b4:	b480      	push	{r7}
 80158b6:	b085      	sub	sp, #20
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80158bc:	4b0e      	ldr	r3, [pc, #56]	@ (80158f8 <prvGetNextExpireTime+0x44>)
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d101      	bne.n	80158ca <prvGetNextExpireTime+0x16>
 80158c6:	2201      	movs	r2, #1
 80158c8:	e000      	b.n	80158cc <prvGetNextExpireTime+0x18>
 80158ca:	2200      	movs	r2, #0
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	681b      	ldr	r3, [r3, #0]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d105      	bne.n	80158e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80158d8:	4b07      	ldr	r3, [pc, #28]	@ (80158f8 <prvGetNextExpireTime+0x44>)
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	68db      	ldr	r3, [r3, #12]
 80158de:	681b      	ldr	r3, [r3, #0]
 80158e0:	60fb      	str	r3, [r7, #12]
 80158e2:	e001      	b.n	80158e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80158e4:	2300      	movs	r3, #0
 80158e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80158e8:	68fb      	ldr	r3, [r7, #12]
}
 80158ea:	4618      	mov	r0, r3
 80158ec:	3714      	adds	r7, #20
 80158ee:	46bd      	mov	sp, r7
 80158f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158f4:	4770      	bx	lr
 80158f6:	bf00      	nop
 80158f8:	24003bc0 	.word	0x24003bc0

080158fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b084      	sub	sp, #16
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015904:	f7ff f952 	bl	8014bac <xTaskGetTickCount>
 8015908:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801590a:	4b0b      	ldr	r3, [pc, #44]	@ (8015938 <prvSampleTimeNow+0x3c>)
 801590c:	681b      	ldr	r3, [r3, #0]
 801590e:	68fa      	ldr	r2, [r7, #12]
 8015910:	429a      	cmp	r2, r3
 8015912:	d205      	bcs.n	8015920 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015914:	f000 f93a 	bl	8015b8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015918:	687b      	ldr	r3, [r7, #4]
 801591a:	2201      	movs	r2, #1
 801591c:	601a      	str	r2, [r3, #0]
 801591e:	e002      	b.n	8015926 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	2200      	movs	r2, #0
 8015924:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015926:	4a04      	ldr	r2, [pc, #16]	@ (8015938 <prvSampleTimeNow+0x3c>)
 8015928:	68fb      	ldr	r3, [r7, #12]
 801592a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801592c:	68fb      	ldr	r3, [r7, #12]
}
 801592e:	4618      	mov	r0, r3
 8015930:	3710      	adds	r7, #16
 8015932:	46bd      	mov	sp, r7
 8015934:	bd80      	pop	{r7, pc}
 8015936:	bf00      	nop
 8015938:	24003bd0 	.word	0x24003bd0

0801593c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801593c:	b580      	push	{r7, lr}
 801593e:	b086      	sub	sp, #24
 8015940:	af00      	add	r7, sp, #0
 8015942:	60f8      	str	r0, [r7, #12]
 8015944:	60b9      	str	r1, [r7, #8]
 8015946:	607a      	str	r2, [r7, #4]
 8015948:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801594a:	2300      	movs	r3, #0
 801594c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801594e:	68fb      	ldr	r3, [r7, #12]
 8015950:	68ba      	ldr	r2, [r7, #8]
 8015952:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	68fa      	ldr	r2, [r7, #12]
 8015958:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801595a:	68ba      	ldr	r2, [r7, #8]
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	429a      	cmp	r2, r3
 8015960:	d812      	bhi.n	8015988 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015962:	687a      	ldr	r2, [r7, #4]
 8015964:	683b      	ldr	r3, [r7, #0]
 8015966:	1ad2      	subs	r2, r2, r3
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	699b      	ldr	r3, [r3, #24]
 801596c:	429a      	cmp	r2, r3
 801596e:	d302      	bcc.n	8015976 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015970:	2301      	movs	r3, #1
 8015972:	617b      	str	r3, [r7, #20]
 8015974:	e01b      	b.n	80159ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015976:	4b10      	ldr	r3, [pc, #64]	@ (80159b8 <prvInsertTimerInActiveList+0x7c>)
 8015978:	681a      	ldr	r2, [r3, #0]
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	3304      	adds	r3, #4
 801597e:	4619      	mov	r1, r3
 8015980:	4610      	mov	r0, r2
 8015982:	f7fd fcf4 	bl	801336e <vListInsert>
 8015986:	e012      	b.n	80159ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015988:	687a      	ldr	r2, [r7, #4]
 801598a:	683b      	ldr	r3, [r7, #0]
 801598c:	429a      	cmp	r2, r3
 801598e:	d206      	bcs.n	801599e <prvInsertTimerInActiveList+0x62>
 8015990:	68ba      	ldr	r2, [r7, #8]
 8015992:	683b      	ldr	r3, [r7, #0]
 8015994:	429a      	cmp	r2, r3
 8015996:	d302      	bcc.n	801599e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015998:	2301      	movs	r3, #1
 801599a:	617b      	str	r3, [r7, #20]
 801599c:	e007      	b.n	80159ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801599e:	4b07      	ldr	r3, [pc, #28]	@ (80159bc <prvInsertTimerInActiveList+0x80>)
 80159a0:	681a      	ldr	r2, [r3, #0]
 80159a2:	68fb      	ldr	r3, [r7, #12]
 80159a4:	3304      	adds	r3, #4
 80159a6:	4619      	mov	r1, r3
 80159a8:	4610      	mov	r0, r2
 80159aa:	f7fd fce0 	bl	801336e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80159ae:	697b      	ldr	r3, [r7, #20]
}
 80159b0:	4618      	mov	r0, r3
 80159b2:	3718      	adds	r7, #24
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}
 80159b8:	24003bc4 	.word	0x24003bc4
 80159bc:	24003bc0 	.word	0x24003bc0

080159c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80159c0:	b580      	push	{r7, lr}
 80159c2:	b08e      	sub	sp, #56	@ 0x38
 80159c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80159c6:	e0ce      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	2b00      	cmp	r3, #0
 80159cc:	da19      	bge.n	8015a02 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80159ce:	1d3b      	adds	r3, r7, #4
 80159d0:	3304      	adds	r3, #4
 80159d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80159d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d10b      	bne.n	80159f2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80159da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159de:	f383 8811 	msr	BASEPRI, r3
 80159e2:	f3bf 8f6f 	isb	sy
 80159e6:	f3bf 8f4f 	dsb	sy
 80159ea:	61fb      	str	r3, [r7, #28]
}
 80159ec:	bf00      	nop
 80159ee:	bf00      	nop
 80159f0:	e7fd      	b.n	80159ee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80159f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159f8:	6850      	ldr	r0, [r2, #4]
 80159fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80159fc:	6892      	ldr	r2, [r2, #8]
 80159fe:	4611      	mov	r1, r2
 8015a00:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	2b00      	cmp	r3, #0
 8015a06:	f2c0 80ae 	blt.w	8015b66 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015a0a:	68fb      	ldr	r3, [r7, #12]
 8015a0c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a10:	695b      	ldr	r3, [r3, #20]
 8015a12:	2b00      	cmp	r3, #0
 8015a14:	d004      	beq.n	8015a20 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a18:	3304      	adds	r3, #4
 8015a1a:	4618      	mov	r0, r3
 8015a1c:	f7fd fce0 	bl	80133e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015a20:	463b      	mov	r3, r7
 8015a22:	4618      	mov	r0, r3
 8015a24:	f7ff ff6a 	bl	80158fc <prvSampleTimeNow>
 8015a28:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	2b09      	cmp	r3, #9
 8015a2e:	f200 8097 	bhi.w	8015b60 <prvProcessReceivedCommands+0x1a0>
 8015a32:	a201      	add	r2, pc, #4	@ (adr r2, 8015a38 <prvProcessReceivedCommands+0x78>)
 8015a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a38:	08015a61 	.word	0x08015a61
 8015a3c:	08015a61 	.word	0x08015a61
 8015a40:	08015a61 	.word	0x08015a61
 8015a44:	08015ad7 	.word	0x08015ad7
 8015a48:	08015aeb 	.word	0x08015aeb
 8015a4c:	08015b37 	.word	0x08015b37
 8015a50:	08015a61 	.word	0x08015a61
 8015a54:	08015a61 	.word	0x08015a61
 8015a58:	08015ad7 	.word	0x08015ad7
 8015a5c:	08015aeb 	.word	0x08015aeb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a66:	f043 0301 	orr.w	r3, r3, #1
 8015a6a:	b2da      	uxtb	r2, r3
 8015a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8015a72:	68ba      	ldr	r2, [r7, #8]
 8015a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a76:	699b      	ldr	r3, [r3, #24]
 8015a78:	18d1      	adds	r1, r2, r3
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015a80:	f7ff ff5c 	bl	801593c <prvInsertTimerInActiveList>
 8015a84:	4603      	mov	r3, r0
 8015a86:	2b00      	cmp	r3, #0
 8015a88:	d06c      	beq.n	8015b64 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a8c:	6a1b      	ldr	r3, [r3, #32]
 8015a8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015a90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015a98:	f003 0304 	and.w	r3, r3, #4
 8015a9c:	2b00      	cmp	r3, #0
 8015a9e:	d061      	beq.n	8015b64 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015aa0:	68ba      	ldr	r2, [r7, #8]
 8015aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aa4:	699b      	ldr	r3, [r3, #24]
 8015aa6:	441a      	add	r2, r3
 8015aa8:	2300      	movs	r3, #0
 8015aaa:	9300      	str	r3, [sp, #0]
 8015aac:	2300      	movs	r3, #0
 8015aae:	2100      	movs	r1, #0
 8015ab0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ab2:	f7ff fe01 	bl	80156b8 <xTimerGenericCommand>
 8015ab6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015ab8:	6a3b      	ldr	r3, [r7, #32]
 8015aba:	2b00      	cmp	r3, #0
 8015abc:	d152      	bne.n	8015b64 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8015abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ac2:	f383 8811 	msr	BASEPRI, r3
 8015ac6:	f3bf 8f6f 	isb	sy
 8015aca:	f3bf 8f4f 	dsb	sy
 8015ace:	61bb      	str	r3, [r7, #24]
}
 8015ad0:	bf00      	nop
 8015ad2:	bf00      	nop
 8015ad4:	e7fd      	b.n	8015ad2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ad8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015adc:	f023 0301 	bic.w	r3, r3, #1
 8015ae0:	b2da      	uxtb	r2, r3
 8015ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ae4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8015ae8:	e03d      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015af0:	f043 0301 	orr.w	r3, r3, #1
 8015af4:	b2da      	uxtb	r2, r3
 8015af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015af8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015afc:	68ba      	ldr	r2, [r7, #8]
 8015afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b00:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b04:	699b      	ldr	r3, [r3, #24]
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d10b      	bne.n	8015b22 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8015b0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b0e:	f383 8811 	msr	BASEPRI, r3
 8015b12:	f3bf 8f6f 	isb	sy
 8015b16:	f3bf 8f4f 	dsb	sy
 8015b1a:	617b      	str	r3, [r7, #20]
}
 8015b1c:	bf00      	nop
 8015b1e:	bf00      	nop
 8015b20:	e7fd      	b.n	8015b1e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b24:	699a      	ldr	r2, [r3, #24]
 8015b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b28:	18d1      	adds	r1, r2, r3
 8015b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b30:	f7ff ff04 	bl	801593c <prvInsertTimerInActiveList>
					break;
 8015b34:	e017      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015b3c:	f003 0302 	and.w	r3, r3, #2
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d103      	bne.n	8015b4c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8015b44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b46:	f000 fbe7 	bl	8016318 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8015b4a:	e00c      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b4e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015b52:	f023 0301 	bic.w	r3, r3, #1
 8015b56:	b2da      	uxtb	r2, r3
 8015b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b5a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8015b5e:	e002      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8015b60:	bf00      	nop
 8015b62:	e000      	b.n	8015b66 <prvProcessReceivedCommands+0x1a6>
					break;
 8015b64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015b66:	4b08      	ldr	r3, [pc, #32]	@ (8015b88 <prvProcessReceivedCommands+0x1c8>)
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	1d39      	adds	r1, r7, #4
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	4618      	mov	r0, r3
 8015b70:	f7fe f844 	bl	8013bfc <xQueueReceive>
 8015b74:	4603      	mov	r3, r0
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	f47f af26 	bne.w	80159c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8015b7c:	bf00      	nop
 8015b7e:	bf00      	nop
 8015b80:	3730      	adds	r7, #48	@ 0x30
 8015b82:	46bd      	mov	sp, r7
 8015b84:	bd80      	pop	{r7, pc}
 8015b86:	bf00      	nop
 8015b88:	24003bc8 	.word	0x24003bc8

08015b8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015b8c:	b580      	push	{r7, lr}
 8015b8e:	b088      	sub	sp, #32
 8015b90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015b92:	e049      	b.n	8015c28 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015b94:	4b2e      	ldr	r3, [pc, #184]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015b96:	681b      	ldr	r3, [r3, #0]
 8015b98:	68db      	ldr	r3, [r3, #12]
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015b9e:	4b2c      	ldr	r3, [pc, #176]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	68db      	ldr	r3, [r3, #12]
 8015ba4:	68db      	ldr	r3, [r3, #12]
 8015ba6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015ba8:	68fb      	ldr	r3, [r7, #12]
 8015baa:	3304      	adds	r3, #4
 8015bac:	4618      	mov	r0, r3
 8015bae:	f7fd fc17 	bl	80133e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015bb2:	68fb      	ldr	r3, [r7, #12]
 8015bb4:	6a1b      	ldr	r3, [r3, #32]
 8015bb6:	68f8      	ldr	r0, [r7, #12]
 8015bb8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015bc0:	f003 0304 	and.w	r3, r3, #4
 8015bc4:	2b00      	cmp	r3, #0
 8015bc6:	d02f      	beq.n	8015c28 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015bc8:	68fb      	ldr	r3, [r7, #12]
 8015bca:	699b      	ldr	r3, [r3, #24]
 8015bcc:	693a      	ldr	r2, [r7, #16]
 8015bce:	4413      	add	r3, r2
 8015bd0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8015bd2:	68ba      	ldr	r2, [r7, #8]
 8015bd4:	693b      	ldr	r3, [r7, #16]
 8015bd6:	429a      	cmp	r2, r3
 8015bd8:	d90e      	bls.n	8015bf8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015bda:	68fb      	ldr	r3, [r7, #12]
 8015bdc:	68ba      	ldr	r2, [r7, #8]
 8015bde:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	68fa      	ldr	r2, [r7, #12]
 8015be4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015be6:	4b1a      	ldr	r3, [pc, #104]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015be8:	681a      	ldr	r2, [r3, #0]
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	3304      	adds	r3, #4
 8015bee:	4619      	mov	r1, r3
 8015bf0:	4610      	mov	r0, r2
 8015bf2:	f7fd fbbc 	bl	801336e <vListInsert>
 8015bf6:	e017      	b.n	8015c28 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	9300      	str	r3, [sp, #0]
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	693a      	ldr	r2, [r7, #16]
 8015c00:	2100      	movs	r1, #0
 8015c02:	68f8      	ldr	r0, [r7, #12]
 8015c04:	f7ff fd58 	bl	80156b8 <xTimerGenericCommand>
 8015c08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d10b      	bne.n	8015c28 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8015c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c14:	f383 8811 	msr	BASEPRI, r3
 8015c18:	f3bf 8f6f 	isb	sy
 8015c1c:	f3bf 8f4f 	dsb	sy
 8015c20:	603b      	str	r3, [r7, #0]
}
 8015c22:	bf00      	nop
 8015c24:	bf00      	nop
 8015c26:	e7fd      	b.n	8015c24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015c28:	4b09      	ldr	r3, [pc, #36]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015c2a:	681b      	ldr	r3, [r3, #0]
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	d1b0      	bne.n	8015b94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015c32:	4b07      	ldr	r3, [pc, #28]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015c38:	4b06      	ldr	r3, [pc, #24]	@ (8015c54 <prvSwitchTimerLists+0xc8>)
 8015c3a:	681b      	ldr	r3, [r3, #0]
 8015c3c:	4a04      	ldr	r2, [pc, #16]	@ (8015c50 <prvSwitchTimerLists+0xc4>)
 8015c3e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015c40:	4a04      	ldr	r2, [pc, #16]	@ (8015c54 <prvSwitchTimerLists+0xc8>)
 8015c42:	697b      	ldr	r3, [r7, #20]
 8015c44:	6013      	str	r3, [r2, #0]
}
 8015c46:	bf00      	nop
 8015c48:	3718      	adds	r7, #24
 8015c4a:	46bd      	mov	sp, r7
 8015c4c:	bd80      	pop	{r7, pc}
 8015c4e:	bf00      	nop
 8015c50:	24003bc0 	.word	0x24003bc0
 8015c54:	24003bc4 	.word	0x24003bc4

08015c58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015c58:	b580      	push	{r7, lr}
 8015c5a:	b082      	sub	sp, #8
 8015c5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015c5e:	f000 f96b 	bl	8015f38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015c62:	4b15      	ldr	r3, [pc, #84]	@ (8015cb8 <prvCheckForValidListAndQueue+0x60>)
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d120      	bne.n	8015cac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015c6a:	4814      	ldr	r0, [pc, #80]	@ (8015cbc <prvCheckForValidListAndQueue+0x64>)
 8015c6c:	f7fd fb2e 	bl	80132cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015c70:	4813      	ldr	r0, [pc, #76]	@ (8015cc0 <prvCheckForValidListAndQueue+0x68>)
 8015c72:	f7fd fb2b 	bl	80132cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015c76:	4b13      	ldr	r3, [pc, #76]	@ (8015cc4 <prvCheckForValidListAndQueue+0x6c>)
 8015c78:	4a10      	ldr	r2, [pc, #64]	@ (8015cbc <prvCheckForValidListAndQueue+0x64>)
 8015c7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015c7c:	4b12      	ldr	r3, [pc, #72]	@ (8015cc8 <prvCheckForValidListAndQueue+0x70>)
 8015c7e:	4a10      	ldr	r2, [pc, #64]	@ (8015cc0 <prvCheckForValidListAndQueue+0x68>)
 8015c80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015c82:	2300      	movs	r3, #0
 8015c84:	9300      	str	r3, [sp, #0]
 8015c86:	4b11      	ldr	r3, [pc, #68]	@ (8015ccc <prvCheckForValidListAndQueue+0x74>)
 8015c88:	4a11      	ldr	r2, [pc, #68]	@ (8015cd0 <prvCheckForValidListAndQueue+0x78>)
 8015c8a:	2110      	movs	r1, #16
 8015c8c:	200a      	movs	r0, #10
 8015c8e:	f7fd fc3b 	bl	8013508 <xQueueGenericCreateStatic>
 8015c92:	4603      	mov	r3, r0
 8015c94:	4a08      	ldr	r2, [pc, #32]	@ (8015cb8 <prvCheckForValidListAndQueue+0x60>)
 8015c96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015c98:	4b07      	ldr	r3, [pc, #28]	@ (8015cb8 <prvCheckForValidListAndQueue+0x60>)
 8015c9a:	681b      	ldr	r3, [r3, #0]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d005      	beq.n	8015cac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015ca0:	4b05      	ldr	r3, [pc, #20]	@ (8015cb8 <prvCheckForValidListAndQueue+0x60>)
 8015ca2:	681b      	ldr	r3, [r3, #0]
 8015ca4:	490b      	ldr	r1, [pc, #44]	@ (8015cd4 <prvCheckForValidListAndQueue+0x7c>)
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	f7fe fb68 	bl	801437c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015cac:	f000 f976 	bl	8015f9c <vPortExitCritical>
}
 8015cb0:	bf00      	nop
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	bd80      	pop	{r7, pc}
 8015cb6:	bf00      	nop
 8015cb8:	24003bc8 	.word	0x24003bc8
 8015cbc:	24003b98 	.word	0x24003b98
 8015cc0:	24003bac 	.word	0x24003bac
 8015cc4:	24003bc0 	.word	0x24003bc0
 8015cc8:	24003bc4 	.word	0x24003bc4
 8015ccc:	24003c74 	.word	0x24003c74
 8015cd0:	24003bd4 	.word	0x24003bd4
 8015cd4:	08016824 	.word	0x08016824

08015cd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015cd8:	b480      	push	{r7}
 8015cda:	b085      	sub	sp, #20
 8015cdc:	af00      	add	r7, sp, #0
 8015cde:	60f8      	str	r0, [r7, #12]
 8015ce0:	60b9      	str	r1, [r7, #8]
 8015ce2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8015ce4:	68fb      	ldr	r3, [r7, #12]
 8015ce6:	3b04      	subs	r3, #4
 8015ce8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8015cf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015cf2:	68fb      	ldr	r3, [r7, #12]
 8015cf4:	3b04      	subs	r3, #4
 8015cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8015cf8:	68bb      	ldr	r3, [r7, #8]
 8015cfa:	f023 0201 	bic.w	r2, r3, #1
 8015cfe:	68fb      	ldr	r3, [r7, #12]
 8015d00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	3b04      	subs	r3, #4
 8015d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8015d08:	4a0c      	ldr	r2, [pc, #48]	@ (8015d3c <pxPortInitialiseStack+0x64>)
 8015d0a:	68fb      	ldr	r3, [r7, #12]
 8015d0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015d0e:	68fb      	ldr	r3, [r7, #12]
 8015d10:	3b14      	subs	r3, #20
 8015d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015d14:	687a      	ldr	r2, [r7, #4]
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8015d1a:	68fb      	ldr	r3, [r7, #12]
 8015d1c:	3b04      	subs	r3, #4
 8015d1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	f06f 0202 	mvn.w	r2, #2
 8015d26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	3b20      	subs	r3, #32
 8015d2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015d2e:	68fb      	ldr	r3, [r7, #12]
}
 8015d30:	4618      	mov	r0, r3
 8015d32:	3714      	adds	r7, #20
 8015d34:	46bd      	mov	sp, r7
 8015d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d3a:	4770      	bx	lr
 8015d3c:	08015d41 	.word	0x08015d41

08015d40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015d40:	b480      	push	{r7}
 8015d42:	b085      	sub	sp, #20
 8015d44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015d46:	2300      	movs	r3, #0
 8015d48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8015d4a:	4b13      	ldr	r3, [pc, #76]	@ (8015d98 <prvTaskExitError+0x58>)
 8015d4c:	681b      	ldr	r3, [r3, #0]
 8015d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015d52:	d00b      	beq.n	8015d6c <prvTaskExitError+0x2c>
	__asm volatile
 8015d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d58:	f383 8811 	msr	BASEPRI, r3
 8015d5c:	f3bf 8f6f 	isb	sy
 8015d60:	f3bf 8f4f 	dsb	sy
 8015d64:	60fb      	str	r3, [r7, #12]
}
 8015d66:	bf00      	nop
 8015d68:	bf00      	nop
 8015d6a:	e7fd      	b.n	8015d68 <prvTaskExitError+0x28>
	__asm volatile
 8015d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d70:	f383 8811 	msr	BASEPRI, r3
 8015d74:	f3bf 8f6f 	isb	sy
 8015d78:	f3bf 8f4f 	dsb	sy
 8015d7c:	60bb      	str	r3, [r7, #8]
}
 8015d7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015d80:	bf00      	nop
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	2b00      	cmp	r3, #0
 8015d86:	d0fc      	beq.n	8015d82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015d88:	bf00      	nop
 8015d8a:	bf00      	nop
 8015d8c:	3714      	adds	r7, #20
 8015d8e:	46bd      	mov	sp, r7
 8015d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d94:	4770      	bx	lr
 8015d96:	bf00      	nop
 8015d98:	240020e8 	.word	0x240020e8
 8015d9c:	00000000 	.word	0x00000000

08015da0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015da0:	4b07      	ldr	r3, [pc, #28]	@ (8015dc0 <pxCurrentTCBConst2>)
 8015da2:	6819      	ldr	r1, [r3, #0]
 8015da4:	6808      	ldr	r0, [r1, #0]
 8015da6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015daa:	f380 8809 	msr	PSP, r0
 8015dae:	f3bf 8f6f 	isb	sy
 8015db2:	f04f 0000 	mov.w	r0, #0
 8015db6:	f380 8811 	msr	BASEPRI, r0
 8015dba:	4770      	bx	lr
 8015dbc:	f3af 8000 	nop.w

08015dc0 <pxCurrentTCBConst2>:
 8015dc0:	24003698 	.word	0x24003698
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015dc4:	bf00      	nop
 8015dc6:	bf00      	nop

08015dc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015dc8:	4808      	ldr	r0, [pc, #32]	@ (8015dec <prvPortStartFirstTask+0x24>)
 8015dca:	6800      	ldr	r0, [r0, #0]
 8015dcc:	6800      	ldr	r0, [r0, #0]
 8015dce:	f380 8808 	msr	MSP, r0
 8015dd2:	f04f 0000 	mov.w	r0, #0
 8015dd6:	f380 8814 	msr	CONTROL, r0
 8015dda:	b662      	cpsie	i
 8015ddc:	b661      	cpsie	f
 8015dde:	f3bf 8f4f 	dsb	sy
 8015de2:	f3bf 8f6f 	isb	sy
 8015de6:	df00      	svc	0
 8015de8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015dea:	bf00      	nop
 8015dec:	e000ed08 	.word	0xe000ed08

08015df0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015df0:	b580      	push	{r7, lr}
 8015df2:	b086      	sub	sp, #24
 8015df4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015df6:	4b47      	ldr	r3, [pc, #284]	@ (8015f14 <xPortStartScheduler+0x124>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	4a47      	ldr	r2, [pc, #284]	@ (8015f18 <xPortStartScheduler+0x128>)
 8015dfc:	4293      	cmp	r3, r2
 8015dfe:	d10b      	bne.n	8015e18 <xPortStartScheduler+0x28>
	__asm volatile
 8015e00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e04:	f383 8811 	msr	BASEPRI, r3
 8015e08:	f3bf 8f6f 	isb	sy
 8015e0c:	f3bf 8f4f 	dsb	sy
 8015e10:	60fb      	str	r3, [r7, #12]
}
 8015e12:	bf00      	nop
 8015e14:	bf00      	nop
 8015e16:	e7fd      	b.n	8015e14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015e18:	4b3e      	ldr	r3, [pc, #248]	@ (8015f14 <xPortStartScheduler+0x124>)
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	4a3f      	ldr	r2, [pc, #252]	@ (8015f1c <xPortStartScheduler+0x12c>)
 8015e1e:	4293      	cmp	r3, r2
 8015e20:	d10b      	bne.n	8015e3a <xPortStartScheduler+0x4a>
	__asm volatile
 8015e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e26:	f383 8811 	msr	BASEPRI, r3
 8015e2a:	f3bf 8f6f 	isb	sy
 8015e2e:	f3bf 8f4f 	dsb	sy
 8015e32:	613b      	str	r3, [r7, #16]
}
 8015e34:	bf00      	nop
 8015e36:	bf00      	nop
 8015e38:	e7fd      	b.n	8015e36 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015e3a:	4b39      	ldr	r3, [pc, #228]	@ (8015f20 <xPortStartScheduler+0x130>)
 8015e3c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015e3e:	697b      	ldr	r3, [r7, #20]
 8015e40:	781b      	ldrb	r3, [r3, #0]
 8015e42:	b2db      	uxtb	r3, r3
 8015e44:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015e46:	697b      	ldr	r3, [r7, #20]
 8015e48:	22ff      	movs	r2, #255	@ 0xff
 8015e4a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015e4c:	697b      	ldr	r3, [r7, #20]
 8015e4e:	781b      	ldrb	r3, [r3, #0]
 8015e50:	b2db      	uxtb	r3, r3
 8015e52:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015e54:	78fb      	ldrb	r3, [r7, #3]
 8015e56:	b2db      	uxtb	r3, r3
 8015e58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8015e5c:	b2da      	uxtb	r2, r3
 8015e5e:	4b31      	ldr	r3, [pc, #196]	@ (8015f24 <xPortStartScheduler+0x134>)
 8015e60:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015e62:	4b31      	ldr	r3, [pc, #196]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015e64:	2207      	movs	r2, #7
 8015e66:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015e68:	e009      	b.n	8015e7e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8015e6a:	4b2f      	ldr	r3, [pc, #188]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015e6c:	681b      	ldr	r3, [r3, #0]
 8015e6e:	3b01      	subs	r3, #1
 8015e70:	4a2d      	ldr	r2, [pc, #180]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015e72:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015e74:	78fb      	ldrb	r3, [r7, #3]
 8015e76:	b2db      	uxtb	r3, r3
 8015e78:	005b      	lsls	r3, r3, #1
 8015e7a:	b2db      	uxtb	r3, r3
 8015e7c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015e7e:	78fb      	ldrb	r3, [r7, #3]
 8015e80:	b2db      	uxtb	r3, r3
 8015e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015e86:	2b80      	cmp	r3, #128	@ 0x80
 8015e88:	d0ef      	beq.n	8015e6a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015e8a:	4b27      	ldr	r3, [pc, #156]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015e8c:	681b      	ldr	r3, [r3, #0]
 8015e8e:	f1c3 0307 	rsb	r3, r3, #7
 8015e92:	2b04      	cmp	r3, #4
 8015e94:	d00b      	beq.n	8015eae <xPortStartScheduler+0xbe>
	__asm volatile
 8015e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e9a:	f383 8811 	msr	BASEPRI, r3
 8015e9e:	f3bf 8f6f 	isb	sy
 8015ea2:	f3bf 8f4f 	dsb	sy
 8015ea6:	60bb      	str	r3, [r7, #8]
}
 8015ea8:	bf00      	nop
 8015eaa:	bf00      	nop
 8015eac:	e7fd      	b.n	8015eaa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015eae:	4b1e      	ldr	r3, [pc, #120]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	021b      	lsls	r3, r3, #8
 8015eb4:	4a1c      	ldr	r2, [pc, #112]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015eb6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8015ec0:	4a19      	ldr	r2, [pc, #100]	@ (8015f28 <xPortStartScheduler+0x138>)
 8015ec2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	b2da      	uxtb	r2, r3
 8015ec8:	697b      	ldr	r3, [r7, #20]
 8015eca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015ecc:	4b17      	ldr	r3, [pc, #92]	@ (8015f2c <xPortStartScheduler+0x13c>)
 8015ece:	681b      	ldr	r3, [r3, #0]
 8015ed0:	4a16      	ldr	r2, [pc, #88]	@ (8015f2c <xPortStartScheduler+0x13c>)
 8015ed2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8015ed6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015ed8:	4b14      	ldr	r3, [pc, #80]	@ (8015f2c <xPortStartScheduler+0x13c>)
 8015eda:	681b      	ldr	r3, [r3, #0]
 8015edc:	4a13      	ldr	r2, [pc, #76]	@ (8015f2c <xPortStartScheduler+0x13c>)
 8015ede:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8015ee2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015ee4:	f000 f8da 	bl	801609c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015ee8:	4b11      	ldr	r3, [pc, #68]	@ (8015f30 <xPortStartScheduler+0x140>)
 8015eea:	2200      	movs	r2, #0
 8015eec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015eee:	f000 f8f9 	bl	80160e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015ef2:	4b10      	ldr	r3, [pc, #64]	@ (8015f34 <xPortStartScheduler+0x144>)
 8015ef4:	681b      	ldr	r3, [r3, #0]
 8015ef6:	4a0f      	ldr	r2, [pc, #60]	@ (8015f34 <xPortStartScheduler+0x144>)
 8015ef8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8015efc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015efe:	f7ff ff63 	bl	8015dc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015f02:	f7fe ff2f 	bl	8014d64 <vTaskSwitchContext>
	prvTaskExitError();
 8015f06:	f7ff ff1b 	bl	8015d40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015f0a:	2300      	movs	r3, #0
}
 8015f0c:	4618      	mov	r0, r3
 8015f0e:	3718      	adds	r7, #24
 8015f10:	46bd      	mov	sp, r7
 8015f12:	bd80      	pop	{r7, pc}
 8015f14:	e000ed00 	.word	0xe000ed00
 8015f18:	410fc271 	.word	0x410fc271
 8015f1c:	410fc270 	.word	0x410fc270
 8015f20:	e000e400 	.word	0xe000e400
 8015f24:	24003cc4 	.word	0x24003cc4
 8015f28:	24003cc8 	.word	0x24003cc8
 8015f2c:	e000ed20 	.word	0xe000ed20
 8015f30:	240020e8 	.word	0x240020e8
 8015f34:	e000ef34 	.word	0xe000ef34

08015f38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015f38:	b480      	push	{r7}
 8015f3a:	b083      	sub	sp, #12
 8015f3c:	af00      	add	r7, sp, #0
	__asm volatile
 8015f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f42:	f383 8811 	msr	BASEPRI, r3
 8015f46:	f3bf 8f6f 	isb	sy
 8015f4a:	f3bf 8f4f 	dsb	sy
 8015f4e:	607b      	str	r3, [r7, #4]
}
 8015f50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015f52:	4b10      	ldr	r3, [pc, #64]	@ (8015f94 <vPortEnterCritical+0x5c>)
 8015f54:	681b      	ldr	r3, [r3, #0]
 8015f56:	3301      	adds	r3, #1
 8015f58:	4a0e      	ldr	r2, [pc, #56]	@ (8015f94 <vPortEnterCritical+0x5c>)
 8015f5a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8015f94 <vPortEnterCritical+0x5c>)
 8015f5e:	681b      	ldr	r3, [r3, #0]
 8015f60:	2b01      	cmp	r3, #1
 8015f62:	d110      	bne.n	8015f86 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015f64:	4b0c      	ldr	r3, [pc, #48]	@ (8015f98 <vPortEnterCritical+0x60>)
 8015f66:	681b      	ldr	r3, [r3, #0]
 8015f68:	b2db      	uxtb	r3, r3
 8015f6a:	2b00      	cmp	r3, #0
 8015f6c:	d00b      	beq.n	8015f86 <vPortEnterCritical+0x4e>
	__asm volatile
 8015f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f72:	f383 8811 	msr	BASEPRI, r3
 8015f76:	f3bf 8f6f 	isb	sy
 8015f7a:	f3bf 8f4f 	dsb	sy
 8015f7e:	603b      	str	r3, [r7, #0]
}
 8015f80:	bf00      	nop
 8015f82:	bf00      	nop
 8015f84:	e7fd      	b.n	8015f82 <vPortEnterCritical+0x4a>
	}
}
 8015f86:	bf00      	nop
 8015f88:	370c      	adds	r7, #12
 8015f8a:	46bd      	mov	sp, r7
 8015f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f90:	4770      	bx	lr
 8015f92:	bf00      	nop
 8015f94:	240020e8 	.word	0x240020e8
 8015f98:	e000ed04 	.word	0xe000ed04

08015f9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015f9c:	b480      	push	{r7}
 8015f9e:	b083      	sub	sp, #12
 8015fa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015fa2:	4b12      	ldr	r3, [pc, #72]	@ (8015fec <vPortExitCritical+0x50>)
 8015fa4:	681b      	ldr	r3, [r3, #0]
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	d10b      	bne.n	8015fc2 <vPortExitCritical+0x26>
	__asm volatile
 8015faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fae:	f383 8811 	msr	BASEPRI, r3
 8015fb2:	f3bf 8f6f 	isb	sy
 8015fb6:	f3bf 8f4f 	dsb	sy
 8015fba:	607b      	str	r3, [r7, #4]
}
 8015fbc:	bf00      	nop
 8015fbe:	bf00      	nop
 8015fc0:	e7fd      	b.n	8015fbe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8015fec <vPortExitCritical+0x50>)
 8015fc4:	681b      	ldr	r3, [r3, #0]
 8015fc6:	3b01      	subs	r3, #1
 8015fc8:	4a08      	ldr	r2, [pc, #32]	@ (8015fec <vPortExitCritical+0x50>)
 8015fca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015fcc:	4b07      	ldr	r3, [pc, #28]	@ (8015fec <vPortExitCritical+0x50>)
 8015fce:	681b      	ldr	r3, [r3, #0]
 8015fd0:	2b00      	cmp	r3, #0
 8015fd2:	d105      	bne.n	8015fe0 <vPortExitCritical+0x44>
 8015fd4:	2300      	movs	r3, #0
 8015fd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015fd8:	683b      	ldr	r3, [r7, #0]
 8015fda:	f383 8811 	msr	BASEPRI, r3
}
 8015fde:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015fe0:	bf00      	nop
 8015fe2:	370c      	adds	r7, #12
 8015fe4:	46bd      	mov	sp, r7
 8015fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fea:	4770      	bx	lr
 8015fec:	240020e8 	.word	0x240020e8

08015ff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015ff0:	f3ef 8009 	mrs	r0, PSP
 8015ff4:	f3bf 8f6f 	isb	sy
 8015ff8:	4b15      	ldr	r3, [pc, #84]	@ (8016050 <pxCurrentTCBConst>)
 8015ffa:	681a      	ldr	r2, [r3, #0]
 8015ffc:	f01e 0f10 	tst.w	lr, #16
 8016000:	bf08      	it	eq
 8016002:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016006:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801600a:	6010      	str	r0, [r2, #0]
 801600c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016010:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016014:	f380 8811 	msr	BASEPRI, r0
 8016018:	f3bf 8f4f 	dsb	sy
 801601c:	f3bf 8f6f 	isb	sy
 8016020:	f7fe fea0 	bl	8014d64 <vTaskSwitchContext>
 8016024:	f04f 0000 	mov.w	r0, #0
 8016028:	f380 8811 	msr	BASEPRI, r0
 801602c:	bc09      	pop	{r0, r3}
 801602e:	6819      	ldr	r1, [r3, #0]
 8016030:	6808      	ldr	r0, [r1, #0]
 8016032:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016036:	f01e 0f10 	tst.w	lr, #16
 801603a:	bf08      	it	eq
 801603c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016040:	f380 8809 	msr	PSP, r0
 8016044:	f3bf 8f6f 	isb	sy
 8016048:	4770      	bx	lr
 801604a:	bf00      	nop
 801604c:	f3af 8000 	nop.w

08016050 <pxCurrentTCBConst>:
 8016050:	24003698 	.word	0x24003698
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8016054:	bf00      	nop
 8016056:	bf00      	nop

08016058 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8016058:	b580      	push	{r7, lr}
 801605a:	b082      	sub	sp, #8
 801605c:	af00      	add	r7, sp, #0
	__asm volatile
 801605e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016062:	f383 8811 	msr	BASEPRI, r3
 8016066:	f3bf 8f6f 	isb	sy
 801606a:	f3bf 8f4f 	dsb	sy
 801606e:	607b      	str	r3, [r7, #4]
}
 8016070:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8016072:	f7fe fdbd 	bl	8014bf0 <xTaskIncrementTick>
 8016076:	4603      	mov	r3, r0
 8016078:	2b00      	cmp	r3, #0
 801607a:	d003      	beq.n	8016084 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801607c:	4b06      	ldr	r3, [pc, #24]	@ (8016098 <xPortSysTickHandler+0x40>)
 801607e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016082:	601a      	str	r2, [r3, #0]
 8016084:	2300      	movs	r3, #0
 8016086:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016088:	683b      	ldr	r3, [r7, #0]
 801608a:	f383 8811 	msr	BASEPRI, r3
}
 801608e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8016090:	bf00      	nop
 8016092:	3708      	adds	r7, #8
 8016094:	46bd      	mov	sp, r7
 8016096:	bd80      	pop	{r7, pc}
 8016098:	e000ed04 	.word	0xe000ed04

0801609c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801609c:	b480      	push	{r7}
 801609e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80160a0:	4b0b      	ldr	r3, [pc, #44]	@ (80160d0 <vPortSetupTimerInterrupt+0x34>)
 80160a2:	2200      	movs	r2, #0
 80160a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80160a6:	4b0b      	ldr	r3, [pc, #44]	@ (80160d4 <vPortSetupTimerInterrupt+0x38>)
 80160a8:	2200      	movs	r2, #0
 80160aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80160ac:	4b0a      	ldr	r3, [pc, #40]	@ (80160d8 <vPortSetupTimerInterrupt+0x3c>)
 80160ae:	681b      	ldr	r3, [r3, #0]
 80160b0:	4a0a      	ldr	r2, [pc, #40]	@ (80160dc <vPortSetupTimerInterrupt+0x40>)
 80160b2:	fba2 2303 	umull	r2, r3, r2, r3
 80160b6:	099b      	lsrs	r3, r3, #6
 80160b8:	4a09      	ldr	r2, [pc, #36]	@ (80160e0 <vPortSetupTimerInterrupt+0x44>)
 80160ba:	3b01      	subs	r3, #1
 80160bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80160be:	4b04      	ldr	r3, [pc, #16]	@ (80160d0 <vPortSetupTimerInterrupt+0x34>)
 80160c0:	2207      	movs	r2, #7
 80160c2:	601a      	str	r2, [r3, #0]
}
 80160c4:	bf00      	nop
 80160c6:	46bd      	mov	sp, r7
 80160c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160cc:	4770      	bx	lr
 80160ce:	bf00      	nop
 80160d0:	e000e010 	.word	0xe000e010
 80160d4:	e000e018 	.word	0xe000e018
 80160d8:	240020d8 	.word	0x240020d8
 80160dc:	10624dd3 	.word	0x10624dd3
 80160e0:	e000e014 	.word	0xe000e014

080160e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80160e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80160f4 <vPortEnableVFP+0x10>
 80160e8:	6801      	ldr	r1, [r0, #0]
 80160ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80160ee:	6001      	str	r1, [r0, #0]
 80160f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80160f2:	bf00      	nop
 80160f4:	e000ed88 	.word	0xe000ed88

080160f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80160f8:	b480      	push	{r7}
 80160fa:	b085      	sub	sp, #20
 80160fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80160fe:	f3ef 8305 	mrs	r3, IPSR
 8016102:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016104:	68fb      	ldr	r3, [r7, #12]
 8016106:	2b0f      	cmp	r3, #15
 8016108:	d915      	bls.n	8016136 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801610a:	4a18      	ldr	r2, [pc, #96]	@ (801616c <vPortValidateInterruptPriority+0x74>)
 801610c:	68fb      	ldr	r3, [r7, #12]
 801610e:	4413      	add	r3, r2
 8016110:	781b      	ldrb	r3, [r3, #0]
 8016112:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016114:	4b16      	ldr	r3, [pc, #88]	@ (8016170 <vPortValidateInterruptPriority+0x78>)
 8016116:	781b      	ldrb	r3, [r3, #0]
 8016118:	7afa      	ldrb	r2, [r7, #11]
 801611a:	429a      	cmp	r2, r3
 801611c:	d20b      	bcs.n	8016136 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801611e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016122:	f383 8811 	msr	BASEPRI, r3
 8016126:	f3bf 8f6f 	isb	sy
 801612a:	f3bf 8f4f 	dsb	sy
 801612e:	607b      	str	r3, [r7, #4]
}
 8016130:	bf00      	nop
 8016132:	bf00      	nop
 8016134:	e7fd      	b.n	8016132 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016136:	4b0f      	ldr	r3, [pc, #60]	@ (8016174 <vPortValidateInterruptPriority+0x7c>)
 8016138:	681b      	ldr	r3, [r3, #0]
 801613a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801613e:	4b0e      	ldr	r3, [pc, #56]	@ (8016178 <vPortValidateInterruptPriority+0x80>)
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	429a      	cmp	r2, r3
 8016144:	d90b      	bls.n	801615e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8016146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801614a:	f383 8811 	msr	BASEPRI, r3
 801614e:	f3bf 8f6f 	isb	sy
 8016152:	f3bf 8f4f 	dsb	sy
 8016156:	603b      	str	r3, [r7, #0]
}
 8016158:	bf00      	nop
 801615a:	bf00      	nop
 801615c:	e7fd      	b.n	801615a <vPortValidateInterruptPriority+0x62>
	}
 801615e:	bf00      	nop
 8016160:	3714      	adds	r7, #20
 8016162:	46bd      	mov	sp, r7
 8016164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016168:	4770      	bx	lr
 801616a:	bf00      	nop
 801616c:	e000e3f0 	.word	0xe000e3f0
 8016170:	24003cc4 	.word	0x24003cc4
 8016174:	e000ed0c 	.word	0xe000ed0c
 8016178:	24003cc8 	.word	0x24003cc8

0801617c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801617c:	b580      	push	{r7, lr}
 801617e:	b08a      	sub	sp, #40	@ 0x28
 8016180:	af00      	add	r7, sp, #0
 8016182:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8016184:	2300      	movs	r3, #0
 8016186:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8016188:	f7fe fc64 	bl	8014a54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801618c:	4b5c      	ldr	r3, [pc, #368]	@ (8016300 <pvPortMalloc+0x184>)
 801618e:	681b      	ldr	r3, [r3, #0]
 8016190:	2b00      	cmp	r3, #0
 8016192:	d101      	bne.n	8016198 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8016194:	f000 f924 	bl	80163e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8016198:	4b5a      	ldr	r3, [pc, #360]	@ (8016304 <pvPortMalloc+0x188>)
 801619a:	681a      	ldr	r2, [r3, #0]
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	4013      	ands	r3, r2
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	f040 8095 	bne.w	80162d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d01e      	beq.n	80161ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80161ac:	2208      	movs	r2, #8
 80161ae:	687b      	ldr	r3, [r7, #4]
 80161b0:	4413      	add	r3, r2
 80161b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	f003 0307 	and.w	r3, r3, #7
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d015      	beq.n	80161ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	f023 0307 	bic.w	r3, r3, #7
 80161c4:	3308      	adds	r3, #8
 80161c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	f003 0307 	and.w	r3, r3, #7
 80161ce:	2b00      	cmp	r3, #0
 80161d0:	d00b      	beq.n	80161ea <pvPortMalloc+0x6e>
	__asm volatile
 80161d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161d6:	f383 8811 	msr	BASEPRI, r3
 80161da:	f3bf 8f6f 	isb	sy
 80161de:	f3bf 8f4f 	dsb	sy
 80161e2:	617b      	str	r3, [r7, #20]
}
 80161e4:	bf00      	nop
 80161e6:	bf00      	nop
 80161e8:	e7fd      	b.n	80161e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d06f      	beq.n	80162d0 <pvPortMalloc+0x154>
 80161f0:	4b45      	ldr	r3, [pc, #276]	@ (8016308 <pvPortMalloc+0x18c>)
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	687a      	ldr	r2, [r7, #4]
 80161f6:	429a      	cmp	r2, r3
 80161f8:	d86a      	bhi.n	80162d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80161fa:	4b44      	ldr	r3, [pc, #272]	@ (801630c <pvPortMalloc+0x190>)
 80161fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80161fe:	4b43      	ldr	r3, [pc, #268]	@ (801630c <pvPortMalloc+0x190>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016204:	e004      	b.n	8016210 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016208:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801620a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801620c:	681b      	ldr	r3, [r3, #0]
 801620e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016212:	685b      	ldr	r3, [r3, #4]
 8016214:	687a      	ldr	r2, [r7, #4]
 8016216:	429a      	cmp	r2, r3
 8016218:	d903      	bls.n	8016222 <pvPortMalloc+0xa6>
 801621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801621c:	681b      	ldr	r3, [r3, #0]
 801621e:	2b00      	cmp	r3, #0
 8016220:	d1f1      	bne.n	8016206 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016222:	4b37      	ldr	r3, [pc, #220]	@ (8016300 <pvPortMalloc+0x184>)
 8016224:	681b      	ldr	r3, [r3, #0]
 8016226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016228:	429a      	cmp	r2, r3
 801622a:	d051      	beq.n	80162d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801622c:	6a3b      	ldr	r3, [r7, #32]
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	2208      	movs	r2, #8
 8016232:	4413      	add	r3, r2
 8016234:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016238:	681a      	ldr	r2, [r3, #0]
 801623a:	6a3b      	ldr	r3, [r7, #32]
 801623c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801623e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016240:	685a      	ldr	r2, [r3, #4]
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	1ad2      	subs	r2, r2, r3
 8016246:	2308      	movs	r3, #8
 8016248:	005b      	lsls	r3, r3, #1
 801624a:	429a      	cmp	r2, r3
 801624c:	d920      	bls.n	8016290 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801624e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	4413      	add	r3, r2
 8016254:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016256:	69bb      	ldr	r3, [r7, #24]
 8016258:	f003 0307 	and.w	r3, r3, #7
 801625c:	2b00      	cmp	r3, #0
 801625e:	d00b      	beq.n	8016278 <pvPortMalloc+0xfc>
	__asm volatile
 8016260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016264:	f383 8811 	msr	BASEPRI, r3
 8016268:	f3bf 8f6f 	isb	sy
 801626c:	f3bf 8f4f 	dsb	sy
 8016270:	613b      	str	r3, [r7, #16]
}
 8016272:	bf00      	nop
 8016274:	bf00      	nop
 8016276:	e7fd      	b.n	8016274 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8016278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801627a:	685a      	ldr	r2, [r3, #4]
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	1ad2      	subs	r2, r2, r3
 8016280:	69bb      	ldr	r3, [r7, #24]
 8016282:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8016284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016286:	687a      	ldr	r2, [r7, #4]
 8016288:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801628a:	69b8      	ldr	r0, [r7, #24]
 801628c:	f000 f90a 	bl	80164a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8016290:	4b1d      	ldr	r3, [pc, #116]	@ (8016308 <pvPortMalloc+0x18c>)
 8016292:	681a      	ldr	r2, [r3, #0]
 8016294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016296:	685b      	ldr	r3, [r3, #4]
 8016298:	1ad3      	subs	r3, r2, r3
 801629a:	4a1b      	ldr	r2, [pc, #108]	@ (8016308 <pvPortMalloc+0x18c>)
 801629c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801629e:	4b1a      	ldr	r3, [pc, #104]	@ (8016308 <pvPortMalloc+0x18c>)
 80162a0:	681a      	ldr	r2, [r3, #0]
 80162a2:	4b1b      	ldr	r3, [pc, #108]	@ (8016310 <pvPortMalloc+0x194>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	429a      	cmp	r2, r3
 80162a8:	d203      	bcs.n	80162b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80162aa:	4b17      	ldr	r3, [pc, #92]	@ (8016308 <pvPortMalloc+0x18c>)
 80162ac:	681b      	ldr	r3, [r3, #0]
 80162ae:	4a18      	ldr	r2, [pc, #96]	@ (8016310 <pvPortMalloc+0x194>)
 80162b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80162b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162b4:	685a      	ldr	r2, [r3, #4]
 80162b6:	4b13      	ldr	r3, [pc, #76]	@ (8016304 <pvPortMalloc+0x188>)
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	431a      	orrs	r2, r3
 80162bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80162c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80162c2:	2200      	movs	r2, #0
 80162c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80162c6:	4b13      	ldr	r3, [pc, #76]	@ (8016314 <pvPortMalloc+0x198>)
 80162c8:	681b      	ldr	r3, [r3, #0]
 80162ca:	3301      	adds	r3, #1
 80162cc:	4a11      	ldr	r2, [pc, #68]	@ (8016314 <pvPortMalloc+0x198>)
 80162ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80162d0:	f7fe fbce 	bl	8014a70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80162d4:	69fb      	ldr	r3, [r7, #28]
 80162d6:	f003 0307 	and.w	r3, r3, #7
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d00b      	beq.n	80162f6 <pvPortMalloc+0x17a>
	__asm volatile
 80162de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162e2:	f383 8811 	msr	BASEPRI, r3
 80162e6:	f3bf 8f6f 	isb	sy
 80162ea:	f3bf 8f4f 	dsb	sy
 80162ee:	60fb      	str	r3, [r7, #12]
}
 80162f0:	bf00      	nop
 80162f2:	bf00      	nop
 80162f4:	e7fd      	b.n	80162f2 <pvPortMalloc+0x176>
	return pvReturn;
 80162f6:	69fb      	ldr	r3, [r7, #28]
}
 80162f8:	4618      	mov	r0, r3
 80162fa:	3728      	adds	r7, #40	@ 0x28
 80162fc:	46bd      	mov	sp, r7
 80162fe:	bd80      	pop	{r7, pc}
 8016300:	240078d4 	.word	0x240078d4
 8016304:	240078e8 	.word	0x240078e8
 8016308:	240078d8 	.word	0x240078d8
 801630c:	240078cc 	.word	0x240078cc
 8016310:	240078dc 	.word	0x240078dc
 8016314:	240078e0 	.word	0x240078e0

08016318 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016318:	b580      	push	{r7, lr}
 801631a:	b086      	sub	sp, #24
 801631c:	af00      	add	r7, sp, #0
 801631e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d04f      	beq.n	80163ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801632a:	2308      	movs	r3, #8
 801632c:	425b      	negs	r3, r3
 801632e:	697a      	ldr	r2, [r7, #20]
 8016330:	4413      	add	r3, r2
 8016332:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016334:	697b      	ldr	r3, [r7, #20]
 8016336:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016338:	693b      	ldr	r3, [r7, #16]
 801633a:	685a      	ldr	r2, [r3, #4]
 801633c:	4b25      	ldr	r3, [pc, #148]	@ (80163d4 <vPortFree+0xbc>)
 801633e:	681b      	ldr	r3, [r3, #0]
 8016340:	4013      	ands	r3, r2
 8016342:	2b00      	cmp	r3, #0
 8016344:	d10b      	bne.n	801635e <vPortFree+0x46>
	__asm volatile
 8016346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801634a:	f383 8811 	msr	BASEPRI, r3
 801634e:	f3bf 8f6f 	isb	sy
 8016352:	f3bf 8f4f 	dsb	sy
 8016356:	60fb      	str	r3, [r7, #12]
}
 8016358:	bf00      	nop
 801635a:	bf00      	nop
 801635c:	e7fd      	b.n	801635a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801635e:	693b      	ldr	r3, [r7, #16]
 8016360:	681b      	ldr	r3, [r3, #0]
 8016362:	2b00      	cmp	r3, #0
 8016364:	d00b      	beq.n	801637e <vPortFree+0x66>
	__asm volatile
 8016366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801636a:	f383 8811 	msr	BASEPRI, r3
 801636e:	f3bf 8f6f 	isb	sy
 8016372:	f3bf 8f4f 	dsb	sy
 8016376:	60bb      	str	r3, [r7, #8]
}
 8016378:	bf00      	nop
 801637a:	bf00      	nop
 801637c:	e7fd      	b.n	801637a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801637e:	693b      	ldr	r3, [r7, #16]
 8016380:	685a      	ldr	r2, [r3, #4]
 8016382:	4b14      	ldr	r3, [pc, #80]	@ (80163d4 <vPortFree+0xbc>)
 8016384:	681b      	ldr	r3, [r3, #0]
 8016386:	4013      	ands	r3, r2
 8016388:	2b00      	cmp	r3, #0
 801638a:	d01e      	beq.n	80163ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801638c:	693b      	ldr	r3, [r7, #16]
 801638e:	681b      	ldr	r3, [r3, #0]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d11a      	bne.n	80163ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016394:	693b      	ldr	r3, [r7, #16]
 8016396:	685a      	ldr	r2, [r3, #4]
 8016398:	4b0e      	ldr	r3, [pc, #56]	@ (80163d4 <vPortFree+0xbc>)
 801639a:	681b      	ldr	r3, [r3, #0]
 801639c:	43db      	mvns	r3, r3
 801639e:	401a      	ands	r2, r3
 80163a0:	693b      	ldr	r3, [r7, #16]
 80163a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80163a4:	f7fe fb56 	bl	8014a54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80163a8:	693b      	ldr	r3, [r7, #16]
 80163aa:	685a      	ldr	r2, [r3, #4]
 80163ac:	4b0a      	ldr	r3, [pc, #40]	@ (80163d8 <vPortFree+0xc0>)
 80163ae:	681b      	ldr	r3, [r3, #0]
 80163b0:	4413      	add	r3, r2
 80163b2:	4a09      	ldr	r2, [pc, #36]	@ (80163d8 <vPortFree+0xc0>)
 80163b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80163b6:	6938      	ldr	r0, [r7, #16]
 80163b8:	f000 f874 	bl	80164a4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80163bc:	4b07      	ldr	r3, [pc, #28]	@ (80163dc <vPortFree+0xc4>)
 80163be:	681b      	ldr	r3, [r3, #0]
 80163c0:	3301      	adds	r3, #1
 80163c2:	4a06      	ldr	r2, [pc, #24]	@ (80163dc <vPortFree+0xc4>)
 80163c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80163c6:	f7fe fb53 	bl	8014a70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80163ca:	bf00      	nop
 80163cc:	3718      	adds	r7, #24
 80163ce:	46bd      	mov	sp, r7
 80163d0:	bd80      	pop	{r7, pc}
 80163d2:	bf00      	nop
 80163d4:	240078e8 	.word	0x240078e8
 80163d8:	240078d8 	.word	0x240078d8
 80163dc:	240078e4 	.word	0x240078e4

080163e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80163e0:	b480      	push	{r7}
 80163e2:	b085      	sub	sp, #20
 80163e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80163e6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80163ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80163ec:	4b27      	ldr	r3, [pc, #156]	@ (801648c <prvHeapInit+0xac>)
 80163ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	f003 0307 	and.w	r3, r3, #7
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d00c      	beq.n	8016414 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	3307      	adds	r3, #7
 80163fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016400:	68fb      	ldr	r3, [r7, #12]
 8016402:	f023 0307 	bic.w	r3, r3, #7
 8016406:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016408:	68ba      	ldr	r2, [r7, #8]
 801640a:	68fb      	ldr	r3, [r7, #12]
 801640c:	1ad3      	subs	r3, r2, r3
 801640e:	4a1f      	ldr	r2, [pc, #124]	@ (801648c <prvHeapInit+0xac>)
 8016410:	4413      	add	r3, r2
 8016412:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016414:	68fb      	ldr	r3, [r7, #12]
 8016416:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016418:	4a1d      	ldr	r2, [pc, #116]	@ (8016490 <prvHeapInit+0xb0>)
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801641e:	4b1c      	ldr	r3, [pc, #112]	@ (8016490 <prvHeapInit+0xb0>)
 8016420:	2200      	movs	r2, #0
 8016422:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	68ba      	ldr	r2, [r7, #8]
 8016428:	4413      	add	r3, r2
 801642a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801642c:	2208      	movs	r2, #8
 801642e:	68fb      	ldr	r3, [r7, #12]
 8016430:	1a9b      	subs	r3, r3, r2
 8016432:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	f023 0307 	bic.w	r3, r3, #7
 801643a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	4a15      	ldr	r2, [pc, #84]	@ (8016494 <prvHeapInit+0xb4>)
 8016440:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016442:	4b14      	ldr	r3, [pc, #80]	@ (8016494 <prvHeapInit+0xb4>)
 8016444:	681b      	ldr	r3, [r3, #0]
 8016446:	2200      	movs	r2, #0
 8016448:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801644a:	4b12      	ldr	r3, [pc, #72]	@ (8016494 <prvHeapInit+0xb4>)
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	2200      	movs	r2, #0
 8016450:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8016456:	683b      	ldr	r3, [r7, #0]
 8016458:	68fa      	ldr	r2, [r7, #12]
 801645a:	1ad2      	subs	r2, r2, r3
 801645c:	683b      	ldr	r3, [r7, #0]
 801645e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8016460:	4b0c      	ldr	r3, [pc, #48]	@ (8016494 <prvHeapInit+0xb4>)
 8016462:	681a      	ldr	r2, [r3, #0]
 8016464:	683b      	ldr	r3, [r7, #0]
 8016466:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016468:	683b      	ldr	r3, [r7, #0]
 801646a:	685b      	ldr	r3, [r3, #4]
 801646c:	4a0a      	ldr	r2, [pc, #40]	@ (8016498 <prvHeapInit+0xb8>)
 801646e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8016470:	683b      	ldr	r3, [r7, #0]
 8016472:	685b      	ldr	r3, [r3, #4]
 8016474:	4a09      	ldr	r2, [pc, #36]	@ (801649c <prvHeapInit+0xbc>)
 8016476:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8016478:	4b09      	ldr	r3, [pc, #36]	@ (80164a0 <prvHeapInit+0xc0>)
 801647a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801647e:	601a      	str	r2, [r3, #0]
}
 8016480:	bf00      	nop
 8016482:	3714      	adds	r7, #20
 8016484:	46bd      	mov	sp, r7
 8016486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801648a:	4770      	bx	lr
 801648c:	24003ccc 	.word	0x24003ccc
 8016490:	240078cc 	.word	0x240078cc
 8016494:	240078d4 	.word	0x240078d4
 8016498:	240078dc 	.word	0x240078dc
 801649c:	240078d8 	.word	0x240078d8
 80164a0:	240078e8 	.word	0x240078e8

080164a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80164a4:	b480      	push	{r7}
 80164a6:	b085      	sub	sp, #20
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80164ac:	4b28      	ldr	r3, [pc, #160]	@ (8016550 <prvInsertBlockIntoFreeList+0xac>)
 80164ae:	60fb      	str	r3, [r7, #12]
 80164b0:	e002      	b.n	80164b8 <prvInsertBlockIntoFreeList+0x14>
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	681b      	ldr	r3, [r3, #0]
 80164b6:	60fb      	str	r3, [r7, #12]
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	681b      	ldr	r3, [r3, #0]
 80164bc:	687a      	ldr	r2, [r7, #4]
 80164be:	429a      	cmp	r2, r3
 80164c0:	d8f7      	bhi.n	80164b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80164c2:	68fb      	ldr	r3, [r7, #12]
 80164c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80164c6:	68fb      	ldr	r3, [r7, #12]
 80164c8:	685b      	ldr	r3, [r3, #4]
 80164ca:	68ba      	ldr	r2, [r7, #8]
 80164cc:	4413      	add	r3, r2
 80164ce:	687a      	ldr	r2, [r7, #4]
 80164d0:	429a      	cmp	r2, r3
 80164d2:	d108      	bne.n	80164e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	685a      	ldr	r2, [r3, #4]
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	685b      	ldr	r3, [r3, #4]
 80164dc:	441a      	add	r2, r3
 80164de:	68fb      	ldr	r3, [r7, #12]
 80164e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80164e6:	687b      	ldr	r3, [r7, #4]
 80164e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80164ea:	687b      	ldr	r3, [r7, #4]
 80164ec:	685b      	ldr	r3, [r3, #4]
 80164ee:	68ba      	ldr	r2, [r7, #8]
 80164f0:	441a      	add	r2, r3
 80164f2:	68fb      	ldr	r3, [r7, #12]
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	429a      	cmp	r2, r3
 80164f8:	d118      	bne.n	801652c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80164fa:	68fb      	ldr	r3, [r7, #12]
 80164fc:	681a      	ldr	r2, [r3, #0]
 80164fe:	4b15      	ldr	r3, [pc, #84]	@ (8016554 <prvInsertBlockIntoFreeList+0xb0>)
 8016500:	681b      	ldr	r3, [r3, #0]
 8016502:	429a      	cmp	r2, r3
 8016504:	d00d      	beq.n	8016522 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	685a      	ldr	r2, [r3, #4]
 801650a:	68fb      	ldr	r3, [r7, #12]
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	685b      	ldr	r3, [r3, #4]
 8016510:	441a      	add	r2, r3
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016516:	68fb      	ldr	r3, [r7, #12]
 8016518:	681b      	ldr	r3, [r3, #0]
 801651a:	681a      	ldr	r2, [r3, #0]
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	601a      	str	r2, [r3, #0]
 8016520:	e008      	b.n	8016534 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016522:	4b0c      	ldr	r3, [pc, #48]	@ (8016554 <prvInsertBlockIntoFreeList+0xb0>)
 8016524:	681a      	ldr	r2, [r3, #0]
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	601a      	str	r2, [r3, #0]
 801652a:	e003      	b.n	8016534 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801652c:	68fb      	ldr	r3, [r7, #12]
 801652e:	681a      	ldr	r2, [r3, #0]
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016534:	68fa      	ldr	r2, [r7, #12]
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	429a      	cmp	r2, r3
 801653a:	d002      	beq.n	8016542 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801653c:	68fb      	ldr	r3, [r7, #12]
 801653e:	687a      	ldr	r2, [r7, #4]
 8016540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016542:	bf00      	nop
 8016544:	3714      	adds	r7, #20
 8016546:	46bd      	mov	sp, r7
 8016548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801654c:	4770      	bx	lr
 801654e:	bf00      	nop
 8016550:	240078cc 	.word	0x240078cc
 8016554:	240078d4 	.word	0x240078d4

08016558 <memset>:
 8016558:	4402      	add	r2, r0
 801655a:	4603      	mov	r3, r0
 801655c:	4293      	cmp	r3, r2
 801655e:	d100      	bne.n	8016562 <memset+0xa>
 8016560:	4770      	bx	lr
 8016562:	f803 1b01 	strb.w	r1, [r3], #1
 8016566:	e7f9      	b.n	801655c <memset+0x4>

08016568 <_reclaim_reent>:
 8016568:	4b2d      	ldr	r3, [pc, #180]	@ (8016620 <_reclaim_reent+0xb8>)
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	4283      	cmp	r3, r0
 801656e:	b570      	push	{r4, r5, r6, lr}
 8016570:	4604      	mov	r4, r0
 8016572:	d053      	beq.n	801661c <_reclaim_reent+0xb4>
 8016574:	69c3      	ldr	r3, [r0, #28]
 8016576:	b31b      	cbz	r3, 80165c0 <_reclaim_reent+0x58>
 8016578:	68db      	ldr	r3, [r3, #12]
 801657a:	b163      	cbz	r3, 8016596 <_reclaim_reent+0x2e>
 801657c:	2500      	movs	r5, #0
 801657e:	69e3      	ldr	r3, [r4, #28]
 8016580:	68db      	ldr	r3, [r3, #12]
 8016582:	5959      	ldr	r1, [r3, r5]
 8016584:	b9b1      	cbnz	r1, 80165b4 <_reclaim_reent+0x4c>
 8016586:	3504      	adds	r5, #4
 8016588:	2d80      	cmp	r5, #128	@ 0x80
 801658a:	d1f8      	bne.n	801657e <_reclaim_reent+0x16>
 801658c:	69e3      	ldr	r3, [r4, #28]
 801658e:	4620      	mov	r0, r4
 8016590:	68d9      	ldr	r1, [r3, #12]
 8016592:	f000 f87b 	bl	801668c <_free_r>
 8016596:	69e3      	ldr	r3, [r4, #28]
 8016598:	6819      	ldr	r1, [r3, #0]
 801659a:	b111      	cbz	r1, 80165a2 <_reclaim_reent+0x3a>
 801659c:	4620      	mov	r0, r4
 801659e:	f000 f875 	bl	801668c <_free_r>
 80165a2:	69e3      	ldr	r3, [r4, #28]
 80165a4:	689d      	ldr	r5, [r3, #8]
 80165a6:	b15d      	cbz	r5, 80165c0 <_reclaim_reent+0x58>
 80165a8:	4629      	mov	r1, r5
 80165aa:	4620      	mov	r0, r4
 80165ac:	682d      	ldr	r5, [r5, #0]
 80165ae:	f000 f86d 	bl	801668c <_free_r>
 80165b2:	e7f8      	b.n	80165a6 <_reclaim_reent+0x3e>
 80165b4:	680e      	ldr	r6, [r1, #0]
 80165b6:	4620      	mov	r0, r4
 80165b8:	f000 f868 	bl	801668c <_free_r>
 80165bc:	4631      	mov	r1, r6
 80165be:	e7e1      	b.n	8016584 <_reclaim_reent+0x1c>
 80165c0:	6961      	ldr	r1, [r4, #20]
 80165c2:	b111      	cbz	r1, 80165ca <_reclaim_reent+0x62>
 80165c4:	4620      	mov	r0, r4
 80165c6:	f000 f861 	bl	801668c <_free_r>
 80165ca:	69e1      	ldr	r1, [r4, #28]
 80165cc:	b111      	cbz	r1, 80165d4 <_reclaim_reent+0x6c>
 80165ce:	4620      	mov	r0, r4
 80165d0:	f000 f85c 	bl	801668c <_free_r>
 80165d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80165d6:	b111      	cbz	r1, 80165de <_reclaim_reent+0x76>
 80165d8:	4620      	mov	r0, r4
 80165da:	f000 f857 	bl	801668c <_free_r>
 80165de:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80165e0:	b111      	cbz	r1, 80165e8 <_reclaim_reent+0x80>
 80165e2:	4620      	mov	r0, r4
 80165e4:	f000 f852 	bl	801668c <_free_r>
 80165e8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80165ea:	b111      	cbz	r1, 80165f2 <_reclaim_reent+0x8a>
 80165ec:	4620      	mov	r0, r4
 80165ee:	f000 f84d 	bl	801668c <_free_r>
 80165f2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80165f4:	b111      	cbz	r1, 80165fc <_reclaim_reent+0x94>
 80165f6:	4620      	mov	r0, r4
 80165f8:	f000 f848 	bl	801668c <_free_r>
 80165fc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80165fe:	b111      	cbz	r1, 8016606 <_reclaim_reent+0x9e>
 8016600:	4620      	mov	r0, r4
 8016602:	f000 f843 	bl	801668c <_free_r>
 8016606:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8016608:	b111      	cbz	r1, 8016610 <_reclaim_reent+0xa8>
 801660a:	4620      	mov	r0, r4
 801660c:	f000 f83e 	bl	801668c <_free_r>
 8016610:	6a23      	ldr	r3, [r4, #32]
 8016612:	b11b      	cbz	r3, 801661c <_reclaim_reent+0xb4>
 8016614:	4620      	mov	r0, r4
 8016616:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801661a:	4718      	bx	r3
 801661c:	bd70      	pop	{r4, r5, r6, pc}
 801661e:	bf00      	nop
 8016620:	240020ec 	.word	0x240020ec

08016624 <__libc_init_array>:
 8016624:	b570      	push	{r4, r5, r6, lr}
 8016626:	4d0d      	ldr	r5, [pc, #52]	@ (801665c <__libc_init_array+0x38>)
 8016628:	4c0d      	ldr	r4, [pc, #52]	@ (8016660 <__libc_init_array+0x3c>)
 801662a:	1b64      	subs	r4, r4, r5
 801662c:	10a4      	asrs	r4, r4, #2
 801662e:	2600      	movs	r6, #0
 8016630:	42a6      	cmp	r6, r4
 8016632:	d109      	bne.n	8016648 <__libc_init_array+0x24>
 8016634:	4d0b      	ldr	r5, [pc, #44]	@ (8016664 <__libc_init_array+0x40>)
 8016636:	4c0c      	ldr	r4, [pc, #48]	@ (8016668 <__libc_init_array+0x44>)
 8016638:	f000 f87e 	bl	8016738 <_init>
 801663c:	1b64      	subs	r4, r4, r5
 801663e:	10a4      	asrs	r4, r4, #2
 8016640:	2600      	movs	r6, #0
 8016642:	42a6      	cmp	r6, r4
 8016644:	d105      	bne.n	8016652 <__libc_init_array+0x2e>
 8016646:	bd70      	pop	{r4, r5, r6, pc}
 8016648:	f855 3b04 	ldr.w	r3, [r5], #4
 801664c:	4798      	blx	r3
 801664e:	3601      	adds	r6, #1
 8016650:	e7ee      	b.n	8016630 <__libc_init_array+0xc>
 8016652:	f855 3b04 	ldr.w	r3, [r5], #4
 8016656:	4798      	blx	r3
 8016658:	3601      	adds	r6, #1
 801665a:	e7f2      	b.n	8016642 <__libc_init_array+0x1e>
 801665c:	08016d44 	.word	0x08016d44
 8016660:	08016d44 	.word	0x08016d44
 8016664:	08016d44 	.word	0x08016d44
 8016668:	08016d48 	.word	0x08016d48

0801666c <__retarget_lock_acquire_recursive>:
 801666c:	4770      	bx	lr

0801666e <__retarget_lock_release_recursive>:
 801666e:	4770      	bx	lr

08016670 <memcpy>:
 8016670:	440a      	add	r2, r1
 8016672:	4291      	cmp	r1, r2
 8016674:	f100 33ff 	add.w	r3, r0, #4294967295
 8016678:	d100      	bne.n	801667c <memcpy+0xc>
 801667a:	4770      	bx	lr
 801667c:	b510      	push	{r4, lr}
 801667e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016682:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016686:	4291      	cmp	r1, r2
 8016688:	d1f9      	bne.n	801667e <memcpy+0xe>
 801668a:	bd10      	pop	{r4, pc}

0801668c <_free_r>:
 801668c:	b538      	push	{r3, r4, r5, lr}
 801668e:	4605      	mov	r5, r0
 8016690:	2900      	cmp	r1, #0
 8016692:	d041      	beq.n	8016718 <_free_r+0x8c>
 8016694:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016698:	1f0c      	subs	r4, r1, #4
 801669a:	2b00      	cmp	r3, #0
 801669c:	bfb8      	it	lt
 801669e:	18e4      	addlt	r4, r4, r3
 80166a0:	f000 f83e 	bl	8016720 <__malloc_lock>
 80166a4:	4a1d      	ldr	r2, [pc, #116]	@ (801671c <_free_r+0x90>)
 80166a6:	6813      	ldr	r3, [r2, #0]
 80166a8:	b933      	cbnz	r3, 80166b8 <_free_r+0x2c>
 80166aa:	6063      	str	r3, [r4, #4]
 80166ac:	6014      	str	r4, [r2, #0]
 80166ae:	4628      	mov	r0, r5
 80166b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166b4:	f000 b83a 	b.w	801672c <__malloc_unlock>
 80166b8:	42a3      	cmp	r3, r4
 80166ba:	d908      	bls.n	80166ce <_free_r+0x42>
 80166bc:	6820      	ldr	r0, [r4, #0]
 80166be:	1821      	adds	r1, r4, r0
 80166c0:	428b      	cmp	r3, r1
 80166c2:	bf01      	itttt	eq
 80166c4:	6819      	ldreq	r1, [r3, #0]
 80166c6:	685b      	ldreq	r3, [r3, #4]
 80166c8:	1809      	addeq	r1, r1, r0
 80166ca:	6021      	streq	r1, [r4, #0]
 80166cc:	e7ed      	b.n	80166aa <_free_r+0x1e>
 80166ce:	461a      	mov	r2, r3
 80166d0:	685b      	ldr	r3, [r3, #4]
 80166d2:	b10b      	cbz	r3, 80166d8 <_free_r+0x4c>
 80166d4:	42a3      	cmp	r3, r4
 80166d6:	d9fa      	bls.n	80166ce <_free_r+0x42>
 80166d8:	6811      	ldr	r1, [r2, #0]
 80166da:	1850      	adds	r0, r2, r1
 80166dc:	42a0      	cmp	r0, r4
 80166de:	d10b      	bne.n	80166f8 <_free_r+0x6c>
 80166e0:	6820      	ldr	r0, [r4, #0]
 80166e2:	4401      	add	r1, r0
 80166e4:	1850      	adds	r0, r2, r1
 80166e6:	4283      	cmp	r3, r0
 80166e8:	6011      	str	r1, [r2, #0]
 80166ea:	d1e0      	bne.n	80166ae <_free_r+0x22>
 80166ec:	6818      	ldr	r0, [r3, #0]
 80166ee:	685b      	ldr	r3, [r3, #4]
 80166f0:	6053      	str	r3, [r2, #4]
 80166f2:	4408      	add	r0, r1
 80166f4:	6010      	str	r0, [r2, #0]
 80166f6:	e7da      	b.n	80166ae <_free_r+0x22>
 80166f8:	d902      	bls.n	8016700 <_free_r+0x74>
 80166fa:	230c      	movs	r3, #12
 80166fc:	602b      	str	r3, [r5, #0]
 80166fe:	e7d6      	b.n	80166ae <_free_r+0x22>
 8016700:	6820      	ldr	r0, [r4, #0]
 8016702:	1821      	adds	r1, r4, r0
 8016704:	428b      	cmp	r3, r1
 8016706:	bf04      	itt	eq
 8016708:	6819      	ldreq	r1, [r3, #0]
 801670a:	685b      	ldreq	r3, [r3, #4]
 801670c:	6063      	str	r3, [r4, #4]
 801670e:	bf04      	itt	eq
 8016710:	1809      	addeq	r1, r1, r0
 8016712:	6021      	streq	r1, [r4, #0]
 8016714:	6054      	str	r4, [r2, #4]
 8016716:	e7ca      	b.n	80166ae <_free_r+0x22>
 8016718:	bd38      	pop	{r3, r4, r5, pc}
 801671a:	bf00      	nop
 801671c:	24007a28 	.word	0x24007a28

08016720 <__malloc_lock>:
 8016720:	4801      	ldr	r0, [pc, #4]	@ (8016728 <__malloc_lock+0x8>)
 8016722:	f7ff bfa3 	b.w	801666c <__retarget_lock_acquire_recursive>
 8016726:	bf00      	nop
 8016728:	24007a24 	.word	0x24007a24

0801672c <__malloc_unlock>:
 801672c:	4801      	ldr	r0, [pc, #4]	@ (8016734 <__malloc_unlock+0x8>)
 801672e:	f7ff bf9e 	b.w	801666e <__retarget_lock_release_recursive>
 8016732:	bf00      	nop
 8016734:	24007a24 	.word	0x24007a24

08016738 <_init>:
 8016738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801673a:	bf00      	nop
 801673c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801673e:	bc08      	pop	{r3}
 8016740:	469e      	mov	lr, r3
 8016742:	4770      	bx	lr

08016744 <_fini>:
 8016744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016746:	bf00      	nop
 8016748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801674a:	bc08      	pop	{r3}
 801674c:	469e      	mov	lr, r3
 801674e:	4770      	bx	lr
