// Seed: 1256091070
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_18 = 0;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    output wor id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wor id_17,
    output wire id_18,
    input tri id_19,
    input tri id_20,
    input wand id_21,
    input wire id_22,
    input tri1 id_23,
    input tri0 id_24,
    input wire id_25,
    output tri id_26,
    input tri0 id_27,
    input tri id_28,
    input uwire id_29,
    input tri1 id_30,
    input supply1 id_31,
    input tri0 id_32,
    output wor id_33,
    input wire id_34
    , id_58,
    input wand id_35,
    input tri0 id_36,
    input wand id_37,
    input tri0 id_38,
    output uwire id_39,
    input tri0 id_40,
    input wire id_41,
    output wire id_42,
    input wire id_43,
    output wire id_44,
    output tri0 id_45,
    output supply0 id_46,
    input tri1 id_47,
    output wand id_48,
    output uwire id_49,
    output tri0 id_50,
    output wor id_51,
    output supply1 id_52,
    output wire id_53,
    output wor id_54,
    output supply0 id_55,
    input supply0 id_56
);
  assign id_33 = id_12;
  module_0 modCall_1 (
      id_58,
      id_58,
      id_58
  );
endmodule
