{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480213474186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480213474186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 20:24:34 2016 " "Processing started: Sat Nov 26 20:24:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480213474186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480213474186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480213474186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480213474624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/User/Desktop/matrix/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/User/Desktop/matrix/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486752 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ready READY toplevel.sv(6) " "Verilog HDL Declaration information at toplevel.sv(6): object \"ready\" differs only in case from object \"READY\" in the same scope" {  } { { "toplevel.sv" "" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480213486752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486752 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(80) " "Verilog HDL warning at multiply_add.sv(80): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(81) " "Verilog HDL warning at multiply_add.sv(81): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(82) " "Verilog HDL warning at multiply_add.sv(82): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(83) " "Verilog HDL warning at multiply_add.sv(83): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(84) " "Verilog HDL warning at multiply_add.sv(84): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(85) " "Verilog HDL warning at multiply_add.sv(85): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(86) " "Verilog HDL warning at multiply_add.sv(86): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(87) " "Verilog HDL warning at multiply_add.sv(87): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(88) " "Verilog HDL warning at multiply_add.sv(88): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(89) " "Verilog HDL warning at multiply_add.sv(89): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_add.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiply_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_add " "Found entity 1: multiply_add" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_stage1 " "Found entity 2: mult_add_stage1" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_add_stage2 " "Found entity 3: mult_add_stage2" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 2 2 " "Found 2 design units, including 2 entities, in source file subtract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.sv" "" { Text "C:/Users/User/Desktop/matrix/subtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtract2 " "Found entity 2: subtract2" {  } { { "subtract.sv" "" { Text "C:/Users/User/Desktop/matrix/subtract.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "mult_acc.v" "" { Text "C:/Users/User/Desktop/matrix/mult_acc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480213486767 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "complete toplevel.sv(9) " "Verilog HDL error at toplevel.sv(9): object \"complete\" is not declared" {  } { { "toplevel.sv" "" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 9 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1480213486783 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "complete multadd multiply_add no such object is visible in the present scope toplevel.sv(13) " "SystemVerilog error at toplevel.sv(13): can't implicitly connect port \"complete\" on instance \"multadd\" of module \"multiply_add\" - no such object is visible in the present scope" {  } { { "toplevel.sv" "" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 13 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Quartus II" 0 -1 1480213486783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/matrix/output_files/matrix.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/matrix/output_files/matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480213486814 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480213486876 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 20:24:46 2016 " "Processing ended: Sat Nov 26 20:24:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480213486876 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480213486876 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480213486876 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480213486876 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480213487502 ""}
