<?xml version="1.0" encoding="UTF-8"?>
<jcr:root xmlns:jcr="http://www.jcp.org/jcr/1.0" xmlns:cq="http://www.day.com/jcr/cq/1.0" xmlns:mix="http://www.jcp.org/jcr/mix/1.0" xmlns:nt="http://www.jcp.org/jcr/nt/1.0" xmlns:sling="http://sling.apache.org/jcr/sling/1.0"
          jcr:primaryType="cq:Page">
  <jcr:content
    cq:template="/apps/wcm-io-samples/sample-app/templates/content/content"
    jcr:primaryType="cq:PageContent"
    jcr:title="IBM 5x86C"
    sling:resourceType="/apps/wcm-io-samples/sample-app/components/content/page/content">
    <content
      jcr:primaryType="nt:unstructured"
      sling:resourceType="wcm-io/wcm/parsys/components/parsys">
      <contentheadline
        jcr:primaryType="nt:unstructured"
        sling:resourceType="wcm-io-samples/sample-app/components/content/common/contentHeadline"
        headline="IBM 5x86C" />
      <contentrichtext
        jcr:primaryType="nt:unstructured"
        sling:resourceType="wcm-io-samples/sample-app/components/content/common/contentRichText"
        text="&lt;p&gt;[[Image:IBM-5x86.jpg|thumb|280px|right|IBM 5x86C Processor]]

The &amp;apos;&amp;apos;&amp;apos;IBM 5x86C&amp;apos;&amp;apos;&amp;apos; is an [[International Business Machines|IBM]]-branded and -produced version of the [[Cyrix]]-designed [[Cyrix Cx5x86]] [[Central processing unit|CPU]].

Previous IBM x86 processors, [[386SLC|IBM 386SLC]] and [[386SLC#IBM 486SLC|IBM 486SLC]], were based on modified Intel designs.

==Specifications==
*iDX4WB pinout, 168 pins
*[[Socket 3]]
*2.0 million transistors on 0.65 micrometre process
*144 mmÂ² die
*3.3 volt supply
*16 [[kilobyte]] unified level-one cache

75 MHz capable edition for 25 MHz (25x3) [[front side bus]]&amp;lt;BR&amp;gt;
[http://www.cpushack.net/chippics/IBM5x86C.jpg 100 MHz] capable edition for 33 MHz (33x3) front side bus

[[Category:IBM x86 microprocessors|586]]

{{microcompu-stub}}&lt;/p&gt;" />
    </content>
  </jcr:content>
</jcr:root>
