afifo_32x16.v,verilog,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/afifo_32x16/sim/afifo_32x16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
