BEGIN NEW DATA CASE
C SIMULATION OF TWO BACK-TO-BACK DELTA-CONNECTED CAPACITOR 
C BANKS WlTH CURRENT-LIMITING REACTORS. 
C 345678901234567890123456789012345678901234567890123456789012345678901234567890
C  dT  >< Tmax >< Xopt >< Copt ><Epsiln>
C SECNDS SECONDS    0=MH    0=UF 
C                  F(HZ)   F(HZ) 
 10.0E-6  40.E-3
C
C 345678901234567890123456789012345678901234567890123456789012345678901234567890
C  PRINT    PLOT NETWORK   PR.SS  PR.MAX   I PUN   PUNCH    DUMP   MULT.  OUGNOS
C 0-EACH  0-EACH    0-NO    0-NO    0-NO    0-NO    0-NO    INTO  ENERG.   PRINT
C K-K-TH  K-K-TH   1=YES   1-YES   1-YES   1-YES   1-YES    DISK STUDIES    0-NO   
   20000       1       1       1       1       0       0       0       0
C
C BRANCH
C 345678901234567890123456789012345678901234567890123456789012345678901234567890
C < n1 >< n2 ><ref1><ref2>< R  >< L  >< C  ><Leng><><>
C < n1 >< n2 ><ref1><ref2>< R  >< A  >< B  ><Leng><><>
C SOURCE IMPEDANCE
  SRCE ABUS  A                    0.24
  SRCE BBUS  BSRCE ABUS  A
  SRCE CBUS  CSRCE ABUS  A  
  BUS  ASRCE A               5.3
  BUS  BSRCE BBUS  ASRCE A
  BUS  CSRCE CBUS  ASRCE A   
C CURRENT LIMITING REACTORS 
  STP1 ACAP1 A                    .025
  STP1 BCAP1 BSTP1 ACAP1 A
  STP1 CCAP1 CSTP1 ACAP1 A
  STP2 ACAP2 ASTP1 ACAP1 A
  STP2 BCAP2 BSTP1 ACAP1 A
  STP2 CCAP2 CSTP1 ACAP1 A
  CAP1 ASTP1 A              10.0
  CAP1 BSTP1 BCAP1 ASTP1 A
  CAP1 CSTP1 CCAP1 ASTP1 A
  CAP2 ASTP2 ACAP1 ASTP1 A
  CAP2 BSTP2 BCAP1 ASTP1 A
  CAP2 CSTP2 CCAP1 ASTP1 A
C CAPACITOR BANKS
  CAP1 ACAP1 B                        46.000
  CAP1 SCAP1 CCAP1 ACAP1 B
  CAP1 CCAP1 ACAP1 ACAP1 B
  CAP2 ACAP2 BCAP1 ACAP1 B
  CAP2 8CAP2 CCAP1 ACAP1 B
  CAP2 CCAP2 ACAP1 ACAP1 B
  CAP1 A                                .001
  CAP1 B      CAP1 A 
  CAP1 C      CAP1 A 
  CAP2 A      CAP1 A 
  CAP2 B      CAP1 A 
  CAP2 C      CAP1 A 
BLANK CARD ENDING BRANCHES
C SWITCH CARDS
C CAPACITOR SWITCHES
C 345678901234567890123456789012345678901234567890123456789012345678901234567890
C < n 1>< n 2>< Tclose ><Top/Tde ><   Ie   ><Vf/CLOP ><  type  >
  BUS  ASTP1 A   0.0005    1.00                                                3
  BUS  BSTP1 B   0.0005    1.00                                                3
  BUS  CSTP1 C   0.0005    1.00                                                3
  BUS  ASTP2 A   0.0172    1.00                                                3
  BUS  BSTP2 B   0.0172    1.00                                                3
  BUS  CSTP2 C   0.0172    1.00                                                3 
BLANK CARD ENDING SWITCHES 
C SOURCE CARDS
C SOURCE VOLTAGES
C < n 1><>< Ampl.  >< Freq.  ><Phase/T0><   A1   ><   T1   >< TSTART >< TSTOP  >
14SRCE A        1.0       60.    120.00                 -1.
14SRCE B        1.0       60.    000.00                 -1.
14SRCE C        1.0       60.    240.00                 -1.
BLANK CARD ENDING SOURCES 
C NODE VOLTAGE OUTPUT
C 345678901234567890123456789012345678901234567890123456789012345678901234567890
  BUS  ABUS  BBUS  CCAP1 ACAP1 BCAP1 CCAP2 ACAP2 BCAP2 C 
BLANK CARD ENDING NODE OUTPUT REQUESTS 
BLANK CARD ENDING PLOT
BEGIN NEW DATA CASE
BLANK TERMINATING THE CASE
