

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Mar 15 13:02:47 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_bram_BRAM
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2576|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    168|
|Register         |        -|      -|    1122|      4|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1122|   2876|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matrixmul_mul_32scud_U1  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U3  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U5  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mul_32scud_U7  |matrixmul_mul_32scud  |        0|      4|  0|   0|
    |matrixmul_mux_42_bkb_U0  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U2  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U4  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    |matrixmul_mux_42_bkb_U6  |matrixmul_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_473_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_453_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_576_p2                  |     +    |      0|  0|   3|           3|           1|
    |tmp1_fu_1387_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1383_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_2_3_fu_1391_p2             |     +    |      0|  0|  16|          32|          32|
    |sel_tmp10_fu_618_p2            |    and   |      0|  0|   1|           1|           1|
    |sel_tmp12_fu_622_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_447_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_459_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp13_fu_656_p2            |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp14_fu_669_p2            |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp15_fu_682_p2            |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_515_p2             |   icmp   |      0|  0|   2|           3|           1|
    |sel_tmp4_fu_535_p2             |   icmp   |      0|  0|   2|           3|           2|
    |sel_tmp4_mid1_fu_529_p2        |   icmp   |      0|  0|   2|           3|           2|
    |tmp8_fu_485_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_554_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_566_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_479_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_2_fu_560_p2                |    or    |      0|  0|   3|           3|           3|
    |a_row_0_1_fu_626_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_0_2_fu_633_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_0_3_fu_640_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_0_4_fu_648_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_0_fu_611_p3              |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_845_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_2_fu_852_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_3_fu_859_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_4_fu_866_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_fu_838_p3              |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_1042_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_2_fu_1049_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_3_fu_1056_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_4_fu_1063_p3           |  select  |      0|  0|  32|           1|          32|
    |a_row_2_fu_1035_p3             |  select  |      0|  0|  32|           1|          32|
    |a_row_3_2_fu_1239_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_727_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_735_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_750_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_757_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_764_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_687_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_743_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_674_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_695_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_703_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_711_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_719_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_661_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_922_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_929_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_943_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_950_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_957_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_887_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_936_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_880_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_894_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_901_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_908_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_915_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_873_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_1119_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_1126_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_1140_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_1147_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_1154_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_1084_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_1133_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_1077_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_1091_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_1098_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_1105_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_1112_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_1070_p3          |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1295_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1302_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1316_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1323_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1330_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_1260_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1309_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_1253_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_1267_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_1274_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1281_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1288_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_1246_p3          |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_465_p3               |  select  |      0|  0|   3|           1|           1|
    |sel_tmp11_fu_1232_p3           |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_597_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp2_mid2_fu_521_p3        |  select  |      0|  0|   1|           1|           1|
    |sel_tmp3_fu_604_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp4_mid2_fu_541_p3        |  select  |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_824_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp6_fu_831_p3             |  select  |      0|  0|  32|           1|          32|
    |sel_tmp7_fu_1021_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp8_fu_1028_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_1218_p3            |  select  |      0|  0|  32|           1|          32|
    |sel_tmp_fu_1225_p3             |  select  |      0|  0|  32|           1|          32|
    |sum4_t_mid2_v_v_fu_499_p3      |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_491_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|2576|         227|        2601|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          5|   32|        160|
    |a_10_WEN_A                    |   4|          2|    4|          8|
    |a_11_WEN_A                    |   4|          2|    4|          8|
    |a_1_Addr_A_orig               |  32|          5|   32|        160|
    |a_2_Addr_A_orig               |  32|          5|   32|        160|
    |a_3_Addr_A_orig               |  32|          5|   32|        160|
    |a_8_WEN_A                     |   4|          2|    4|          8|
    |a_9_WEN_A                     |   4|          2|    4|          8|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |i_phi_fu_429_p4               |   3|          2|    3|          6|
    |i_reg_425                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_418_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_414        |   5|          2|    5|         10|
    |j_phi_fu_440_p4               |   3|          2|    3|          6|
    |j_reg_436                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 168|         49|  168|        725|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_10_addr_reg_1815                            |   2|   0|    2|          0|
    |a_11_addr_reg_1820                            |   2|   0|    2|          0|
    |a_8_addr_reg_1805                             |   2|   0|    2|          0|
    |a_9_addr_reg_1810                             |   2|   0|    2|          0|
    |a_row_0_4_reg_1721                            |  32|   0|   32|          0|
    |a_row_0_5_fu_98                               |  32|   0|   32|          0|
    |a_row_1_4_reg_1775                            |  32|   0|   32|          0|
    |a_row_1_5_fu_102                              |  32|   0|   32|          0|
    |a_row_2_4_reg_1790                            |  32|   0|   32|          0|
    |a_row_2_5_fu_106                              |  32|   0|   32|          0|
    |a_row_3_1_fu_110                              |  32|   0|   32|          0|
    |a_row_3_2_reg_1825                            |  32|   0|   32|          0|
    |ap_CS_fsm                                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_a_10_addr_reg_1815  |   2|   0|    2|          0|
    |ap_pipeline_reg_pp0_iter1_a_11_addr_reg_1820  |   2|   0|    2|          0|
    |ap_pipeline_reg_pp0_iter1_a_8_addr_reg_1805   |   2|   0|    2|          0|
    |ap_pipeline_reg_pp0_iter1_a_9_addr_reg_1810   |   2|   0|    2|          0|
    |b_copy_0_3_11_fu_114                          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_122                          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_126                           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_118                           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_130                          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_138                          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_142                           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_134                           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_146                          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_154                          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_158                           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_150                           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_162                          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_170                          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_174                           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_166                           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1600                     |   1|   0|    1|          0|
    |i_reg_425                                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1604                  |   5|   0|    5|          0|
    |indvar_flatten_reg_414                        |   5|   0|    5|          0|
    |j_1_reg_1702                                  |   3|   0|    3|          0|
    |j_cast_reg_1657                               |   3|   0|   32|         29|
    |j_reg_436                                     |   3|   0|    3|          0|
    |sel_tmp10_reg_1707                            |   1|   0|    1|          0|
    |sel_tmp12_reg_1714                            |   1|   0|    1|          0|
    |sel_tmp13_reg_1726                            |   1|   0|    1|          0|
    |sel_tmp14_reg_1736                            |   1|   0|    1|          0|
    |sel_tmp15_reg_1749                            |   1|   0|    1|          0|
    |sel_tmp2_mid2_reg_1641                        |   1|   0|    1|          0|
    |sel_tmp4_mid2_reg_1649                        |   1|   0|    1|          0|
    |sum4_t_mid2_reg_1637                          |   3|   0|    4|          1|
    |sum4_t_mid2_v_v_reg_1632                      |   3|   0|    3|          0|
    |tmp9_reg_1855                                 |  32|   0|   32|          0|
    |tmp_3_reg_1668                                |   1|   0|    1|          0|
    |tmp_4_reg_1678                                |   1|   0|    1|          0|
    |tmp_5_reg_1770                                |  32|   0|   32|          0|
    |tmp_6_reg_1785                                |  32|   0|   32|          0|
    |tmp_7_reg_1800                                |  32|   0|   32|          0|
    |tmp_8_reg_1830                                |  32|   0|   32|          0|
    |tmp_9_1_reg_1840                              |  32|   0|   32|          0|
    |tmp_9_2_reg_1845                              |  32|   0|   32|          0|
    |tmp_9_3_reg_1850                              |  32|   0|   32|          0|
    |tmp_9_reg_1835                                |  32|   0|   32|          0|
    |tmp_mid2_reg_1609                             |   1|   0|    1|          0|
    |tmp_reg_1691                                  |   2|   0|    2|          0|
    |exitcond_flatten_reg_1600                     |   0|   1|    1|          0|
    |sum4_t_mid2_reg_1637                          |   0|   3|    4|          1|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1122|   4| 1157|         31|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_0_Addr_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A     | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A    | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A    | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A   |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A    | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A     | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A    | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A    | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A   |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A    | out |    1|    bram    |      a_1     |     array    |
|a_2_Addr_A   | out |   32|    bram    |      a_2     |     array    |
|a_2_EN_A     | out |    1|    bram    |      a_2     |     array    |
|a_2_WEN_A    | out |    4|    bram    |      a_2     |     array    |
|a_2_Din_A    | out |   32|    bram    |      a_2     |     array    |
|a_2_Dout_A   |  in |   32|    bram    |      a_2     |     array    |
|a_2_Clk_A    | out |    1|    bram    |      a_2     |     array    |
|a_2_Rst_A    | out |    1|    bram    |      a_2     |     array    |
|a_3_Addr_A   | out |   32|    bram    |      a_3     |     array    |
|a_3_EN_A     | out |    1|    bram    |      a_3     |     array    |
|a_3_WEN_A    | out |    4|    bram    |      a_3     |     array    |
|a_3_Din_A    | out |   32|    bram    |      a_3     |     array    |
|a_3_Dout_A   |  in |   32|    bram    |      a_3     |     array    |
|a_3_Clk_A    | out |    1|    bram    |      a_3     |     array    |
|a_3_Rst_A    | out |    1|    bram    |      a_3     |     array    |
|a_4_Addr_A   | out |   32|    bram    |      a_4     |     array    |
|a_4_EN_A     | out |    1|    bram    |      a_4     |     array    |
|a_4_WEN_A    | out |    4|    bram    |      a_4     |     array    |
|a_4_Din_A    | out |   32|    bram    |      a_4     |     array    |
|a_4_Dout_A   |  in |   32|    bram    |      a_4     |     array    |
|a_4_Clk_A    | out |    1|    bram    |      a_4     |     array    |
|a_4_Rst_A    | out |    1|    bram    |      a_4     |     array    |
|a_5_Addr_A   | out |   32|    bram    |      a_5     |     array    |
|a_5_EN_A     | out |    1|    bram    |      a_5     |     array    |
|a_5_WEN_A    | out |    4|    bram    |      a_5     |     array    |
|a_5_Din_A    | out |   32|    bram    |      a_5     |     array    |
|a_5_Dout_A   |  in |   32|    bram    |      a_5     |     array    |
|a_5_Clk_A    | out |    1|    bram    |      a_5     |     array    |
|a_5_Rst_A    | out |    1|    bram    |      a_5     |     array    |
|a_6_Addr_A   | out |   32|    bram    |      a_6     |     array    |
|a_6_EN_A     | out |    1|    bram    |      a_6     |     array    |
|a_6_WEN_A    | out |    4|    bram    |      a_6     |     array    |
|a_6_Din_A    | out |   32|    bram    |      a_6     |     array    |
|a_6_Dout_A   |  in |   32|    bram    |      a_6     |     array    |
|a_6_Clk_A    | out |    1|    bram    |      a_6     |     array    |
|a_6_Rst_A    | out |    1|    bram    |      a_6     |     array    |
|a_7_Addr_A   | out |   32|    bram    |      a_7     |     array    |
|a_7_EN_A     | out |    1|    bram    |      a_7     |     array    |
|a_7_WEN_A    | out |    4|    bram    |      a_7     |     array    |
|a_7_Din_A    | out |   32|    bram    |      a_7     |     array    |
|a_7_Dout_A   |  in |   32|    bram    |      a_7     |     array    |
|a_7_Clk_A    | out |    1|    bram    |      a_7     |     array    |
|a_7_Rst_A    | out |    1|    bram    |      a_7     |     array    |
|a_8_Addr_A   | out |   32|    bram    |      a_8     |     array    |
|a_8_EN_A     | out |    1|    bram    |      a_8     |     array    |
|a_8_WEN_A    | out |    4|    bram    |      a_8     |     array    |
|a_8_Din_A    | out |   32|    bram    |      a_8     |     array    |
|a_8_Dout_A   |  in |   32|    bram    |      a_8     |     array    |
|a_8_Clk_A    | out |    1|    bram    |      a_8     |     array    |
|a_8_Rst_A    | out |    1|    bram    |      a_8     |     array    |
|a_9_Addr_A   | out |   32|    bram    |      a_9     |     array    |
|a_9_EN_A     | out |    1|    bram    |      a_9     |     array    |
|a_9_WEN_A    | out |    4|    bram    |      a_9     |     array    |
|a_9_Din_A    | out |   32|    bram    |      a_9     |     array    |
|a_9_Dout_A   |  in |   32|    bram    |      a_9     |     array    |
|a_9_Clk_A    | out |    1|    bram    |      a_9     |     array    |
|a_9_Rst_A    | out |    1|    bram    |      a_9     |     array    |
|a_10_Addr_A  | out |   32|    bram    |     a_10     |     array    |
|a_10_EN_A    | out |    1|    bram    |     a_10     |     array    |
|a_10_WEN_A   | out |    4|    bram    |     a_10     |     array    |
|a_10_Din_A   | out |   32|    bram    |     a_10     |     array    |
|a_10_Dout_A  |  in |   32|    bram    |     a_10     |     array    |
|a_10_Clk_A   | out |    1|    bram    |     a_10     |     array    |
|a_10_Rst_A   | out |    1|    bram    |     a_10     |     array    |
|a_11_Addr_A  | out |   32|    bram    |     a_11     |     array    |
|a_11_EN_A    | out |    1|    bram    |     a_11     |     array    |
|a_11_WEN_A   | out |    4|    bram    |     a_11     |     array    |
|a_11_Din_A   | out |   32|    bram    |     a_11     |     array    |
|a_11_Dout_A  |  in |   32|    bram    |     a_11     |     array    |
|a_11_Clk_A   | out |    1|    bram    |     a_11     |     array    |
|a_11_Rst_A   | out |    1|    bram    |     a_11     |     array    |
+-------------+-----+-----+------------+--------------+--------------+

