read_verilog ../top.v
synth_ice40 -top top -blif test.blif
write_verilog synth.v
