```
module top_module (
    input clk,
    input d,
    output reg q
);

    reg d1, d2;

    always @(posedge clk) begin
        d1 <= d;  // Capture input on positive edge
    end

    always @(negedge clk) begin
        d2 <= d1; // Capture the value of d1 on negative edge
    end

    always @(posedge clk or negedge clk) begin
        q <= (clk) ? d1 : d2; // Update q based on the clock edge
    end

endmodule
```