
Boat_Controller2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd78  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  0800de38  0800de38  0000ee38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e65c  0800e65c  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e65c  0800e65c  0000f65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e664  0800e664  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e664  0800e664  0000f664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e668  0800e668  0000f668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e66c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  200001d8  0800e844  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006fc  0800e844  000106fc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0ec  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000297f  00000000  00000000  0001e2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b20  00000000  00000000  00020c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000088f  00000000  00000000  00021790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162a7  00000000  00000000  0002201f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010612  00000000  00000000  000382c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081229  00000000  00000000  000488d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9b01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003eb4  00000000  00000000  000c9b44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000cd9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800de20 	.word	0x0800de20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800de20 	.word	0x0800de20

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 f91f 	bl	8001694 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 f863 	bl	800152c <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f911 	bl	8001694 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f907 	bl	8001694 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f88d 	bl	80015b4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 f883 	bl	80015b4 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	0008      	movs	r0, r1
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	@ (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	@ (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)
 80004e0:	ffffff5d 	.word	0xffffff5d
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f874 	bl	80005d8 <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			@ (mov r8, r8)

080004fc <__aeabi_d2uiz>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	2200      	movs	r2, #0
 8000500:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <__aeabi_d2uiz+0x38>)
 8000502:	0004      	movs	r4, r0
 8000504:	000d      	movs	r5, r1
 8000506:	f7ff ffcf 	bl	80004a8 <__aeabi_dcmpge>
 800050a:	2800      	cmp	r0, #0
 800050c:	d104      	bne.n	8000518 <__aeabi_d2uiz+0x1c>
 800050e:	0020      	movs	r0, r4
 8000510:	0029      	movs	r1, r5
 8000512:	f002 f83f 	bl	8002594 <__aeabi_d2iz>
 8000516:	bd70      	pop	{r4, r5, r6, pc}
 8000518:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <__aeabi_d2uiz+0x38>)
 800051a:	2200      	movs	r2, #0
 800051c:	0020      	movs	r0, r4
 800051e:	0029      	movs	r1, r5
 8000520:	f001 fc0c 	bl	8001d3c <__aeabi_dsub>
 8000524:	f002 f836 	bl	8002594 <__aeabi_d2iz>
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	061b      	lsls	r3, r3, #24
 800052c:	469c      	mov	ip, r3
 800052e:	4460      	add	r0, ip
 8000530:	e7f1      	b.n	8000516 <__aeabi_d2uiz+0x1a>
 8000532:	46c0      	nop			@ (mov r8, r8)
 8000534:	41e00000 	.word	0x41e00000

08000538 <__aeabi_d2lz>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	2200      	movs	r2, #0
 800053c:	2300      	movs	r3, #0
 800053e:	0004      	movs	r4, r0
 8000540:	000d      	movs	r5, r1
 8000542:	f7ff ff93 	bl	800046c <__aeabi_dcmplt>
 8000546:	2800      	cmp	r0, #0
 8000548:	d108      	bne.n	800055c <__aeabi_d2lz+0x24>
 800054a:	0020      	movs	r0, r4
 800054c:	0029      	movs	r1, r5
 800054e:	f000 f80f 	bl	8000570 <__aeabi_d2ulz>
 8000552:	0002      	movs	r2, r0
 8000554:	000b      	movs	r3, r1
 8000556:	0010      	movs	r0, r2
 8000558:	0019      	movs	r1, r3
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	2380      	movs	r3, #128	@ 0x80
 800055e:	061b      	lsls	r3, r3, #24
 8000560:	18e9      	adds	r1, r5, r3
 8000562:	0020      	movs	r0, r4
 8000564:	f000 f804 	bl	8000570 <__aeabi_d2ulz>
 8000568:	2300      	movs	r3, #0
 800056a:	4242      	negs	r2, r0
 800056c:	418b      	sbcs	r3, r1
 800056e:	e7f2      	b.n	8000556 <__aeabi_d2lz+0x1e>

08000570 <__aeabi_d2ulz>:
 8000570:	b570      	push	{r4, r5, r6, lr}
 8000572:	2200      	movs	r2, #0
 8000574:	4b0b      	ldr	r3, [pc, #44]	@ (80005a4 <__aeabi_d2ulz+0x34>)
 8000576:	000d      	movs	r5, r1
 8000578:	0004      	movs	r4, r0
 800057a:	f001 f8f9 	bl	8001770 <__aeabi_dmul>
 800057e:	f7ff ffbd 	bl	80004fc <__aeabi_d2uiz>
 8000582:	0006      	movs	r6, r0
 8000584:	f002 f870 	bl	8002668 <__aeabi_ui2d>
 8000588:	2200      	movs	r2, #0
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <__aeabi_d2ulz+0x38>)
 800058c:	f001 f8f0 	bl	8001770 <__aeabi_dmul>
 8000590:	0002      	movs	r2, r0
 8000592:	000b      	movs	r3, r1
 8000594:	0020      	movs	r0, r4
 8000596:	0029      	movs	r1, r5
 8000598:	f001 fbd0 	bl	8001d3c <__aeabi_dsub>
 800059c:	f7ff ffae 	bl	80004fc <__aeabi_d2uiz>
 80005a0:	0031      	movs	r1, r6
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	3df00000 	.word	0x3df00000
 80005a8:	41f00000 	.word	0x41f00000

080005ac <__aeabi_l2d>:
 80005ac:	b570      	push	{r4, r5, r6, lr}
 80005ae:	0006      	movs	r6, r0
 80005b0:	0008      	movs	r0, r1
 80005b2:	f002 f82b 	bl	800260c <__aeabi_i2d>
 80005b6:	2200      	movs	r2, #0
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <__aeabi_l2d+0x28>)
 80005ba:	f001 f8d9 	bl	8001770 <__aeabi_dmul>
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	0030      	movs	r0, r6
 80005c4:	f002 f850 	bl	8002668 <__aeabi_ui2d>
 80005c8:	002b      	movs	r3, r5
 80005ca:	0022      	movs	r2, r4
 80005cc:	f000 f8d0 	bl	8000770 <__aeabi_dadd>
 80005d0:	bd70      	pop	{r4, r5, r6, pc}
 80005d2:	46c0      	nop			@ (mov r8, r8)
 80005d4:	41f00000 	.word	0x41f00000

080005d8 <__udivmoddi4>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	4657      	mov	r7, sl
 80005dc:	464e      	mov	r6, r9
 80005de:	4645      	mov	r5, r8
 80005e0:	46de      	mov	lr, fp
 80005e2:	b5e0      	push	{r5, r6, r7, lr}
 80005e4:	0004      	movs	r4, r0
 80005e6:	000d      	movs	r5, r1
 80005e8:	4692      	mov	sl, r2
 80005ea:	4699      	mov	r9, r3
 80005ec:	b083      	sub	sp, #12
 80005ee:	428b      	cmp	r3, r1
 80005f0:	d830      	bhi.n	8000654 <__udivmoddi4+0x7c>
 80005f2:	d02d      	beq.n	8000650 <__udivmoddi4+0x78>
 80005f4:	4649      	mov	r1, r9
 80005f6:	4650      	mov	r0, sl
 80005f8:	f002 f942 	bl	8002880 <__clzdi2>
 80005fc:	0029      	movs	r1, r5
 80005fe:	0006      	movs	r6, r0
 8000600:	0020      	movs	r0, r4
 8000602:	f002 f93d 	bl	8002880 <__clzdi2>
 8000606:	1a33      	subs	r3, r6, r0
 8000608:	4698      	mov	r8, r3
 800060a:	3b20      	subs	r3, #32
 800060c:	d434      	bmi.n	8000678 <__udivmoddi4+0xa0>
 800060e:	469b      	mov	fp, r3
 8000610:	4653      	mov	r3, sl
 8000612:	465a      	mov	r2, fp
 8000614:	4093      	lsls	r3, r2
 8000616:	4642      	mov	r2, r8
 8000618:	001f      	movs	r7, r3
 800061a:	4653      	mov	r3, sl
 800061c:	4093      	lsls	r3, r2
 800061e:	001e      	movs	r6, r3
 8000620:	42af      	cmp	r7, r5
 8000622:	d83b      	bhi.n	800069c <__udivmoddi4+0xc4>
 8000624:	42af      	cmp	r7, r5
 8000626:	d100      	bne.n	800062a <__udivmoddi4+0x52>
 8000628:	e079      	b.n	800071e <__udivmoddi4+0x146>
 800062a:	465b      	mov	r3, fp
 800062c:	1ba4      	subs	r4, r4, r6
 800062e:	41bd      	sbcs	r5, r7
 8000630:	2b00      	cmp	r3, #0
 8000632:	da00      	bge.n	8000636 <__udivmoddi4+0x5e>
 8000634:	e076      	b.n	8000724 <__udivmoddi4+0x14c>
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	9200      	str	r2, [sp, #0]
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	2301      	movs	r3, #1
 8000640:	465a      	mov	r2, fp
 8000642:	4093      	lsls	r3, r2
 8000644:	9301      	str	r3, [sp, #4]
 8000646:	2301      	movs	r3, #1
 8000648:	4642      	mov	r2, r8
 800064a:	4093      	lsls	r3, r2
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	e029      	b.n	80006a4 <__udivmoddi4+0xcc>
 8000650:	4282      	cmp	r2, r0
 8000652:	d9cf      	bls.n	80005f4 <__udivmoddi4+0x1c>
 8000654:	2200      	movs	r2, #0
 8000656:	2300      	movs	r3, #0
 8000658:	9200      	str	r2, [sp, #0]
 800065a:	9301      	str	r3, [sp, #4]
 800065c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <__udivmoddi4+0x8e>
 8000662:	601c      	str	r4, [r3, #0]
 8000664:	605d      	str	r5, [r3, #4]
 8000666:	9800      	ldr	r0, [sp, #0]
 8000668:	9901      	ldr	r1, [sp, #4]
 800066a:	b003      	add	sp, #12
 800066c:	bcf0      	pop	{r4, r5, r6, r7}
 800066e:	46bb      	mov	fp, r7
 8000670:	46b2      	mov	sl, r6
 8000672:	46a9      	mov	r9, r5
 8000674:	46a0      	mov	r8, r4
 8000676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000678:	4642      	mov	r2, r8
 800067a:	469b      	mov	fp, r3
 800067c:	2320      	movs	r3, #32
 800067e:	1a9b      	subs	r3, r3, r2
 8000680:	4652      	mov	r2, sl
 8000682:	40da      	lsrs	r2, r3
 8000684:	4641      	mov	r1, r8
 8000686:	0013      	movs	r3, r2
 8000688:	464a      	mov	r2, r9
 800068a:	408a      	lsls	r2, r1
 800068c:	0017      	movs	r7, r2
 800068e:	4642      	mov	r2, r8
 8000690:	431f      	orrs	r7, r3
 8000692:	4653      	mov	r3, sl
 8000694:	4093      	lsls	r3, r2
 8000696:	001e      	movs	r6, r3
 8000698:	42af      	cmp	r7, r5
 800069a:	d9c3      	bls.n	8000624 <__udivmoddi4+0x4c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	4643      	mov	r3, r8
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d0d8      	beq.n	800065c <__udivmoddi4+0x84>
 80006aa:	07fb      	lsls	r3, r7, #31
 80006ac:	0872      	lsrs	r2, r6, #1
 80006ae:	431a      	orrs	r2, r3
 80006b0:	4646      	mov	r6, r8
 80006b2:	087b      	lsrs	r3, r7, #1
 80006b4:	e00e      	b.n	80006d4 <__udivmoddi4+0xfc>
 80006b6:	42ab      	cmp	r3, r5
 80006b8:	d101      	bne.n	80006be <__udivmoddi4+0xe6>
 80006ba:	42a2      	cmp	r2, r4
 80006bc:	d80c      	bhi.n	80006d8 <__udivmoddi4+0x100>
 80006be:	1aa4      	subs	r4, r4, r2
 80006c0:	419d      	sbcs	r5, r3
 80006c2:	2001      	movs	r0, #1
 80006c4:	1924      	adds	r4, r4, r4
 80006c6:	416d      	adcs	r5, r5
 80006c8:	2100      	movs	r1, #0
 80006ca:	3e01      	subs	r6, #1
 80006cc:	1824      	adds	r4, r4, r0
 80006ce:	414d      	adcs	r5, r1
 80006d0:	2e00      	cmp	r6, #0
 80006d2:	d006      	beq.n	80006e2 <__udivmoddi4+0x10a>
 80006d4:	42ab      	cmp	r3, r5
 80006d6:	d9ee      	bls.n	80006b6 <__udivmoddi4+0xde>
 80006d8:	3e01      	subs	r6, #1
 80006da:	1924      	adds	r4, r4, r4
 80006dc:	416d      	adcs	r5, r5
 80006de:	2e00      	cmp	r6, #0
 80006e0:	d1f8      	bne.n	80006d4 <__udivmoddi4+0xfc>
 80006e2:	9800      	ldr	r0, [sp, #0]
 80006e4:	9901      	ldr	r1, [sp, #4]
 80006e6:	465b      	mov	r3, fp
 80006e8:	1900      	adds	r0, r0, r4
 80006ea:	4169      	adcs	r1, r5
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	db24      	blt.n	800073a <__udivmoddi4+0x162>
 80006f0:	002b      	movs	r3, r5
 80006f2:	465a      	mov	r2, fp
 80006f4:	4644      	mov	r4, r8
 80006f6:	40d3      	lsrs	r3, r2
 80006f8:	002a      	movs	r2, r5
 80006fa:	40e2      	lsrs	r2, r4
 80006fc:	001c      	movs	r4, r3
 80006fe:	465b      	mov	r3, fp
 8000700:	0015      	movs	r5, r2
 8000702:	2b00      	cmp	r3, #0
 8000704:	db2a      	blt.n	800075c <__udivmoddi4+0x184>
 8000706:	0026      	movs	r6, r4
 8000708:	409e      	lsls	r6, r3
 800070a:	0033      	movs	r3, r6
 800070c:	0026      	movs	r6, r4
 800070e:	4647      	mov	r7, r8
 8000710:	40be      	lsls	r6, r7
 8000712:	0032      	movs	r2, r6
 8000714:	1a80      	subs	r0, r0, r2
 8000716:	4199      	sbcs	r1, r3
 8000718:	9000      	str	r0, [sp, #0]
 800071a:	9101      	str	r1, [sp, #4]
 800071c:	e79e      	b.n	800065c <__udivmoddi4+0x84>
 800071e:	42a3      	cmp	r3, r4
 8000720:	d8bc      	bhi.n	800069c <__udivmoddi4+0xc4>
 8000722:	e782      	b.n	800062a <__udivmoddi4+0x52>
 8000724:	4642      	mov	r2, r8
 8000726:	2320      	movs	r3, #32
 8000728:	2100      	movs	r1, #0
 800072a:	1a9b      	subs	r3, r3, r2
 800072c:	2200      	movs	r2, #0
 800072e:	9100      	str	r1, [sp, #0]
 8000730:	9201      	str	r2, [sp, #4]
 8000732:	2201      	movs	r2, #1
 8000734:	40da      	lsrs	r2, r3
 8000736:	9201      	str	r2, [sp, #4]
 8000738:	e785      	b.n	8000646 <__udivmoddi4+0x6e>
 800073a:	4642      	mov	r2, r8
 800073c:	2320      	movs	r3, #32
 800073e:	1a9b      	subs	r3, r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	4646      	mov	r6, r8
 8000744:	409a      	lsls	r2, r3
 8000746:	0023      	movs	r3, r4
 8000748:	40f3      	lsrs	r3, r6
 800074a:	4644      	mov	r4, r8
 800074c:	4313      	orrs	r3, r2
 800074e:	002a      	movs	r2, r5
 8000750:	40e2      	lsrs	r2, r4
 8000752:	001c      	movs	r4, r3
 8000754:	465b      	mov	r3, fp
 8000756:	0015      	movs	r5, r2
 8000758:	2b00      	cmp	r3, #0
 800075a:	dad4      	bge.n	8000706 <__udivmoddi4+0x12e>
 800075c:	4642      	mov	r2, r8
 800075e:	002f      	movs	r7, r5
 8000760:	2320      	movs	r3, #32
 8000762:	0026      	movs	r6, r4
 8000764:	4097      	lsls	r7, r2
 8000766:	1a9b      	subs	r3, r3, r2
 8000768:	40de      	lsrs	r6, r3
 800076a:	003b      	movs	r3, r7
 800076c:	4333      	orrs	r3, r6
 800076e:	e7cd      	b.n	800070c <__udivmoddi4+0x134>

08000770 <__aeabi_dadd>:
 8000770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000772:	464f      	mov	r7, r9
 8000774:	4646      	mov	r6, r8
 8000776:	46d6      	mov	lr, sl
 8000778:	b5c0      	push	{r6, r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	9000      	str	r0, [sp, #0]
 800077e:	9101      	str	r1, [sp, #4]
 8000780:	030e      	lsls	r6, r1, #12
 8000782:	004c      	lsls	r4, r1, #1
 8000784:	0fcd      	lsrs	r5, r1, #31
 8000786:	0a71      	lsrs	r1, r6, #9
 8000788:	9e00      	ldr	r6, [sp, #0]
 800078a:	005f      	lsls	r7, r3, #1
 800078c:	0f76      	lsrs	r6, r6, #29
 800078e:	430e      	orrs	r6, r1
 8000790:	9900      	ldr	r1, [sp, #0]
 8000792:	9200      	str	r2, [sp, #0]
 8000794:	9301      	str	r3, [sp, #4]
 8000796:	00c9      	lsls	r1, r1, #3
 8000798:	4689      	mov	r9, r1
 800079a:	0319      	lsls	r1, r3, #12
 800079c:	0d7b      	lsrs	r3, r7, #21
 800079e:	4698      	mov	r8, r3
 80007a0:	9b01      	ldr	r3, [sp, #4]
 80007a2:	0a49      	lsrs	r1, r1, #9
 80007a4:	0fdb      	lsrs	r3, r3, #31
 80007a6:	469c      	mov	ip, r3
 80007a8:	9b00      	ldr	r3, [sp, #0]
 80007aa:	9a00      	ldr	r2, [sp, #0]
 80007ac:	0f5b      	lsrs	r3, r3, #29
 80007ae:	430b      	orrs	r3, r1
 80007b0:	4641      	mov	r1, r8
 80007b2:	0d64      	lsrs	r4, r4, #21
 80007b4:	00d2      	lsls	r2, r2, #3
 80007b6:	1a61      	subs	r1, r4, r1
 80007b8:	4565      	cmp	r5, ip
 80007ba:	d100      	bne.n	80007be <__aeabi_dadd+0x4e>
 80007bc:	e0a6      	b.n	800090c <__aeabi_dadd+0x19c>
 80007be:	2900      	cmp	r1, #0
 80007c0:	dd72      	ble.n	80008a8 <__aeabi_dadd+0x138>
 80007c2:	4647      	mov	r7, r8
 80007c4:	2f00      	cmp	r7, #0
 80007c6:	d100      	bne.n	80007ca <__aeabi_dadd+0x5a>
 80007c8:	e0dd      	b.n	8000986 <__aeabi_dadd+0x216>
 80007ca:	4fcc      	ldr	r7, [pc, #816]	@ (8000afc <__aeabi_dadd+0x38c>)
 80007cc:	42bc      	cmp	r4, r7
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x62>
 80007d0:	e19a      	b.n	8000b08 <__aeabi_dadd+0x398>
 80007d2:	2701      	movs	r7, #1
 80007d4:	2938      	cmp	r1, #56	@ 0x38
 80007d6:	dc17      	bgt.n	8000808 <__aeabi_dadd+0x98>
 80007d8:	2780      	movs	r7, #128	@ 0x80
 80007da:	043f      	lsls	r7, r7, #16
 80007dc:	433b      	orrs	r3, r7
 80007de:	291f      	cmp	r1, #31
 80007e0:	dd00      	ble.n	80007e4 <__aeabi_dadd+0x74>
 80007e2:	e1dd      	b.n	8000ba0 <__aeabi_dadd+0x430>
 80007e4:	2720      	movs	r7, #32
 80007e6:	1a78      	subs	r0, r7, r1
 80007e8:	001f      	movs	r7, r3
 80007ea:	4087      	lsls	r7, r0
 80007ec:	46ba      	mov	sl, r7
 80007ee:	0017      	movs	r7, r2
 80007f0:	40cf      	lsrs	r7, r1
 80007f2:	4684      	mov	ip, r0
 80007f4:	0038      	movs	r0, r7
 80007f6:	4657      	mov	r7, sl
 80007f8:	4307      	orrs	r7, r0
 80007fa:	4660      	mov	r0, ip
 80007fc:	4082      	lsls	r2, r0
 80007fe:	40cb      	lsrs	r3, r1
 8000800:	1e50      	subs	r0, r2, #1
 8000802:	4182      	sbcs	r2, r0
 8000804:	1af6      	subs	r6, r6, r3
 8000806:	4317      	orrs	r7, r2
 8000808:	464b      	mov	r3, r9
 800080a:	1bdf      	subs	r7, r3, r7
 800080c:	45b9      	cmp	r9, r7
 800080e:	4180      	sbcs	r0, r0
 8000810:	4240      	negs	r0, r0
 8000812:	1a36      	subs	r6, r6, r0
 8000814:	0233      	lsls	r3, r6, #8
 8000816:	d400      	bmi.n	800081a <__aeabi_dadd+0xaa>
 8000818:	e0ff      	b.n	8000a1a <__aeabi_dadd+0x2aa>
 800081a:	0276      	lsls	r6, r6, #9
 800081c:	0a76      	lsrs	r6, r6, #9
 800081e:	2e00      	cmp	r6, #0
 8000820:	d100      	bne.n	8000824 <__aeabi_dadd+0xb4>
 8000822:	e13c      	b.n	8000a9e <__aeabi_dadd+0x32e>
 8000824:	0030      	movs	r0, r6
 8000826:	f002 f80d 	bl	8002844 <__clzsi2>
 800082a:	0003      	movs	r3, r0
 800082c:	3b08      	subs	r3, #8
 800082e:	2120      	movs	r1, #32
 8000830:	0038      	movs	r0, r7
 8000832:	1aca      	subs	r2, r1, r3
 8000834:	40d0      	lsrs	r0, r2
 8000836:	409e      	lsls	r6, r3
 8000838:	0002      	movs	r2, r0
 800083a:	409f      	lsls	r7, r3
 800083c:	4332      	orrs	r2, r6
 800083e:	429c      	cmp	r4, r3
 8000840:	dd00      	ble.n	8000844 <__aeabi_dadd+0xd4>
 8000842:	e1a6      	b.n	8000b92 <__aeabi_dadd+0x422>
 8000844:	1b18      	subs	r0, r3, r4
 8000846:	3001      	adds	r0, #1
 8000848:	1a09      	subs	r1, r1, r0
 800084a:	003e      	movs	r6, r7
 800084c:	408f      	lsls	r7, r1
 800084e:	40c6      	lsrs	r6, r0
 8000850:	1e7b      	subs	r3, r7, #1
 8000852:	419f      	sbcs	r7, r3
 8000854:	0013      	movs	r3, r2
 8000856:	408b      	lsls	r3, r1
 8000858:	4337      	orrs	r7, r6
 800085a:	431f      	orrs	r7, r3
 800085c:	40c2      	lsrs	r2, r0
 800085e:	003b      	movs	r3, r7
 8000860:	0016      	movs	r6, r2
 8000862:	2400      	movs	r4, #0
 8000864:	4313      	orrs	r3, r2
 8000866:	d100      	bne.n	800086a <__aeabi_dadd+0xfa>
 8000868:	e1df      	b.n	8000c2a <__aeabi_dadd+0x4ba>
 800086a:	077b      	lsls	r3, r7, #29
 800086c:	d100      	bne.n	8000870 <__aeabi_dadd+0x100>
 800086e:	e332      	b.n	8000ed6 <__aeabi_dadd+0x766>
 8000870:	230f      	movs	r3, #15
 8000872:	003a      	movs	r2, r7
 8000874:	403b      	ands	r3, r7
 8000876:	2b04      	cmp	r3, #4
 8000878:	d004      	beq.n	8000884 <__aeabi_dadd+0x114>
 800087a:	1d3a      	adds	r2, r7, #4
 800087c:	42ba      	cmp	r2, r7
 800087e:	41bf      	sbcs	r7, r7
 8000880:	427f      	negs	r7, r7
 8000882:	19f6      	adds	r6, r6, r7
 8000884:	0233      	lsls	r3, r6, #8
 8000886:	d400      	bmi.n	800088a <__aeabi_dadd+0x11a>
 8000888:	e323      	b.n	8000ed2 <__aeabi_dadd+0x762>
 800088a:	4b9c      	ldr	r3, [pc, #624]	@ (8000afc <__aeabi_dadd+0x38c>)
 800088c:	3401      	adds	r4, #1
 800088e:	429c      	cmp	r4, r3
 8000890:	d100      	bne.n	8000894 <__aeabi_dadd+0x124>
 8000892:	e0b4      	b.n	80009fe <__aeabi_dadd+0x28e>
 8000894:	4b9a      	ldr	r3, [pc, #616]	@ (8000b00 <__aeabi_dadd+0x390>)
 8000896:	0564      	lsls	r4, r4, #21
 8000898:	401e      	ands	r6, r3
 800089a:	0d64      	lsrs	r4, r4, #21
 800089c:	0777      	lsls	r7, r6, #29
 800089e:	08d2      	lsrs	r2, r2, #3
 80008a0:	0276      	lsls	r6, r6, #9
 80008a2:	4317      	orrs	r7, r2
 80008a4:	0b36      	lsrs	r6, r6, #12
 80008a6:	e0ac      	b.n	8000a02 <__aeabi_dadd+0x292>
 80008a8:	2900      	cmp	r1, #0
 80008aa:	d100      	bne.n	80008ae <__aeabi_dadd+0x13e>
 80008ac:	e07e      	b.n	80009ac <__aeabi_dadd+0x23c>
 80008ae:	4641      	mov	r1, r8
 80008b0:	1b09      	subs	r1, r1, r4
 80008b2:	2c00      	cmp	r4, #0
 80008b4:	d000      	beq.n	80008b8 <__aeabi_dadd+0x148>
 80008b6:	e160      	b.n	8000b7a <__aeabi_dadd+0x40a>
 80008b8:	0034      	movs	r4, r6
 80008ba:	4648      	mov	r0, r9
 80008bc:	4304      	orrs	r4, r0
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x152>
 80008c0:	e1c9      	b.n	8000c56 <__aeabi_dadd+0x4e6>
 80008c2:	1e4c      	subs	r4, r1, #1
 80008c4:	2901      	cmp	r1, #1
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x15a>
 80008c8:	e22e      	b.n	8000d28 <__aeabi_dadd+0x5b8>
 80008ca:	4d8c      	ldr	r5, [pc, #560]	@ (8000afc <__aeabi_dadd+0x38c>)
 80008cc:	42a9      	cmp	r1, r5
 80008ce:	d100      	bne.n	80008d2 <__aeabi_dadd+0x162>
 80008d0:	e224      	b.n	8000d1c <__aeabi_dadd+0x5ac>
 80008d2:	2701      	movs	r7, #1
 80008d4:	2c38      	cmp	r4, #56	@ 0x38
 80008d6:	dc11      	bgt.n	80008fc <__aeabi_dadd+0x18c>
 80008d8:	0021      	movs	r1, r4
 80008da:	291f      	cmp	r1, #31
 80008dc:	dd00      	ble.n	80008e0 <__aeabi_dadd+0x170>
 80008de:	e20b      	b.n	8000cf8 <__aeabi_dadd+0x588>
 80008e0:	2420      	movs	r4, #32
 80008e2:	0037      	movs	r7, r6
 80008e4:	4648      	mov	r0, r9
 80008e6:	1a64      	subs	r4, r4, r1
 80008e8:	40a7      	lsls	r7, r4
 80008ea:	40c8      	lsrs	r0, r1
 80008ec:	4307      	orrs	r7, r0
 80008ee:	4648      	mov	r0, r9
 80008f0:	40a0      	lsls	r0, r4
 80008f2:	40ce      	lsrs	r6, r1
 80008f4:	1e44      	subs	r4, r0, #1
 80008f6:	41a0      	sbcs	r0, r4
 80008f8:	1b9b      	subs	r3, r3, r6
 80008fa:	4307      	orrs	r7, r0
 80008fc:	1bd7      	subs	r7, r2, r7
 80008fe:	42ba      	cmp	r2, r7
 8000900:	4192      	sbcs	r2, r2
 8000902:	4252      	negs	r2, r2
 8000904:	4665      	mov	r5, ip
 8000906:	4644      	mov	r4, r8
 8000908:	1a9e      	subs	r6, r3, r2
 800090a:	e783      	b.n	8000814 <__aeabi_dadd+0xa4>
 800090c:	2900      	cmp	r1, #0
 800090e:	dc00      	bgt.n	8000912 <__aeabi_dadd+0x1a2>
 8000910:	e09c      	b.n	8000a4c <__aeabi_dadd+0x2dc>
 8000912:	4647      	mov	r7, r8
 8000914:	2f00      	cmp	r7, #0
 8000916:	d167      	bne.n	80009e8 <__aeabi_dadd+0x278>
 8000918:	001f      	movs	r7, r3
 800091a:	4317      	orrs	r7, r2
 800091c:	d100      	bne.n	8000920 <__aeabi_dadd+0x1b0>
 800091e:	e0e4      	b.n	8000aea <__aeabi_dadd+0x37a>
 8000920:	1e48      	subs	r0, r1, #1
 8000922:	2901      	cmp	r1, #1
 8000924:	d100      	bne.n	8000928 <__aeabi_dadd+0x1b8>
 8000926:	e19b      	b.n	8000c60 <__aeabi_dadd+0x4f0>
 8000928:	4f74      	ldr	r7, [pc, #464]	@ (8000afc <__aeabi_dadd+0x38c>)
 800092a:	42b9      	cmp	r1, r7
 800092c:	d100      	bne.n	8000930 <__aeabi_dadd+0x1c0>
 800092e:	e0eb      	b.n	8000b08 <__aeabi_dadd+0x398>
 8000930:	2701      	movs	r7, #1
 8000932:	0001      	movs	r1, r0
 8000934:	2838      	cmp	r0, #56	@ 0x38
 8000936:	dc11      	bgt.n	800095c <__aeabi_dadd+0x1ec>
 8000938:	291f      	cmp	r1, #31
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x1ce>
 800093c:	e1c7      	b.n	8000cce <__aeabi_dadd+0x55e>
 800093e:	2720      	movs	r7, #32
 8000940:	1a78      	subs	r0, r7, r1
 8000942:	001f      	movs	r7, r3
 8000944:	4684      	mov	ip, r0
 8000946:	4087      	lsls	r7, r0
 8000948:	0010      	movs	r0, r2
 800094a:	40c8      	lsrs	r0, r1
 800094c:	4307      	orrs	r7, r0
 800094e:	4660      	mov	r0, ip
 8000950:	4082      	lsls	r2, r0
 8000952:	40cb      	lsrs	r3, r1
 8000954:	1e50      	subs	r0, r2, #1
 8000956:	4182      	sbcs	r2, r0
 8000958:	18f6      	adds	r6, r6, r3
 800095a:	4317      	orrs	r7, r2
 800095c:	444f      	add	r7, r9
 800095e:	454f      	cmp	r7, r9
 8000960:	4180      	sbcs	r0, r0
 8000962:	4240      	negs	r0, r0
 8000964:	1836      	adds	r6, r6, r0
 8000966:	0233      	lsls	r3, r6, #8
 8000968:	d557      	bpl.n	8000a1a <__aeabi_dadd+0x2aa>
 800096a:	4b64      	ldr	r3, [pc, #400]	@ (8000afc <__aeabi_dadd+0x38c>)
 800096c:	3401      	adds	r4, #1
 800096e:	429c      	cmp	r4, r3
 8000970:	d045      	beq.n	80009fe <__aeabi_dadd+0x28e>
 8000972:	2101      	movs	r1, #1
 8000974:	4b62      	ldr	r3, [pc, #392]	@ (8000b00 <__aeabi_dadd+0x390>)
 8000976:	087a      	lsrs	r2, r7, #1
 8000978:	401e      	ands	r6, r3
 800097a:	4039      	ands	r1, r7
 800097c:	430a      	orrs	r2, r1
 800097e:	07f7      	lsls	r7, r6, #31
 8000980:	4317      	orrs	r7, r2
 8000982:	0876      	lsrs	r6, r6, #1
 8000984:	e771      	b.n	800086a <__aeabi_dadd+0xfa>
 8000986:	001f      	movs	r7, r3
 8000988:	4317      	orrs	r7, r2
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0x21e>
 800098c:	e0ad      	b.n	8000aea <__aeabi_dadd+0x37a>
 800098e:	1e4f      	subs	r7, r1, #1
 8000990:	46bc      	mov	ip, r7
 8000992:	2901      	cmp	r1, #1
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x228>
 8000996:	e182      	b.n	8000c9e <__aeabi_dadd+0x52e>
 8000998:	4f58      	ldr	r7, [pc, #352]	@ (8000afc <__aeabi_dadd+0x38c>)
 800099a:	42b9      	cmp	r1, r7
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x230>
 800099e:	e190      	b.n	8000cc2 <__aeabi_dadd+0x552>
 80009a0:	4661      	mov	r1, ip
 80009a2:	2701      	movs	r7, #1
 80009a4:	2938      	cmp	r1, #56	@ 0x38
 80009a6:	dd00      	ble.n	80009aa <__aeabi_dadd+0x23a>
 80009a8:	e72e      	b.n	8000808 <__aeabi_dadd+0x98>
 80009aa:	e718      	b.n	80007de <__aeabi_dadd+0x6e>
 80009ac:	4f55      	ldr	r7, [pc, #340]	@ (8000b04 <__aeabi_dadd+0x394>)
 80009ae:	1c61      	adds	r1, r4, #1
 80009b0:	4239      	tst	r1, r7
 80009b2:	d000      	beq.n	80009b6 <__aeabi_dadd+0x246>
 80009b4:	e0d0      	b.n	8000b58 <__aeabi_dadd+0x3e8>
 80009b6:	0031      	movs	r1, r6
 80009b8:	4648      	mov	r0, r9
 80009ba:	001f      	movs	r7, r3
 80009bc:	4301      	orrs	r1, r0
 80009be:	4317      	orrs	r7, r2
 80009c0:	2c00      	cmp	r4, #0
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x256>
 80009c4:	e13d      	b.n	8000c42 <__aeabi_dadd+0x4d2>
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_dadd+0x25c>
 80009ca:	e1bc      	b.n	8000d46 <__aeabi_dadd+0x5d6>
 80009cc:	2f00      	cmp	r7, #0
 80009ce:	d000      	beq.n	80009d2 <__aeabi_dadd+0x262>
 80009d0:	e1bf      	b.n	8000d52 <__aeabi_dadd+0x5e2>
 80009d2:	464b      	mov	r3, r9
 80009d4:	2100      	movs	r1, #0
 80009d6:	08d8      	lsrs	r0, r3, #3
 80009d8:	0777      	lsls	r7, r6, #29
 80009da:	4307      	orrs	r7, r0
 80009dc:	08f0      	lsrs	r0, r6, #3
 80009de:	0306      	lsls	r6, r0, #12
 80009e0:	054c      	lsls	r4, r1, #21
 80009e2:	0b36      	lsrs	r6, r6, #12
 80009e4:	0d64      	lsrs	r4, r4, #21
 80009e6:	e00c      	b.n	8000a02 <__aeabi_dadd+0x292>
 80009e8:	4f44      	ldr	r7, [pc, #272]	@ (8000afc <__aeabi_dadd+0x38c>)
 80009ea:	42bc      	cmp	r4, r7
 80009ec:	d100      	bne.n	80009f0 <__aeabi_dadd+0x280>
 80009ee:	e08b      	b.n	8000b08 <__aeabi_dadd+0x398>
 80009f0:	2701      	movs	r7, #1
 80009f2:	2938      	cmp	r1, #56	@ 0x38
 80009f4:	dcb2      	bgt.n	800095c <__aeabi_dadd+0x1ec>
 80009f6:	2780      	movs	r7, #128	@ 0x80
 80009f8:	043f      	lsls	r7, r7, #16
 80009fa:	433b      	orrs	r3, r7
 80009fc:	e79c      	b.n	8000938 <__aeabi_dadd+0x1c8>
 80009fe:	2600      	movs	r6, #0
 8000a00:	2700      	movs	r7, #0
 8000a02:	0524      	lsls	r4, r4, #20
 8000a04:	4334      	orrs	r4, r6
 8000a06:	07ed      	lsls	r5, r5, #31
 8000a08:	432c      	orrs	r4, r5
 8000a0a:	0038      	movs	r0, r7
 8000a0c:	0021      	movs	r1, r4
 8000a0e:	b002      	add	sp, #8
 8000a10:	bce0      	pop	{r5, r6, r7}
 8000a12:	46ba      	mov	sl, r7
 8000a14:	46b1      	mov	r9, r6
 8000a16:	46a8      	mov	r8, r5
 8000a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a1a:	077b      	lsls	r3, r7, #29
 8000a1c:	d004      	beq.n	8000a28 <__aeabi_dadd+0x2b8>
 8000a1e:	230f      	movs	r3, #15
 8000a20:	403b      	ands	r3, r7
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d000      	beq.n	8000a28 <__aeabi_dadd+0x2b8>
 8000a26:	e728      	b.n	800087a <__aeabi_dadd+0x10a>
 8000a28:	08f8      	lsrs	r0, r7, #3
 8000a2a:	4b34      	ldr	r3, [pc, #208]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a2c:	0777      	lsls	r7, r6, #29
 8000a2e:	4307      	orrs	r7, r0
 8000a30:	08f0      	lsrs	r0, r6, #3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	d000      	beq.n	8000a38 <__aeabi_dadd+0x2c8>
 8000a36:	e24a      	b.n	8000ece <__aeabi_dadd+0x75e>
 8000a38:	003b      	movs	r3, r7
 8000a3a:	4303      	orrs	r3, r0
 8000a3c:	d059      	beq.n	8000af2 <__aeabi_dadd+0x382>
 8000a3e:	2680      	movs	r6, #128	@ 0x80
 8000a40:	0336      	lsls	r6, r6, #12
 8000a42:	4306      	orrs	r6, r0
 8000a44:	0336      	lsls	r6, r6, #12
 8000a46:	4c2d      	ldr	r4, [pc, #180]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a48:	0b36      	lsrs	r6, r6, #12
 8000a4a:	e7da      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000a4c:	2900      	cmp	r1, #0
 8000a4e:	d061      	beq.n	8000b14 <__aeabi_dadd+0x3a4>
 8000a50:	4641      	mov	r1, r8
 8000a52:	1b09      	subs	r1, r1, r4
 8000a54:	2c00      	cmp	r4, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x2ea>
 8000a58:	e0b9      	b.n	8000bce <__aeabi_dadd+0x45e>
 8000a5a:	4c28      	ldr	r4, [pc, #160]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000a5c:	45a0      	cmp	r8, r4
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x2f2>
 8000a60:	e1a5      	b.n	8000dae <__aeabi_dadd+0x63e>
 8000a62:	2701      	movs	r7, #1
 8000a64:	2938      	cmp	r1, #56	@ 0x38
 8000a66:	dc13      	bgt.n	8000a90 <__aeabi_dadd+0x320>
 8000a68:	2480      	movs	r4, #128	@ 0x80
 8000a6a:	0424      	lsls	r4, r4, #16
 8000a6c:	4326      	orrs	r6, r4
 8000a6e:	291f      	cmp	r1, #31
 8000a70:	dd00      	ble.n	8000a74 <__aeabi_dadd+0x304>
 8000a72:	e1c8      	b.n	8000e06 <__aeabi_dadd+0x696>
 8000a74:	2420      	movs	r4, #32
 8000a76:	0037      	movs	r7, r6
 8000a78:	4648      	mov	r0, r9
 8000a7a:	1a64      	subs	r4, r4, r1
 8000a7c:	40a7      	lsls	r7, r4
 8000a7e:	40c8      	lsrs	r0, r1
 8000a80:	4307      	orrs	r7, r0
 8000a82:	4648      	mov	r0, r9
 8000a84:	40a0      	lsls	r0, r4
 8000a86:	40ce      	lsrs	r6, r1
 8000a88:	1e44      	subs	r4, r0, #1
 8000a8a:	41a0      	sbcs	r0, r4
 8000a8c:	199b      	adds	r3, r3, r6
 8000a8e:	4307      	orrs	r7, r0
 8000a90:	18bf      	adds	r7, r7, r2
 8000a92:	4297      	cmp	r7, r2
 8000a94:	4192      	sbcs	r2, r2
 8000a96:	4252      	negs	r2, r2
 8000a98:	4644      	mov	r4, r8
 8000a9a:	18d6      	adds	r6, r2, r3
 8000a9c:	e763      	b.n	8000966 <__aeabi_dadd+0x1f6>
 8000a9e:	0038      	movs	r0, r7
 8000aa0:	f001 fed0 	bl	8002844 <__clzsi2>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	3318      	adds	r3, #24
 8000aa8:	2b1f      	cmp	r3, #31
 8000aaa:	dc00      	bgt.n	8000aae <__aeabi_dadd+0x33e>
 8000aac:	e6bf      	b.n	800082e <__aeabi_dadd+0xbe>
 8000aae:	003a      	movs	r2, r7
 8000ab0:	3808      	subs	r0, #8
 8000ab2:	4082      	lsls	r2, r0
 8000ab4:	429c      	cmp	r4, r3
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x34a>
 8000ab8:	e083      	b.n	8000bc2 <__aeabi_dadd+0x452>
 8000aba:	1b1b      	subs	r3, r3, r4
 8000abc:	1c58      	adds	r0, r3, #1
 8000abe:	281f      	cmp	r0, #31
 8000ac0:	dc00      	bgt.n	8000ac4 <__aeabi_dadd+0x354>
 8000ac2:	e1b4      	b.n	8000e2e <__aeabi_dadd+0x6be>
 8000ac4:	0017      	movs	r7, r2
 8000ac6:	3b1f      	subs	r3, #31
 8000ac8:	40df      	lsrs	r7, r3
 8000aca:	2820      	cmp	r0, #32
 8000acc:	d005      	beq.n	8000ada <__aeabi_dadd+0x36a>
 8000ace:	2340      	movs	r3, #64	@ 0x40
 8000ad0:	1a1b      	subs	r3, r3, r0
 8000ad2:	409a      	lsls	r2, r3
 8000ad4:	1e53      	subs	r3, r2, #1
 8000ad6:	419a      	sbcs	r2, r3
 8000ad8:	4317      	orrs	r7, r2
 8000ada:	2400      	movs	r4, #0
 8000adc:	2f00      	cmp	r7, #0
 8000ade:	d00a      	beq.n	8000af6 <__aeabi_dadd+0x386>
 8000ae0:	077b      	lsls	r3, r7, #29
 8000ae2:	d000      	beq.n	8000ae6 <__aeabi_dadd+0x376>
 8000ae4:	e6c4      	b.n	8000870 <__aeabi_dadd+0x100>
 8000ae6:	0026      	movs	r6, r4
 8000ae8:	e79e      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000aea:	464b      	mov	r3, r9
 8000aec:	000c      	movs	r4, r1
 8000aee:	08d8      	lsrs	r0, r3, #3
 8000af0:	e79b      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000af2:	2700      	movs	r7, #0
 8000af4:	4c01      	ldr	r4, [pc, #4]	@ (8000afc <__aeabi_dadd+0x38c>)
 8000af6:	2600      	movs	r6, #0
 8000af8:	e783      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	000007ff 	.word	0x000007ff
 8000b00:	ff7fffff 	.word	0xff7fffff
 8000b04:	000007fe 	.word	0x000007fe
 8000b08:	464b      	mov	r3, r9
 8000b0a:	0777      	lsls	r7, r6, #29
 8000b0c:	08d8      	lsrs	r0, r3, #3
 8000b0e:	4307      	orrs	r7, r0
 8000b10:	08f0      	lsrs	r0, r6, #3
 8000b12:	e791      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000b14:	4fcd      	ldr	r7, [pc, #820]	@ (8000e4c <__aeabi_dadd+0x6dc>)
 8000b16:	1c61      	adds	r1, r4, #1
 8000b18:	4239      	tst	r1, r7
 8000b1a:	d16b      	bne.n	8000bf4 <__aeabi_dadd+0x484>
 8000b1c:	0031      	movs	r1, r6
 8000b1e:	4648      	mov	r0, r9
 8000b20:	4301      	orrs	r1, r0
 8000b22:	2c00      	cmp	r4, #0
 8000b24:	d000      	beq.n	8000b28 <__aeabi_dadd+0x3b8>
 8000b26:	e14b      	b.n	8000dc0 <__aeabi_dadd+0x650>
 8000b28:	001f      	movs	r7, r3
 8000b2a:	4317      	orrs	r7, r2
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_dadd+0x3c2>
 8000b30:	e181      	b.n	8000e36 <__aeabi_dadd+0x6c6>
 8000b32:	2f00      	cmp	r7, #0
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x3c8>
 8000b36:	e74c      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000b38:	444a      	add	r2, r9
 8000b3a:	454a      	cmp	r2, r9
 8000b3c:	4180      	sbcs	r0, r0
 8000b3e:	18f6      	adds	r6, r6, r3
 8000b40:	4240      	negs	r0, r0
 8000b42:	1836      	adds	r6, r6, r0
 8000b44:	0233      	lsls	r3, r6, #8
 8000b46:	d500      	bpl.n	8000b4a <__aeabi_dadd+0x3da>
 8000b48:	e1b0      	b.n	8000eac <__aeabi_dadd+0x73c>
 8000b4a:	0017      	movs	r7, r2
 8000b4c:	4691      	mov	r9, r2
 8000b4e:	4337      	orrs	r7, r6
 8000b50:	d000      	beq.n	8000b54 <__aeabi_dadd+0x3e4>
 8000b52:	e73e      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000b54:	2600      	movs	r6, #0
 8000b56:	e754      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000b58:	4649      	mov	r1, r9
 8000b5a:	1a89      	subs	r1, r1, r2
 8000b5c:	4688      	mov	r8, r1
 8000b5e:	45c1      	cmp	r9, r8
 8000b60:	41bf      	sbcs	r7, r7
 8000b62:	1af1      	subs	r1, r6, r3
 8000b64:	427f      	negs	r7, r7
 8000b66:	1bc9      	subs	r1, r1, r7
 8000b68:	020f      	lsls	r7, r1, #8
 8000b6a:	d461      	bmi.n	8000c30 <__aeabi_dadd+0x4c0>
 8000b6c:	4647      	mov	r7, r8
 8000b6e:	430f      	orrs	r7, r1
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dadd+0x404>
 8000b72:	e0bd      	b.n	8000cf0 <__aeabi_dadd+0x580>
 8000b74:	000e      	movs	r6, r1
 8000b76:	4647      	mov	r7, r8
 8000b78:	e651      	b.n	800081e <__aeabi_dadd+0xae>
 8000b7a:	4cb5      	ldr	r4, [pc, #724]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000b7c:	45a0      	cmp	r8, r4
 8000b7e:	d100      	bne.n	8000b82 <__aeabi_dadd+0x412>
 8000b80:	e100      	b.n	8000d84 <__aeabi_dadd+0x614>
 8000b82:	2701      	movs	r7, #1
 8000b84:	2938      	cmp	r1, #56	@ 0x38
 8000b86:	dd00      	ble.n	8000b8a <__aeabi_dadd+0x41a>
 8000b88:	e6b8      	b.n	80008fc <__aeabi_dadd+0x18c>
 8000b8a:	2480      	movs	r4, #128	@ 0x80
 8000b8c:	0424      	lsls	r4, r4, #16
 8000b8e:	4326      	orrs	r6, r4
 8000b90:	e6a3      	b.n	80008da <__aeabi_dadd+0x16a>
 8000b92:	4eb0      	ldr	r6, [pc, #704]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000b94:	1ae4      	subs	r4, r4, r3
 8000b96:	4016      	ands	r6, r2
 8000b98:	077b      	lsls	r3, r7, #29
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x42e>
 8000b9c:	e73f      	b.n	8000a1e <__aeabi_dadd+0x2ae>
 8000b9e:	e743      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000ba0:	000f      	movs	r7, r1
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	3f20      	subs	r7, #32
 8000ba6:	40f8      	lsrs	r0, r7
 8000ba8:	4684      	mov	ip, r0
 8000baa:	2920      	cmp	r1, #32
 8000bac:	d003      	beq.n	8000bb6 <__aeabi_dadd+0x446>
 8000bae:	2740      	movs	r7, #64	@ 0x40
 8000bb0:	1a79      	subs	r1, r7, r1
 8000bb2:	408b      	lsls	r3, r1
 8000bb4:	431a      	orrs	r2, r3
 8000bb6:	1e53      	subs	r3, r2, #1
 8000bb8:	419a      	sbcs	r2, r3
 8000bba:	4663      	mov	r3, ip
 8000bbc:	0017      	movs	r7, r2
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	e622      	b.n	8000808 <__aeabi_dadd+0x98>
 8000bc2:	48a4      	ldr	r0, [pc, #656]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000bc4:	1ae1      	subs	r1, r4, r3
 8000bc6:	4010      	ands	r0, r2
 8000bc8:	0747      	lsls	r7, r0, #29
 8000bca:	08c0      	lsrs	r0, r0, #3
 8000bcc:	e707      	b.n	80009de <__aeabi_dadd+0x26e>
 8000bce:	0034      	movs	r4, r6
 8000bd0:	4648      	mov	r0, r9
 8000bd2:	4304      	orrs	r4, r0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x468>
 8000bd6:	e0fa      	b.n	8000dce <__aeabi_dadd+0x65e>
 8000bd8:	1e4c      	subs	r4, r1, #1
 8000bda:	2901      	cmp	r1, #1
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dadd+0x470>
 8000bde:	e0d7      	b.n	8000d90 <__aeabi_dadd+0x620>
 8000be0:	4f9b      	ldr	r7, [pc, #620]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000be2:	42b9      	cmp	r1, r7
 8000be4:	d100      	bne.n	8000be8 <__aeabi_dadd+0x478>
 8000be6:	e0e2      	b.n	8000dae <__aeabi_dadd+0x63e>
 8000be8:	2701      	movs	r7, #1
 8000bea:	2c38      	cmp	r4, #56	@ 0x38
 8000bec:	dd00      	ble.n	8000bf0 <__aeabi_dadd+0x480>
 8000bee:	e74f      	b.n	8000a90 <__aeabi_dadd+0x320>
 8000bf0:	0021      	movs	r1, r4
 8000bf2:	e73c      	b.n	8000a6e <__aeabi_dadd+0x2fe>
 8000bf4:	4c96      	ldr	r4, [pc, #600]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000bf6:	42a1      	cmp	r1, r4
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0x48c>
 8000bfa:	e0dd      	b.n	8000db8 <__aeabi_dadd+0x648>
 8000bfc:	444a      	add	r2, r9
 8000bfe:	454a      	cmp	r2, r9
 8000c00:	4180      	sbcs	r0, r0
 8000c02:	18f3      	adds	r3, r6, r3
 8000c04:	4240      	negs	r0, r0
 8000c06:	1818      	adds	r0, r3, r0
 8000c08:	07c7      	lsls	r7, r0, #31
 8000c0a:	0852      	lsrs	r2, r2, #1
 8000c0c:	4317      	orrs	r7, r2
 8000c0e:	0846      	lsrs	r6, r0, #1
 8000c10:	0752      	lsls	r2, r2, #29
 8000c12:	d005      	beq.n	8000c20 <__aeabi_dadd+0x4b0>
 8000c14:	220f      	movs	r2, #15
 8000c16:	000c      	movs	r4, r1
 8000c18:	403a      	ands	r2, r7
 8000c1a:	2a04      	cmp	r2, #4
 8000c1c:	d000      	beq.n	8000c20 <__aeabi_dadd+0x4b0>
 8000c1e:	e62c      	b.n	800087a <__aeabi_dadd+0x10a>
 8000c20:	0776      	lsls	r6, r6, #29
 8000c22:	08ff      	lsrs	r7, r7, #3
 8000c24:	4337      	orrs	r7, r6
 8000c26:	0900      	lsrs	r0, r0, #4
 8000c28:	e6d9      	b.n	80009de <__aeabi_dadd+0x26e>
 8000c2a:	2700      	movs	r7, #0
 8000c2c:	2600      	movs	r6, #0
 8000c2e:	e6e8      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000c30:	4649      	mov	r1, r9
 8000c32:	1a57      	subs	r7, r2, r1
 8000c34:	42ba      	cmp	r2, r7
 8000c36:	4192      	sbcs	r2, r2
 8000c38:	1b9e      	subs	r6, r3, r6
 8000c3a:	4252      	negs	r2, r2
 8000c3c:	4665      	mov	r5, ip
 8000c3e:	1ab6      	subs	r6, r6, r2
 8000c40:	e5ed      	b.n	800081e <__aeabi_dadd+0xae>
 8000c42:	2900      	cmp	r1, #0
 8000c44:	d000      	beq.n	8000c48 <__aeabi_dadd+0x4d8>
 8000c46:	e0c6      	b.n	8000dd6 <__aeabi_dadd+0x666>
 8000c48:	2f00      	cmp	r7, #0
 8000c4a:	d167      	bne.n	8000d1c <__aeabi_dadd+0x5ac>
 8000c4c:	2680      	movs	r6, #128	@ 0x80
 8000c4e:	2500      	movs	r5, #0
 8000c50:	4c7f      	ldr	r4, [pc, #508]	@ (8000e50 <__aeabi_dadd+0x6e0>)
 8000c52:	0336      	lsls	r6, r6, #12
 8000c54:	e6d5      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000c56:	4665      	mov	r5, ip
 8000c58:	000c      	movs	r4, r1
 8000c5a:	001e      	movs	r6, r3
 8000c5c:	08d0      	lsrs	r0, r2, #3
 8000c5e:	e6e4      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000c60:	444a      	add	r2, r9
 8000c62:	454a      	cmp	r2, r9
 8000c64:	4180      	sbcs	r0, r0
 8000c66:	18f3      	adds	r3, r6, r3
 8000c68:	4240      	negs	r0, r0
 8000c6a:	1818      	adds	r0, r3, r0
 8000c6c:	0011      	movs	r1, r2
 8000c6e:	0203      	lsls	r3, r0, #8
 8000c70:	d400      	bmi.n	8000c74 <__aeabi_dadd+0x504>
 8000c72:	e096      	b.n	8000da2 <__aeabi_dadd+0x632>
 8000c74:	4b77      	ldr	r3, [pc, #476]	@ (8000e54 <__aeabi_dadd+0x6e4>)
 8000c76:	0849      	lsrs	r1, r1, #1
 8000c78:	4018      	ands	r0, r3
 8000c7a:	07c3      	lsls	r3, r0, #31
 8000c7c:	430b      	orrs	r3, r1
 8000c7e:	0844      	lsrs	r4, r0, #1
 8000c80:	0749      	lsls	r1, r1, #29
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x516>
 8000c84:	e129      	b.n	8000eda <__aeabi_dadd+0x76a>
 8000c86:	220f      	movs	r2, #15
 8000c88:	401a      	ands	r2, r3
 8000c8a:	2a04      	cmp	r2, #4
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_dadd+0x520>
 8000c8e:	e0ea      	b.n	8000e66 <__aeabi_dadd+0x6f6>
 8000c90:	1d1f      	adds	r7, r3, #4
 8000c92:	429f      	cmp	r7, r3
 8000c94:	41b6      	sbcs	r6, r6
 8000c96:	4276      	negs	r6, r6
 8000c98:	1936      	adds	r6, r6, r4
 8000c9a:	2402      	movs	r4, #2
 8000c9c:	e6c4      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000c9e:	4649      	mov	r1, r9
 8000ca0:	1a8f      	subs	r7, r1, r2
 8000ca2:	45b9      	cmp	r9, r7
 8000ca4:	4180      	sbcs	r0, r0
 8000ca6:	1af6      	subs	r6, r6, r3
 8000ca8:	4240      	negs	r0, r0
 8000caa:	1a36      	subs	r6, r6, r0
 8000cac:	0233      	lsls	r3, r6, #8
 8000cae:	d406      	bmi.n	8000cbe <__aeabi_dadd+0x54e>
 8000cb0:	0773      	lsls	r3, r6, #29
 8000cb2:	08ff      	lsrs	r7, r7, #3
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	431f      	orrs	r7, r3
 8000cb8:	08f0      	lsrs	r0, r6, #3
 8000cba:	e690      	b.n	80009de <__aeabi_dadd+0x26e>
 8000cbc:	4665      	mov	r5, ip
 8000cbe:	2401      	movs	r4, #1
 8000cc0:	e5ab      	b.n	800081a <__aeabi_dadd+0xaa>
 8000cc2:	464b      	mov	r3, r9
 8000cc4:	0777      	lsls	r7, r6, #29
 8000cc6:	08d8      	lsrs	r0, r3, #3
 8000cc8:	4307      	orrs	r7, r0
 8000cca:	08f0      	lsrs	r0, r6, #3
 8000ccc:	e6b4      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000cce:	000f      	movs	r7, r1
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	3f20      	subs	r7, #32
 8000cd4:	40f8      	lsrs	r0, r7
 8000cd6:	4684      	mov	ip, r0
 8000cd8:	2920      	cmp	r1, #32
 8000cda:	d003      	beq.n	8000ce4 <__aeabi_dadd+0x574>
 8000cdc:	2740      	movs	r7, #64	@ 0x40
 8000cde:	1a79      	subs	r1, r7, r1
 8000ce0:	408b      	lsls	r3, r1
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	1e53      	subs	r3, r2, #1
 8000ce6:	419a      	sbcs	r2, r3
 8000ce8:	4663      	mov	r3, ip
 8000cea:	0017      	movs	r7, r2
 8000cec:	431f      	orrs	r7, r3
 8000cee:	e635      	b.n	800095c <__aeabi_dadd+0x1ec>
 8000cf0:	2500      	movs	r5, #0
 8000cf2:	2400      	movs	r4, #0
 8000cf4:	2600      	movs	r6, #0
 8000cf6:	e684      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000cf8:	000c      	movs	r4, r1
 8000cfa:	0035      	movs	r5, r6
 8000cfc:	3c20      	subs	r4, #32
 8000cfe:	40e5      	lsrs	r5, r4
 8000d00:	2920      	cmp	r1, #32
 8000d02:	d005      	beq.n	8000d10 <__aeabi_dadd+0x5a0>
 8000d04:	2440      	movs	r4, #64	@ 0x40
 8000d06:	1a61      	subs	r1, r4, r1
 8000d08:	408e      	lsls	r6, r1
 8000d0a:	4649      	mov	r1, r9
 8000d0c:	4331      	orrs	r1, r6
 8000d0e:	4689      	mov	r9, r1
 8000d10:	4648      	mov	r0, r9
 8000d12:	1e41      	subs	r1, r0, #1
 8000d14:	4188      	sbcs	r0, r1
 8000d16:	0007      	movs	r7, r0
 8000d18:	432f      	orrs	r7, r5
 8000d1a:	e5ef      	b.n	80008fc <__aeabi_dadd+0x18c>
 8000d1c:	08d2      	lsrs	r2, r2, #3
 8000d1e:	075f      	lsls	r7, r3, #29
 8000d20:	4665      	mov	r5, ip
 8000d22:	4317      	orrs	r7, r2
 8000d24:	08d8      	lsrs	r0, r3, #3
 8000d26:	e687      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000d28:	1a17      	subs	r7, r2, r0
 8000d2a:	42ba      	cmp	r2, r7
 8000d2c:	4192      	sbcs	r2, r2
 8000d2e:	1b9e      	subs	r6, r3, r6
 8000d30:	4252      	negs	r2, r2
 8000d32:	1ab6      	subs	r6, r6, r2
 8000d34:	0233      	lsls	r3, r6, #8
 8000d36:	d4c1      	bmi.n	8000cbc <__aeabi_dadd+0x54c>
 8000d38:	0773      	lsls	r3, r6, #29
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	4665      	mov	r5, ip
 8000d3e:	2101      	movs	r1, #1
 8000d40:	431f      	orrs	r7, r3
 8000d42:	08f0      	lsrs	r0, r6, #3
 8000d44:	e64b      	b.n	80009de <__aeabi_dadd+0x26e>
 8000d46:	2f00      	cmp	r7, #0
 8000d48:	d07b      	beq.n	8000e42 <__aeabi_dadd+0x6d2>
 8000d4a:	4665      	mov	r5, ip
 8000d4c:	001e      	movs	r6, r3
 8000d4e:	4691      	mov	r9, r2
 8000d50:	e63f      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000d52:	1a81      	subs	r1, r0, r2
 8000d54:	4688      	mov	r8, r1
 8000d56:	45c1      	cmp	r9, r8
 8000d58:	41a4      	sbcs	r4, r4
 8000d5a:	1af1      	subs	r1, r6, r3
 8000d5c:	4264      	negs	r4, r4
 8000d5e:	1b09      	subs	r1, r1, r4
 8000d60:	2480      	movs	r4, #128	@ 0x80
 8000d62:	0424      	lsls	r4, r4, #16
 8000d64:	4221      	tst	r1, r4
 8000d66:	d077      	beq.n	8000e58 <__aeabi_dadd+0x6e8>
 8000d68:	1a10      	subs	r0, r2, r0
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	4192      	sbcs	r2, r2
 8000d6e:	0007      	movs	r7, r0
 8000d70:	1b9e      	subs	r6, r3, r6
 8000d72:	4252      	negs	r2, r2
 8000d74:	1ab6      	subs	r6, r6, r2
 8000d76:	4337      	orrs	r7, r6
 8000d78:	d000      	beq.n	8000d7c <__aeabi_dadd+0x60c>
 8000d7a:	e0a0      	b.n	8000ebe <__aeabi_dadd+0x74e>
 8000d7c:	4665      	mov	r5, ip
 8000d7e:	2400      	movs	r4, #0
 8000d80:	2600      	movs	r6, #0
 8000d82:	e63e      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000d84:	075f      	lsls	r7, r3, #29
 8000d86:	08d2      	lsrs	r2, r2, #3
 8000d88:	4665      	mov	r5, ip
 8000d8a:	4317      	orrs	r7, r2
 8000d8c:	08d8      	lsrs	r0, r3, #3
 8000d8e:	e653      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000d90:	1881      	adds	r1, r0, r2
 8000d92:	4291      	cmp	r1, r2
 8000d94:	4192      	sbcs	r2, r2
 8000d96:	18f0      	adds	r0, r6, r3
 8000d98:	4252      	negs	r2, r2
 8000d9a:	1880      	adds	r0, r0, r2
 8000d9c:	0203      	lsls	r3, r0, #8
 8000d9e:	d500      	bpl.n	8000da2 <__aeabi_dadd+0x632>
 8000da0:	e768      	b.n	8000c74 <__aeabi_dadd+0x504>
 8000da2:	0747      	lsls	r7, r0, #29
 8000da4:	08c9      	lsrs	r1, r1, #3
 8000da6:	430f      	orrs	r7, r1
 8000da8:	08c0      	lsrs	r0, r0, #3
 8000daa:	2101      	movs	r1, #1
 8000dac:	e617      	b.n	80009de <__aeabi_dadd+0x26e>
 8000dae:	08d2      	lsrs	r2, r2, #3
 8000db0:	075f      	lsls	r7, r3, #29
 8000db2:	4317      	orrs	r7, r2
 8000db4:	08d8      	lsrs	r0, r3, #3
 8000db6:	e63f      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000db8:	000c      	movs	r4, r1
 8000dba:	2600      	movs	r6, #0
 8000dbc:	2700      	movs	r7, #0
 8000dbe:	e620      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000dc0:	2900      	cmp	r1, #0
 8000dc2:	d156      	bne.n	8000e72 <__aeabi_dadd+0x702>
 8000dc4:	075f      	lsls	r7, r3, #29
 8000dc6:	08d2      	lsrs	r2, r2, #3
 8000dc8:	4317      	orrs	r7, r2
 8000dca:	08d8      	lsrs	r0, r3, #3
 8000dcc:	e634      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000dce:	000c      	movs	r4, r1
 8000dd0:	001e      	movs	r6, r3
 8000dd2:	08d0      	lsrs	r0, r2, #3
 8000dd4:	e629      	b.n	8000a2a <__aeabi_dadd+0x2ba>
 8000dd6:	08c1      	lsrs	r1, r0, #3
 8000dd8:	0770      	lsls	r0, r6, #29
 8000dda:	4301      	orrs	r1, r0
 8000ddc:	08f0      	lsrs	r0, r6, #3
 8000dde:	2f00      	cmp	r7, #0
 8000de0:	d062      	beq.n	8000ea8 <__aeabi_dadd+0x738>
 8000de2:	2480      	movs	r4, #128	@ 0x80
 8000de4:	0324      	lsls	r4, r4, #12
 8000de6:	4220      	tst	r0, r4
 8000de8:	d007      	beq.n	8000dfa <__aeabi_dadd+0x68a>
 8000dea:	08de      	lsrs	r6, r3, #3
 8000dec:	4226      	tst	r6, r4
 8000dee:	d104      	bne.n	8000dfa <__aeabi_dadd+0x68a>
 8000df0:	4665      	mov	r5, ip
 8000df2:	0030      	movs	r0, r6
 8000df4:	08d1      	lsrs	r1, r2, #3
 8000df6:	075b      	lsls	r3, r3, #29
 8000df8:	4319      	orrs	r1, r3
 8000dfa:	0f4f      	lsrs	r7, r1, #29
 8000dfc:	00c9      	lsls	r1, r1, #3
 8000dfe:	08c9      	lsrs	r1, r1, #3
 8000e00:	077f      	lsls	r7, r7, #29
 8000e02:	430f      	orrs	r7, r1
 8000e04:	e618      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000e06:	000c      	movs	r4, r1
 8000e08:	0030      	movs	r0, r6
 8000e0a:	3c20      	subs	r4, #32
 8000e0c:	40e0      	lsrs	r0, r4
 8000e0e:	4684      	mov	ip, r0
 8000e10:	2920      	cmp	r1, #32
 8000e12:	d005      	beq.n	8000e20 <__aeabi_dadd+0x6b0>
 8000e14:	2440      	movs	r4, #64	@ 0x40
 8000e16:	1a61      	subs	r1, r4, r1
 8000e18:	408e      	lsls	r6, r1
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	4331      	orrs	r1, r6
 8000e1e:	4689      	mov	r9, r1
 8000e20:	4648      	mov	r0, r9
 8000e22:	1e41      	subs	r1, r0, #1
 8000e24:	4188      	sbcs	r0, r1
 8000e26:	4661      	mov	r1, ip
 8000e28:	0007      	movs	r7, r0
 8000e2a:	430f      	orrs	r7, r1
 8000e2c:	e630      	b.n	8000a90 <__aeabi_dadd+0x320>
 8000e2e:	2120      	movs	r1, #32
 8000e30:	2700      	movs	r7, #0
 8000e32:	1a09      	subs	r1, r1, r0
 8000e34:	e50e      	b.n	8000854 <__aeabi_dadd+0xe4>
 8000e36:	001e      	movs	r6, r3
 8000e38:	2f00      	cmp	r7, #0
 8000e3a:	d000      	beq.n	8000e3e <__aeabi_dadd+0x6ce>
 8000e3c:	e522      	b.n	8000884 <__aeabi_dadd+0x114>
 8000e3e:	2400      	movs	r4, #0
 8000e40:	e758      	b.n	8000cf4 <__aeabi_dadd+0x584>
 8000e42:	2500      	movs	r5, #0
 8000e44:	2400      	movs	r4, #0
 8000e46:	2600      	movs	r6, #0
 8000e48:	e5db      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000e4a:	46c0      	nop			@ (mov r8, r8)
 8000e4c:	000007fe 	.word	0x000007fe
 8000e50:	000007ff 	.word	0x000007ff
 8000e54:	ff7fffff 	.word	0xff7fffff
 8000e58:	4647      	mov	r7, r8
 8000e5a:	430f      	orrs	r7, r1
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_dadd+0x6f0>
 8000e5e:	e747      	b.n	8000cf0 <__aeabi_dadd+0x580>
 8000e60:	000e      	movs	r6, r1
 8000e62:	46c1      	mov	r9, r8
 8000e64:	e5b5      	b.n	80009d2 <__aeabi_dadd+0x262>
 8000e66:	08df      	lsrs	r7, r3, #3
 8000e68:	0764      	lsls	r4, r4, #29
 8000e6a:	2102      	movs	r1, #2
 8000e6c:	4327      	orrs	r7, r4
 8000e6e:	0900      	lsrs	r0, r0, #4
 8000e70:	e5b5      	b.n	80009de <__aeabi_dadd+0x26e>
 8000e72:	0019      	movs	r1, r3
 8000e74:	08c0      	lsrs	r0, r0, #3
 8000e76:	0777      	lsls	r7, r6, #29
 8000e78:	4307      	orrs	r7, r0
 8000e7a:	4311      	orrs	r1, r2
 8000e7c:	08f0      	lsrs	r0, r6, #3
 8000e7e:	2900      	cmp	r1, #0
 8000e80:	d100      	bne.n	8000e84 <__aeabi_dadd+0x714>
 8000e82:	e5d9      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000e84:	2180      	movs	r1, #128	@ 0x80
 8000e86:	0309      	lsls	r1, r1, #12
 8000e88:	4208      	tst	r0, r1
 8000e8a:	d007      	beq.n	8000e9c <__aeabi_dadd+0x72c>
 8000e8c:	08dc      	lsrs	r4, r3, #3
 8000e8e:	420c      	tst	r4, r1
 8000e90:	d104      	bne.n	8000e9c <__aeabi_dadd+0x72c>
 8000e92:	08d2      	lsrs	r2, r2, #3
 8000e94:	075b      	lsls	r3, r3, #29
 8000e96:	431a      	orrs	r2, r3
 8000e98:	0017      	movs	r7, r2
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	0f7b      	lsrs	r3, r7, #29
 8000e9e:	00ff      	lsls	r7, r7, #3
 8000ea0:	08ff      	lsrs	r7, r7, #3
 8000ea2:	075b      	lsls	r3, r3, #29
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	e5c7      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000ea8:	000f      	movs	r7, r1
 8000eaa:	e5c5      	b.n	8000a38 <__aeabi_dadd+0x2c8>
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <__aeabi_dadd+0x788>)
 8000eae:	08d2      	lsrs	r2, r2, #3
 8000eb0:	4033      	ands	r3, r6
 8000eb2:	075f      	lsls	r7, r3, #29
 8000eb4:	025b      	lsls	r3, r3, #9
 8000eb6:	2401      	movs	r4, #1
 8000eb8:	4317      	orrs	r7, r2
 8000eba:	0b1e      	lsrs	r6, r3, #12
 8000ebc:	e5a1      	b.n	8000a02 <__aeabi_dadd+0x292>
 8000ebe:	4226      	tst	r6, r4
 8000ec0:	d012      	beq.n	8000ee8 <__aeabi_dadd+0x778>
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef8 <__aeabi_dadd+0x788>)
 8000ec4:	4665      	mov	r5, ip
 8000ec6:	0002      	movs	r2, r0
 8000ec8:	2401      	movs	r4, #1
 8000eca:	401e      	ands	r6, r3
 8000ecc:	e4e6      	b.n	800089c <__aeabi_dadd+0x12c>
 8000ece:	0021      	movs	r1, r4
 8000ed0:	e585      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ed2:	0017      	movs	r7, r2
 8000ed4:	e5a8      	b.n	8000a28 <__aeabi_dadd+0x2b8>
 8000ed6:	003a      	movs	r2, r7
 8000ed8:	e4d4      	b.n	8000884 <__aeabi_dadd+0x114>
 8000eda:	08db      	lsrs	r3, r3, #3
 8000edc:	0764      	lsls	r4, r4, #29
 8000ede:	431c      	orrs	r4, r3
 8000ee0:	0027      	movs	r7, r4
 8000ee2:	2102      	movs	r1, #2
 8000ee4:	0900      	lsrs	r0, r0, #4
 8000ee6:	e57a      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ee8:	08c0      	lsrs	r0, r0, #3
 8000eea:	0777      	lsls	r7, r6, #29
 8000eec:	4307      	orrs	r7, r0
 8000eee:	4665      	mov	r5, ip
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	08f0      	lsrs	r0, r6, #3
 8000ef4:	e573      	b.n	80009de <__aeabi_dadd+0x26e>
 8000ef6:	46c0      	nop			@ (mov r8, r8)
 8000ef8:	ff7fffff 	.word	0xff7fffff

08000efc <__aeabi_ddiv>:
 8000efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efe:	46de      	mov	lr, fp
 8000f00:	4645      	mov	r5, r8
 8000f02:	4657      	mov	r7, sl
 8000f04:	464e      	mov	r6, r9
 8000f06:	b5e0      	push	{r5, r6, r7, lr}
 8000f08:	b087      	sub	sp, #28
 8000f0a:	9200      	str	r2, [sp, #0]
 8000f0c:	9301      	str	r3, [sp, #4]
 8000f0e:	030b      	lsls	r3, r1, #12
 8000f10:	0b1b      	lsrs	r3, r3, #12
 8000f12:	469b      	mov	fp, r3
 8000f14:	0fca      	lsrs	r2, r1, #31
 8000f16:	004b      	lsls	r3, r1, #1
 8000f18:	0004      	movs	r4, r0
 8000f1a:	4680      	mov	r8, r0
 8000f1c:	0d5b      	lsrs	r3, r3, #21
 8000f1e:	9202      	str	r2, [sp, #8]
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0x28>
 8000f22:	e098      	b.n	8001056 <__aeabi_ddiv+0x15a>
 8000f24:	4a7c      	ldr	r2, [pc, #496]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d037      	beq.n	8000f9a <__aeabi_ddiv+0x9e>
 8000f2a:	4659      	mov	r1, fp
 8000f2c:	0f42      	lsrs	r2, r0, #29
 8000f2e:	00c9      	lsls	r1, r1, #3
 8000f30:	430a      	orrs	r2, r1
 8000f32:	2180      	movs	r1, #128	@ 0x80
 8000f34:	0409      	lsls	r1, r1, #16
 8000f36:	4311      	orrs	r1, r2
 8000f38:	00c2      	lsls	r2, r0, #3
 8000f3a:	4690      	mov	r8, r2
 8000f3c:	4a77      	ldr	r2, [pc, #476]	@ (800111c <__aeabi_ddiv+0x220>)
 8000f3e:	4689      	mov	r9, r1
 8000f40:	4692      	mov	sl, r2
 8000f42:	449a      	add	sl, r3
 8000f44:	2300      	movs	r3, #0
 8000f46:	2400      	movs	r4, #0
 8000f48:	9303      	str	r3, [sp, #12]
 8000f4a:	9e00      	ldr	r6, [sp, #0]
 8000f4c:	9f01      	ldr	r7, [sp, #4]
 8000f4e:	033b      	lsls	r3, r7, #12
 8000f50:	0b1b      	lsrs	r3, r3, #12
 8000f52:	469b      	mov	fp, r3
 8000f54:	007b      	lsls	r3, r7, #1
 8000f56:	0030      	movs	r0, r6
 8000f58:	0d5b      	lsrs	r3, r3, #21
 8000f5a:	0ffd      	lsrs	r5, r7, #31
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d059      	beq.n	8001014 <__aeabi_ddiv+0x118>
 8000f60:	4a6d      	ldr	r2, [pc, #436]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d048      	beq.n	8000ff8 <__aeabi_ddiv+0xfc>
 8000f66:	4659      	mov	r1, fp
 8000f68:	0f72      	lsrs	r2, r6, #29
 8000f6a:	00c9      	lsls	r1, r1, #3
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	2180      	movs	r1, #128	@ 0x80
 8000f70:	0409      	lsls	r1, r1, #16
 8000f72:	4311      	orrs	r1, r2
 8000f74:	468b      	mov	fp, r1
 8000f76:	4969      	ldr	r1, [pc, #420]	@ (800111c <__aeabi_ddiv+0x220>)
 8000f78:	00f2      	lsls	r2, r6, #3
 8000f7a:	468c      	mov	ip, r1
 8000f7c:	4651      	mov	r1, sl
 8000f7e:	4463      	add	r3, ip
 8000f80:	1acb      	subs	r3, r1, r3
 8000f82:	469a      	mov	sl, r3
 8000f84:	2100      	movs	r1, #0
 8000f86:	9e02      	ldr	r6, [sp, #8]
 8000f88:	406e      	eors	r6, r5
 8000f8a:	b2f6      	uxtb	r6, r6
 8000f8c:	2c0f      	cmp	r4, #15
 8000f8e:	d900      	bls.n	8000f92 <__aeabi_ddiv+0x96>
 8000f90:	e0ce      	b.n	8001130 <__aeabi_ddiv+0x234>
 8000f92:	4b63      	ldr	r3, [pc, #396]	@ (8001120 <__aeabi_ddiv+0x224>)
 8000f94:	00a4      	lsls	r4, r4, #2
 8000f96:	591b      	ldr	r3, [r3, r4]
 8000f98:	469f      	mov	pc, r3
 8000f9a:	465a      	mov	r2, fp
 8000f9c:	4302      	orrs	r2, r0
 8000f9e:	4691      	mov	r9, r2
 8000fa0:	d000      	beq.n	8000fa4 <__aeabi_ddiv+0xa8>
 8000fa2:	e090      	b.n	80010c6 <__aeabi_ddiv+0x1ca>
 8000fa4:	469a      	mov	sl, r3
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	4690      	mov	r8, r2
 8000faa:	2408      	movs	r4, #8
 8000fac:	9303      	str	r3, [sp, #12]
 8000fae:	e7cc      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 8000fb0:	46cb      	mov	fp, r9
 8000fb2:	4642      	mov	r2, r8
 8000fb4:	9d02      	ldr	r5, [sp, #8]
 8000fb6:	9903      	ldr	r1, [sp, #12]
 8000fb8:	2902      	cmp	r1, #2
 8000fba:	d100      	bne.n	8000fbe <__aeabi_ddiv+0xc2>
 8000fbc:	e1de      	b.n	800137c <__aeabi_ddiv+0x480>
 8000fbe:	2903      	cmp	r1, #3
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_ddiv+0xc8>
 8000fc2:	e08d      	b.n	80010e0 <__aeabi_ddiv+0x1e4>
 8000fc4:	2901      	cmp	r1, #1
 8000fc6:	d000      	beq.n	8000fca <__aeabi_ddiv+0xce>
 8000fc8:	e179      	b.n	80012be <__aeabi_ddiv+0x3c2>
 8000fca:	002e      	movs	r6, r5
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2400      	movs	r4, #0
 8000fd2:	4690      	mov	r8, r2
 8000fd4:	051b      	lsls	r3, r3, #20
 8000fd6:	4323      	orrs	r3, r4
 8000fd8:	07f6      	lsls	r6, r6, #31
 8000fda:	4333      	orrs	r3, r6
 8000fdc:	4640      	mov	r0, r8
 8000fde:	0019      	movs	r1, r3
 8000fe0:	b007      	add	sp, #28
 8000fe2:	bcf0      	pop	{r4, r5, r6, r7}
 8000fe4:	46bb      	mov	fp, r7
 8000fe6:	46b2      	mov	sl, r6
 8000fe8:	46a9      	mov	r9, r5
 8000fea:	46a0      	mov	r8, r4
 8000fec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fee:	2200      	movs	r2, #0
 8000ff0:	2400      	movs	r4, #0
 8000ff2:	4690      	mov	r8, r2
 8000ff4:	4b48      	ldr	r3, [pc, #288]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8000ff6:	e7ed      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8000ff8:	465a      	mov	r2, fp
 8000ffa:	9b00      	ldr	r3, [sp, #0]
 8000ffc:	431a      	orrs	r2, r3
 8000ffe:	4b49      	ldr	r3, [pc, #292]	@ (8001124 <__aeabi_ddiv+0x228>)
 8001000:	469c      	mov	ip, r3
 8001002:	44e2      	add	sl, ip
 8001004:	2a00      	cmp	r2, #0
 8001006:	d159      	bne.n	80010bc <__aeabi_ddiv+0x1c0>
 8001008:	2302      	movs	r3, #2
 800100a:	431c      	orrs	r4, r3
 800100c:	2300      	movs	r3, #0
 800100e:	2102      	movs	r1, #2
 8001010:	469b      	mov	fp, r3
 8001012:	e7b8      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 8001014:	465a      	mov	r2, fp
 8001016:	9b00      	ldr	r3, [sp, #0]
 8001018:	431a      	orrs	r2, r3
 800101a:	d049      	beq.n	80010b0 <__aeabi_ddiv+0x1b4>
 800101c:	465b      	mov	r3, fp
 800101e:	2b00      	cmp	r3, #0
 8001020:	d100      	bne.n	8001024 <__aeabi_ddiv+0x128>
 8001022:	e19c      	b.n	800135e <__aeabi_ddiv+0x462>
 8001024:	4658      	mov	r0, fp
 8001026:	f001 fc0d 	bl	8002844 <__clzsi2>
 800102a:	0002      	movs	r2, r0
 800102c:	0003      	movs	r3, r0
 800102e:	3a0b      	subs	r2, #11
 8001030:	271d      	movs	r7, #29
 8001032:	9e00      	ldr	r6, [sp, #0]
 8001034:	1aba      	subs	r2, r7, r2
 8001036:	0019      	movs	r1, r3
 8001038:	4658      	mov	r0, fp
 800103a:	40d6      	lsrs	r6, r2
 800103c:	3908      	subs	r1, #8
 800103e:	4088      	lsls	r0, r1
 8001040:	0032      	movs	r2, r6
 8001042:	4302      	orrs	r2, r0
 8001044:	4693      	mov	fp, r2
 8001046:	9a00      	ldr	r2, [sp, #0]
 8001048:	408a      	lsls	r2, r1
 800104a:	4937      	ldr	r1, [pc, #220]	@ (8001128 <__aeabi_ddiv+0x22c>)
 800104c:	4453      	add	r3, sl
 800104e:	468a      	mov	sl, r1
 8001050:	2100      	movs	r1, #0
 8001052:	449a      	add	sl, r3
 8001054:	e797      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 8001056:	465b      	mov	r3, fp
 8001058:	4303      	orrs	r3, r0
 800105a:	4699      	mov	r9, r3
 800105c:	d021      	beq.n	80010a2 <__aeabi_ddiv+0x1a6>
 800105e:	465b      	mov	r3, fp
 8001060:	2b00      	cmp	r3, #0
 8001062:	d100      	bne.n	8001066 <__aeabi_ddiv+0x16a>
 8001064:	e169      	b.n	800133a <__aeabi_ddiv+0x43e>
 8001066:	4658      	mov	r0, fp
 8001068:	f001 fbec 	bl	8002844 <__clzsi2>
 800106c:	230b      	movs	r3, #11
 800106e:	425b      	negs	r3, r3
 8001070:	469c      	mov	ip, r3
 8001072:	0002      	movs	r2, r0
 8001074:	4484      	add	ip, r0
 8001076:	4666      	mov	r6, ip
 8001078:	231d      	movs	r3, #29
 800107a:	1b9b      	subs	r3, r3, r6
 800107c:	0026      	movs	r6, r4
 800107e:	0011      	movs	r1, r2
 8001080:	4658      	mov	r0, fp
 8001082:	40de      	lsrs	r6, r3
 8001084:	3908      	subs	r1, #8
 8001086:	4088      	lsls	r0, r1
 8001088:	0033      	movs	r3, r6
 800108a:	4303      	orrs	r3, r0
 800108c:	4699      	mov	r9, r3
 800108e:	0023      	movs	r3, r4
 8001090:	408b      	lsls	r3, r1
 8001092:	4698      	mov	r8, r3
 8001094:	4b25      	ldr	r3, [pc, #148]	@ (800112c <__aeabi_ddiv+0x230>)
 8001096:	2400      	movs	r4, #0
 8001098:	1a9b      	subs	r3, r3, r2
 800109a:	469a      	mov	sl, r3
 800109c:	2300      	movs	r3, #0
 800109e:	9303      	str	r3, [sp, #12]
 80010a0:	e753      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010a2:	2300      	movs	r3, #0
 80010a4:	4698      	mov	r8, r3
 80010a6:	469a      	mov	sl, r3
 80010a8:	3301      	adds	r3, #1
 80010aa:	2404      	movs	r4, #4
 80010ac:	9303      	str	r3, [sp, #12]
 80010ae:	e74c      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010b0:	2301      	movs	r3, #1
 80010b2:	431c      	orrs	r4, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	2101      	movs	r1, #1
 80010b8:	469b      	mov	fp, r3
 80010ba:	e764      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 80010bc:	2303      	movs	r3, #3
 80010be:	0032      	movs	r2, r6
 80010c0:	2103      	movs	r1, #3
 80010c2:	431c      	orrs	r4, r3
 80010c4:	e75f      	b.n	8000f86 <__aeabi_ddiv+0x8a>
 80010c6:	469a      	mov	sl, r3
 80010c8:	2303      	movs	r3, #3
 80010ca:	46d9      	mov	r9, fp
 80010cc:	240c      	movs	r4, #12
 80010ce:	9303      	str	r3, [sp, #12]
 80010d0:	e73b      	b.n	8000f4a <__aeabi_ddiv+0x4e>
 80010d2:	2300      	movs	r3, #0
 80010d4:	2480      	movs	r4, #128	@ 0x80
 80010d6:	4698      	mov	r8, r3
 80010d8:	2600      	movs	r6, #0
 80010da:	4b0f      	ldr	r3, [pc, #60]	@ (8001118 <__aeabi_ddiv+0x21c>)
 80010dc:	0324      	lsls	r4, r4, #12
 80010de:	e779      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80010e0:	2480      	movs	r4, #128	@ 0x80
 80010e2:	465b      	mov	r3, fp
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	002e      	movs	r6, r5
 80010ec:	4690      	mov	r8, r2
 80010ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001118 <__aeabi_ddiv+0x21c>)
 80010f0:	0b24      	lsrs	r4, r4, #12
 80010f2:	e76f      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80010f4:	2480      	movs	r4, #128	@ 0x80
 80010f6:	464b      	mov	r3, r9
 80010f8:	0324      	lsls	r4, r4, #12
 80010fa:	4223      	tst	r3, r4
 80010fc:	d002      	beq.n	8001104 <__aeabi_ddiv+0x208>
 80010fe:	465b      	mov	r3, fp
 8001100:	4223      	tst	r3, r4
 8001102:	d0f0      	beq.n	80010e6 <__aeabi_ddiv+0x1ea>
 8001104:	2480      	movs	r4, #128	@ 0x80
 8001106:	464b      	mov	r3, r9
 8001108:	0324      	lsls	r4, r4, #12
 800110a:	431c      	orrs	r4, r3
 800110c:	0324      	lsls	r4, r4, #12
 800110e:	9e02      	ldr	r6, [sp, #8]
 8001110:	4b01      	ldr	r3, [pc, #4]	@ (8001118 <__aeabi_ddiv+0x21c>)
 8001112:	0b24      	lsrs	r4, r4, #12
 8001114:	e75e      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	000007ff 	.word	0x000007ff
 800111c:	fffffc01 	.word	0xfffffc01
 8001120:	0800e110 	.word	0x0800e110
 8001124:	fffff801 	.word	0xfffff801
 8001128:	000003f3 	.word	0x000003f3
 800112c:	fffffc0d 	.word	0xfffffc0d
 8001130:	45cb      	cmp	fp, r9
 8001132:	d200      	bcs.n	8001136 <__aeabi_ddiv+0x23a>
 8001134:	e0f8      	b.n	8001328 <__aeabi_ddiv+0x42c>
 8001136:	d100      	bne.n	800113a <__aeabi_ddiv+0x23e>
 8001138:	e0f3      	b.n	8001322 <__aeabi_ddiv+0x426>
 800113a:	2301      	movs	r3, #1
 800113c:	425b      	negs	r3, r3
 800113e:	469c      	mov	ip, r3
 8001140:	4644      	mov	r4, r8
 8001142:	4648      	mov	r0, r9
 8001144:	2500      	movs	r5, #0
 8001146:	44e2      	add	sl, ip
 8001148:	465b      	mov	r3, fp
 800114a:	0e17      	lsrs	r7, r2, #24
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	431f      	orrs	r7, r3
 8001150:	0c19      	lsrs	r1, r3, #16
 8001152:	043b      	lsls	r3, r7, #16
 8001154:	0212      	lsls	r2, r2, #8
 8001156:	9700      	str	r7, [sp, #0]
 8001158:	0c1f      	lsrs	r7, r3, #16
 800115a:	4691      	mov	r9, r2
 800115c:	9102      	str	r1, [sp, #8]
 800115e:	9703      	str	r7, [sp, #12]
 8001160:	f7ff f87e 	bl	8000260 <__aeabi_uidivmod>
 8001164:	0002      	movs	r2, r0
 8001166:	437a      	muls	r2, r7
 8001168:	040b      	lsls	r3, r1, #16
 800116a:	0c21      	lsrs	r1, r4, #16
 800116c:	4680      	mov	r8, r0
 800116e:	4319      	orrs	r1, r3
 8001170:	428a      	cmp	r2, r1
 8001172:	d909      	bls.n	8001188 <__aeabi_ddiv+0x28c>
 8001174:	9f00      	ldr	r7, [sp, #0]
 8001176:	2301      	movs	r3, #1
 8001178:	46bc      	mov	ip, r7
 800117a:	425b      	negs	r3, r3
 800117c:	4461      	add	r1, ip
 800117e:	469c      	mov	ip, r3
 8001180:	44e0      	add	r8, ip
 8001182:	428f      	cmp	r7, r1
 8001184:	d800      	bhi.n	8001188 <__aeabi_ddiv+0x28c>
 8001186:	e15c      	b.n	8001442 <__aeabi_ddiv+0x546>
 8001188:	1a88      	subs	r0, r1, r2
 800118a:	9902      	ldr	r1, [sp, #8]
 800118c:	f7ff f868 	bl	8000260 <__aeabi_uidivmod>
 8001190:	9a03      	ldr	r2, [sp, #12]
 8001192:	0424      	lsls	r4, r4, #16
 8001194:	4342      	muls	r2, r0
 8001196:	0409      	lsls	r1, r1, #16
 8001198:	0c24      	lsrs	r4, r4, #16
 800119a:	0003      	movs	r3, r0
 800119c:	430c      	orrs	r4, r1
 800119e:	42a2      	cmp	r2, r4
 80011a0:	d906      	bls.n	80011b0 <__aeabi_ddiv+0x2b4>
 80011a2:	9900      	ldr	r1, [sp, #0]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	468c      	mov	ip, r1
 80011a8:	4464      	add	r4, ip
 80011aa:	42a1      	cmp	r1, r4
 80011ac:	d800      	bhi.n	80011b0 <__aeabi_ddiv+0x2b4>
 80011ae:	e142      	b.n	8001436 <__aeabi_ddiv+0x53a>
 80011b0:	1aa0      	subs	r0, r4, r2
 80011b2:	4642      	mov	r2, r8
 80011b4:	0412      	lsls	r2, r2, #16
 80011b6:	431a      	orrs	r2, r3
 80011b8:	4693      	mov	fp, r2
 80011ba:	464b      	mov	r3, r9
 80011bc:	4659      	mov	r1, fp
 80011be:	0c1b      	lsrs	r3, r3, #16
 80011c0:	001f      	movs	r7, r3
 80011c2:	9304      	str	r3, [sp, #16]
 80011c4:	040b      	lsls	r3, r1, #16
 80011c6:	4649      	mov	r1, r9
 80011c8:	0409      	lsls	r1, r1, #16
 80011ca:	0c09      	lsrs	r1, r1, #16
 80011cc:	000c      	movs	r4, r1
 80011ce:	0c1b      	lsrs	r3, r3, #16
 80011d0:	435c      	muls	r4, r3
 80011d2:	0c12      	lsrs	r2, r2, #16
 80011d4:	437b      	muls	r3, r7
 80011d6:	4688      	mov	r8, r1
 80011d8:	4351      	muls	r1, r2
 80011da:	437a      	muls	r2, r7
 80011dc:	0c27      	lsrs	r7, r4, #16
 80011de:	46bc      	mov	ip, r7
 80011e0:	185b      	adds	r3, r3, r1
 80011e2:	4463      	add	r3, ip
 80011e4:	4299      	cmp	r1, r3
 80011e6:	d903      	bls.n	80011f0 <__aeabi_ddiv+0x2f4>
 80011e8:	2180      	movs	r1, #128	@ 0x80
 80011ea:	0249      	lsls	r1, r1, #9
 80011ec:	468c      	mov	ip, r1
 80011ee:	4462      	add	r2, ip
 80011f0:	0c19      	lsrs	r1, r3, #16
 80011f2:	0424      	lsls	r4, r4, #16
 80011f4:	041b      	lsls	r3, r3, #16
 80011f6:	0c24      	lsrs	r4, r4, #16
 80011f8:	188a      	adds	r2, r1, r2
 80011fa:	191c      	adds	r4, r3, r4
 80011fc:	4290      	cmp	r0, r2
 80011fe:	d302      	bcc.n	8001206 <__aeabi_ddiv+0x30a>
 8001200:	d116      	bne.n	8001230 <__aeabi_ddiv+0x334>
 8001202:	42a5      	cmp	r5, r4
 8001204:	d214      	bcs.n	8001230 <__aeabi_ddiv+0x334>
 8001206:	465b      	mov	r3, fp
 8001208:	9f00      	ldr	r7, [sp, #0]
 800120a:	3b01      	subs	r3, #1
 800120c:	444d      	add	r5, r9
 800120e:	9305      	str	r3, [sp, #20]
 8001210:	454d      	cmp	r5, r9
 8001212:	419b      	sbcs	r3, r3
 8001214:	46bc      	mov	ip, r7
 8001216:	425b      	negs	r3, r3
 8001218:	4463      	add	r3, ip
 800121a:	18c0      	adds	r0, r0, r3
 800121c:	4287      	cmp	r7, r0
 800121e:	d300      	bcc.n	8001222 <__aeabi_ddiv+0x326>
 8001220:	e102      	b.n	8001428 <__aeabi_ddiv+0x52c>
 8001222:	4282      	cmp	r2, r0
 8001224:	d900      	bls.n	8001228 <__aeabi_ddiv+0x32c>
 8001226:	e129      	b.n	800147c <__aeabi_ddiv+0x580>
 8001228:	d100      	bne.n	800122c <__aeabi_ddiv+0x330>
 800122a:	e124      	b.n	8001476 <__aeabi_ddiv+0x57a>
 800122c:	9b05      	ldr	r3, [sp, #20]
 800122e:	469b      	mov	fp, r3
 8001230:	1b2c      	subs	r4, r5, r4
 8001232:	42a5      	cmp	r5, r4
 8001234:	41ad      	sbcs	r5, r5
 8001236:	9b00      	ldr	r3, [sp, #0]
 8001238:	1a80      	subs	r0, r0, r2
 800123a:	426d      	negs	r5, r5
 800123c:	1b40      	subs	r0, r0, r5
 800123e:	4283      	cmp	r3, r0
 8001240:	d100      	bne.n	8001244 <__aeabi_ddiv+0x348>
 8001242:	e10f      	b.n	8001464 <__aeabi_ddiv+0x568>
 8001244:	9902      	ldr	r1, [sp, #8]
 8001246:	f7ff f80b 	bl	8000260 <__aeabi_uidivmod>
 800124a:	9a03      	ldr	r2, [sp, #12]
 800124c:	040b      	lsls	r3, r1, #16
 800124e:	4342      	muls	r2, r0
 8001250:	0c21      	lsrs	r1, r4, #16
 8001252:	0005      	movs	r5, r0
 8001254:	4319      	orrs	r1, r3
 8001256:	428a      	cmp	r2, r1
 8001258:	d900      	bls.n	800125c <__aeabi_ddiv+0x360>
 800125a:	e0cb      	b.n	80013f4 <__aeabi_ddiv+0x4f8>
 800125c:	1a88      	subs	r0, r1, r2
 800125e:	9902      	ldr	r1, [sp, #8]
 8001260:	f7fe fffe 	bl	8000260 <__aeabi_uidivmod>
 8001264:	9a03      	ldr	r2, [sp, #12]
 8001266:	0424      	lsls	r4, r4, #16
 8001268:	4342      	muls	r2, r0
 800126a:	0409      	lsls	r1, r1, #16
 800126c:	0c24      	lsrs	r4, r4, #16
 800126e:	0003      	movs	r3, r0
 8001270:	430c      	orrs	r4, r1
 8001272:	42a2      	cmp	r2, r4
 8001274:	d900      	bls.n	8001278 <__aeabi_ddiv+0x37c>
 8001276:	e0ca      	b.n	800140e <__aeabi_ddiv+0x512>
 8001278:	4641      	mov	r1, r8
 800127a:	1aa4      	subs	r4, r4, r2
 800127c:	042a      	lsls	r2, r5, #16
 800127e:	431a      	orrs	r2, r3
 8001280:	9f04      	ldr	r7, [sp, #16]
 8001282:	0413      	lsls	r3, r2, #16
 8001284:	0c1b      	lsrs	r3, r3, #16
 8001286:	4359      	muls	r1, r3
 8001288:	4640      	mov	r0, r8
 800128a:	437b      	muls	r3, r7
 800128c:	469c      	mov	ip, r3
 800128e:	0c15      	lsrs	r5, r2, #16
 8001290:	4368      	muls	r0, r5
 8001292:	0c0b      	lsrs	r3, r1, #16
 8001294:	4484      	add	ip, r0
 8001296:	4463      	add	r3, ip
 8001298:	437d      	muls	r5, r7
 800129a:	4298      	cmp	r0, r3
 800129c:	d903      	bls.n	80012a6 <__aeabi_ddiv+0x3aa>
 800129e:	2080      	movs	r0, #128	@ 0x80
 80012a0:	0240      	lsls	r0, r0, #9
 80012a2:	4684      	mov	ip, r0
 80012a4:	4465      	add	r5, ip
 80012a6:	0c18      	lsrs	r0, r3, #16
 80012a8:	0409      	lsls	r1, r1, #16
 80012aa:	041b      	lsls	r3, r3, #16
 80012ac:	0c09      	lsrs	r1, r1, #16
 80012ae:	1940      	adds	r0, r0, r5
 80012b0:	185b      	adds	r3, r3, r1
 80012b2:	4284      	cmp	r4, r0
 80012b4:	d327      	bcc.n	8001306 <__aeabi_ddiv+0x40a>
 80012b6:	d023      	beq.n	8001300 <__aeabi_ddiv+0x404>
 80012b8:	2301      	movs	r3, #1
 80012ba:	0035      	movs	r5, r6
 80012bc:	431a      	orrs	r2, r3
 80012be:	4b94      	ldr	r3, [pc, #592]	@ (8001510 <__aeabi_ddiv+0x614>)
 80012c0:	4453      	add	r3, sl
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	dd60      	ble.n	8001388 <__aeabi_ddiv+0x48c>
 80012c6:	0751      	lsls	r1, r2, #29
 80012c8:	d000      	beq.n	80012cc <__aeabi_ddiv+0x3d0>
 80012ca:	e086      	b.n	80013da <__aeabi_ddiv+0x4de>
 80012cc:	002e      	movs	r6, r5
 80012ce:	08d1      	lsrs	r1, r2, #3
 80012d0:	465a      	mov	r2, fp
 80012d2:	01d2      	lsls	r2, r2, #7
 80012d4:	d506      	bpl.n	80012e4 <__aeabi_ddiv+0x3e8>
 80012d6:	465a      	mov	r2, fp
 80012d8:	4b8e      	ldr	r3, [pc, #568]	@ (8001514 <__aeabi_ddiv+0x618>)
 80012da:	401a      	ands	r2, r3
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	4693      	mov	fp, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4453      	add	r3, sl
 80012e4:	4a8c      	ldr	r2, [pc, #560]	@ (8001518 <__aeabi_ddiv+0x61c>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	dd00      	ble.n	80012ec <__aeabi_ddiv+0x3f0>
 80012ea:	e680      	b.n	8000fee <__aeabi_ddiv+0xf2>
 80012ec:	465a      	mov	r2, fp
 80012ee:	0752      	lsls	r2, r2, #29
 80012f0:	430a      	orrs	r2, r1
 80012f2:	4690      	mov	r8, r2
 80012f4:	465a      	mov	r2, fp
 80012f6:	055b      	lsls	r3, r3, #21
 80012f8:	0254      	lsls	r4, r2, #9
 80012fa:	0b24      	lsrs	r4, r4, #12
 80012fc:	0d5b      	lsrs	r3, r3, #21
 80012fe:	e669      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001300:	0035      	movs	r5, r6
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0db      	beq.n	80012be <__aeabi_ddiv+0x3c2>
 8001306:	9d00      	ldr	r5, [sp, #0]
 8001308:	1e51      	subs	r1, r2, #1
 800130a:	46ac      	mov	ip, r5
 800130c:	4464      	add	r4, ip
 800130e:	42ac      	cmp	r4, r5
 8001310:	d200      	bcs.n	8001314 <__aeabi_ddiv+0x418>
 8001312:	e09e      	b.n	8001452 <__aeabi_ddiv+0x556>
 8001314:	4284      	cmp	r4, r0
 8001316:	d200      	bcs.n	800131a <__aeabi_ddiv+0x41e>
 8001318:	e0e1      	b.n	80014de <__aeabi_ddiv+0x5e2>
 800131a:	d100      	bne.n	800131e <__aeabi_ddiv+0x422>
 800131c:	e0ee      	b.n	80014fc <__aeabi_ddiv+0x600>
 800131e:	000a      	movs	r2, r1
 8001320:	e7ca      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 8001322:	4542      	cmp	r2, r8
 8001324:	d900      	bls.n	8001328 <__aeabi_ddiv+0x42c>
 8001326:	e708      	b.n	800113a <__aeabi_ddiv+0x23e>
 8001328:	464b      	mov	r3, r9
 800132a:	07dc      	lsls	r4, r3, #31
 800132c:	0858      	lsrs	r0, r3, #1
 800132e:	4643      	mov	r3, r8
 8001330:	085b      	lsrs	r3, r3, #1
 8001332:	431c      	orrs	r4, r3
 8001334:	4643      	mov	r3, r8
 8001336:	07dd      	lsls	r5, r3, #31
 8001338:	e706      	b.n	8001148 <__aeabi_ddiv+0x24c>
 800133a:	f001 fa83 	bl	8002844 <__clzsi2>
 800133e:	2315      	movs	r3, #21
 8001340:	469c      	mov	ip, r3
 8001342:	4484      	add	ip, r0
 8001344:	0002      	movs	r2, r0
 8001346:	4663      	mov	r3, ip
 8001348:	3220      	adds	r2, #32
 800134a:	2b1c      	cmp	r3, #28
 800134c:	dc00      	bgt.n	8001350 <__aeabi_ddiv+0x454>
 800134e:	e692      	b.n	8001076 <__aeabi_ddiv+0x17a>
 8001350:	0023      	movs	r3, r4
 8001352:	3808      	subs	r0, #8
 8001354:	4083      	lsls	r3, r0
 8001356:	4699      	mov	r9, r3
 8001358:	2300      	movs	r3, #0
 800135a:	4698      	mov	r8, r3
 800135c:	e69a      	b.n	8001094 <__aeabi_ddiv+0x198>
 800135e:	f001 fa71 	bl	8002844 <__clzsi2>
 8001362:	0002      	movs	r2, r0
 8001364:	0003      	movs	r3, r0
 8001366:	3215      	adds	r2, #21
 8001368:	3320      	adds	r3, #32
 800136a:	2a1c      	cmp	r2, #28
 800136c:	dc00      	bgt.n	8001370 <__aeabi_ddiv+0x474>
 800136e:	e65f      	b.n	8001030 <__aeabi_ddiv+0x134>
 8001370:	9900      	ldr	r1, [sp, #0]
 8001372:	3808      	subs	r0, #8
 8001374:	4081      	lsls	r1, r0
 8001376:	2200      	movs	r2, #0
 8001378:	468b      	mov	fp, r1
 800137a:	e666      	b.n	800104a <__aeabi_ddiv+0x14e>
 800137c:	2200      	movs	r2, #0
 800137e:	002e      	movs	r6, r5
 8001380:	2400      	movs	r4, #0
 8001382:	4690      	mov	r8, r2
 8001384:	4b65      	ldr	r3, [pc, #404]	@ (800151c <__aeabi_ddiv+0x620>)
 8001386:	e625      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 8001388:	002e      	movs	r6, r5
 800138a:	2101      	movs	r1, #1
 800138c:	1ac9      	subs	r1, r1, r3
 800138e:	2938      	cmp	r1, #56	@ 0x38
 8001390:	dd00      	ble.n	8001394 <__aeabi_ddiv+0x498>
 8001392:	e61b      	b.n	8000fcc <__aeabi_ddiv+0xd0>
 8001394:	291f      	cmp	r1, #31
 8001396:	dc7e      	bgt.n	8001496 <__aeabi_ddiv+0x59a>
 8001398:	4861      	ldr	r0, [pc, #388]	@ (8001520 <__aeabi_ddiv+0x624>)
 800139a:	0014      	movs	r4, r2
 800139c:	4450      	add	r0, sl
 800139e:	465b      	mov	r3, fp
 80013a0:	4082      	lsls	r2, r0
 80013a2:	4083      	lsls	r3, r0
 80013a4:	40cc      	lsrs	r4, r1
 80013a6:	1e50      	subs	r0, r2, #1
 80013a8:	4182      	sbcs	r2, r0
 80013aa:	4323      	orrs	r3, r4
 80013ac:	431a      	orrs	r2, r3
 80013ae:	465b      	mov	r3, fp
 80013b0:	40cb      	lsrs	r3, r1
 80013b2:	0751      	lsls	r1, r2, #29
 80013b4:	d009      	beq.n	80013ca <__aeabi_ddiv+0x4ce>
 80013b6:	210f      	movs	r1, #15
 80013b8:	4011      	ands	r1, r2
 80013ba:	2904      	cmp	r1, #4
 80013bc:	d005      	beq.n	80013ca <__aeabi_ddiv+0x4ce>
 80013be:	1d11      	adds	r1, r2, #4
 80013c0:	4291      	cmp	r1, r2
 80013c2:	4192      	sbcs	r2, r2
 80013c4:	4252      	negs	r2, r2
 80013c6:	189b      	adds	r3, r3, r2
 80013c8:	000a      	movs	r2, r1
 80013ca:	0219      	lsls	r1, r3, #8
 80013cc:	d400      	bmi.n	80013d0 <__aeabi_ddiv+0x4d4>
 80013ce:	e09b      	b.n	8001508 <__aeabi_ddiv+0x60c>
 80013d0:	2200      	movs	r2, #0
 80013d2:	2301      	movs	r3, #1
 80013d4:	2400      	movs	r4, #0
 80013d6:	4690      	mov	r8, r2
 80013d8:	e5fc      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80013da:	210f      	movs	r1, #15
 80013dc:	4011      	ands	r1, r2
 80013de:	2904      	cmp	r1, #4
 80013e0:	d100      	bne.n	80013e4 <__aeabi_ddiv+0x4e8>
 80013e2:	e773      	b.n	80012cc <__aeabi_ddiv+0x3d0>
 80013e4:	1d11      	adds	r1, r2, #4
 80013e6:	4291      	cmp	r1, r2
 80013e8:	4192      	sbcs	r2, r2
 80013ea:	4252      	negs	r2, r2
 80013ec:	002e      	movs	r6, r5
 80013ee:	08c9      	lsrs	r1, r1, #3
 80013f0:	4493      	add	fp, r2
 80013f2:	e76d      	b.n	80012d0 <__aeabi_ddiv+0x3d4>
 80013f4:	9b00      	ldr	r3, [sp, #0]
 80013f6:	3d01      	subs	r5, #1
 80013f8:	469c      	mov	ip, r3
 80013fa:	4461      	add	r1, ip
 80013fc:	428b      	cmp	r3, r1
 80013fe:	d900      	bls.n	8001402 <__aeabi_ddiv+0x506>
 8001400:	e72c      	b.n	800125c <__aeabi_ddiv+0x360>
 8001402:	428a      	cmp	r2, r1
 8001404:	d800      	bhi.n	8001408 <__aeabi_ddiv+0x50c>
 8001406:	e729      	b.n	800125c <__aeabi_ddiv+0x360>
 8001408:	1e85      	subs	r5, r0, #2
 800140a:	4461      	add	r1, ip
 800140c:	e726      	b.n	800125c <__aeabi_ddiv+0x360>
 800140e:	9900      	ldr	r1, [sp, #0]
 8001410:	3b01      	subs	r3, #1
 8001412:	468c      	mov	ip, r1
 8001414:	4464      	add	r4, ip
 8001416:	42a1      	cmp	r1, r4
 8001418:	d900      	bls.n	800141c <__aeabi_ddiv+0x520>
 800141a:	e72d      	b.n	8001278 <__aeabi_ddiv+0x37c>
 800141c:	42a2      	cmp	r2, r4
 800141e:	d800      	bhi.n	8001422 <__aeabi_ddiv+0x526>
 8001420:	e72a      	b.n	8001278 <__aeabi_ddiv+0x37c>
 8001422:	1e83      	subs	r3, r0, #2
 8001424:	4464      	add	r4, ip
 8001426:	e727      	b.n	8001278 <__aeabi_ddiv+0x37c>
 8001428:	4287      	cmp	r7, r0
 800142a:	d000      	beq.n	800142e <__aeabi_ddiv+0x532>
 800142c:	e6fe      	b.n	800122c <__aeabi_ddiv+0x330>
 800142e:	45a9      	cmp	r9, r5
 8001430:	d900      	bls.n	8001434 <__aeabi_ddiv+0x538>
 8001432:	e6fb      	b.n	800122c <__aeabi_ddiv+0x330>
 8001434:	e6f5      	b.n	8001222 <__aeabi_ddiv+0x326>
 8001436:	42a2      	cmp	r2, r4
 8001438:	d800      	bhi.n	800143c <__aeabi_ddiv+0x540>
 800143a:	e6b9      	b.n	80011b0 <__aeabi_ddiv+0x2b4>
 800143c:	1e83      	subs	r3, r0, #2
 800143e:	4464      	add	r4, ip
 8001440:	e6b6      	b.n	80011b0 <__aeabi_ddiv+0x2b4>
 8001442:	428a      	cmp	r2, r1
 8001444:	d800      	bhi.n	8001448 <__aeabi_ddiv+0x54c>
 8001446:	e69f      	b.n	8001188 <__aeabi_ddiv+0x28c>
 8001448:	46bc      	mov	ip, r7
 800144a:	1e83      	subs	r3, r0, #2
 800144c:	4698      	mov	r8, r3
 800144e:	4461      	add	r1, ip
 8001450:	e69a      	b.n	8001188 <__aeabi_ddiv+0x28c>
 8001452:	000a      	movs	r2, r1
 8001454:	4284      	cmp	r4, r0
 8001456:	d000      	beq.n	800145a <__aeabi_ddiv+0x55e>
 8001458:	e72e      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 800145a:	454b      	cmp	r3, r9
 800145c:	d000      	beq.n	8001460 <__aeabi_ddiv+0x564>
 800145e:	e72b      	b.n	80012b8 <__aeabi_ddiv+0x3bc>
 8001460:	0035      	movs	r5, r6
 8001462:	e72c      	b.n	80012be <__aeabi_ddiv+0x3c2>
 8001464:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <__aeabi_ddiv+0x614>)
 8001466:	4a2f      	ldr	r2, [pc, #188]	@ (8001524 <__aeabi_ddiv+0x628>)
 8001468:	4453      	add	r3, sl
 800146a:	4592      	cmp	sl, r2
 800146c:	db43      	blt.n	80014f6 <__aeabi_ddiv+0x5fa>
 800146e:	2201      	movs	r2, #1
 8001470:	2100      	movs	r1, #0
 8001472:	4493      	add	fp, r2
 8001474:	e72c      	b.n	80012d0 <__aeabi_ddiv+0x3d4>
 8001476:	42ac      	cmp	r4, r5
 8001478:	d800      	bhi.n	800147c <__aeabi_ddiv+0x580>
 800147a:	e6d7      	b.n	800122c <__aeabi_ddiv+0x330>
 800147c:	2302      	movs	r3, #2
 800147e:	425b      	negs	r3, r3
 8001480:	469c      	mov	ip, r3
 8001482:	9900      	ldr	r1, [sp, #0]
 8001484:	444d      	add	r5, r9
 8001486:	454d      	cmp	r5, r9
 8001488:	419b      	sbcs	r3, r3
 800148a:	44e3      	add	fp, ip
 800148c:	468c      	mov	ip, r1
 800148e:	425b      	negs	r3, r3
 8001490:	4463      	add	r3, ip
 8001492:	18c0      	adds	r0, r0, r3
 8001494:	e6cc      	b.n	8001230 <__aeabi_ddiv+0x334>
 8001496:	201f      	movs	r0, #31
 8001498:	4240      	negs	r0, r0
 800149a:	1ac3      	subs	r3, r0, r3
 800149c:	4658      	mov	r0, fp
 800149e:	40d8      	lsrs	r0, r3
 80014a0:	2920      	cmp	r1, #32
 80014a2:	d004      	beq.n	80014ae <__aeabi_ddiv+0x5b2>
 80014a4:	4659      	mov	r1, fp
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <__aeabi_ddiv+0x62c>)
 80014a8:	4453      	add	r3, sl
 80014aa:	4099      	lsls	r1, r3
 80014ac:	430a      	orrs	r2, r1
 80014ae:	1e53      	subs	r3, r2, #1
 80014b0:	419a      	sbcs	r2, r3
 80014b2:	2307      	movs	r3, #7
 80014b4:	0019      	movs	r1, r3
 80014b6:	4302      	orrs	r2, r0
 80014b8:	2400      	movs	r4, #0
 80014ba:	4011      	ands	r1, r2
 80014bc:	4213      	tst	r3, r2
 80014be:	d009      	beq.n	80014d4 <__aeabi_ddiv+0x5d8>
 80014c0:	3308      	adds	r3, #8
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b04      	cmp	r3, #4
 80014c6:	d01d      	beq.n	8001504 <__aeabi_ddiv+0x608>
 80014c8:	1d13      	adds	r3, r2, #4
 80014ca:	4293      	cmp	r3, r2
 80014cc:	4189      	sbcs	r1, r1
 80014ce:	001a      	movs	r2, r3
 80014d0:	4249      	negs	r1, r1
 80014d2:	0749      	lsls	r1, r1, #29
 80014d4:	08d2      	lsrs	r2, r2, #3
 80014d6:	430a      	orrs	r2, r1
 80014d8:	4690      	mov	r8, r2
 80014da:	2300      	movs	r3, #0
 80014dc:	e57a      	b.n	8000fd4 <__aeabi_ddiv+0xd8>
 80014de:	4649      	mov	r1, r9
 80014e0:	9f00      	ldr	r7, [sp, #0]
 80014e2:	004d      	lsls	r5, r1, #1
 80014e4:	454d      	cmp	r5, r9
 80014e6:	4189      	sbcs	r1, r1
 80014e8:	46bc      	mov	ip, r7
 80014ea:	4249      	negs	r1, r1
 80014ec:	4461      	add	r1, ip
 80014ee:	46a9      	mov	r9, r5
 80014f0:	3a02      	subs	r2, #2
 80014f2:	1864      	adds	r4, r4, r1
 80014f4:	e7ae      	b.n	8001454 <__aeabi_ddiv+0x558>
 80014f6:	2201      	movs	r2, #1
 80014f8:	4252      	negs	r2, r2
 80014fa:	e746      	b.n	800138a <__aeabi_ddiv+0x48e>
 80014fc:	4599      	cmp	r9, r3
 80014fe:	d3ee      	bcc.n	80014de <__aeabi_ddiv+0x5e2>
 8001500:	000a      	movs	r2, r1
 8001502:	e7aa      	b.n	800145a <__aeabi_ddiv+0x55e>
 8001504:	2100      	movs	r1, #0
 8001506:	e7e5      	b.n	80014d4 <__aeabi_ddiv+0x5d8>
 8001508:	0759      	lsls	r1, r3, #29
 800150a:	025b      	lsls	r3, r3, #9
 800150c:	0b1c      	lsrs	r4, r3, #12
 800150e:	e7e1      	b.n	80014d4 <__aeabi_ddiv+0x5d8>
 8001510:	000003ff 	.word	0x000003ff
 8001514:	feffffff 	.word	0xfeffffff
 8001518:	000007fe 	.word	0x000007fe
 800151c:	000007ff 	.word	0x000007ff
 8001520:	0000041e 	.word	0x0000041e
 8001524:	fffffc02 	.word	0xfffffc02
 8001528:	0000043e 	.word	0x0000043e

0800152c <__eqdf2>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	4657      	mov	r7, sl
 8001530:	46de      	mov	lr, fp
 8001532:	464e      	mov	r6, r9
 8001534:	4645      	mov	r5, r8
 8001536:	b5e0      	push	{r5, r6, r7, lr}
 8001538:	000d      	movs	r5, r1
 800153a:	0004      	movs	r4, r0
 800153c:	0fe8      	lsrs	r0, r5, #31
 800153e:	4683      	mov	fp, r0
 8001540:	0309      	lsls	r1, r1, #12
 8001542:	0fd8      	lsrs	r0, r3, #31
 8001544:	0b09      	lsrs	r1, r1, #12
 8001546:	4682      	mov	sl, r0
 8001548:	4819      	ldr	r0, [pc, #100]	@ (80015b0 <__eqdf2+0x84>)
 800154a:	468c      	mov	ip, r1
 800154c:	031f      	lsls	r7, r3, #12
 800154e:	0069      	lsls	r1, r5, #1
 8001550:	005e      	lsls	r6, r3, #1
 8001552:	0d49      	lsrs	r1, r1, #21
 8001554:	0b3f      	lsrs	r7, r7, #12
 8001556:	0d76      	lsrs	r6, r6, #21
 8001558:	4281      	cmp	r1, r0
 800155a:	d018      	beq.n	800158e <__eqdf2+0x62>
 800155c:	4286      	cmp	r6, r0
 800155e:	d00f      	beq.n	8001580 <__eqdf2+0x54>
 8001560:	2001      	movs	r0, #1
 8001562:	42b1      	cmp	r1, r6
 8001564:	d10d      	bne.n	8001582 <__eqdf2+0x56>
 8001566:	45bc      	cmp	ip, r7
 8001568:	d10b      	bne.n	8001582 <__eqdf2+0x56>
 800156a:	4294      	cmp	r4, r2
 800156c:	d109      	bne.n	8001582 <__eqdf2+0x56>
 800156e:	45d3      	cmp	fp, sl
 8001570:	d01c      	beq.n	80015ac <__eqdf2+0x80>
 8001572:	2900      	cmp	r1, #0
 8001574:	d105      	bne.n	8001582 <__eqdf2+0x56>
 8001576:	4660      	mov	r0, ip
 8001578:	4320      	orrs	r0, r4
 800157a:	1e43      	subs	r3, r0, #1
 800157c:	4198      	sbcs	r0, r3
 800157e:	e000      	b.n	8001582 <__eqdf2+0x56>
 8001580:	2001      	movs	r0, #1
 8001582:	bcf0      	pop	{r4, r5, r6, r7}
 8001584:	46bb      	mov	fp, r7
 8001586:	46b2      	mov	sl, r6
 8001588:	46a9      	mov	r9, r5
 800158a:	46a0      	mov	r8, r4
 800158c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158e:	2001      	movs	r0, #1
 8001590:	428e      	cmp	r6, r1
 8001592:	d1f6      	bne.n	8001582 <__eqdf2+0x56>
 8001594:	4661      	mov	r1, ip
 8001596:	4339      	orrs	r1, r7
 8001598:	000f      	movs	r7, r1
 800159a:	4317      	orrs	r7, r2
 800159c:	4327      	orrs	r7, r4
 800159e:	d1f0      	bne.n	8001582 <__eqdf2+0x56>
 80015a0:	465b      	mov	r3, fp
 80015a2:	4652      	mov	r2, sl
 80015a4:	1a98      	subs	r0, r3, r2
 80015a6:	1e43      	subs	r3, r0, #1
 80015a8:	4198      	sbcs	r0, r3
 80015aa:	e7ea      	b.n	8001582 <__eqdf2+0x56>
 80015ac:	2000      	movs	r0, #0
 80015ae:	e7e8      	b.n	8001582 <__eqdf2+0x56>
 80015b0:	000007ff 	.word	0x000007ff

080015b4 <__gedf2>:
 80015b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015b6:	4657      	mov	r7, sl
 80015b8:	464e      	mov	r6, r9
 80015ba:	4645      	mov	r5, r8
 80015bc:	46de      	mov	lr, fp
 80015be:	b5e0      	push	{r5, r6, r7, lr}
 80015c0:	000d      	movs	r5, r1
 80015c2:	030e      	lsls	r6, r1, #12
 80015c4:	0049      	lsls	r1, r1, #1
 80015c6:	0d49      	lsrs	r1, r1, #21
 80015c8:	468a      	mov	sl, r1
 80015ca:	0fdf      	lsrs	r7, r3, #31
 80015cc:	0fe9      	lsrs	r1, r5, #31
 80015ce:	46bc      	mov	ip, r7
 80015d0:	b083      	sub	sp, #12
 80015d2:	4f2f      	ldr	r7, [pc, #188]	@ (8001690 <__gedf2+0xdc>)
 80015d4:	0004      	movs	r4, r0
 80015d6:	4680      	mov	r8, r0
 80015d8:	9101      	str	r1, [sp, #4]
 80015da:	0058      	lsls	r0, r3, #1
 80015dc:	0319      	lsls	r1, r3, #12
 80015de:	4691      	mov	r9, r2
 80015e0:	0b36      	lsrs	r6, r6, #12
 80015e2:	0b09      	lsrs	r1, r1, #12
 80015e4:	0d40      	lsrs	r0, r0, #21
 80015e6:	45ba      	cmp	sl, r7
 80015e8:	d01d      	beq.n	8001626 <__gedf2+0x72>
 80015ea:	42b8      	cmp	r0, r7
 80015ec:	d00d      	beq.n	800160a <__gedf2+0x56>
 80015ee:	4657      	mov	r7, sl
 80015f0:	2f00      	cmp	r7, #0
 80015f2:	d12a      	bne.n	800164a <__gedf2+0x96>
 80015f4:	4334      	orrs	r4, r6
 80015f6:	2800      	cmp	r0, #0
 80015f8:	d124      	bne.n	8001644 <__gedf2+0x90>
 80015fa:	430a      	orrs	r2, r1
 80015fc:	d036      	beq.n	800166c <__gedf2+0xb8>
 80015fe:	2c00      	cmp	r4, #0
 8001600:	d141      	bne.n	8001686 <__gedf2+0xd2>
 8001602:	4663      	mov	r3, ip
 8001604:	0058      	lsls	r0, r3, #1
 8001606:	3801      	subs	r0, #1
 8001608:	e015      	b.n	8001636 <__gedf2+0x82>
 800160a:	4311      	orrs	r1, r2
 800160c:	d138      	bne.n	8001680 <__gedf2+0xcc>
 800160e:	4653      	mov	r3, sl
 8001610:	2b00      	cmp	r3, #0
 8001612:	d101      	bne.n	8001618 <__gedf2+0x64>
 8001614:	4326      	orrs	r6, r4
 8001616:	d0f4      	beq.n	8001602 <__gedf2+0x4e>
 8001618:	9b01      	ldr	r3, [sp, #4]
 800161a:	4563      	cmp	r3, ip
 800161c:	d107      	bne.n	800162e <__gedf2+0x7a>
 800161e:	9b01      	ldr	r3, [sp, #4]
 8001620:	0058      	lsls	r0, r3, #1
 8001622:	3801      	subs	r0, #1
 8001624:	e007      	b.n	8001636 <__gedf2+0x82>
 8001626:	4326      	orrs	r6, r4
 8001628:	d12a      	bne.n	8001680 <__gedf2+0xcc>
 800162a:	4550      	cmp	r0, sl
 800162c:	d021      	beq.n	8001672 <__gedf2+0xbe>
 800162e:	2001      	movs	r0, #1
 8001630:	9b01      	ldr	r3, [sp, #4]
 8001632:	425f      	negs	r7, r3
 8001634:	4338      	orrs	r0, r7
 8001636:	b003      	add	sp, #12
 8001638:	bcf0      	pop	{r4, r5, r6, r7}
 800163a:	46bb      	mov	fp, r7
 800163c:	46b2      	mov	sl, r6
 800163e:	46a9      	mov	r9, r5
 8001640:	46a0      	mov	r8, r4
 8001642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001644:	2c00      	cmp	r4, #0
 8001646:	d0dc      	beq.n	8001602 <__gedf2+0x4e>
 8001648:	e7e6      	b.n	8001618 <__gedf2+0x64>
 800164a:	2800      	cmp	r0, #0
 800164c:	d0ef      	beq.n	800162e <__gedf2+0x7a>
 800164e:	9b01      	ldr	r3, [sp, #4]
 8001650:	4563      	cmp	r3, ip
 8001652:	d1ec      	bne.n	800162e <__gedf2+0x7a>
 8001654:	4582      	cmp	sl, r0
 8001656:	dcea      	bgt.n	800162e <__gedf2+0x7a>
 8001658:	dbe1      	blt.n	800161e <__gedf2+0x6a>
 800165a:	428e      	cmp	r6, r1
 800165c:	d8e7      	bhi.n	800162e <__gedf2+0x7a>
 800165e:	d1de      	bne.n	800161e <__gedf2+0x6a>
 8001660:	45c8      	cmp	r8, r9
 8001662:	d8e4      	bhi.n	800162e <__gedf2+0x7a>
 8001664:	2000      	movs	r0, #0
 8001666:	45c8      	cmp	r8, r9
 8001668:	d2e5      	bcs.n	8001636 <__gedf2+0x82>
 800166a:	e7d8      	b.n	800161e <__gedf2+0x6a>
 800166c:	2c00      	cmp	r4, #0
 800166e:	d0e2      	beq.n	8001636 <__gedf2+0x82>
 8001670:	e7dd      	b.n	800162e <__gedf2+0x7a>
 8001672:	4311      	orrs	r1, r2
 8001674:	d104      	bne.n	8001680 <__gedf2+0xcc>
 8001676:	9b01      	ldr	r3, [sp, #4]
 8001678:	4563      	cmp	r3, ip
 800167a:	d1d8      	bne.n	800162e <__gedf2+0x7a>
 800167c:	2000      	movs	r0, #0
 800167e:	e7da      	b.n	8001636 <__gedf2+0x82>
 8001680:	2002      	movs	r0, #2
 8001682:	4240      	negs	r0, r0
 8001684:	e7d7      	b.n	8001636 <__gedf2+0x82>
 8001686:	9b01      	ldr	r3, [sp, #4]
 8001688:	4563      	cmp	r3, ip
 800168a:	d0e6      	beq.n	800165a <__gedf2+0xa6>
 800168c:	e7cf      	b.n	800162e <__gedf2+0x7a>
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	000007ff 	.word	0x000007ff

08001694 <__ledf2>:
 8001694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001696:	4657      	mov	r7, sl
 8001698:	464e      	mov	r6, r9
 800169a:	4645      	mov	r5, r8
 800169c:	46de      	mov	lr, fp
 800169e:	b5e0      	push	{r5, r6, r7, lr}
 80016a0:	000d      	movs	r5, r1
 80016a2:	030e      	lsls	r6, r1, #12
 80016a4:	0049      	lsls	r1, r1, #1
 80016a6:	0d49      	lsrs	r1, r1, #21
 80016a8:	468a      	mov	sl, r1
 80016aa:	0fdf      	lsrs	r7, r3, #31
 80016ac:	0fe9      	lsrs	r1, r5, #31
 80016ae:	46bc      	mov	ip, r7
 80016b0:	b083      	sub	sp, #12
 80016b2:	4f2e      	ldr	r7, [pc, #184]	@ (800176c <__ledf2+0xd8>)
 80016b4:	0004      	movs	r4, r0
 80016b6:	4680      	mov	r8, r0
 80016b8:	9101      	str	r1, [sp, #4]
 80016ba:	0058      	lsls	r0, r3, #1
 80016bc:	0319      	lsls	r1, r3, #12
 80016be:	4691      	mov	r9, r2
 80016c0:	0b36      	lsrs	r6, r6, #12
 80016c2:	0b09      	lsrs	r1, r1, #12
 80016c4:	0d40      	lsrs	r0, r0, #21
 80016c6:	45ba      	cmp	sl, r7
 80016c8:	d01e      	beq.n	8001708 <__ledf2+0x74>
 80016ca:	42b8      	cmp	r0, r7
 80016cc:	d00d      	beq.n	80016ea <__ledf2+0x56>
 80016ce:	4657      	mov	r7, sl
 80016d0:	2f00      	cmp	r7, #0
 80016d2:	d127      	bne.n	8001724 <__ledf2+0x90>
 80016d4:	4334      	orrs	r4, r6
 80016d6:	2800      	cmp	r0, #0
 80016d8:	d133      	bne.n	8001742 <__ledf2+0xae>
 80016da:	430a      	orrs	r2, r1
 80016dc:	d034      	beq.n	8001748 <__ledf2+0xb4>
 80016de:	2c00      	cmp	r4, #0
 80016e0:	d140      	bne.n	8001764 <__ledf2+0xd0>
 80016e2:	4663      	mov	r3, ip
 80016e4:	0058      	lsls	r0, r3, #1
 80016e6:	3801      	subs	r0, #1
 80016e8:	e015      	b.n	8001716 <__ledf2+0x82>
 80016ea:	4311      	orrs	r1, r2
 80016ec:	d112      	bne.n	8001714 <__ledf2+0x80>
 80016ee:	4653      	mov	r3, sl
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d101      	bne.n	80016f8 <__ledf2+0x64>
 80016f4:	4326      	orrs	r6, r4
 80016f6:	d0f4      	beq.n	80016e2 <__ledf2+0x4e>
 80016f8:	9b01      	ldr	r3, [sp, #4]
 80016fa:	4563      	cmp	r3, ip
 80016fc:	d01d      	beq.n	800173a <__ledf2+0xa6>
 80016fe:	2001      	movs	r0, #1
 8001700:	9b01      	ldr	r3, [sp, #4]
 8001702:	425f      	negs	r7, r3
 8001704:	4338      	orrs	r0, r7
 8001706:	e006      	b.n	8001716 <__ledf2+0x82>
 8001708:	4326      	orrs	r6, r4
 800170a:	d103      	bne.n	8001714 <__ledf2+0x80>
 800170c:	4550      	cmp	r0, sl
 800170e:	d1f6      	bne.n	80016fe <__ledf2+0x6a>
 8001710:	4311      	orrs	r1, r2
 8001712:	d01c      	beq.n	800174e <__ledf2+0xba>
 8001714:	2002      	movs	r0, #2
 8001716:	b003      	add	sp, #12
 8001718:	bcf0      	pop	{r4, r5, r6, r7}
 800171a:	46bb      	mov	fp, r7
 800171c:	46b2      	mov	sl, r6
 800171e:	46a9      	mov	r9, r5
 8001720:	46a0      	mov	r8, r4
 8001722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001724:	2800      	cmp	r0, #0
 8001726:	d0ea      	beq.n	80016fe <__ledf2+0x6a>
 8001728:	9b01      	ldr	r3, [sp, #4]
 800172a:	4563      	cmp	r3, ip
 800172c:	d1e7      	bne.n	80016fe <__ledf2+0x6a>
 800172e:	4582      	cmp	sl, r0
 8001730:	dce5      	bgt.n	80016fe <__ledf2+0x6a>
 8001732:	db02      	blt.n	800173a <__ledf2+0xa6>
 8001734:	428e      	cmp	r6, r1
 8001736:	d8e2      	bhi.n	80016fe <__ledf2+0x6a>
 8001738:	d00e      	beq.n	8001758 <__ledf2+0xc4>
 800173a:	9b01      	ldr	r3, [sp, #4]
 800173c:	0058      	lsls	r0, r3, #1
 800173e:	3801      	subs	r0, #1
 8001740:	e7e9      	b.n	8001716 <__ledf2+0x82>
 8001742:	2c00      	cmp	r4, #0
 8001744:	d0cd      	beq.n	80016e2 <__ledf2+0x4e>
 8001746:	e7d7      	b.n	80016f8 <__ledf2+0x64>
 8001748:	2c00      	cmp	r4, #0
 800174a:	d0e4      	beq.n	8001716 <__ledf2+0x82>
 800174c:	e7d7      	b.n	80016fe <__ledf2+0x6a>
 800174e:	9b01      	ldr	r3, [sp, #4]
 8001750:	2000      	movs	r0, #0
 8001752:	4563      	cmp	r3, ip
 8001754:	d0df      	beq.n	8001716 <__ledf2+0x82>
 8001756:	e7d2      	b.n	80016fe <__ledf2+0x6a>
 8001758:	45c8      	cmp	r8, r9
 800175a:	d8d0      	bhi.n	80016fe <__ledf2+0x6a>
 800175c:	2000      	movs	r0, #0
 800175e:	45c8      	cmp	r8, r9
 8001760:	d2d9      	bcs.n	8001716 <__ledf2+0x82>
 8001762:	e7ea      	b.n	800173a <__ledf2+0xa6>
 8001764:	9b01      	ldr	r3, [sp, #4]
 8001766:	4563      	cmp	r3, ip
 8001768:	d0e4      	beq.n	8001734 <__ledf2+0xa0>
 800176a:	e7c8      	b.n	80016fe <__ledf2+0x6a>
 800176c:	000007ff 	.word	0x000007ff

08001770 <__aeabi_dmul>:
 8001770:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001772:	4657      	mov	r7, sl
 8001774:	464e      	mov	r6, r9
 8001776:	46de      	mov	lr, fp
 8001778:	4645      	mov	r5, r8
 800177a:	b5e0      	push	{r5, r6, r7, lr}
 800177c:	001f      	movs	r7, r3
 800177e:	030b      	lsls	r3, r1, #12
 8001780:	0b1b      	lsrs	r3, r3, #12
 8001782:	0016      	movs	r6, r2
 8001784:	469a      	mov	sl, r3
 8001786:	0fca      	lsrs	r2, r1, #31
 8001788:	004b      	lsls	r3, r1, #1
 800178a:	0004      	movs	r4, r0
 800178c:	4691      	mov	r9, r2
 800178e:	b085      	sub	sp, #20
 8001790:	0d5b      	lsrs	r3, r3, #21
 8001792:	d100      	bne.n	8001796 <__aeabi_dmul+0x26>
 8001794:	e1cf      	b.n	8001b36 <__aeabi_dmul+0x3c6>
 8001796:	4acd      	ldr	r2, [pc, #820]	@ (8001acc <__aeabi_dmul+0x35c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d055      	beq.n	8001848 <__aeabi_dmul+0xd8>
 800179c:	4651      	mov	r1, sl
 800179e:	0f42      	lsrs	r2, r0, #29
 80017a0:	00c9      	lsls	r1, r1, #3
 80017a2:	430a      	orrs	r2, r1
 80017a4:	2180      	movs	r1, #128	@ 0x80
 80017a6:	0409      	lsls	r1, r1, #16
 80017a8:	4311      	orrs	r1, r2
 80017aa:	00c2      	lsls	r2, r0, #3
 80017ac:	4690      	mov	r8, r2
 80017ae:	4ac8      	ldr	r2, [pc, #800]	@ (8001ad0 <__aeabi_dmul+0x360>)
 80017b0:	468a      	mov	sl, r1
 80017b2:	4693      	mov	fp, r2
 80017b4:	449b      	add	fp, r3
 80017b6:	2300      	movs	r3, #0
 80017b8:	2500      	movs	r5, #0
 80017ba:	9302      	str	r3, [sp, #8]
 80017bc:	033c      	lsls	r4, r7, #12
 80017be:	007b      	lsls	r3, r7, #1
 80017c0:	0ffa      	lsrs	r2, r7, #31
 80017c2:	9601      	str	r6, [sp, #4]
 80017c4:	0b24      	lsrs	r4, r4, #12
 80017c6:	0d5b      	lsrs	r3, r3, #21
 80017c8:	9200      	str	r2, [sp, #0]
 80017ca:	d100      	bne.n	80017ce <__aeabi_dmul+0x5e>
 80017cc:	e188      	b.n	8001ae0 <__aeabi_dmul+0x370>
 80017ce:	4abf      	ldr	r2, [pc, #764]	@ (8001acc <__aeabi_dmul+0x35c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dmul+0x66>
 80017d4:	e092      	b.n	80018fc <__aeabi_dmul+0x18c>
 80017d6:	4abe      	ldr	r2, [pc, #760]	@ (8001ad0 <__aeabi_dmul+0x360>)
 80017d8:	4694      	mov	ip, r2
 80017da:	4463      	add	r3, ip
 80017dc:	449b      	add	fp, r3
 80017de:	2d0a      	cmp	r5, #10
 80017e0:	dc42      	bgt.n	8001868 <__aeabi_dmul+0xf8>
 80017e2:	00e4      	lsls	r4, r4, #3
 80017e4:	0f73      	lsrs	r3, r6, #29
 80017e6:	4323      	orrs	r3, r4
 80017e8:	2480      	movs	r4, #128	@ 0x80
 80017ea:	4649      	mov	r1, r9
 80017ec:	0424      	lsls	r4, r4, #16
 80017ee:	431c      	orrs	r4, r3
 80017f0:	00f3      	lsls	r3, r6, #3
 80017f2:	9301      	str	r3, [sp, #4]
 80017f4:	9b00      	ldr	r3, [sp, #0]
 80017f6:	2000      	movs	r0, #0
 80017f8:	4059      	eors	r1, r3
 80017fa:	b2cb      	uxtb	r3, r1
 80017fc:	9303      	str	r3, [sp, #12]
 80017fe:	2d02      	cmp	r5, #2
 8001800:	dc00      	bgt.n	8001804 <__aeabi_dmul+0x94>
 8001802:	e094      	b.n	800192e <__aeabi_dmul+0x1be>
 8001804:	2301      	movs	r3, #1
 8001806:	40ab      	lsls	r3, r5
 8001808:	001d      	movs	r5, r3
 800180a:	23a6      	movs	r3, #166	@ 0xa6
 800180c:	002a      	movs	r2, r5
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	401a      	ands	r2, r3
 8001812:	421d      	tst	r5, r3
 8001814:	d000      	beq.n	8001818 <__aeabi_dmul+0xa8>
 8001816:	e229      	b.n	8001c6c <__aeabi_dmul+0x4fc>
 8001818:	2390      	movs	r3, #144	@ 0x90
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	421d      	tst	r5, r3
 800181e:	d100      	bne.n	8001822 <__aeabi_dmul+0xb2>
 8001820:	e24d      	b.n	8001cbe <__aeabi_dmul+0x54e>
 8001822:	2300      	movs	r3, #0
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	4699      	mov	r9, r3
 8001828:	0324      	lsls	r4, r4, #12
 800182a:	4ba8      	ldr	r3, [pc, #672]	@ (8001acc <__aeabi_dmul+0x35c>)
 800182c:	0010      	movs	r0, r2
 800182e:	464a      	mov	r2, r9
 8001830:	051b      	lsls	r3, r3, #20
 8001832:	4323      	orrs	r3, r4
 8001834:	07d2      	lsls	r2, r2, #31
 8001836:	4313      	orrs	r3, r2
 8001838:	0019      	movs	r1, r3
 800183a:	b005      	add	sp, #20
 800183c:	bcf0      	pop	{r4, r5, r6, r7}
 800183e:	46bb      	mov	fp, r7
 8001840:	46b2      	mov	sl, r6
 8001842:	46a9      	mov	r9, r5
 8001844:	46a0      	mov	r8, r4
 8001846:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001848:	4652      	mov	r2, sl
 800184a:	4302      	orrs	r2, r0
 800184c:	4690      	mov	r8, r2
 800184e:	d000      	beq.n	8001852 <__aeabi_dmul+0xe2>
 8001850:	e1ac      	b.n	8001bac <__aeabi_dmul+0x43c>
 8001852:	469b      	mov	fp, r3
 8001854:	2302      	movs	r3, #2
 8001856:	4692      	mov	sl, r2
 8001858:	2508      	movs	r5, #8
 800185a:	9302      	str	r3, [sp, #8]
 800185c:	e7ae      	b.n	80017bc <__aeabi_dmul+0x4c>
 800185e:	9b00      	ldr	r3, [sp, #0]
 8001860:	46a2      	mov	sl, r4
 8001862:	4699      	mov	r9, r3
 8001864:	9b01      	ldr	r3, [sp, #4]
 8001866:	4698      	mov	r8, r3
 8001868:	9b02      	ldr	r3, [sp, #8]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d100      	bne.n	8001870 <__aeabi_dmul+0x100>
 800186e:	e1ca      	b.n	8001c06 <__aeabi_dmul+0x496>
 8001870:	2b03      	cmp	r3, #3
 8001872:	d100      	bne.n	8001876 <__aeabi_dmul+0x106>
 8001874:	e192      	b.n	8001b9c <__aeabi_dmul+0x42c>
 8001876:	2b01      	cmp	r3, #1
 8001878:	d110      	bne.n	800189c <__aeabi_dmul+0x12c>
 800187a:	2300      	movs	r3, #0
 800187c:	2400      	movs	r4, #0
 800187e:	2200      	movs	r2, #0
 8001880:	e7d4      	b.n	800182c <__aeabi_dmul+0xbc>
 8001882:	2201      	movs	r2, #1
 8001884:	087b      	lsrs	r3, r7, #1
 8001886:	403a      	ands	r2, r7
 8001888:	4313      	orrs	r3, r2
 800188a:	4652      	mov	r2, sl
 800188c:	07d2      	lsls	r2, r2, #31
 800188e:	4313      	orrs	r3, r2
 8001890:	4698      	mov	r8, r3
 8001892:	4653      	mov	r3, sl
 8001894:	085b      	lsrs	r3, r3, #1
 8001896:	469a      	mov	sl, r3
 8001898:	9b03      	ldr	r3, [sp, #12]
 800189a:	4699      	mov	r9, r3
 800189c:	465b      	mov	r3, fp
 800189e:	1c58      	adds	r0, r3, #1
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	445b      	add	r3, fp
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	dc00      	bgt.n	80018ac <__aeabi_dmul+0x13c>
 80018aa:	e1b1      	b.n	8001c10 <__aeabi_dmul+0x4a0>
 80018ac:	4642      	mov	r2, r8
 80018ae:	0752      	lsls	r2, r2, #29
 80018b0:	d00b      	beq.n	80018ca <__aeabi_dmul+0x15a>
 80018b2:	220f      	movs	r2, #15
 80018b4:	4641      	mov	r1, r8
 80018b6:	400a      	ands	r2, r1
 80018b8:	2a04      	cmp	r2, #4
 80018ba:	d006      	beq.n	80018ca <__aeabi_dmul+0x15a>
 80018bc:	4642      	mov	r2, r8
 80018be:	1d11      	adds	r1, r2, #4
 80018c0:	4541      	cmp	r1, r8
 80018c2:	4192      	sbcs	r2, r2
 80018c4:	4688      	mov	r8, r1
 80018c6:	4252      	negs	r2, r2
 80018c8:	4492      	add	sl, r2
 80018ca:	4652      	mov	r2, sl
 80018cc:	01d2      	lsls	r2, r2, #7
 80018ce:	d506      	bpl.n	80018de <__aeabi_dmul+0x16e>
 80018d0:	4652      	mov	r2, sl
 80018d2:	4b80      	ldr	r3, [pc, #512]	@ (8001ad4 <__aeabi_dmul+0x364>)
 80018d4:	401a      	ands	r2, r3
 80018d6:	2380      	movs	r3, #128	@ 0x80
 80018d8:	4692      	mov	sl, r2
 80018da:	00db      	lsls	r3, r3, #3
 80018dc:	18c3      	adds	r3, r0, r3
 80018de:	4a7e      	ldr	r2, [pc, #504]	@ (8001ad8 <__aeabi_dmul+0x368>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	dd00      	ble.n	80018e6 <__aeabi_dmul+0x176>
 80018e4:	e18f      	b.n	8001c06 <__aeabi_dmul+0x496>
 80018e6:	4642      	mov	r2, r8
 80018e8:	08d1      	lsrs	r1, r2, #3
 80018ea:	4652      	mov	r2, sl
 80018ec:	0752      	lsls	r2, r2, #29
 80018ee:	430a      	orrs	r2, r1
 80018f0:	4651      	mov	r1, sl
 80018f2:	055b      	lsls	r3, r3, #21
 80018f4:	024c      	lsls	r4, r1, #9
 80018f6:	0b24      	lsrs	r4, r4, #12
 80018f8:	0d5b      	lsrs	r3, r3, #21
 80018fa:	e797      	b.n	800182c <__aeabi_dmul+0xbc>
 80018fc:	4b73      	ldr	r3, [pc, #460]	@ (8001acc <__aeabi_dmul+0x35c>)
 80018fe:	4326      	orrs	r6, r4
 8001900:	469c      	mov	ip, r3
 8001902:	44e3      	add	fp, ip
 8001904:	2e00      	cmp	r6, #0
 8001906:	d100      	bne.n	800190a <__aeabi_dmul+0x19a>
 8001908:	e16f      	b.n	8001bea <__aeabi_dmul+0x47a>
 800190a:	2303      	movs	r3, #3
 800190c:	4649      	mov	r1, r9
 800190e:	431d      	orrs	r5, r3
 8001910:	9b00      	ldr	r3, [sp, #0]
 8001912:	4059      	eors	r1, r3
 8001914:	b2cb      	uxtb	r3, r1
 8001916:	9303      	str	r3, [sp, #12]
 8001918:	2d0a      	cmp	r5, #10
 800191a:	dd00      	ble.n	800191e <__aeabi_dmul+0x1ae>
 800191c:	e133      	b.n	8001b86 <__aeabi_dmul+0x416>
 800191e:	2301      	movs	r3, #1
 8001920:	40ab      	lsls	r3, r5
 8001922:	001d      	movs	r5, r3
 8001924:	2303      	movs	r3, #3
 8001926:	9302      	str	r3, [sp, #8]
 8001928:	2288      	movs	r2, #136	@ 0x88
 800192a:	422a      	tst	r2, r5
 800192c:	d197      	bne.n	800185e <__aeabi_dmul+0xee>
 800192e:	4642      	mov	r2, r8
 8001930:	4643      	mov	r3, r8
 8001932:	0412      	lsls	r2, r2, #16
 8001934:	0c12      	lsrs	r2, r2, #16
 8001936:	0016      	movs	r6, r2
 8001938:	9801      	ldr	r0, [sp, #4]
 800193a:	0c1d      	lsrs	r5, r3, #16
 800193c:	0c03      	lsrs	r3, r0, #16
 800193e:	0400      	lsls	r0, r0, #16
 8001940:	0c00      	lsrs	r0, r0, #16
 8001942:	4346      	muls	r6, r0
 8001944:	46b4      	mov	ip, r6
 8001946:	001e      	movs	r6, r3
 8001948:	436e      	muls	r6, r5
 800194a:	9600      	str	r6, [sp, #0]
 800194c:	0016      	movs	r6, r2
 800194e:	0007      	movs	r7, r0
 8001950:	435e      	muls	r6, r3
 8001952:	4661      	mov	r1, ip
 8001954:	46b0      	mov	r8, r6
 8001956:	436f      	muls	r7, r5
 8001958:	0c0e      	lsrs	r6, r1, #16
 800195a:	44b8      	add	r8, r7
 800195c:	4446      	add	r6, r8
 800195e:	42b7      	cmp	r7, r6
 8001960:	d905      	bls.n	800196e <__aeabi_dmul+0x1fe>
 8001962:	2180      	movs	r1, #128	@ 0x80
 8001964:	0249      	lsls	r1, r1, #9
 8001966:	4688      	mov	r8, r1
 8001968:	9f00      	ldr	r7, [sp, #0]
 800196a:	4447      	add	r7, r8
 800196c:	9700      	str	r7, [sp, #0]
 800196e:	4661      	mov	r1, ip
 8001970:	0409      	lsls	r1, r1, #16
 8001972:	0c09      	lsrs	r1, r1, #16
 8001974:	0c37      	lsrs	r7, r6, #16
 8001976:	0436      	lsls	r6, r6, #16
 8001978:	468c      	mov	ip, r1
 800197a:	0031      	movs	r1, r6
 800197c:	4461      	add	r1, ip
 800197e:	9101      	str	r1, [sp, #4]
 8001980:	0011      	movs	r1, r2
 8001982:	0c26      	lsrs	r6, r4, #16
 8001984:	0424      	lsls	r4, r4, #16
 8001986:	0c24      	lsrs	r4, r4, #16
 8001988:	4361      	muls	r1, r4
 800198a:	468c      	mov	ip, r1
 800198c:	0021      	movs	r1, r4
 800198e:	4369      	muls	r1, r5
 8001990:	4689      	mov	r9, r1
 8001992:	4661      	mov	r1, ip
 8001994:	0c09      	lsrs	r1, r1, #16
 8001996:	4688      	mov	r8, r1
 8001998:	4372      	muls	r2, r6
 800199a:	444a      	add	r2, r9
 800199c:	4442      	add	r2, r8
 800199e:	4375      	muls	r5, r6
 80019a0:	4591      	cmp	r9, r2
 80019a2:	d903      	bls.n	80019ac <__aeabi_dmul+0x23c>
 80019a4:	2180      	movs	r1, #128	@ 0x80
 80019a6:	0249      	lsls	r1, r1, #9
 80019a8:	4688      	mov	r8, r1
 80019aa:	4445      	add	r5, r8
 80019ac:	0c11      	lsrs	r1, r2, #16
 80019ae:	4688      	mov	r8, r1
 80019b0:	4661      	mov	r1, ip
 80019b2:	0409      	lsls	r1, r1, #16
 80019b4:	0c09      	lsrs	r1, r1, #16
 80019b6:	468c      	mov	ip, r1
 80019b8:	0412      	lsls	r2, r2, #16
 80019ba:	4462      	add	r2, ip
 80019bc:	18b9      	adds	r1, r7, r2
 80019be:	9102      	str	r1, [sp, #8]
 80019c0:	4651      	mov	r1, sl
 80019c2:	0c09      	lsrs	r1, r1, #16
 80019c4:	468c      	mov	ip, r1
 80019c6:	4651      	mov	r1, sl
 80019c8:	040f      	lsls	r7, r1, #16
 80019ca:	0c3f      	lsrs	r7, r7, #16
 80019cc:	0039      	movs	r1, r7
 80019ce:	4341      	muls	r1, r0
 80019d0:	4445      	add	r5, r8
 80019d2:	4688      	mov	r8, r1
 80019d4:	4661      	mov	r1, ip
 80019d6:	4341      	muls	r1, r0
 80019d8:	468a      	mov	sl, r1
 80019da:	4641      	mov	r1, r8
 80019dc:	4660      	mov	r0, ip
 80019de:	0c09      	lsrs	r1, r1, #16
 80019e0:	4689      	mov	r9, r1
 80019e2:	4358      	muls	r0, r3
 80019e4:	437b      	muls	r3, r7
 80019e6:	4453      	add	r3, sl
 80019e8:	444b      	add	r3, r9
 80019ea:	459a      	cmp	sl, r3
 80019ec:	d903      	bls.n	80019f6 <__aeabi_dmul+0x286>
 80019ee:	2180      	movs	r1, #128	@ 0x80
 80019f0:	0249      	lsls	r1, r1, #9
 80019f2:	4689      	mov	r9, r1
 80019f4:	4448      	add	r0, r9
 80019f6:	0c19      	lsrs	r1, r3, #16
 80019f8:	4689      	mov	r9, r1
 80019fa:	4641      	mov	r1, r8
 80019fc:	0409      	lsls	r1, r1, #16
 80019fe:	0c09      	lsrs	r1, r1, #16
 8001a00:	4688      	mov	r8, r1
 8001a02:	0039      	movs	r1, r7
 8001a04:	4361      	muls	r1, r4
 8001a06:	041b      	lsls	r3, r3, #16
 8001a08:	4443      	add	r3, r8
 8001a0a:	4688      	mov	r8, r1
 8001a0c:	4661      	mov	r1, ip
 8001a0e:	434c      	muls	r4, r1
 8001a10:	4371      	muls	r1, r6
 8001a12:	468c      	mov	ip, r1
 8001a14:	4641      	mov	r1, r8
 8001a16:	4377      	muls	r7, r6
 8001a18:	0c0e      	lsrs	r6, r1, #16
 8001a1a:	193f      	adds	r7, r7, r4
 8001a1c:	19f6      	adds	r6, r6, r7
 8001a1e:	4448      	add	r0, r9
 8001a20:	42b4      	cmp	r4, r6
 8001a22:	d903      	bls.n	8001a2c <__aeabi_dmul+0x2bc>
 8001a24:	2180      	movs	r1, #128	@ 0x80
 8001a26:	0249      	lsls	r1, r1, #9
 8001a28:	4689      	mov	r9, r1
 8001a2a:	44cc      	add	ip, r9
 8001a2c:	9902      	ldr	r1, [sp, #8]
 8001a2e:	9f00      	ldr	r7, [sp, #0]
 8001a30:	4689      	mov	r9, r1
 8001a32:	0431      	lsls	r1, r6, #16
 8001a34:	444f      	add	r7, r9
 8001a36:	4689      	mov	r9, r1
 8001a38:	4641      	mov	r1, r8
 8001a3a:	4297      	cmp	r7, r2
 8001a3c:	4192      	sbcs	r2, r2
 8001a3e:	040c      	lsls	r4, r1, #16
 8001a40:	0c24      	lsrs	r4, r4, #16
 8001a42:	444c      	add	r4, r9
 8001a44:	18ff      	adds	r7, r7, r3
 8001a46:	4252      	negs	r2, r2
 8001a48:	1964      	adds	r4, r4, r5
 8001a4a:	18a1      	adds	r1, r4, r2
 8001a4c:	429f      	cmp	r7, r3
 8001a4e:	419b      	sbcs	r3, r3
 8001a50:	4688      	mov	r8, r1
 8001a52:	4682      	mov	sl, r0
 8001a54:	425b      	negs	r3, r3
 8001a56:	4699      	mov	r9, r3
 8001a58:	4590      	cmp	r8, r2
 8001a5a:	4192      	sbcs	r2, r2
 8001a5c:	42ac      	cmp	r4, r5
 8001a5e:	41a4      	sbcs	r4, r4
 8001a60:	44c2      	add	sl, r8
 8001a62:	44d1      	add	r9, sl
 8001a64:	4252      	negs	r2, r2
 8001a66:	4264      	negs	r4, r4
 8001a68:	4314      	orrs	r4, r2
 8001a6a:	4599      	cmp	r9, r3
 8001a6c:	419b      	sbcs	r3, r3
 8001a6e:	4582      	cmp	sl, r0
 8001a70:	4192      	sbcs	r2, r2
 8001a72:	425b      	negs	r3, r3
 8001a74:	4252      	negs	r2, r2
 8001a76:	4313      	orrs	r3, r2
 8001a78:	464a      	mov	r2, r9
 8001a7a:	0c36      	lsrs	r6, r6, #16
 8001a7c:	19a4      	adds	r4, r4, r6
 8001a7e:	18e3      	adds	r3, r4, r3
 8001a80:	4463      	add	r3, ip
 8001a82:	025b      	lsls	r3, r3, #9
 8001a84:	0dd2      	lsrs	r2, r2, #23
 8001a86:	431a      	orrs	r2, r3
 8001a88:	9901      	ldr	r1, [sp, #4]
 8001a8a:	4692      	mov	sl, r2
 8001a8c:	027a      	lsls	r2, r7, #9
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	1e50      	subs	r0, r2, #1
 8001a92:	4182      	sbcs	r2, r0
 8001a94:	0dff      	lsrs	r7, r7, #23
 8001a96:	4317      	orrs	r7, r2
 8001a98:	464a      	mov	r2, r9
 8001a9a:	0252      	lsls	r2, r2, #9
 8001a9c:	4317      	orrs	r7, r2
 8001a9e:	46b8      	mov	r8, r7
 8001aa0:	01db      	lsls	r3, r3, #7
 8001aa2:	d500      	bpl.n	8001aa6 <__aeabi_dmul+0x336>
 8001aa4:	e6ed      	b.n	8001882 <__aeabi_dmul+0x112>
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <__aeabi_dmul+0x36c>)
 8001aa8:	9a03      	ldr	r2, [sp, #12]
 8001aaa:	445b      	add	r3, fp
 8001aac:	4691      	mov	r9, r2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	dc00      	bgt.n	8001ab4 <__aeabi_dmul+0x344>
 8001ab2:	e0ac      	b.n	8001c0e <__aeabi_dmul+0x49e>
 8001ab4:	003a      	movs	r2, r7
 8001ab6:	0752      	lsls	r2, r2, #29
 8001ab8:	d100      	bne.n	8001abc <__aeabi_dmul+0x34c>
 8001aba:	e710      	b.n	80018de <__aeabi_dmul+0x16e>
 8001abc:	220f      	movs	r2, #15
 8001abe:	4658      	mov	r0, fp
 8001ac0:	403a      	ands	r2, r7
 8001ac2:	2a04      	cmp	r2, #4
 8001ac4:	d000      	beq.n	8001ac8 <__aeabi_dmul+0x358>
 8001ac6:	e6f9      	b.n	80018bc <__aeabi_dmul+0x14c>
 8001ac8:	e709      	b.n	80018de <__aeabi_dmul+0x16e>
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	000007ff 	.word	0x000007ff
 8001ad0:	fffffc01 	.word	0xfffffc01
 8001ad4:	feffffff 	.word	0xfeffffff
 8001ad8:	000007fe 	.word	0x000007fe
 8001adc:	000003ff 	.word	0x000003ff
 8001ae0:	0022      	movs	r2, r4
 8001ae2:	4332      	orrs	r2, r6
 8001ae4:	d06f      	beq.n	8001bc6 <__aeabi_dmul+0x456>
 8001ae6:	2c00      	cmp	r4, #0
 8001ae8:	d100      	bne.n	8001aec <__aeabi_dmul+0x37c>
 8001aea:	e0c2      	b.n	8001c72 <__aeabi_dmul+0x502>
 8001aec:	0020      	movs	r0, r4
 8001aee:	f000 fea9 	bl	8002844 <__clzsi2>
 8001af2:	0002      	movs	r2, r0
 8001af4:	0003      	movs	r3, r0
 8001af6:	3a0b      	subs	r2, #11
 8001af8:	201d      	movs	r0, #29
 8001afa:	1a82      	subs	r2, r0, r2
 8001afc:	0030      	movs	r0, r6
 8001afe:	0019      	movs	r1, r3
 8001b00:	40d0      	lsrs	r0, r2
 8001b02:	3908      	subs	r1, #8
 8001b04:	408c      	lsls	r4, r1
 8001b06:	0002      	movs	r2, r0
 8001b08:	4322      	orrs	r2, r4
 8001b0a:	0034      	movs	r4, r6
 8001b0c:	408c      	lsls	r4, r1
 8001b0e:	4659      	mov	r1, fp
 8001b10:	1acb      	subs	r3, r1, r3
 8001b12:	4986      	ldr	r1, [pc, #536]	@ (8001d2c <__aeabi_dmul+0x5bc>)
 8001b14:	468b      	mov	fp, r1
 8001b16:	449b      	add	fp, r3
 8001b18:	2d0a      	cmp	r5, #10
 8001b1a:	dd00      	ble.n	8001b1e <__aeabi_dmul+0x3ae>
 8001b1c:	e6a4      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001b1e:	4649      	mov	r1, r9
 8001b20:	9b00      	ldr	r3, [sp, #0]
 8001b22:	9401      	str	r4, [sp, #4]
 8001b24:	4059      	eors	r1, r3
 8001b26:	b2cb      	uxtb	r3, r1
 8001b28:	0014      	movs	r4, r2
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	9303      	str	r3, [sp, #12]
 8001b2e:	2d02      	cmp	r5, #2
 8001b30:	dd00      	ble.n	8001b34 <__aeabi_dmul+0x3c4>
 8001b32:	e667      	b.n	8001804 <__aeabi_dmul+0x94>
 8001b34:	e6fb      	b.n	800192e <__aeabi_dmul+0x1be>
 8001b36:	4653      	mov	r3, sl
 8001b38:	4303      	orrs	r3, r0
 8001b3a:	4698      	mov	r8, r3
 8001b3c:	d03c      	beq.n	8001bb8 <__aeabi_dmul+0x448>
 8001b3e:	4653      	mov	r3, sl
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d100      	bne.n	8001b46 <__aeabi_dmul+0x3d6>
 8001b44:	e0a3      	b.n	8001c8e <__aeabi_dmul+0x51e>
 8001b46:	4650      	mov	r0, sl
 8001b48:	f000 fe7c 	bl	8002844 <__clzsi2>
 8001b4c:	230b      	movs	r3, #11
 8001b4e:	425b      	negs	r3, r3
 8001b50:	469c      	mov	ip, r3
 8001b52:	0002      	movs	r2, r0
 8001b54:	4484      	add	ip, r0
 8001b56:	0011      	movs	r1, r2
 8001b58:	4650      	mov	r0, sl
 8001b5a:	3908      	subs	r1, #8
 8001b5c:	4088      	lsls	r0, r1
 8001b5e:	231d      	movs	r3, #29
 8001b60:	4680      	mov	r8, r0
 8001b62:	4660      	mov	r0, ip
 8001b64:	1a1b      	subs	r3, r3, r0
 8001b66:	0020      	movs	r0, r4
 8001b68:	40d8      	lsrs	r0, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	4640      	mov	r0, r8
 8001b6e:	4303      	orrs	r3, r0
 8001b70:	469a      	mov	sl, r3
 8001b72:	0023      	movs	r3, r4
 8001b74:	408b      	lsls	r3, r1
 8001b76:	4698      	mov	r8, r3
 8001b78:	4b6c      	ldr	r3, [pc, #432]	@ (8001d2c <__aeabi_dmul+0x5bc>)
 8001b7a:	2500      	movs	r5, #0
 8001b7c:	1a9b      	subs	r3, r3, r2
 8001b7e:	469b      	mov	fp, r3
 8001b80:	2300      	movs	r3, #0
 8001b82:	9302      	str	r3, [sp, #8]
 8001b84:	e61a      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001b86:	2d0f      	cmp	r5, #15
 8001b88:	d000      	beq.n	8001b8c <__aeabi_dmul+0x41c>
 8001b8a:	e0c9      	b.n	8001d20 <__aeabi_dmul+0x5b0>
 8001b8c:	2380      	movs	r3, #128	@ 0x80
 8001b8e:	4652      	mov	r2, sl
 8001b90:	031b      	lsls	r3, r3, #12
 8001b92:	421a      	tst	r2, r3
 8001b94:	d002      	beq.n	8001b9c <__aeabi_dmul+0x42c>
 8001b96:	421c      	tst	r4, r3
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dmul+0x42c>
 8001b9a:	e092      	b.n	8001cc2 <__aeabi_dmul+0x552>
 8001b9c:	2480      	movs	r4, #128	@ 0x80
 8001b9e:	4653      	mov	r3, sl
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	431c      	orrs	r4, r3
 8001ba4:	0324      	lsls	r4, r4, #12
 8001ba6:	4642      	mov	r2, r8
 8001ba8:	0b24      	lsrs	r4, r4, #12
 8001baa:	e63e      	b.n	800182a <__aeabi_dmul+0xba>
 8001bac:	469b      	mov	fp, r3
 8001bae:	2303      	movs	r3, #3
 8001bb0:	4680      	mov	r8, r0
 8001bb2:	250c      	movs	r5, #12
 8001bb4:	9302      	str	r3, [sp, #8]
 8001bb6:	e601      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001bb8:	2300      	movs	r3, #0
 8001bba:	469a      	mov	sl, r3
 8001bbc:	469b      	mov	fp, r3
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	2504      	movs	r5, #4
 8001bc2:	9302      	str	r3, [sp, #8]
 8001bc4:	e5fa      	b.n	80017bc <__aeabi_dmul+0x4c>
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	430d      	orrs	r5, r1
 8001bca:	2d0a      	cmp	r5, #10
 8001bcc:	dd00      	ble.n	8001bd0 <__aeabi_dmul+0x460>
 8001bce:	e64b      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001bd0:	4649      	mov	r1, r9
 8001bd2:	9800      	ldr	r0, [sp, #0]
 8001bd4:	4041      	eors	r1, r0
 8001bd6:	b2c9      	uxtb	r1, r1
 8001bd8:	9103      	str	r1, [sp, #12]
 8001bda:	2d02      	cmp	r5, #2
 8001bdc:	dc00      	bgt.n	8001be0 <__aeabi_dmul+0x470>
 8001bde:	e096      	b.n	8001d0e <__aeabi_dmul+0x59e>
 8001be0:	2300      	movs	r3, #0
 8001be2:	2400      	movs	r4, #0
 8001be4:	2001      	movs	r0, #1
 8001be6:	9301      	str	r3, [sp, #4]
 8001be8:	e60c      	b.n	8001804 <__aeabi_dmul+0x94>
 8001bea:	4649      	mov	r1, r9
 8001bec:	2302      	movs	r3, #2
 8001bee:	9a00      	ldr	r2, [sp, #0]
 8001bf0:	432b      	orrs	r3, r5
 8001bf2:	4051      	eors	r1, r2
 8001bf4:	b2ca      	uxtb	r2, r1
 8001bf6:	9203      	str	r2, [sp, #12]
 8001bf8:	2b0a      	cmp	r3, #10
 8001bfa:	dd00      	ble.n	8001bfe <__aeabi_dmul+0x48e>
 8001bfc:	e634      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001bfe:	2d00      	cmp	r5, #0
 8001c00:	d157      	bne.n	8001cb2 <__aeabi_dmul+0x542>
 8001c02:	9b03      	ldr	r3, [sp, #12]
 8001c04:	4699      	mov	r9, r3
 8001c06:	2400      	movs	r4, #0
 8001c08:	2200      	movs	r2, #0
 8001c0a:	4b49      	ldr	r3, [pc, #292]	@ (8001d30 <__aeabi_dmul+0x5c0>)
 8001c0c:	e60e      	b.n	800182c <__aeabi_dmul+0xbc>
 8001c0e:	4658      	mov	r0, fp
 8001c10:	2101      	movs	r1, #1
 8001c12:	1ac9      	subs	r1, r1, r3
 8001c14:	2938      	cmp	r1, #56	@ 0x38
 8001c16:	dd00      	ble.n	8001c1a <__aeabi_dmul+0x4aa>
 8001c18:	e62f      	b.n	800187a <__aeabi_dmul+0x10a>
 8001c1a:	291f      	cmp	r1, #31
 8001c1c:	dd56      	ble.n	8001ccc <__aeabi_dmul+0x55c>
 8001c1e:	221f      	movs	r2, #31
 8001c20:	4654      	mov	r4, sl
 8001c22:	4252      	negs	r2, r2
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	40dc      	lsrs	r4, r3
 8001c28:	2920      	cmp	r1, #32
 8001c2a:	d007      	beq.n	8001c3c <__aeabi_dmul+0x4cc>
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <__aeabi_dmul+0x5c4>)
 8001c2e:	4642      	mov	r2, r8
 8001c30:	469c      	mov	ip, r3
 8001c32:	4653      	mov	r3, sl
 8001c34:	4460      	add	r0, ip
 8001c36:	4083      	lsls	r3, r0
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	4690      	mov	r8, r2
 8001c3c:	4642      	mov	r2, r8
 8001c3e:	2107      	movs	r1, #7
 8001c40:	1e53      	subs	r3, r2, #1
 8001c42:	419a      	sbcs	r2, r3
 8001c44:	000b      	movs	r3, r1
 8001c46:	4322      	orrs	r2, r4
 8001c48:	4013      	ands	r3, r2
 8001c4a:	2400      	movs	r4, #0
 8001c4c:	4211      	tst	r1, r2
 8001c4e:	d009      	beq.n	8001c64 <__aeabi_dmul+0x4f4>
 8001c50:	230f      	movs	r3, #15
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b04      	cmp	r3, #4
 8001c56:	d05d      	beq.n	8001d14 <__aeabi_dmul+0x5a4>
 8001c58:	1d11      	adds	r1, r2, #4
 8001c5a:	4291      	cmp	r1, r2
 8001c5c:	419b      	sbcs	r3, r3
 8001c5e:	000a      	movs	r2, r1
 8001c60:	425b      	negs	r3, r3
 8001c62:	075b      	lsls	r3, r3, #29
 8001c64:	08d2      	lsrs	r2, r2, #3
 8001c66:	431a      	orrs	r2, r3
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e5df      	b.n	800182c <__aeabi_dmul+0xbc>
 8001c6c:	9b03      	ldr	r3, [sp, #12]
 8001c6e:	4699      	mov	r9, r3
 8001c70:	e5fa      	b.n	8001868 <__aeabi_dmul+0xf8>
 8001c72:	9801      	ldr	r0, [sp, #4]
 8001c74:	f000 fde6 	bl	8002844 <__clzsi2>
 8001c78:	0002      	movs	r2, r0
 8001c7a:	0003      	movs	r3, r0
 8001c7c:	3215      	adds	r2, #21
 8001c7e:	3320      	adds	r3, #32
 8001c80:	2a1c      	cmp	r2, #28
 8001c82:	dc00      	bgt.n	8001c86 <__aeabi_dmul+0x516>
 8001c84:	e738      	b.n	8001af8 <__aeabi_dmul+0x388>
 8001c86:	9a01      	ldr	r2, [sp, #4]
 8001c88:	3808      	subs	r0, #8
 8001c8a:	4082      	lsls	r2, r0
 8001c8c:	e73f      	b.n	8001b0e <__aeabi_dmul+0x39e>
 8001c8e:	f000 fdd9 	bl	8002844 <__clzsi2>
 8001c92:	2315      	movs	r3, #21
 8001c94:	469c      	mov	ip, r3
 8001c96:	4484      	add	ip, r0
 8001c98:	0002      	movs	r2, r0
 8001c9a:	4663      	mov	r3, ip
 8001c9c:	3220      	adds	r2, #32
 8001c9e:	2b1c      	cmp	r3, #28
 8001ca0:	dc00      	bgt.n	8001ca4 <__aeabi_dmul+0x534>
 8001ca2:	e758      	b.n	8001b56 <__aeabi_dmul+0x3e6>
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4698      	mov	r8, r3
 8001ca8:	0023      	movs	r3, r4
 8001caa:	3808      	subs	r0, #8
 8001cac:	4083      	lsls	r3, r0
 8001cae:	469a      	mov	sl, r3
 8001cb0:	e762      	b.n	8001b78 <__aeabi_dmul+0x408>
 8001cb2:	001d      	movs	r5, r3
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2400      	movs	r4, #0
 8001cb8:	2002      	movs	r0, #2
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	e5a2      	b.n	8001804 <__aeabi_dmul+0x94>
 8001cbe:	9002      	str	r0, [sp, #8]
 8001cc0:	e632      	b.n	8001928 <__aeabi_dmul+0x1b8>
 8001cc2:	431c      	orrs	r4, r3
 8001cc4:	9b00      	ldr	r3, [sp, #0]
 8001cc6:	9a01      	ldr	r2, [sp, #4]
 8001cc8:	4699      	mov	r9, r3
 8001cca:	e5ae      	b.n	800182a <__aeabi_dmul+0xba>
 8001ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8001d38 <__aeabi_dmul+0x5c8>)
 8001cce:	4652      	mov	r2, sl
 8001cd0:	18c3      	adds	r3, r0, r3
 8001cd2:	4640      	mov	r0, r8
 8001cd4:	409a      	lsls	r2, r3
 8001cd6:	40c8      	lsrs	r0, r1
 8001cd8:	4302      	orrs	r2, r0
 8001cda:	4640      	mov	r0, r8
 8001cdc:	4098      	lsls	r0, r3
 8001cde:	0003      	movs	r3, r0
 8001ce0:	1e58      	subs	r0, r3, #1
 8001ce2:	4183      	sbcs	r3, r0
 8001ce4:	4654      	mov	r4, sl
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	40cc      	lsrs	r4, r1
 8001cea:	0753      	lsls	r3, r2, #29
 8001cec:	d009      	beq.n	8001d02 <__aeabi_dmul+0x592>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d005      	beq.n	8001d02 <__aeabi_dmul+0x592>
 8001cf6:	1d13      	adds	r3, r2, #4
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	4192      	sbcs	r2, r2
 8001cfc:	4252      	negs	r2, r2
 8001cfe:	18a4      	adds	r4, r4, r2
 8001d00:	001a      	movs	r2, r3
 8001d02:	0223      	lsls	r3, r4, #8
 8001d04:	d508      	bpl.n	8001d18 <__aeabi_dmul+0x5a8>
 8001d06:	2301      	movs	r3, #1
 8001d08:	2400      	movs	r4, #0
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	e58e      	b.n	800182c <__aeabi_dmul+0xbc>
 8001d0e:	4689      	mov	r9, r1
 8001d10:	2400      	movs	r4, #0
 8001d12:	e58b      	b.n	800182c <__aeabi_dmul+0xbc>
 8001d14:	2300      	movs	r3, #0
 8001d16:	e7a5      	b.n	8001c64 <__aeabi_dmul+0x4f4>
 8001d18:	0763      	lsls	r3, r4, #29
 8001d1a:	0264      	lsls	r4, r4, #9
 8001d1c:	0b24      	lsrs	r4, r4, #12
 8001d1e:	e7a1      	b.n	8001c64 <__aeabi_dmul+0x4f4>
 8001d20:	9b00      	ldr	r3, [sp, #0]
 8001d22:	46a2      	mov	sl, r4
 8001d24:	4699      	mov	r9, r3
 8001d26:	9b01      	ldr	r3, [sp, #4]
 8001d28:	4698      	mov	r8, r3
 8001d2a:	e737      	b.n	8001b9c <__aeabi_dmul+0x42c>
 8001d2c:	fffffc0d 	.word	0xfffffc0d
 8001d30:	000007ff 	.word	0x000007ff
 8001d34:	0000043e 	.word	0x0000043e
 8001d38:	0000041e 	.word	0x0000041e

08001d3c <__aeabi_dsub>:
 8001d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d3e:	4657      	mov	r7, sl
 8001d40:	464e      	mov	r6, r9
 8001d42:	4645      	mov	r5, r8
 8001d44:	46de      	mov	lr, fp
 8001d46:	b5e0      	push	{r5, r6, r7, lr}
 8001d48:	b083      	sub	sp, #12
 8001d4a:	9000      	str	r0, [sp, #0]
 8001d4c:	9101      	str	r1, [sp, #4]
 8001d4e:	030c      	lsls	r4, r1, #12
 8001d50:	004d      	lsls	r5, r1, #1
 8001d52:	0fce      	lsrs	r6, r1, #31
 8001d54:	0a61      	lsrs	r1, r4, #9
 8001d56:	9c00      	ldr	r4, [sp, #0]
 8001d58:	005f      	lsls	r7, r3, #1
 8001d5a:	0f64      	lsrs	r4, r4, #29
 8001d5c:	430c      	orrs	r4, r1
 8001d5e:	9900      	ldr	r1, [sp, #0]
 8001d60:	9200      	str	r2, [sp, #0]
 8001d62:	9301      	str	r3, [sp, #4]
 8001d64:	00c8      	lsls	r0, r1, #3
 8001d66:	0319      	lsls	r1, r3, #12
 8001d68:	0d7b      	lsrs	r3, r7, #21
 8001d6a:	4699      	mov	r9, r3
 8001d6c:	9b01      	ldr	r3, [sp, #4]
 8001d6e:	4fcc      	ldr	r7, [pc, #816]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001d70:	0fdb      	lsrs	r3, r3, #31
 8001d72:	469c      	mov	ip, r3
 8001d74:	0a4b      	lsrs	r3, r1, #9
 8001d76:	9900      	ldr	r1, [sp, #0]
 8001d78:	4680      	mov	r8, r0
 8001d7a:	0f49      	lsrs	r1, r1, #29
 8001d7c:	4319      	orrs	r1, r3
 8001d7e:	9b00      	ldr	r3, [sp, #0]
 8001d80:	468b      	mov	fp, r1
 8001d82:	00da      	lsls	r2, r3, #3
 8001d84:	4692      	mov	sl, r2
 8001d86:	0d6d      	lsrs	r5, r5, #21
 8001d88:	45b9      	cmp	r9, r7
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x52>
 8001d8c:	e0bf      	b.n	8001f0e <__aeabi_dsub+0x1d2>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	4661      	mov	r1, ip
 8001d92:	4059      	eors	r1, r3
 8001d94:	464b      	mov	r3, r9
 8001d96:	468c      	mov	ip, r1
 8001d98:	1aeb      	subs	r3, r5, r3
 8001d9a:	428e      	cmp	r6, r1
 8001d9c:	d075      	beq.n	8001e8a <__aeabi_dsub+0x14e>
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	dc00      	bgt.n	8001da4 <__aeabi_dsub+0x68>
 8001da2:	e2a3      	b.n	80022ec <__aeabi_dsub+0x5b0>
 8001da4:	4649      	mov	r1, r9
 8001da6:	2900      	cmp	r1, #0
 8001da8:	d100      	bne.n	8001dac <__aeabi_dsub+0x70>
 8001daa:	e0ce      	b.n	8001f4a <__aeabi_dsub+0x20e>
 8001dac:	42bd      	cmp	r5, r7
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x76>
 8001db0:	e200      	b.n	80021b4 <__aeabi_dsub+0x478>
 8001db2:	2701      	movs	r7, #1
 8001db4:	2b38      	cmp	r3, #56	@ 0x38
 8001db6:	dc19      	bgt.n	8001dec <__aeabi_dsub+0xb0>
 8001db8:	2780      	movs	r7, #128	@ 0x80
 8001dba:	4659      	mov	r1, fp
 8001dbc:	043f      	lsls	r7, r7, #16
 8001dbe:	4339      	orrs	r1, r7
 8001dc0:	468b      	mov	fp, r1
 8001dc2:	2b1f      	cmp	r3, #31
 8001dc4:	dd00      	ble.n	8001dc8 <__aeabi_dsub+0x8c>
 8001dc6:	e1fa      	b.n	80021be <__aeabi_dsub+0x482>
 8001dc8:	2720      	movs	r7, #32
 8001dca:	1af9      	subs	r1, r7, r3
 8001dcc:	468c      	mov	ip, r1
 8001dce:	4659      	mov	r1, fp
 8001dd0:	4667      	mov	r7, ip
 8001dd2:	40b9      	lsls	r1, r7
 8001dd4:	000f      	movs	r7, r1
 8001dd6:	0011      	movs	r1, r2
 8001dd8:	40d9      	lsrs	r1, r3
 8001dda:	430f      	orrs	r7, r1
 8001ddc:	4661      	mov	r1, ip
 8001dde:	408a      	lsls	r2, r1
 8001de0:	1e51      	subs	r1, r2, #1
 8001de2:	418a      	sbcs	r2, r1
 8001de4:	4659      	mov	r1, fp
 8001de6:	40d9      	lsrs	r1, r3
 8001de8:	4317      	orrs	r7, r2
 8001dea:	1a64      	subs	r4, r4, r1
 8001dec:	1bc7      	subs	r7, r0, r7
 8001dee:	42b8      	cmp	r0, r7
 8001df0:	4180      	sbcs	r0, r0
 8001df2:	4240      	negs	r0, r0
 8001df4:	1a24      	subs	r4, r4, r0
 8001df6:	0223      	lsls	r3, r4, #8
 8001df8:	d400      	bmi.n	8001dfc <__aeabi_dsub+0xc0>
 8001dfa:	e140      	b.n	800207e <__aeabi_dsub+0x342>
 8001dfc:	0264      	lsls	r4, r4, #9
 8001dfe:	0a64      	lsrs	r4, r4, #9
 8001e00:	2c00      	cmp	r4, #0
 8001e02:	d100      	bne.n	8001e06 <__aeabi_dsub+0xca>
 8001e04:	e154      	b.n	80020b0 <__aeabi_dsub+0x374>
 8001e06:	0020      	movs	r0, r4
 8001e08:	f000 fd1c 	bl	8002844 <__clzsi2>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	3b08      	subs	r3, #8
 8001e10:	2120      	movs	r1, #32
 8001e12:	0038      	movs	r0, r7
 8001e14:	1aca      	subs	r2, r1, r3
 8001e16:	40d0      	lsrs	r0, r2
 8001e18:	409c      	lsls	r4, r3
 8001e1a:	0002      	movs	r2, r0
 8001e1c:	409f      	lsls	r7, r3
 8001e1e:	4322      	orrs	r2, r4
 8001e20:	429d      	cmp	r5, r3
 8001e22:	dd00      	ble.n	8001e26 <__aeabi_dsub+0xea>
 8001e24:	e1a6      	b.n	8002174 <__aeabi_dsub+0x438>
 8001e26:	1b58      	subs	r0, r3, r5
 8001e28:	3001      	adds	r0, #1
 8001e2a:	1a09      	subs	r1, r1, r0
 8001e2c:	003c      	movs	r4, r7
 8001e2e:	408f      	lsls	r7, r1
 8001e30:	40c4      	lsrs	r4, r0
 8001e32:	1e7b      	subs	r3, r7, #1
 8001e34:	419f      	sbcs	r7, r3
 8001e36:	0013      	movs	r3, r2
 8001e38:	408b      	lsls	r3, r1
 8001e3a:	4327      	orrs	r7, r4
 8001e3c:	431f      	orrs	r7, r3
 8001e3e:	40c2      	lsrs	r2, r0
 8001e40:	003b      	movs	r3, r7
 8001e42:	0014      	movs	r4, r2
 8001e44:	2500      	movs	r5, #0
 8001e46:	4313      	orrs	r3, r2
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x110>
 8001e4a:	e1f7      	b.n	800223c <__aeabi_dsub+0x500>
 8001e4c:	077b      	lsls	r3, r7, #29
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x116>
 8001e50:	e377      	b.n	8002542 <__aeabi_dsub+0x806>
 8001e52:	230f      	movs	r3, #15
 8001e54:	0038      	movs	r0, r7
 8001e56:	403b      	ands	r3, r7
 8001e58:	2b04      	cmp	r3, #4
 8001e5a:	d004      	beq.n	8001e66 <__aeabi_dsub+0x12a>
 8001e5c:	1d38      	adds	r0, r7, #4
 8001e5e:	42b8      	cmp	r0, r7
 8001e60:	41bf      	sbcs	r7, r7
 8001e62:	427f      	negs	r7, r7
 8001e64:	19e4      	adds	r4, r4, r7
 8001e66:	0223      	lsls	r3, r4, #8
 8001e68:	d400      	bmi.n	8001e6c <__aeabi_dsub+0x130>
 8001e6a:	e368      	b.n	800253e <__aeabi_dsub+0x802>
 8001e6c:	4b8c      	ldr	r3, [pc, #560]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001e6e:	3501      	adds	r5, #1
 8001e70:	429d      	cmp	r5, r3
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dsub+0x13a>
 8001e74:	e0f4      	b.n	8002060 <__aeabi_dsub+0x324>
 8001e76:	4b8b      	ldr	r3, [pc, #556]	@ (80020a4 <__aeabi_dsub+0x368>)
 8001e78:	056d      	lsls	r5, r5, #21
 8001e7a:	401c      	ands	r4, r3
 8001e7c:	0d6d      	lsrs	r5, r5, #21
 8001e7e:	0767      	lsls	r7, r4, #29
 8001e80:	08c0      	lsrs	r0, r0, #3
 8001e82:	0264      	lsls	r4, r4, #9
 8001e84:	4307      	orrs	r7, r0
 8001e86:	0b24      	lsrs	r4, r4, #12
 8001e88:	e0ec      	b.n	8002064 <__aeabi_dsub+0x328>
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	dc00      	bgt.n	8001e90 <__aeabi_dsub+0x154>
 8001e8e:	e329      	b.n	80024e4 <__aeabi_dsub+0x7a8>
 8001e90:	4649      	mov	r1, r9
 8001e92:	2900      	cmp	r1, #0
 8001e94:	d000      	beq.n	8001e98 <__aeabi_dsub+0x15c>
 8001e96:	e0d6      	b.n	8002046 <__aeabi_dsub+0x30a>
 8001e98:	4659      	mov	r1, fp
 8001e9a:	4311      	orrs	r1, r2
 8001e9c:	d100      	bne.n	8001ea0 <__aeabi_dsub+0x164>
 8001e9e:	e12e      	b.n	80020fe <__aeabi_dsub+0x3c2>
 8001ea0:	1e59      	subs	r1, r3, #1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x16c>
 8001ea6:	e1e6      	b.n	8002276 <__aeabi_dsub+0x53a>
 8001ea8:	42bb      	cmp	r3, r7
 8001eaa:	d100      	bne.n	8001eae <__aeabi_dsub+0x172>
 8001eac:	e182      	b.n	80021b4 <__aeabi_dsub+0x478>
 8001eae:	2701      	movs	r7, #1
 8001eb0:	000b      	movs	r3, r1
 8001eb2:	2938      	cmp	r1, #56	@ 0x38
 8001eb4:	dc14      	bgt.n	8001ee0 <__aeabi_dsub+0x1a4>
 8001eb6:	2b1f      	cmp	r3, #31
 8001eb8:	dd00      	ble.n	8001ebc <__aeabi_dsub+0x180>
 8001eba:	e23c      	b.n	8002336 <__aeabi_dsub+0x5fa>
 8001ebc:	2720      	movs	r7, #32
 8001ebe:	1af9      	subs	r1, r7, r3
 8001ec0:	468c      	mov	ip, r1
 8001ec2:	4659      	mov	r1, fp
 8001ec4:	4667      	mov	r7, ip
 8001ec6:	40b9      	lsls	r1, r7
 8001ec8:	000f      	movs	r7, r1
 8001eca:	0011      	movs	r1, r2
 8001ecc:	40d9      	lsrs	r1, r3
 8001ece:	430f      	orrs	r7, r1
 8001ed0:	4661      	mov	r1, ip
 8001ed2:	408a      	lsls	r2, r1
 8001ed4:	1e51      	subs	r1, r2, #1
 8001ed6:	418a      	sbcs	r2, r1
 8001ed8:	4659      	mov	r1, fp
 8001eda:	40d9      	lsrs	r1, r3
 8001edc:	4317      	orrs	r7, r2
 8001ede:	1864      	adds	r4, r4, r1
 8001ee0:	183f      	adds	r7, r7, r0
 8001ee2:	4287      	cmp	r7, r0
 8001ee4:	4180      	sbcs	r0, r0
 8001ee6:	4240      	negs	r0, r0
 8001ee8:	1824      	adds	r4, r4, r0
 8001eea:	0223      	lsls	r3, r4, #8
 8001eec:	d400      	bmi.n	8001ef0 <__aeabi_dsub+0x1b4>
 8001eee:	e0c6      	b.n	800207e <__aeabi_dsub+0x342>
 8001ef0:	4b6b      	ldr	r3, [pc, #428]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001ef2:	3501      	adds	r5, #1
 8001ef4:	429d      	cmp	r5, r3
 8001ef6:	d100      	bne.n	8001efa <__aeabi_dsub+0x1be>
 8001ef8:	e0b2      	b.n	8002060 <__aeabi_dsub+0x324>
 8001efa:	2101      	movs	r1, #1
 8001efc:	4b69      	ldr	r3, [pc, #420]	@ (80020a4 <__aeabi_dsub+0x368>)
 8001efe:	087a      	lsrs	r2, r7, #1
 8001f00:	401c      	ands	r4, r3
 8001f02:	4039      	ands	r1, r7
 8001f04:	430a      	orrs	r2, r1
 8001f06:	07e7      	lsls	r7, r4, #31
 8001f08:	4317      	orrs	r7, r2
 8001f0a:	0864      	lsrs	r4, r4, #1
 8001f0c:	e79e      	b.n	8001e4c <__aeabi_dsub+0x110>
 8001f0e:	4b66      	ldr	r3, [pc, #408]	@ (80020a8 <__aeabi_dsub+0x36c>)
 8001f10:	4311      	orrs	r1, r2
 8001f12:	468a      	mov	sl, r1
 8001f14:	18eb      	adds	r3, r5, r3
 8001f16:	2900      	cmp	r1, #0
 8001f18:	d028      	beq.n	8001f6c <__aeabi_dsub+0x230>
 8001f1a:	4566      	cmp	r6, ip
 8001f1c:	d02c      	beq.n	8001f78 <__aeabi_dsub+0x23c>
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d05b      	beq.n	8001fda <__aeabi_dsub+0x29e>
 8001f22:	2d00      	cmp	r5, #0
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dsub+0x1ec>
 8001f26:	e12c      	b.n	8002182 <__aeabi_dsub+0x446>
 8001f28:	465b      	mov	r3, fp
 8001f2a:	4666      	mov	r6, ip
 8001f2c:	075f      	lsls	r7, r3, #29
 8001f2e:	08d2      	lsrs	r2, r2, #3
 8001f30:	4317      	orrs	r7, r2
 8001f32:	08dd      	lsrs	r5, r3, #3
 8001f34:	003b      	movs	r3, r7
 8001f36:	432b      	orrs	r3, r5
 8001f38:	d100      	bne.n	8001f3c <__aeabi_dsub+0x200>
 8001f3a:	e0e2      	b.n	8002102 <__aeabi_dsub+0x3c6>
 8001f3c:	2480      	movs	r4, #128	@ 0x80
 8001f3e:	0324      	lsls	r4, r4, #12
 8001f40:	432c      	orrs	r4, r5
 8001f42:	0324      	lsls	r4, r4, #12
 8001f44:	4d56      	ldr	r5, [pc, #344]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001f46:	0b24      	lsrs	r4, r4, #12
 8001f48:	e08c      	b.n	8002064 <__aeabi_dsub+0x328>
 8001f4a:	4659      	mov	r1, fp
 8001f4c:	4311      	orrs	r1, r2
 8001f4e:	d100      	bne.n	8001f52 <__aeabi_dsub+0x216>
 8001f50:	e0d5      	b.n	80020fe <__aeabi_dsub+0x3c2>
 8001f52:	1e59      	subs	r1, r3, #1
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d100      	bne.n	8001f5a <__aeabi_dsub+0x21e>
 8001f58:	e1b9      	b.n	80022ce <__aeabi_dsub+0x592>
 8001f5a:	42bb      	cmp	r3, r7
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_dsub+0x224>
 8001f5e:	e1b1      	b.n	80022c4 <__aeabi_dsub+0x588>
 8001f60:	2701      	movs	r7, #1
 8001f62:	000b      	movs	r3, r1
 8001f64:	2938      	cmp	r1, #56	@ 0x38
 8001f66:	dd00      	ble.n	8001f6a <__aeabi_dsub+0x22e>
 8001f68:	e740      	b.n	8001dec <__aeabi_dsub+0xb0>
 8001f6a:	e72a      	b.n	8001dc2 <__aeabi_dsub+0x86>
 8001f6c:	4661      	mov	r1, ip
 8001f6e:	2701      	movs	r7, #1
 8001f70:	4079      	eors	r1, r7
 8001f72:	468c      	mov	ip, r1
 8001f74:	4566      	cmp	r6, ip
 8001f76:	d1d2      	bne.n	8001f1e <__aeabi_dsub+0x1e2>
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d100      	bne.n	8001f7e <__aeabi_dsub+0x242>
 8001f7c:	e0c5      	b.n	800210a <__aeabi_dsub+0x3ce>
 8001f7e:	2d00      	cmp	r5, #0
 8001f80:	d000      	beq.n	8001f84 <__aeabi_dsub+0x248>
 8001f82:	e155      	b.n	8002230 <__aeabi_dsub+0x4f4>
 8001f84:	464b      	mov	r3, r9
 8001f86:	0025      	movs	r5, r4
 8001f88:	4305      	orrs	r5, r0
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x252>
 8001f8c:	e212      	b.n	80023b4 <__aeabi_dsub+0x678>
 8001f8e:	1e59      	subs	r1, r3, #1
 8001f90:	468c      	mov	ip, r1
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d100      	bne.n	8001f98 <__aeabi_dsub+0x25c>
 8001f96:	e249      	b.n	800242c <__aeabi_dsub+0x6f0>
 8001f98:	4d41      	ldr	r5, [pc, #260]	@ (80020a0 <__aeabi_dsub+0x364>)
 8001f9a:	42ab      	cmp	r3, r5
 8001f9c:	d100      	bne.n	8001fa0 <__aeabi_dsub+0x264>
 8001f9e:	e28f      	b.n	80024c0 <__aeabi_dsub+0x784>
 8001fa0:	2701      	movs	r7, #1
 8001fa2:	2938      	cmp	r1, #56	@ 0x38
 8001fa4:	dc11      	bgt.n	8001fca <__aeabi_dsub+0x28e>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	2b1f      	cmp	r3, #31
 8001faa:	dd00      	ble.n	8001fae <__aeabi_dsub+0x272>
 8001fac:	e25b      	b.n	8002466 <__aeabi_dsub+0x72a>
 8001fae:	4661      	mov	r1, ip
 8001fb0:	2320      	movs	r3, #32
 8001fb2:	0027      	movs	r7, r4
 8001fb4:	1a5b      	subs	r3, r3, r1
 8001fb6:	0005      	movs	r5, r0
 8001fb8:	4098      	lsls	r0, r3
 8001fba:	409f      	lsls	r7, r3
 8001fbc:	40cd      	lsrs	r5, r1
 8001fbe:	1e43      	subs	r3, r0, #1
 8001fc0:	4198      	sbcs	r0, r3
 8001fc2:	40cc      	lsrs	r4, r1
 8001fc4:	432f      	orrs	r7, r5
 8001fc6:	4307      	orrs	r7, r0
 8001fc8:	44a3      	add	fp, r4
 8001fca:	18bf      	adds	r7, r7, r2
 8001fcc:	4297      	cmp	r7, r2
 8001fce:	4192      	sbcs	r2, r2
 8001fd0:	4252      	negs	r2, r2
 8001fd2:	445a      	add	r2, fp
 8001fd4:	0014      	movs	r4, r2
 8001fd6:	464d      	mov	r5, r9
 8001fd8:	e787      	b.n	8001eea <__aeabi_dsub+0x1ae>
 8001fda:	4f34      	ldr	r7, [pc, #208]	@ (80020ac <__aeabi_dsub+0x370>)
 8001fdc:	1c6b      	adds	r3, r5, #1
 8001fde:	423b      	tst	r3, r7
 8001fe0:	d000      	beq.n	8001fe4 <__aeabi_dsub+0x2a8>
 8001fe2:	e0b6      	b.n	8002152 <__aeabi_dsub+0x416>
 8001fe4:	4659      	mov	r1, fp
 8001fe6:	0023      	movs	r3, r4
 8001fe8:	4311      	orrs	r1, r2
 8001fea:	000f      	movs	r7, r1
 8001fec:	4303      	orrs	r3, r0
 8001fee:	2d00      	cmp	r5, #0
 8001ff0:	d000      	beq.n	8001ff4 <__aeabi_dsub+0x2b8>
 8001ff2:	e126      	b.n	8002242 <__aeabi_dsub+0x506>
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d100      	bne.n	8001ffa <__aeabi_dsub+0x2be>
 8001ff8:	e1c0      	b.n	800237c <__aeabi_dsub+0x640>
 8001ffa:	2900      	cmp	r1, #0
 8001ffc:	d100      	bne.n	8002000 <__aeabi_dsub+0x2c4>
 8001ffe:	e0a1      	b.n	8002144 <__aeabi_dsub+0x408>
 8002000:	1a83      	subs	r3, r0, r2
 8002002:	4698      	mov	r8, r3
 8002004:	465b      	mov	r3, fp
 8002006:	4540      	cmp	r0, r8
 8002008:	41ad      	sbcs	r5, r5
 800200a:	1ae3      	subs	r3, r4, r3
 800200c:	426d      	negs	r5, r5
 800200e:	1b5b      	subs	r3, r3, r5
 8002010:	2580      	movs	r5, #128	@ 0x80
 8002012:	042d      	lsls	r5, r5, #16
 8002014:	422b      	tst	r3, r5
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x2de>
 8002018:	e14b      	b.n	80022b2 <__aeabi_dsub+0x576>
 800201a:	465b      	mov	r3, fp
 800201c:	1a10      	subs	r0, r2, r0
 800201e:	4282      	cmp	r2, r0
 8002020:	4192      	sbcs	r2, r2
 8002022:	1b1c      	subs	r4, r3, r4
 8002024:	0007      	movs	r7, r0
 8002026:	2601      	movs	r6, #1
 8002028:	4663      	mov	r3, ip
 800202a:	4252      	negs	r2, r2
 800202c:	1aa4      	subs	r4, r4, r2
 800202e:	4327      	orrs	r7, r4
 8002030:	401e      	ands	r6, r3
 8002032:	2f00      	cmp	r7, #0
 8002034:	d100      	bne.n	8002038 <__aeabi_dsub+0x2fc>
 8002036:	e142      	b.n	80022be <__aeabi_dsub+0x582>
 8002038:	422c      	tst	r4, r5
 800203a:	d100      	bne.n	800203e <__aeabi_dsub+0x302>
 800203c:	e26d      	b.n	800251a <__aeabi_dsub+0x7de>
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <__aeabi_dsub+0x368>)
 8002040:	2501      	movs	r5, #1
 8002042:	401c      	ands	r4, r3
 8002044:	e71b      	b.n	8001e7e <__aeabi_dsub+0x142>
 8002046:	42bd      	cmp	r5, r7
 8002048:	d100      	bne.n	800204c <__aeabi_dsub+0x310>
 800204a:	e13b      	b.n	80022c4 <__aeabi_dsub+0x588>
 800204c:	2701      	movs	r7, #1
 800204e:	2b38      	cmp	r3, #56	@ 0x38
 8002050:	dd00      	ble.n	8002054 <__aeabi_dsub+0x318>
 8002052:	e745      	b.n	8001ee0 <__aeabi_dsub+0x1a4>
 8002054:	2780      	movs	r7, #128	@ 0x80
 8002056:	4659      	mov	r1, fp
 8002058:	043f      	lsls	r7, r7, #16
 800205a:	4339      	orrs	r1, r7
 800205c:	468b      	mov	fp, r1
 800205e:	e72a      	b.n	8001eb6 <__aeabi_dsub+0x17a>
 8002060:	2400      	movs	r4, #0
 8002062:	2700      	movs	r7, #0
 8002064:	052d      	lsls	r5, r5, #20
 8002066:	4325      	orrs	r5, r4
 8002068:	07f6      	lsls	r6, r6, #31
 800206a:	4335      	orrs	r5, r6
 800206c:	0038      	movs	r0, r7
 800206e:	0029      	movs	r1, r5
 8002070:	b003      	add	sp, #12
 8002072:	bcf0      	pop	{r4, r5, r6, r7}
 8002074:	46bb      	mov	fp, r7
 8002076:	46b2      	mov	sl, r6
 8002078:	46a9      	mov	r9, r5
 800207a:	46a0      	mov	r8, r4
 800207c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800207e:	077b      	lsls	r3, r7, #29
 8002080:	d004      	beq.n	800208c <__aeabi_dsub+0x350>
 8002082:	230f      	movs	r3, #15
 8002084:	403b      	ands	r3, r7
 8002086:	2b04      	cmp	r3, #4
 8002088:	d000      	beq.n	800208c <__aeabi_dsub+0x350>
 800208a:	e6e7      	b.n	8001e5c <__aeabi_dsub+0x120>
 800208c:	002b      	movs	r3, r5
 800208e:	08f8      	lsrs	r0, r7, #3
 8002090:	4a03      	ldr	r2, [pc, #12]	@ (80020a0 <__aeabi_dsub+0x364>)
 8002092:	0767      	lsls	r7, r4, #29
 8002094:	4307      	orrs	r7, r0
 8002096:	08e5      	lsrs	r5, r4, #3
 8002098:	4293      	cmp	r3, r2
 800209a:	d100      	bne.n	800209e <__aeabi_dsub+0x362>
 800209c:	e74a      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800209e:	e0a5      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80020a0:	000007ff 	.word	0x000007ff
 80020a4:	ff7fffff 	.word	0xff7fffff
 80020a8:	fffff801 	.word	0xfffff801
 80020ac:	000007fe 	.word	0x000007fe
 80020b0:	0038      	movs	r0, r7
 80020b2:	f000 fbc7 	bl	8002844 <__clzsi2>
 80020b6:	0003      	movs	r3, r0
 80020b8:	3318      	adds	r3, #24
 80020ba:	2b1f      	cmp	r3, #31
 80020bc:	dc00      	bgt.n	80020c0 <__aeabi_dsub+0x384>
 80020be:	e6a7      	b.n	8001e10 <__aeabi_dsub+0xd4>
 80020c0:	003a      	movs	r2, r7
 80020c2:	3808      	subs	r0, #8
 80020c4:	4082      	lsls	r2, r0
 80020c6:	429d      	cmp	r5, r3
 80020c8:	dd00      	ble.n	80020cc <__aeabi_dsub+0x390>
 80020ca:	e08a      	b.n	80021e2 <__aeabi_dsub+0x4a6>
 80020cc:	1b5b      	subs	r3, r3, r5
 80020ce:	1c58      	adds	r0, r3, #1
 80020d0:	281f      	cmp	r0, #31
 80020d2:	dc00      	bgt.n	80020d6 <__aeabi_dsub+0x39a>
 80020d4:	e1d8      	b.n	8002488 <__aeabi_dsub+0x74c>
 80020d6:	0017      	movs	r7, r2
 80020d8:	3b1f      	subs	r3, #31
 80020da:	40df      	lsrs	r7, r3
 80020dc:	2820      	cmp	r0, #32
 80020de:	d005      	beq.n	80020ec <__aeabi_dsub+0x3b0>
 80020e0:	2340      	movs	r3, #64	@ 0x40
 80020e2:	1a1b      	subs	r3, r3, r0
 80020e4:	409a      	lsls	r2, r3
 80020e6:	1e53      	subs	r3, r2, #1
 80020e8:	419a      	sbcs	r2, r3
 80020ea:	4317      	orrs	r7, r2
 80020ec:	2500      	movs	r5, #0
 80020ee:	2f00      	cmp	r7, #0
 80020f0:	d100      	bne.n	80020f4 <__aeabi_dsub+0x3b8>
 80020f2:	e0e5      	b.n	80022c0 <__aeabi_dsub+0x584>
 80020f4:	077b      	lsls	r3, r7, #29
 80020f6:	d000      	beq.n	80020fa <__aeabi_dsub+0x3be>
 80020f8:	e6ab      	b.n	8001e52 <__aeabi_dsub+0x116>
 80020fa:	002c      	movs	r4, r5
 80020fc:	e7c6      	b.n	800208c <__aeabi_dsub+0x350>
 80020fe:	08c0      	lsrs	r0, r0, #3
 8002100:	e7c6      	b.n	8002090 <__aeabi_dsub+0x354>
 8002102:	2700      	movs	r7, #0
 8002104:	2400      	movs	r4, #0
 8002106:	4dd1      	ldr	r5, [pc, #836]	@ (800244c <__aeabi_dsub+0x710>)
 8002108:	e7ac      	b.n	8002064 <__aeabi_dsub+0x328>
 800210a:	4fd1      	ldr	r7, [pc, #836]	@ (8002450 <__aeabi_dsub+0x714>)
 800210c:	1c6b      	adds	r3, r5, #1
 800210e:	423b      	tst	r3, r7
 8002110:	d171      	bne.n	80021f6 <__aeabi_dsub+0x4ba>
 8002112:	0023      	movs	r3, r4
 8002114:	4303      	orrs	r3, r0
 8002116:	2d00      	cmp	r5, #0
 8002118:	d000      	beq.n	800211c <__aeabi_dsub+0x3e0>
 800211a:	e14e      	b.n	80023ba <__aeabi_dsub+0x67e>
 800211c:	4657      	mov	r7, sl
 800211e:	2b00      	cmp	r3, #0
 8002120:	d100      	bne.n	8002124 <__aeabi_dsub+0x3e8>
 8002122:	e1b5      	b.n	8002490 <__aeabi_dsub+0x754>
 8002124:	2f00      	cmp	r7, #0
 8002126:	d00d      	beq.n	8002144 <__aeabi_dsub+0x408>
 8002128:	1883      	adds	r3, r0, r2
 800212a:	4283      	cmp	r3, r0
 800212c:	4180      	sbcs	r0, r0
 800212e:	445c      	add	r4, fp
 8002130:	4240      	negs	r0, r0
 8002132:	1824      	adds	r4, r4, r0
 8002134:	0222      	lsls	r2, r4, #8
 8002136:	d500      	bpl.n	800213a <__aeabi_dsub+0x3fe>
 8002138:	e1c8      	b.n	80024cc <__aeabi_dsub+0x790>
 800213a:	001f      	movs	r7, r3
 800213c:	4698      	mov	r8, r3
 800213e:	4327      	orrs	r7, r4
 8002140:	d100      	bne.n	8002144 <__aeabi_dsub+0x408>
 8002142:	e0bc      	b.n	80022be <__aeabi_dsub+0x582>
 8002144:	4643      	mov	r3, r8
 8002146:	0767      	lsls	r7, r4, #29
 8002148:	08db      	lsrs	r3, r3, #3
 800214a:	431f      	orrs	r7, r3
 800214c:	08e5      	lsrs	r5, r4, #3
 800214e:	2300      	movs	r3, #0
 8002150:	e04c      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002152:	1a83      	subs	r3, r0, r2
 8002154:	4698      	mov	r8, r3
 8002156:	465b      	mov	r3, fp
 8002158:	4540      	cmp	r0, r8
 800215a:	41bf      	sbcs	r7, r7
 800215c:	1ae3      	subs	r3, r4, r3
 800215e:	427f      	negs	r7, r7
 8002160:	1bdb      	subs	r3, r3, r7
 8002162:	021f      	lsls	r7, r3, #8
 8002164:	d47c      	bmi.n	8002260 <__aeabi_dsub+0x524>
 8002166:	4647      	mov	r7, r8
 8002168:	431f      	orrs	r7, r3
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x432>
 800216c:	e0a6      	b.n	80022bc <__aeabi_dsub+0x580>
 800216e:	001c      	movs	r4, r3
 8002170:	4647      	mov	r7, r8
 8002172:	e645      	b.n	8001e00 <__aeabi_dsub+0xc4>
 8002174:	4cb7      	ldr	r4, [pc, #732]	@ (8002454 <__aeabi_dsub+0x718>)
 8002176:	1aed      	subs	r5, r5, r3
 8002178:	4014      	ands	r4, r2
 800217a:	077b      	lsls	r3, r7, #29
 800217c:	d000      	beq.n	8002180 <__aeabi_dsub+0x444>
 800217e:	e780      	b.n	8002082 <__aeabi_dsub+0x346>
 8002180:	e784      	b.n	800208c <__aeabi_dsub+0x350>
 8002182:	464b      	mov	r3, r9
 8002184:	0025      	movs	r5, r4
 8002186:	4305      	orrs	r5, r0
 8002188:	d066      	beq.n	8002258 <__aeabi_dsub+0x51c>
 800218a:	1e5f      	subs	r7, r3, #1
 800218c:	2b01      	cmp	r3, #1
 800218e:	d100      	bne.n	8002192 <__aeabi_dsub+0x456>
 8002190:	e0fc      	b.n	800238c <__aeabi_dsub+0x650>
 8002192:	4dae      	ldr	r5, [pc, #696]	@ (800244c <__aeabi_dsub+0x710>)
 8002194:	42ab      	cmp	r3, r5
 8002196:	d100      	bne.n	800219a <__aeabi_dsub+0x45e>
 8002198:	e15e      	b.n	8002458 <__aeabi_dsub+0x71c>
 800219a:	4666      	mov	r6, ip
 800219c:	2f38      	cmp	r7, #56	@ 0x38
 800219e:	dc00      	bgt.n	80021a2 <__aeabi_dsub+0x466>
 80021a0:	e0b4      	b.n	800230c <__aeabi_dsub+0x5d0>
 80021a2:	2001      	movs	r0, #1
 80021a4:	1a17      	subs	r7, r2, r0
 80021a6:	42ba      	cmp	r2, r7
 80021a8:	4192      	sbcs	r2, r2
 80021aa:	465b      	mov	r3, fp
 80021ac:	4252      	negs	r2, r2
 80021ae:	464d      	mov	r5, r9
 80021b0:	1a9c      	subs	r4, r3, r2
 80021b2:	e620      	b.n	8001df6 <__aeabi_dsub+0xba>
 80021b4:	0767      	lsls	r7, r4, #29
 80021b6:	08c0      	lsrs	r0, r0, #3
 80021b8:	4307      	orrs	r7, r0
 80021ba:	08e5      	lsrs	r5, r4, #3
 80021bc:	e6ba      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80021be:	001f      	movs	r7, r3
 80021c0:	4659      	mov	r1, fp
 80021c2:	3f20      	subs	r7, #32
 80021c4:	40f9      	lsrs	r1, r7
 80021c6:	000f      	movs	r7, r1
 80021c8:	2b20      	cmp	r3, #32
 80021ca:	d005      	beq.n	80021d8 <__aeabi_dsub+0x49c>
 80021cc:	2140      	movs	r1, #64	@ 0x40
 80021ce:	1acb      	subs	r3, r1, r3
 80021d0:	4659      	mov	r1, fp
 80021d2:	4099      	lsls	r1, r3
 80021d4:	430a      	orrs	r2, r1
 80021d6:	4692      	mov	sl, r2
 80021d8:	4653      	mov	r3, sl
 80021da:	1e5a      	subs	r2, r3, #1
 80021dc:	4193      	sbcs	r3, r2
 80021de:	431f      	orrs	r7, r3
 80021e0:	e604      	b.n	8001dec <__aeabi_dsub+0xb0>
 80021e2:	1aeb      	subs	r3, r5, r3
 80021e4:	4d9b      	ldr	r5, [pc, #620]	@ (8002454 <__aeabi_dsub+0x718>)
 80021e6:	4015      	ands	r5, r2
 80021e8:	076f      	lsls	r7, r5, #29
 80021ea:	08ed      	lsrs	r5, r5, #3
 80021ec:	032c      	lsls	r4, r5, #12
 80021ee:	055d      	lsls	r5, r3, #21
 80021f0:	0b24      	lsrs	r4, r4, #12
 80021f2:	0d6d      	lsrs	r5, r5, #21
 80021f4:	e736      	b.n	8002064 <__aeabi_dsub+0x328>
 80021f6:	4d95      	ldr	r5, [pc, #596]	@ (800244c <__aeabi_dsub+0x710>)
 80021f8:	42ab      	cmp	r3, r5
 80021fa:	d100      	bne.n	80021fe <__aeabi_dsub+0x4c2>
 80021fc:	e0d6      	b.n	80023ac <__aeabi_dsub+0x670>
 80021fe:	1882      	adds	r2, r0, r2
 8002200:	0021      	movs	r1, r4
 8002202:	4282      	cmp	r2, r0
 8002204:	4180      	sbcs	r0, r0
 8002206:	4459      	add	r1, fp
 8002208:	4240      	negs	r0, r0
 800220a:	1808      	adds	r0, r1, r0
 800220c:	07c7      	lsls	r7, r0, #31
 800220e:	0852      	lsrs	r2, r2, #1
 8002210:	4317      	orrs	r7, r2
 8002212:	0844      	lsrs	r4, r0, #1
 8002214:	0752      	lsls	r2, r2, #29
 8002216:	d400      	bmi.n	800221a <__aeabi_dsub+0x4de>
 8002218:	e185      	b.n	8002526 <__aeabi_dsub+0x7ea>
 800221a:	220f      	movs	r2, #15
 800221c:	001d      	movs	r5, r3
 800221e:	403a      	ands	r2, r7
 8002220:	2a04      	cmp	r2, #4
 8002222:	d000      	beq.n	8002226 <__aeabi_dsub+0x4ea>
 8002224:	e61a      	b.n	8001e5c <__aeabi_dsub+0x120>
 8002226:	08ff      	lsrs	r7, r7, #3
 8002228:	0764      	lsls	r4, r4, #29
 800222a:	4327      	orrs	r7, r4
 800222c:	0905      	lsrs	r5, r0, #4
 800222e:	e7dd      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002230:	465b      	mov	r3, fp
 8002232:	08d2      	lsrs	r2, r2, #3
 8002234:	075f      	lsls	r7, r3, #29
 8002236:	4317      	orrs	r7, r2
 8002238:	08dd      	lsrs	r5, r3, #3
 800223a:	e67b      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800223c:	2700      	movs	r7, #0
 800223e:	2400      	movs	r4, #0
 8002240:	e710      	b.n	8002064 <__aeabi_dsub+0x328>
 8002242:	2b00      	cmp	r3, #0
 8002244:	d000      	beq.n	8002248 <__aeabi_dsub+0x50c>
 8002246:	e0d6      	b.n	80023f6 <__aeabi_dsub+0x6ba>
 8002248:	2900      	cmp	r1, #0
 800224a:	d000      	beq.n	800224e <__aeabi_dsub+0x512>
 800224c:	e12f      	b.n	80024ae <__aeabi_dsub+0x772>
 800224e:	2480      	movs	r4, #128	@ 0x80
 8002250:	2600      	movs	r6, #0
 8002252:	4d7e      	ldr	r5, [pc, #504]	@ (800244c <__aeabi_dsub+0x710>)
 8002254:	0324      	lsls	r4, r4, #12
 8002256:	e705      	b.n	8002064 <__aeabi_dsub+0x328>
 8002258:	4666      	mov	r6, ip
 800225a:	465c      	mov	r4, fp
 800225c:	08d0      	lsrs	r0, r2, #3
 800225e:	e717      	b.n	8002090 <__aeabi_dsub+0x354>
 8002260:	465b      	mov	r3, fp
 8002262:	1a17      	subs	r7, r2, r0
 8002264:	42ba      	cmp	r2, r7
 8002266:	4192      	sbcs	r2, r2
 8002268:	1b1c      	subs	r4, r3, r4
 800226a:	2601      	movs	r6, #1
 800226c:	4663      	mov	r3, ip
 800226e:	4252      	negs	r2, r2
 8002270:	1aa4      	subs	r4, r4, r2
 8002272:	401e      	ands	r6, r3
 8002274:	e5c4      	b.n	8001e00 <__aeabi_dsub+0xc4>
 8002276:	1883      	adds	r3, r0, r2
 8002278:	4283      	cmp	r3, r0
 800227a:	4180      	sbcs	r0, r0
 800227c:	445c      	add	r4, fp
 800227e:	4240      	negs	r0, r0
 8002280:	1825      	adds	r5, r4, r0
 8002282:	022a      	lsls	r2, r5, #8
 8002284:	d400      	bmi.n	8002288 <__aeabi_dsub+0x54c>
 8002286:	e0da      	b.n	800243e <__aeabi_dsub+0x702>
 8002288:	4a72      	ldr	r2, [pc, #456]	@ (8002454 <__aeabi_dsub+0x718>)
 800228a:	085b      	lsrs	r3, r3, #1
 800228c:	4015      	ands	r5, r2
 800228e:	07ea      	lsls	r2, r5, #31
 8002290:	431a      	orrs	r2, r3
 8002292:	0869      	lsrs	r1, r5, #1
 8002294:	075b      	lsls	r3, r3, #29
 8002296:	d400      	bmi.n	800229a <__aeabi_dsub+0x55e>
 8002298:	e14a      	b.n	8002530 <__aeabi_dsub+0x7f4>
 800229a:	230f      	movs	r3, #15
 800229c:	4013      	ands	r3, r2
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d100      	bne.n	80022a4 <__aeabi_dsub+0x568>
 80022a2:	e0fc      	b.n	800249e <__aeabi_dsub+0x762>
 80022a4:	1d17      	adds	r7, r2, #4
 80022a6:	4297      	cmp	r7, r2
 80022a8:	41a4      	sbcs	r4, r4
 80022aa:	4264      	negs	r4, r4
 80022ac:	2502      	movs	r5, #2
 80022ae:	1864      	adds	r4, r4, r1
 80022b0:	e6ec      	b.n	800208c <__aeabi_dsub+0x350>
 80022b2:	4647      	mov	r7, r8
 80022b4:	001c      	movs	r4, r3
 80022b6:	431f      	orrs	r7, r3
 80022b8:	d000      	beq.n	80022bc <__aeabi_dsub+0x580>
 80022ba:	e743      	b.n	8002144 <__aeabi_dsub+0x408>
 80022bc:	2600      	movs	r6, #0
 80022be:	2500      	movs	r5, #0
 80022c0:	2400      	movs	r4, #0
 80022c2:	e6cf      	b.n	8002064 <__aeabi_dsub+0x328>
 80022c4:	08c0      	lsrs	r0, r0, #3
 80022c6:	0767      	lsls	r7, r4, #29
 80022c8:	4307      	orrs	r7, r0
 80022ca:	08e5      	lsrs	r5, r4, #3
 80022cc:	e632      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80022ce:	1a87      	subs	r7, r0, r2
 80022d0:	465b      	mov	r3, fp
 80022d2:	42b8      	cmp	r0, r7
 80022d4:	4180      	sbcs	r0, r0
 80022d6:	1ae4      	subs	r4, r4, r3
 80022d8:	4240      	negs	r0, r0
 80022da:	1a24      	subs	r4, r4, r0
 80022dc:	0223      	lsls	r3, r4, #8
 80022de:	d428      	bmi.n	8002332 <__aeabi_dsub+0x5f6>
 80022e0:	0763      	lsls	r3, r4, #29
 80022e2:	08ff      	lsrs	r7, r7, #3
 80022e4:	431f      	orrs	r7, r3
 80022e6:	08e5      	lsrs	r5, r4, #3
 80022e8:	2301      	movs	r3, #1
 80022ea:	e77f      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x5b6>
 80022f0:	e673      	b.n	8001fda <__aeabi_dsub+0x29e>
 80022f2:	464b      	mov	r3, r9
 80022f4:	1b5f      	subs	r7, r3, r5
 80022f6:	003b      	movs	r3, r7
 80022f8:	2d00      	cmp	r5, #0
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x5c2>
 80022fc:	e742      	b.n	8002184 <__aeabi_dsub+0x448>
 80022fe:	2f38      	cmp	r7, #56	@ 0x38
 8002300:	dd00      	ble.n	8002304 <__aeabi_dsub+0x5c8>
 8002302:	e0ec      	b.n	80024de <__aeabi_dsub+0x7a2>
 8002304:	2380      	movs	r3, #128	@ 0x80
 8002306:	000e      	movs	r6, r1
 8002308:	041b      	lsls	r3, r3, #16
 800230a:	431c      	orrs	r4, r3
 800230c:	2f1f      	cmp	r7, #31
 800230e:	dc25      	bgt.n	800235c <__aeabi_dsub+0x620>
 8002310:	2520      	movs	r5, #32
 8002312:	0023      	movs	r3, r4
 8002314:	1bed      	subs	r5, r5, r7
 8002316:	0001      	movs	r1, r0
 8002318:	40a8      	lsls	r0, r5
 800231a:	40ab      	lsls	r3, r5
 800231c:	40f9      	lsrs	r1, r7
 800231e:	1e45      	subs	r5, r0, #1
 8002320:	41a8      	sbcs	r0, r5
 8002322:	430b      	orrs	r3, r1
 8002324:	40fc      	lsrs	r4, r7
 8002326:	4318      	orrs	r0, r3
 8002328:	465b      	mov	r3, fp
 800232a:	1b1b      	subs	r3, r3, r4
 800232c:	469b      	mov	fp, r3
 800232e:	e739      	b.n	80021a4 <__aeabi_dsub+0x468>
 8002330:	4666      	mov	r6, ip
 8002332:	2501      	movs	r5, #1
 8002334:	e562      	b.n	8001dfc <__aeabi_dsub+0xc0>
 8002336:	001f      	movs	r7, r3
 8002338:	4659      	mov	r1, fp
 800233a:	3f20      	subs	r7, #32
 800233c:	40f9      	lsrs	r1, r7
 800233e:	468c      	mov	ip, r1
 8002340:	2b20      	cmp	r3, #32
 8002342:	d005      	beq.n	8002350 <__aeabi_dsub+0x614>
 8002344:	2740      	movs	r7, #64	@ 0x40
 8002346:	4659      	mov	r1, fp
 8002348:	1afb      	subs	r3, r7, r3
 800234a:	4099      	lsls	r1, r3
 800234c:	430a      	orrs	r2, r1
 800234e:	4692      	mov	sl, r2
 8002350:	4657      	mov	r7, sl
 8002352:	1e7b      	subs	r3, r7, #1
 8002354:	419f      	sbcs	r7, r3
 8002356:	4663      	mov	r3, ip
 8002358:	431f      	orrs	r7, r3
 800235a:	e5c1      	b.n	8001ee0 <__aeabi_dsub+0x1a4>
 800235c:	003b      	movs	r3, r7
 800235e:	0025      	movs	r5, r4
 8002360:	3b20      	subs	r3, #32
 8002362:	40dd      	lsrs	r5, r3
 8002364:	2f20      	cmp	r7, #32
 8002366:	d004      	beq.n	8002372 <__aeabi_dsub+0x636>
 8002368:	2340      	movs	r3, #64	@ 0x40
 800236a:	1bdb      	subs	r3, r3, r7
 800236c:	409c      	lsls	r4, r3
 800236e:	4320      	orrs	r0, r4
 8002370:	4680      	mov	r8, r0
 8002372:	4640      	mov	r0, r8
 8002374:	1e43      	subs	r3, r0, #1
 8002376:	4198      	sbcs	r0, r3
 8002378:	4328      	orrs	r0, r5
 800237a:	e713      	b.n	80021a4 <__aeabi_dsub+0x468>
 800237c:	2900      	cmp	r1, #0
 800237e:	d09d      	beq.n	80022bc <__aeabi_dsub+0x580>
 8002380:	2601      	movs	r6, #1
 8002382:	4663      	mov	r3, ip
 8002384:	465c      	mov	r4, fp
 8002386:	4690      	mov	r8, r2
 8002388:	401e      	ands	r6, r3
 800238a:	e6db      	b.n	8002144 <__aeabi_dsub+0x408>
 800238c:	1a17      	subs	r7, r2, r0
 800238e:	465b      	mov	r3, fp
 8002390:	42ba      	cmp	r2, r7
 8002392:	4192      	sbcs	r2, r2
 8002394:	1b1c      	subs	r4, r3, r4
 8002396:	4252      	negs	r2, r2
 8002398:	1aa4      	subs	r4, r4, r2
 800239a:	0223      	lsls	r3, r4, #8
 800239c:	d4c8      	bmi.n	8002330 <__aeabi_dsub+0x5f4>
 800239e:	0763      	lsls	r3, r4, #29
 80023a0:	08ff      	lsrs	r7, r7, #3
 80023a2:	431f      	orrs	r7, r3
 80023a4:	4666      	mov	r6, ip
 80023a6:	2301      	movs	r3, #1
 80023a8:	08e5      	lsrs	r5, r4, #3
 80023aa:	e71f      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80023ac:	001d      	movs	r5, r3
 80023ae:	2400      	movs	r4, #0
 80023b0:	2700      	movs	r7, #0
 80023b2:	e657      	b.n	8002064 <__aeabi_dsub+0x328>
 80023b4:	465c      	mov	r4, fp
 80023b6:	08d0      	lsrs	r0, r2, #3
 80023b8:	e66a      	b.n	8002090 <__aeabi_dsub+0x354>
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d100      	bne.n	80023c0 <__aeabi_dsub+0x684>
 80023be:	e737      	b.n	8002230 <__aeabi_dsub+0x4f4>
 80023c0:	4653      	mov	r3, sl
 80023c2:	08c0      	lsrs	r0, r0, #3
 80023c4:	0767      	lsls	r7, r4, #29
 80023c6:	4307      	orrs	r7, r0
 80023c8:	08e5      	lsrs	r5, r4, #3
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d100      	bne.n	80023d0 <__aeabi_dsub+0x694>
 80023ce:	e5b1      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	031b      	lsls	r3, r3, #12
 80023d4:	421d      	tst	r5, r3
 80023d6:	d008      	beq.n	80023ea <__aeabi_dsub+0x6ae>
 80023d8:	4659      	mov	r1, fp
 80023da:	08c8      	lsrs	r0, r1, #3
 80023dc:	4218      	tst	r0, r3
 80023de:	d104      	bne.n	80023ea <__aeabi_dsub+0x6ae>
 80023e0:	08d2      	lsrs	r2, r2, #3
 80023e2:	0749      	lsls	r1, r1, #29
 80023e4:	430a      	orrs	r2, r1
 80023e6:	0017      	movs	r7, r2
 80023e8:	0005      	movs	r5, r0
 80023ea:	0f7b      	lsrs	r3, r7, #29
 80023ec:	00ff      	lsls	r7, r7, #3
 80023ee:	08ff      	lsrs	r7, r7, #3
 80023f0:	075b      	lsls	r3, r3, #29
 80023f2:	431f      	orrs	r7, r3
 80023f4:	e59e      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80023f6:	08c0      	lsrs	r0, r0, #3
 80023f8:	0763      	lsls	r3, r4, #29
 80023fa:	4318      	orrs	r0, r3
 80023fc:	08e5      	lsrs	r5, r4, #3
 80023fe:	2900      	cmp	r1, #0
 8002400:	d053      	beq.n	80024aa <__aeabi_dsub+0x76e>
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	031b      	lsls	r3, r3, #12
 8002406:	421d      	tst	r5, r3
 8002408:	d00a      	beq.n	8002420 <__aeabi_dsub+0x6e4>
 800240a:	4659      	mov	r1, fp
 800240c:	08cc      	lsrs	r4, r1, #3
 800240e:	421c      	tst	r4, r3
 8002410:	d106      	bne.n	8002420 <__aeabi_dsub+0x6e4>
 8002412:	2601      	movs	r6, #1
 8002414:	4663      	mov	r3, ip
 8002416:	0025      	movs	r5, r4
 8002418:	08d0      	lsrs	r0, r2, #3
 800241a:	0749      	lsls	r1, r1, #29
 800241c:	4308      	orrs	r0, r1
 800241e:	401e      	ands	r6, r3
 8002420:	0f47      	lsrs	r7, r0, #29
 8002422:	00c0      	lsls	r0, r0, #3
 8002424:	08c0      	lsrs	r0, r0, #3
 8002426:	077f      	lsls	r7, r7, #29
 8002428:	4307      	orrs	r7, r0
 800242a:	e583      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 800242c:	1883      	adds	r3, r0, r2
 800242e:	4293      	cmp	r3, r2
 8002430:	4192      	sbcs	r2, r2
 8002432:	445c      	add	r4, fp
 8002434:	4252      	negs	r2, r2
 8002436:	18a5      	adds	r5, r4, r2
 8002438:	022a      	lsls	r2, r5, #8
 800243a:	d500      	bpl.n	800243e <__aeabi_dsub+0x702>
 800243c:	e724      	b.n	8002288 <__aeabi_dsub+0x54c>
 800243e:	076f      	lsls	r7, r5, #29
 8002440:	08db      	lsrs	r3, r3, #3
 8002442:	431f      	orrs	r7, r3
 8002444:	08ed      	lsrs	r5, r5, #3
 8002446:	2301      	movs	r3, #1
 8002448:	e6d0      	b.n	80021ec <__aeabi_dsub+0x4b0>
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	000007ff 	.word	0x000007ff
 8002450:	000007fe 	.word	0x000007fe
 8002454:	ff7fffff 	.word	0xff7fffff
 8002458:	465b      	mov	r3, fp
 800245a:	08d2      	lsrs	r2, r2, #3
 800245c:	075f      	lsls	r7, r3, #29
 800245e:	4666      	mov	r6, ip
 8002460:	4317      	orrs	r7, r2
 8002462:	08dd      	lsrs	r5, r3, #3
 8002464:	e566      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 8002466:	0025      	movs	r5, r4
 8002468:	3b20      	subs	r3, #32
 800246a:	40dd      	lsrs	r5, r3
 800246c:	4663      	mov	r3, ip
 800246e:	2b20      	cmp	r3, #32
 8002470:	d005      	beq.n	800247e <__aeabi_dsub+0x742>
 8002472:	2340      	movs	r3, #64	@ 0x40
 8002474:	4661      	mov	r1, ip
 8002476:	1a5b      	subs	r3, r3, r1
 8002478:	409c      	lsls	r4, r3
 800247a:	4320      	orrs	r0, r4
 800247c:	4680      	mov	r8, r0
 800247e:	4647      	mov	r7, r8
 8002480:	1e7b      	subs	r3, r7, #1
 8002482:	419f      	sbcs	r7, r3
 8002484:	432f      	orrs	r7, r5
 8002486:	e5a0      	b.n	8001fca <__aeabi_dsub+0x28e>
 8002488:	2120      	movs	r1, #32
 800248a:	2700      	movs	r7, #0
 800248c:	1a09      	subs	r1, r1, r0
 800248e:	e4d2      	b.n	8001e36 <__aeabi_dsub+0xfa>
 8002490:	2f00      	cmp	r7, #0
 8002492:	d100      	bne.n	8002496 <__aeabi_dsub+0x75a>
 8002494:	e713      	b.n	80022be <__aeabi_dsub+0x582>
 8002496:	465c      	mov	r4, fp
 8002498:	0017      	movs	r7, r2
 800249a:	2500      	movs	r5, #0
 800249c:	e5f6      	b.n	800208c <__aeabi_dsub+0x350>
 800249e:	08d7      	lsrs	r7, r2, #3
 80024a0:	0749      	lsls	r1, r1, #29
 80024a2:	2302      	movs	r3, #2
 80024a4:	430f      	orrs	r7, r1
 80024a6:	092d      	lsrs	r5, r5, #4
 80024a8:	e6a0      	b.n	80021ec <__aeabi_dsub+0x4b0>
 80024aa:	0007      	movs	r7, r0
 80024ac:	e542      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024ae:	465b      	mov	r3, fp
 80024b0:	2601      	movs	r6, #1
 80024b2:	075f      	lsls	r7, r3, #29
 80024b4:	08dd      	lsrs	r5, r3, #3
 80024b6:	4663      	mov	r3, ip
 80024b8:	08d2      	lsrs	r2, r2, #3
 80024ba:	4317      	orrs	r7, r2
 80024bc:	401e      	ands	r6, r3
 80024be:	e539      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024c0:	465b      	mov	r3, fp
 80024c2:	08d2      	lsrs	r2, r2, #3
 80024c4:	075f      	lsls	r7, r3, #29
 80024c6:	4317      	orrs	r7, r2
 80024c8:	08dd      	lsrs	r5, r3, #3
 80024ca:	e533      	b.n	8001f34 <__aeabi_dsub+0x1f8>
 80024cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002548 <__aeabi_dsub+0x80c>)
 80024ce:	08db      	lsrs	r3, r3, #3
 80024d0:	4022      	ands	r2, r4
 80024d2:	0757      	lsls	r7, r2, #29
 80024d4:	0252      	lsls	r2, r2, #9
 80024d6:	2501      	movs	r5, #1
 80024d8:	431f      	orrs	r7, r3
 80024da:	0b14      	lsrs	r4, r2, #12
 80024dc:	e5c2      	b.n	8002064 <__aeabi_dsub+0x328>
 80024de:	000e      	movs	r6, r1
 80024e0:	2001      	movs	r0, #1
 80024e2:	e65f      	b.n	80021a4 <__aeabi_dsub+0x468>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00d      	beq.n	8002504 <__aeabi_dsub+0x7c8>
 80024e8:	464b      	mov	r3, r9
 80024ea:	1b5b      	subs	r3, r3, r5
 80024ec:	469c      	mov	ip, r3
 80024ee:	2d00      	cmp	r5, #0
 80024f0:	d100      	bne.n	80024f4 <__aeabi_dsub+0x7b8>
 80024f2:	e548      	b.n	8001f86 <__aeabi_dsub+0x24a>
 80024f4:	2701      	movs	r7, #1
 80024f6:	2b38      	cmp	r3, #56	@ 0x38
 80024f8:	dd00      	ble.n	80024fc <__aeabi_dsub+0x7c0>
 80024fa:	e566      	b.n	8001fca <__aeabi_dsub+0x28e>
 80024fc:	2380      	movs	r3, #128	@ 0x80
 80024fe:	041b      	lsls	r3, r3, #16
 8002500:	431c      	orrs	r4, r3
 8002502:	e550      	b.n	8001fa6 <__aeabi_dsub+0x26a>
 8002504:	1c6b      	adds	r3, r5, #1
 8002506:	4d11      	ldr	r5, [pc, #68]	@ (800254c <__aeabi_dsub+0x810>)
 8002508:	422b      	tst	r3, r5
 800250a:	d000      	beq.n	800250e <__aeabi_dsub+0x7d2>
 800250c:	e673      	b.n	80021f6 <__aeabi_dsub+0x4ba>
 800250e:	4659      	mov	r1, fp
 8002510:	0023      	movs	r3, r4
 8002512:	4311      	orrs	r1, r2
 8002514:	468a      	mov	sl, r1
 8002516:	4303      	orrs	r3, r0
 8002518:	e600      	b.n	800211c <__aeabi_dsub+0x3e0>
 800251a:	0767      	lsls	r7, r4, #29
 800251c:	08c0      	lsrs	r0, r0, #3
 800251e:	2300      	movs	r3, #0
 8002520:	4307      	orrs	r7, r0
 8002522:	08e5      	lsrs	r5, r4, #3
 8002524:	e662      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002526:	0764      	lsls	r4, r4, #29
 8002528:	08ff      	lsrs	r7, r7, #3
 800252a:	4327      	orrs	r7, r4
 800252c:	0905      	lsrs	r5, r0, #4
 800252e:	e65d      	b.n	80021ec <__aeabi_dsub+0x4b0>
 8002530:	08d2      	lsrs	r2, r2, #3
 8002532:	0749      	lsls	r1, r1, #29
 8002534:	4311      	orrs	r1, r2
 8002536:	000f      	movs	r7, r1
 8002538:	2302      	movs	r3, #2
 800253a:	092d      	lsrs	r5, r5, #4
 800253c:	e656      	b.n	80021ec <__aeabi_dsub+0x4b0>
 800253e:	0007      	movs	r7, r0
 8002540:	e5a4      	b.n	800208c <__aeabi_dsub+0x350>
 8002542:	0038      	movs	r0, r7
 8002544:	e48f      	b.n	8001e66 <__aeabi_dsub+0x12a>
 8002546:	46c0      	nop			@ (mov r8, r8)
 8002548:	ff7fffff 	.word	0xff7fffff
 800254c:	000007fe 	.word	0x000007fe

08002550 <__aeabi_dcmpun>:
 8002550:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002552:	46c6      	mov	lr, r8
 8002554:	031e      	lsls	r6, r3, #12
 8002556:	0b36      	lsrs	r6, r6, #12
 8002558:	46b0      	mov	r8, r6
 800255a:	4e0d      	ldr	r6, [pc, #52]	@ (8002590 <__aeabi_dcmpun+0x40>)
 800255c:	030c      	lsls	r4, r1, #12
 800255e:	004d      	lsls	r5, r1, #1
 8002560:	005f      	lsls	r7, r3, #1
 8002562:	b500      	push	{lr}
 8002564:	0b24      	lsrs	r4, r4, #12
 8002566:	0d6d      	lsrs	r5, r5, #21
 8002568:	0d7f      	lsrs	r7, r7, #21
 800256a:	42b5      	cmp	r5, r6
 800256c:	d00b      	beq.n	8002586 <__aeabi_dcmpun+0x36>
 800256e:	4908      	ldr	r1, [pc, #32]	@ (8002590 <__aeabi_dcmpun+0x40>)
 8002570:	2000      	movs	r0, #0
 8002572:	428f      	cmp	r7, r1
 8002574:	d104      	bne.n	8002580 <__aeabi_dcmpun+0x30>
 8002576:	4646      	mov	r6, r8
 8002578:	4316      	orrs	r6, r2
 800257a:	0030      	movs	r0, r6
 800257c:	1e43      	subs	r3, r0, #1
 800257e:	4198      	sbcs	r0, r3
 8002580:	bc80      	pop	{r7}
 8002582:	46b8      	mov	r8, r7
 8002584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002586:	4304      	orrs	r4, r0
 8002588:	2001      	movs	r0, #1
 800258a:	2c00      	cmp	r4, #0
 800258c:	d1f8      	bne.n	8002580 <__aeabi_dcmpun+0x30>
 800258e:	e7ee      	b.n	800256e <__aeabi_dcmpun+0x1e>
 8002590:	000007ff 	.word	0x000007ff

08002594 <__aeabi_d2iz>:
 8002594:	000b      	movs	r3, r1
 8002596:	0002      	movs	r2, r0
 8002598:	b570      	push	{r4, r5, r6, lr}
 800259a:	4d16      	ldr	r5, [pc, #88]	@ (80025f4 <__aeabi_d2iz+0x60>)
 800259c:	030c      	lsls	r4, r1, #12
 800259e:	b082      	sub	sp, #8
 80025a0:	0049      	lsls	r1, r1, #1
 80025a2:	2000      	movs	r0, #0
 80025a4:	9200      	str	r2, [sp, #0]
 80025a6:	9301      	str	r3, [sp, #4]
 80025a8:	0b24      	lsrs	r4, r4, #12
 80025aa:	0d49      	lsrs	r1, r1, #21
 80025ac:	0fde      	lsrs	r6, r3, #31
 80025ae:	42a9      	cmp	r1, r5
 80025b0:	dd04      	ble.n	80025bc <__aeabi_d2iz+0x28>
 80025b2:	4811      	ldr	r0, [pc, #68]	@ (80025f8 <__aeabi_d2iz+0x64>)
 80025b4:	4281      	cmp	r1, r0
 80025b6:	dd03      	ble.n	80025c0 <__aeabi_d2iz+0x2c>
 80025b8:	4b10      	ldr	r3, [pc, #64]	@ (80025fc <__aeabi_d2iz+0x68>)
 80025ba:	18f0      	adds	r0, r6, r3
 80025bc:	b002      	add	sp, #8
 80025be:	bd70      	pop	{r4, r5, r6, pc}
 80025c0:	2080      	movs	r0, #128	@ 0x80
 80025c2:	0340      	lsls	r0, r0, #13
 80025c4:	4320      	orrs	r0, r4
 80025c6:	4c0e      	ldr	r4, [pc, #56]	@ (8002600 <__aeabi_d2iz+0x6c>)
 80025c8:	1a64      	subs	r4, r4, r1
 80025ca:	2c1f      	cmp	r4, #31
 80025cc:	dd08      	ble.n	80025e0 <__aeabi_d2iz+0x4c>
 80025ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002604 <__aeabi_d2iz+0x70>)
 80025d0:	1a5b      	subs	r3, r3, r1
 80025d2:	40d8      	lsrs	r0, r3
 80025d4:	0003      	movs	r3, r0
 80025d6:	4258      	negs	r0, r3
 80025d8:	2e00      	cmp	r6, #0
 80025da:	d1ef      	bne.n	80025bc <__aeabi_d2iz+0x28>
 80025dc:	0018      	movs	r0, r3
 80025de:	e7ed      	b.n	80025bc <__aeabi_d2iz+0x28>
 80025e0:	4b09      	ldr	r3, [pc, #36]	@ (8002608 <__aeabi_d2iz+0x74>)
 80025e2:	9a00      	ldr	r2, [sp, #0]
 80025e4:	469c      	mov	ip, r3
 80025e6:	0003      	movs	r3, r0
 80025e8:	4461      	add	r1, ip
 80025ea:	408b      	lsls	r3, r1
 80025ec:	40e2      	lsrs	r2, r4
 80025ee:	4313      	orrs	r3, r2
 80025f0:	e7f1      	b.n	80025d6 <__aeabi_d2iz+0x42>
 80025f2:	46c0      	nop			@ (mov r8, r8)
 80025f4:	000003fe 	.word	0x000003fe
 80025f8:	0000041d 	.word	0x0000041d
 80025fc:	7fffffff 	.word	0x7fffffff
 8002600:	00000433 	.word	0x00000433
 8002604:	00000413 	.word	0x00000413
 8002608:	fffffbed 	.word	0xfffffbed

0800260c <__aeabi_i2d>:
 800260c:	b570      	push	{r4, r5, r6, lr}
 800260e:	2800      	cmp	r0, #0
 8002610:	d016      	beq.n	8002640 <__aeabi_i2d+0x34>
 8002612:	17c3      	asrs	r3, r0, #31
 8002614:	18c5      	adds	r5, r0, r3
 8002616:	405d      	eors	r5, r3
 8002618:	0fc4      	lsrs	r4, r0, #31
 800261a:	0028      	movs	r0, r5
 800261c:	f000 f912 	bl	8002844 <__clzsi2>
 8002620:	4b10      	ldr	r3, [pc, #64]	@ (8002664 <__aeabi_i2d+0x58>)
 8002622:	1a1b      	subs	r3, r3, r0
 8002624:	055b      	lsls	r3, r3, #21
 8002626:	0d5b      	lsrs	r3, r3, #21
 8002628:	280a      	cmp	r0, #10
 800262a:	dc14      	bgt.n	8002656 <__aeabi_i2d+0x4a>
 800262c:	0002      	movs	r2, r0
 800262e:	002e      	movs	r6, r5
 8002630:	3215      	adds	r2, #21
 8002632:	4096      	lsls	r6, r2
 8002634:	220b      	movs	r2, #11
 8002636:	1a12      	subs	r2, r2, r0
 8002638:	40d5      	lsrs	r5, r2
 800263a:	032d      	lsls	r5, r5, #12
 800263c:	0b2d      	lsrs	r5, r5, #12
 800263e:	e003      	b.n	8002648 <__aeabi_i2d+0x3c>
 8002640:	2400      	movs	r4, #0
 8002642:	2300      	movs	r3, #0
 8002644:	2500      	movs	r5, #0
 8002646:	2600      	movs	r6, #0
 8002648:	051b      	lsls	r3, r3, #20
 800264a:	432b      	orrs	r3, r5
 800264c:	07e4      	lsls	r4, r4, #31
 800264e:	4323      	orrs	r3, r4
 8002650:	0030      	movs	r0, r6
 8002652:	0019      	movs	r1, r3
 8002654:	bd70      	pop	{r4, r5, r6, pc}
 8002656:	380b      	subs	r0, #11
 8002658:	4085      	lsls	r5, r0
 800265a:	032d      	lsls	r5, r5, #12
 800265c:	2600      	movs	r6, #0
 800265e:	0b2d      	lsrs	r5, r5, #12
 8002660:	e7f2      	b.n	8002648 <__aeabi_i2d+0x3c>
 8002662:	46c0      	nop			@ (mov r8, r8)
 8002664:	0000041e 	.word	0x0000041e

08002668 <__aeabi_ui2d>:
 8002668:	b510      	push	{r4, lr}
 800266a:	1e04      	subs	r4, r0, #0
 800266c:	d010      	beq.n	8002690 <__aeabi_ui2d+0x28>
 800266e:	f000 f8e9 	bl	8002844 <__clzsi2>
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <__aeabi_ui2d+0x44>)
 8002674:	1a1b      	subs	r3, r3, r0
 8002676:	055b      	lsls	r3, r3, #21
 8002678:	0d5b      	lsrs	r3, r3, #21
 800267a:	280a      	cmp	r0, #10
 800267c:	dc0f      	bgt.n	800269e <__aeabi_ui2d+0x36>
 800267e:	220b      	movs	r2, #11
 8002680:	0021      	movs	r1, r4
 8002682:	1a12      	subs	r2, r2, r0
 8002684:	40d1      	lsrs	r1, r2
 8002686:	3015      	adds	r0, #21
 8002688:	030a      	lsls	r2, r1, #12
 800268a:	4084      	lsls	r4, r0
 800268c:	0b12      	lsrs	r2, r2, #12
 800268e:	e001      	b.n	8002694 <__aeabi_ui2d+0x2c>
 8002690:	2300      	movs	r3, #0
 8002692:	2200      	movs	r2, #0
 8002694:	051b      	lsls	r3, r3, #20
 8002696:	4313      	orrs	r3, r2
 8002698:	0020      	movs	r0, r4
 800269a:	0019      	movs	r1, r3
 800269c:	bd10      	pop	{r4, pc}
 800269e:	0022      	movs	r2, r4
 80026a0:	380b      	subs	r0, #11
 80026a2:	4082      	lsls	r2, r0
 80026a4:	0312      	lsls	r2, r2, #12
 80026a6:	2400      	movs	r4, #0
 80026a8:	0b12      	lsrs	r2, r2, #12
 80026aa:	e7f3      	b.n	8002694 <__aeabi_ui2d+0x2c>
 80026ac:	0000041e 	.word	0x0000041e

080026b0 <__aeabi_f2d>:
 80026b0:	b570      	push	{r4, r5, r6, lr}
 80026b2:	0242      	lsls	r2, r0, #9
 80026b4:	0043      	lsls	r3, r0, #1
 80026b6:	0fc4      	lsrs	r4, r0, #31
 80026b8:	20fe      	movs	r0, #254	@ 0xfe
 80026ba:	0e1b      	lsrs	r3, r3, #24
 80026bc:	1c59      	adds	r1, r3, #1
 80026be:	0a55      	lsrs	r5, r2, #9
 80026c0:	4208      	tst	r0, r1
 80026c2:	d00c      	beq.n	80026de <__aeabi_f2d+0x2e>
 80026c4:	21e0      	movs	r1, #224	@ 0xe0
 80026c6:	0089      	lsls	r1, r1, #2
 80026c8:	468c      	mov	ip, r1
 80026ca:	076d      	lsls	r5, r5, #29
 80026cc:	0b12      	lsrs	r2, r2, #12
 80026ce:	4463      	add	r3, ip
 80026d0:	051b      	lsls	r3, r3, #20
 80026d2:	4313      	orrs	r3, r2
 80026d4:	07e4      	lsls	r4, r4, #31
 80026d6:	4323      	orrs	r3, r4
 80026d8:	0028      	movs	r0, r5
 80026da:	0019      	movs	r1, r3
 80026dc:	bd70      	pop	{r4, r5, r6, pc}
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d114      	bne.n	800270c <__aeabi_f2d+0x5c>
 80026e2:	2d00      	cmp	r5, #0
 80026e4:	d01b      	beq.n	800271e <__aeabi_f2d+0x6e>
 80026e6:	0028      	movs	r0, r5
 80026e8:	f000 f8ac 	bl	8002844 <__clzsi2>
 80026ec:	280a      	cmp	r0, #10
 80026ee:	dc1c      	bgt.n	800272a <__aeabi_f2d+0x7a>
 80026f0:	230b      	movs	r3, #11
 80026f2:	002a      	movs	r2, r5
 80026f4:	1a1b      	subs	r3, r3, r0
 80026f6:	40da      	lsrs	r2, r3
 80026f8:	0003      	movs	r3, r0
 80026fa:	3315      	adds	r3, #21
 80026fc:	409d      	lsls	r5, r3
 80026fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002738 <__aeabi_f2d+0x88>)
 8002700:	0312      	lsls	r2, r2, #12
 8002702:	1a1b      	subs	r3, r3, r0
 8002704:	055b      	lsls	r3, r3, #21
 8002706:	0b12      	lsrs	r2, r2, #12
 8002708:	0d5b      	lsrs	r3, r3, #21
 800270a:	e7e1      	b.n	80026d0 <__aeabi_f2d+0x20>
 800270c:	2d00      	cmp	r5, #0
 800270e:	d009      	beq.n	8002724 <__aeabi_f2d+0x74>
 8002710:	0b13      	lsrs	r3, r2, #12
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	0312      	lsls	r2, r2, #12
 8002716:	431a      	orrs	r2, r3
 8002718:	076d      	lsls	r5, r5, #29
 800271a:	4b08      	ldr	r3, [pc, #32]	@ (800273c <__aeabi_f2d+0x8c>)
 800271c:	e7d8      	b.n	80026d0 <__aeabi_f2d+0x20>
 800271e:	2300      	movs	r3, #0
 8002720:	2200      	movs	r2, #0
 8002722:	e7d5      	b.n	80026d0 <__aeabi_f2d+0x20>
 8002724:	2200      	movs	r2, #0
 8002726:	4b05      	ldr	r3, [pc, #20]	@ (800273c <__aeabi_f2d+0x8c>)
 8002728:	e7d2      	b.n	80026d0 <__aeabi_f2d+0x20>
 800272a:	0003      	movs	r3, r0
 800272c:	002a      	movs	r2, r5
 800272e:	3b0b      	subs	r3, #11
 8002730:	409a      	lsls	r2, r3
 8002732:	2500      	movs	r5, #0
 8002734:	e7e3      	b.n	80026fe <__aeabi_f2d+0x4e>
 8002736:	46c0      	nop			@ (mov r8, r8)
 8002738:	00000389 	.word	0x00000389
 800273c:	000007ff 	.word	0x000007ff

08002740 <__aeabi_d2f>:
 8002740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002742:	004b      	lsls	r3, r1, #1
 8002744:	030f      	lsls	r7, r1, #12
 8002746:	0d5b      	lsrs	r3, r3, #21
 8002748:	4c3a      	ldr	r4, [pc, #232]	@ (8002834 <__aeabi_d2f+0xf4>)
 800274a:	0f45      	lsrs	r5, r0, #29
 800274c:	b083      	sub	sp, #12
 800274e:	0a7f      	lsrs	r7, r7, #9
 8002750:	1c5e      	adds	r6, r3, #1
 8002752:	432f      	orrs	r7, r5
 8002754:	9000      	str	r0, [sp, #0]
 8002756:	9101      	str	r1, [sp, #4]
 8002758:	0fca      	lsrs	r2, r1, #31
 800275a:	00c5      	lsls	r5, r0, #3
 800275c:	4226      	tst	r6, r4
 800275e:	d00b      	beq.n	8002778 <__aeabi_d2f+0x38>
 8002760:	4935      	ldr	r1, [pc, #212]	@ (8002838 <__aeabi_d2f+0xf8>)
 8002762:	185c      	adds	r4, r3, r1
 8002764:	2cfe      	cmp	r4, #254	@ 0xfe
 8002766:	dd13      	ble.n	8002790 <__aeabi_d2f+0x50>
 8002768:	20ff      	movs	r0, #255	@ 0xff
 800276a:	2300      	movs	r3, #0
 800276c:	05c0      	lsls	r0, r0, #23
 800276e:	4318      	orrs	r0, r3
 8002770:	07d2      	lsls	r2, r2, #31
 8002772:	4310      	orrs	r0, r2
 8002774:	b003      	add	sp, #12
 8002776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002778:	433d      	orrs	r5, r7
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <__aeabi_d2f+0x42>
 800277e:	2000      	movs	r0, #0
 8002780:	e7f4      	b.n	800276c <__aeabi_d2f+0x2c>
 8002782:	2d00      	cmp	r5, #0
 8002784:	d0f0      	beq.n	8002768 <__aeabi_d2f+0x28>
 8002786:	2380      	movs	r3, #128	@ 0x80
 8002788:	03db      	lsls	r3, r3, #15
 800278a:	20ff      	movs	r0, #255	@ 0xff
 800278c:	433b      	orrs	r3, r7
 800278e:	e7ed      	b.n	800276c <__aeabi_d2f+0x2c>
 8002790:	2c00      	cmp	r4, #0
 8002792:	dd0c      	ble.n	80027ae <__aeabi_d2f+0x6e>
 8002794:	9b00      	ldr	r3, [sp, #0]
 8002796:	00ff      	lsls	r7, r7, #3
 8002798:	019b      	lsls	r3, r3, #6
 800279a:	1e58      	subs	r0, r3, #1
 800279c:	4183      	sbcs	r3, r0
 800279e:	0f69      	lsrs	r1, r5, #29
 80027a0:	433b      	orrs	r3, r7
 80027a2:	430b      	orrs	r3, r1
 80027a4:	0759      	lsls	r1, r3, #29
 80027a6:	d127      	bne.n	80027f8 <__aeabi_d2f+0xb8>
 80027a8:	08db      	lsrs	r3, r3, #3
 80027aa:	b2e0      	uxtb	r0, r4
 80027ac:	e7de      	b.n	800276c <__aeabi_d2f+0x2c>
 80027ae:	0021      	movs	r1, r4
 80027b0:	3117      	adds	r1, #23
 80027b2:	db31      	blt.n	8002818 <__aeabi_d2f+0xd8>
 80027b4:	2180      	movs	r1, #128	@ 0x80
 80027b6:	201e      	movs	r0, #30
 80027b8:	0409      	lsls	r1, r1, #16
 80027ba:	4339      	orrs	r1, r7
 80027bc:	1b00      	subs	r0, r0, r4
 80027be:	281f      	cmp	r0, #31
 80027c0:	dd2d      	ble.n	800281e <__aeabi_d2f+0xde>
 80027c2:	2602      	movs	r6, #2
 80027c4:	4276      	negs	r6, r6
 80027c6:	1b34      	subs	r4, r6, r4
 80027c8:	000e      	movs	r6, r1
 80027ca:	40e6      	lsrs	r6, r4
 80027cc:	0034      	movs	r4, r6
 80027ce:	2820      	cmp	r0, #32
 80027d0:	d004      	beq.n	80027dc <__aeabi_d2f+0x9c>
 80027d2:	481a      	ldr	r0, [pc, #104]	@ (800283c <__aeabi_d2f+0xfc>)
 80027d4:	4684      	mov	ip, r0
 80027d6:	4463      	add	r3, ip
 80027d8:	4099      	lsls	r1, r3
 80027da:	430d      	orrs	r5, r1
 80027dc:	002b      	movs	r3, r5
 80027de:	1e59      	subs	r1, r3, #1
 80027e0:	418b      	sbcs	r3, r1
 80027e2:	4323      	orrs	r3, r4
 80027e4:	0759      	lsls	r1, r3, #29
 80027e6:	d003      	beq.n	80027f0 <__aeabi_d2f+0xb0>
 80027e8:	210f      	movs	r1, #15
 80027ea:	4019      	ands	r1, r3
 80027ec:	2904      	cmp	r1, #4
 80027ee:	d10b      	bne.n	8002808 <__aeabi_d2f+0xc8>
 80027f0:	019b      	lsls	r3, r3, #6
 80027f2:	2000      	movs	r0, #0
 80027f4:	0a5b      	lsrs	r3, r3, #9
 80027f6:	e7b9      	b.n	800276c <__aeabi_d2f+0x2c>
 80027f8:	210f      	movs	r1, #15
 80027fa:	4019      	ands	r1, r3
 80027fc:	2904      	cmp	r1, #4
 80027fe:	d104      	bne.n	800280a <__aeabi_d2f+0xca>
 8002800:	019b      	lsls	r3, r3, #6
 8002802:	0a5b      	lsrs	r3, r3, #9
 8002804:	b2e0      	uxtb	r0, r4
 8002806:	e7b1      	b.n	800276c <__aeabi_d2f+0x2c>
 8002808:	2400      	movs	r4, #0
 800280a:	3304      	adds	r3, #4
 800280c:	0159      	lsls	r1, r3, #5
 800280e:	d5f7      	bpl.n	8002800 <__aeabi_d2f+0xc0>
 8002810:	3401      	adds	r4, #1
 8002812:	2300      	movs	r3, #0
 8002814:	b2e0      	uxtb	r0, r4
 8002816:	e7a9      	b.n	800276c <__aeabi_d2f+0x2c>
 8002818:	2000      	movs	r0, #0
 800281a:	2300      	movs	r3, #0
 800281c:	e7a6      	b.n	800276c <__aeabi_d2f+0x2c>
 800281e:	4c08      	ldr	r4, [pc, #32]	@ (8002840 <__aeabi_d2f+0x100>)
 8002820:	191c      	adds	r4, r3, r4
 8002822:	002b      	movs	r3, r5
 8002824:	40a5      	lsls	r5, r4
 8002826:	40c3      	lsrs	r3, r0
 8002828:	40a1      	lsls	r1, r4
 800282a:	1e68      	subs	r0, r5, #1
 800282c:	4185      	sbcs	r5, r0
 800282e:	4329      	orrs	r1, r5
 8002830:	430b      	orrs	r3, r1
 8002832:	e7d7      	b.n	80027e4 <__aeabi_d2f+0xa4>
 8002834:	000007fe 	.word	0x000007fe
 8002838:	fffffc80 	.word	0xfffffc80
 800283c:	fffffca2 	.word	0xfffffca2
 8002840:	fffffc82 	.word	0xfffffc82

08002844 <__clzsi2>:
 8002844:	211c      	movs	r1, #28
 8002846:	2301      	movs	r3, #1
 8002848:	041b      	lsls	r3, r3, #16
 800284a:	4298      	cmp	r0, r3
 800284c:	d301      	bcc.n	8002852 <__clzsi2+0xe>
 800284e:	0c00      	lsrs	r0, r0, #16
 8002850:	3910      	subs	r1, #16
 8002852:	0a1b      	lsrs	r3, r3, #8
 8002854:	4298      	cmp	r0, r3
 8002856:	d301      	bcc.n	800285c <__clzsi2+0x18>
 8002858:	0a00      	lsrs	r0, r0, #8
 800285a:	3908      	subs	r1, #8
 800285c:	091b      	lsrs	r3, r3, #4
 800285e:	4298      	cmp	r0, r3
 8002860:	d301      	bcc.n	8002866 <__clzsi2+0x22>
 8002862:	0900      	lsrs	r0, r0, #4
 8002864:	3904      	subs	r1, #4
 8002866:	a202      	add	r2, pc, #8	@ (adr r2, 8002870 <__clzsi2+0x2c>)
 8002868:	5c10      	ldrb	r0, [r2, r0]
 800286a:	1840      	adds	r0, r0, r1
 800286c:	4770      	bx	lr
 800286e:	46c0      	nop			@ (mov r8, r8)
 8002870:	02020304 	.word	0x02020304
 8002874:	01010101 	.word	0x01010101
	...

08002880 <__clzdi2>:
 8002880:	b510      	push	{r4, lr}
 8002882:	2900      	cmp	r1, #0
 8002884:	d103      	bne.n	800288e <__clzdi2+0xe>
 8002886:	f7ff ffdd 	bl	8002844 <__clzsi2>
 800288a:	3020      	adds	r0, #32
 800288c:	e002      	b.n	8002894 <__clzdi2+0x14>
 800288e:	0008      	movs	r0, r1
 8002890:	f7ff ffd8 	bl	8002844 <__clzsi2>
 8002894:	bd10      	pop	{r4, pc}
 8002896:	46c0      	nop			@ (mov r8, r8)

08002898 <bt_connected>:
static volatile uint8_t bt_ready=0;

static uint8_t  bt_was_connected=0;
static uint32_t bt_last_conn_check=0;

static uint8_t bt_connected(void){
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
#if BT_IGNORE_STATE
  return 1;
 800289c:	2301      	movs	r3, #1
#else
  return HAL_GPIO_ReadPin(BT_STATE_PORT,BT_STATE_PIN)==GPIO_PIN_SET;
#endif
}
 800289e:	0018      	movs	r0, r3
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <bt_send_line>:

void bt_send_line(const char* s){
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
#if !BT_IGNORE_STATE
  if(!bt_connected()) return;
#endif
  HAL_UART_Transmit(&huart1,(uint8_t*)s,strlen(s),HAL_MAX_DELAY);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	0018      	movs	r0, r3
 80028b0:	f7fd fc34 	bl	800011c <strlen>
 80028b4:	0003      	movs	r3, r0
 80028b6:	b29a      	uxth	r2, r3
 80028b8:	2301      	movs	r3, #1
 80028ba:	425b      	negs	r3, r3
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	4807      	ldr	r0, [pc, #28]	@ (80028dc <bt_send_line+0x38>)
 80028c0:	f004 fbd2 	bl	8007068 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1,(uint8_t*)"\r\n",2,HAL_MAX_DELAY);
 80028c4:	2301      	movs	r3, #1
 80028c6:	425b      	negs	r3, r3
 80028c8:	4905      	ldr	r1, [pc, #20]	@ (80028e0 <bt_send_line+0x3c>)
 80028ca:	4804      	ldr	r0, [pc, #16]	@ (80028dc <bt_send_line+0x38>)
 80028cc:	2202      	movs	r2, #2
 80028ce:	f004 fbcb 	bl	8007068 <HAL_UART_Transmit>
}
 80028d2:	46c0      	nop			@ (mov r8, r8)
 80028d4:	46bd      	mov	sp, r7
 80028d6:	b002      	add	sp, #8
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	46c0      	nop			@ (mov r8, r8)
 80028dc:	200003b4 	.word	0x200003b4
 80028e0:	0800de38 	.word	0x0800de38

080028e4 <bt_send_gps>:

void bt_send_gps(float lat, float lon){
 80028e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028e6:	b0a9      	sub	sp, #164	@ 0xa4
 80028e8:	af04      	add	r7, sp, #16
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
#if !BT_IGNORE_STATE
  if(!bt_connected()) return;
#endif
  char msg[128];
  int n = snprintf(msg, sizeof(msg), "GPS,%.6f,%.6f", lat, lon);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f7ff fede 	bl	80026b0 <__aeabi_f2d>
 80028f4:	0004      	movs	r4, r0
 80028f6:	000d      	movs	r5, r1
 80028f8:	6838      	ldr	r0, [r7, #0]
 80028fa:	f7ff fed9 	bl	80026b0 <__aeabi_f2d>
 80028fe:	0002      	movs	r2, r0
 8002900:	000b      	movs	r3, r1
 8002902:	4913      	ldr	r1, [pc, #76]	@ (8002950 <bt_send_gps+0x6c>)
 8002904:	260c      	movs	r6, #12
 8002906:	19b8      	adds	r0, r7, r6
 8002908:	9202      	str	r2, [sp, #8]
 800290a:	9303      	str	r3, [sp, #12]
 800290c:	9400      	str	r4, [sp, #0]
 800290e:	9501      	str	r5, [sp, #4]
 8002910:	000a      	movs	r2, r1
 8002912:	2180      	movs	r1, #128	@ 0x80
 8002914:	f007 fe60 	bl	800a5d8 <sniprintf>
 8002918:	0003      	movs	r3, r0
 800291a:	228c      	movs	r2, #140	@ 0x8c
 800291c:	18b9      	adds	r1, r7, r2
 800291e:	600b      	str	r3, [r1, #0]
  if(n > 0){
 8002920:	18bb      	adds	r3, r7, r2
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2b00      	cmp	r3, #0
 8002926:	dd0f      	ble.n	8002948 <bt_send_gps+0x64>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, (size_t)n, HAL_MAX_DELAY);
 8002928:	18bb      	adds	r3, r7, r2
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	b29a      	uxth	r2, r3
 800292e:	2301      	movs	r3, #1
 8002930:	425b      	negs	r3, r3
 8002932:	19b9      	adds	r1, r7, r6
 8002934:	4807      	ldr	r0, [pc, #28]	@ (8002954 <bt_send_gps+0x70>)
 8002936:	f004 fb97 	bl	8007068 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 800293a:	2301      	movs	r3, #1
 800293c:	425b      	negs	r3, r3
 800293e:	4906      	ldr	r1, [pc, #24]	@ (8002958 <bt_send_gps+0x74>)
 8002940:	4804      	ldr	r0, [pc, #16]	@ (8002954 <bt_send_gps+0x70>)
 8002942:	2202      	movs	r2, #2
 8002944:	f004 fb90 	bl	8007068 <HAL_UART_Transmit>
  }
}
 8002948:	46c0      	nop			@ (mov r8, r8)
 800294a:	46bd      	mov	sp, r7
 800294c:	b025      	add	sp, #148	@ 0x94
 800294e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002950:	0800de3c 	.word	0x0800de3c
 8002954:	200003b4 	.word	0x200003b4
 8002958:	0800de38 	.word	0x0800de38

0800295c <bt_check_state>:

void bt_check_state(void){
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 8002962:	f001 fc21 	bl	80041a8 <HAL_GetTick>
 8002966:	0003      	movs	r3, r0
 8002968:	607b      	str	r3, [r7, #4]
  if(now - bt_last_conn_check < 500) return;
 800296a:	4b1f      	ldr	r3, [pc, #124]	@ (80029e8 <bt_check_state+0x8c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	1ad2      	subs	r2, r2, r3
 8002972:	23fa      	movs	r3, #250	@ 0xfa
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	429a      	cmp	r2, r3
 8002978:	d332      	bcc.n	80029e0 <bt_check_state+0x84>
  bt_last_conn_check = now;
 800297a:	4b1b      	ldr	r3, [pc, #108]	@ (80029e8 <bt_check_state+0x8c>)
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	601a      	str	r2, [r3, #0]

  uint8_t c=bt_connected();
 8002980:	1cfc      	adds	r4, r7, #3
 8002982:	f7ff ff89 	bl	8002898 <bt_connected>
 8002986:	0003      	movs	r3, r0
 8002988:	7023      	strb	r3, [r4, #0]
  if(c!=bt_was_connected){
 800298a:	4b18      	ldr	r3, [pc, #96]	@ (80029ec <bt_check_state+0x90>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	1cfa      	adds	r2, r7, #3
 8002990:	7812      	ldrb	r2, [r2, #0]
 8002992:	429a      	cmp	r2, r3
 8002994:	d025      	beq.n	80029e2 <bt_check_state+0x86>
    if(c){
 8002996:	1cfb      	adds	r3, r7, #3
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d01b      	beq.n	80029d6 <bt_check_state+0x7a>
      HAL_Delay(100);
 800299e:	2064      	movs	r0, #100	@ 0x64
 80029a0:	f001 fc0c 	bl	80041bc <HAL_Delay>
      bt_send_line("SYSTEM,CONNECTED");
 80029a4:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <bt_check_state+0x94>)
 80029a6:	0018      	movs	r0, r3
 80029a8:	f7ff ff7c 	bl	80028a4 <bt_send_line>
      if(received_gps.valid && (HAL_GetTick() - received_gps.last_update_ms) < 10000){
 80029ac:	4b11      	ldr	r3, [pc, #68]	@ (80029f4 <bt_check_state+0x98>)
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d010      	beq.n	80029d6 <bt_check_state+0x7a>
 80029b4:	f001 fbf8 	bl	80041a8 <HAL_GetTick>
 80029b8:	0002      	movs	r2, r0
 80029ba:	4b0e      	ldr	r3, [pc, #56]	@ (80029f4 <bt_check_state+0x98>)
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	4a0d      	ldr	r2, [pc, #52]	@ (80029f8 <bt_check_state+0x9c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d807      	bhi.n	80029d6 <bt_check_state+0x7a>
        bt_send_gps(received_gps.latitude, received_gps.longitude);
 80029c6:	4b0b      	ldr	r3, [pc, #44]	@ (80029f4 <bt_check_state+0x98>)
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	4b0a      	ldr	r3, [pc, #40]	@ (80029f4 <bt_check_state+0x98>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	1c19      	adds	r1, r3, #0
 80029d0:	1c10      	adds	r0, r2, #0
 80029d2:	f7ff ff87 	bl	80028e4 <bt_send_gps>
      }
    }
    bt_was_connected=c;
 80029d6:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <bt_check_state+0x90>)
 80029d8:	1cfa      	adds	r2, r7, #3
 80029da:	7812      	ldrb	r2, [r2, #0]
 80029dc:	701a      	strb	r2, [r3, #0]
 80029de:	e000      	b.n	80029e2 <bt_check_state+0x86>
  if(now - bt_last_conn_check < 500) return;
 80029e0:	46c0      	nop			@ (mov r8, r8)
  }
}
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b003      	add	sp, #12
 80029e6:	bd90      	pop	{r4, r7, pc}
 80029e8:	20000280 	.word	0x20000280
 80029ec:	2000027d 	.word	0x2000027d
 80029f0:	0800de4c 	.word	0x0800de4c
 80029f4:	20000284 	.word	0x20000284
 80029f8:	0000270f 	.word	0x0000270f

080029fc <handle_bt_line>:

static void handle_bt_line(char* s){
 80029fc:	b590      	push	{r4, r7, lr}
 80029fe:	b09f      	sub	sp, #124	@ 0x7c
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  for(char* p=s;*p;p++){ if(*p=='\r'||*p=='\n') *p=0; }
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a08:	e00d      	b.n	8002a26 <handle_bt_line+0x2a>
 8002a0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b0d      	cmp	r3, #13
 8002a10:	d003      	beq.n	8002a1a <handle_bt_line+0x1e>
 8002a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b0a      	cmp	r3, #10
 8002a18:	d102      	bne.n	8002a20 <handle_bt_line+0x24>
 8002a1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	701a      	strb	r2, [r3, #0]
 8002a20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a22:	3301      	adds	r3, #1
 8002a24:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1ed      	bne.n	8002a0a <handle_bt_line+0xe>
  if(!*s) return;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d100      	bne.n	8002a38 <handle_bt_line+0x3c>
 8002a36:	e07b      	b.n	8002b30 <handle_bt_line+0x134>

  // Handle PING command (diagnostic)
  if(strcmp(s,"PING")==0){ bt_send_line("PONG"); return; }
 8002a38:	4a3f      	ldr	r2, [pc, #252]	@ (8002b38 <handle_bt_line+0x13c>)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	0011      	movs	r1, r2
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7fd fb62 	bl	8000108 <strcmp>
 8002a44:	1e03      	subs	r3, r0, #0
 8002a46:	d104      	bne.n	8002a52 <handle_bt_line+0x56>
 8002a48:	4b3c      	ldr	r3, [pc, #240]	@ (8002b3c <handle_bt_line+0x140>)
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f7ff ff2a 	bl	80028a4 <bt_send_line>
 8002a50:	e06f      	b.n	8002b32 <handle_bt_line+0x136>

  // Handle STATUS command (diagnostic)
  if(strcmp(s,"STATUS")==0){
 8002a52:	4a3b      	ldr	r2, [pc, #236]	@ (8002b40 <handle_bt_line+0x144>)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	0011      	movs	r1, r2
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f7fd fb55 	bl	8000108 <strcmp>
 8002a5e:	1e03      	subs	r3, r0, #0
 8002a60:	d121      	bne.n	8002aa6 <handle_bt_line+0xaa>
    if(received_gps.valid){
 8002a62:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <handle_bt_line+0x148>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d018      	beq.n	8002a9c <handle_bt_line+0xa0>
      uint32_t age = HAL_GetTick() - received_gps.last_update_ms;
 8002a6a:	f001 fb9d 	bl	80041a8 <HAL_GetTick>
 8002a6e:	0002      	movs	r2, r0
 8002a70:	4b34      	ldr	r3, [pc, #208]	@ (8002b44 <handle_bt_line+0x148>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	66fb      	str	r3, [r7, #108]	@ 0x6c
      if(age < 10000){
 8002a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a7a:	4a33      	ldr	r2, [pc, #204]	@ (8002b48 <handle_bt_line+0x14c>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d808      	bhi.n	8002a92 <handle_bt_line+0x96>
        bt_send_gps(received_gps.latitude, received_gps.longitude);
 8002a80:	4b30      	ldr	r3, [pc, #192]	@ (8002b44 <handle_bt_line+0x148>)
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	4b2f      	ldr	r3, [pc, #188]	@ (8002b44 <handle_bt_line+0x148>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	1c19      	adds	r1, r3, #0
 8002a8a:	1c10      	adds	r0, r2, #0
 8002a8c:	f7ff ff2a 	bl	80028e4 <bt_send_gps>
        bt_send_line("STATUS,GPS_STALE");
      }
    } else {
      bt_send_line("STATUS,NO_GPS");
    }
    return;
 8002a90:	e04f      	b.n	8002b32 <handle_bt_line+0x136>
        bt_send_line("STATUS,GPS_STALE");
 8002a92:	4b2e      	ldr	r3, [pc, #184]	@ (8002b4c <handle_bt_line+0x150>)
 8002a94:	0018      	movs	r0, r3
 8002a96:	f7ff ff05 	bl	80028a4 <bt_send_line>
    return;
 8002a9a:	e04a      	b.n	8002b32 <handle_bt_line+0x136>
      bt_send_line("STATUS,NO_GPS");
 8002a9c:	4b2c      	ldr	r3, [pc, #176]	@ (8002b50 <handle_bt_line+0x154>)
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f7ff ff00 	bl	80028a4 <bt_send_line>
    return;
 8002aa4:	e045      	b.n	8002b32 <handle_bt_line+0x136>
  }

  // Handle THRUST command from app
  if(strncmp(s,"THRUST,",7)==0){
 8002aa6:	492b      	ldr	r1, [pc, #172]	@ (8002b54 <handle_bt_line+0x158>)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2207      	movs	r2, #7
 8002aac:	0018      	movs	r0, r3
 8002aae:	f007 fe6b 	bl	800a788 <strncmp>
 8002ab2:	1e03      	subs	r3, r0, #0
 8002ab4:	d104      	bne.n	8002ac0 <handle_bt_line+0xc4>
    // Only forward if controller is NOT active
    //if(!joystick_is_active()){
    lora_send_payload(s);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f000 fda7 	bl	800360c <lora_send_payload>
    //}
    // No ACK sent to app
    return;
 8002abe:	e038      	b.n	8002b32 <handle_bt_line+0x136>
  }

  // Handle RUDDER command from app
  if(strncmp(s,"RUDDER,",7)==0){
 8002ac0:	4925      	ldr	r1, [pc, #148]	@ (8002b58 <handle_bt_line+0x15c>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2207      	movs	r2, #7
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f007 fe5e 	bl	800a788 <strncmp>
 8002acc:	1e03      	subs	r3, r0, #0
 8002ace:	d104      	bne.n	8002ada <handle_bt_line+0xde>
    // Only forward if controller is NOT active
    //if(!joystick_is_active()){
    lora_send_payload(s);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f000 fd9a 	bl	800360c <lora_send_payload>
    //}
    // No ACK sent to app
    return;
 8002ad8:	e02b      	b.n	8002b32 <handle_bt_line+0x136>
  }

  // Handle GPS command from app (if app sends GPS for some reason)
  if(strncmp(s,"GPS,",4)==0){
 8002ada:	4920      	ldr	r1, [pc, #128]	@ (8002b5c <handle_bt_line+0x160>)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2204      	movs	r2, #4
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f007 fe51 	bl	800a788 <strncmp>
 8002ae6:	1e03      	subs	r3, r0, #0
 8002ae8:	d104      	bne.n	8002af4 <handle_bt_line+0xf8>
    // Only forward if controller is NOT active
    //if(!joystick_is_active()){
    lora_send_payload(s);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	0018      	movs	r0, r3
 8002aee:	f000 fd8d 	bl	800360c <lora_send_payload>
    //}
    return;
 8002af2:	e01e      	b.n	8002b32 <handle_bt_line+0x136>
  }

  // Handle other CMD commands
  if(strncmp(s,"CMD,",4)==0){
 8002af4:	491a      	ldr	r1, [pc, #104]	@ (8002b60 <handle_bt_line+0x164>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2204      	movs	r2, #4
 8002afa:	0018      	movs	r0, r3
 8002afc:	f007 fe44 	bl	800a788 <strncmp>
 8002b00:	1e03      	subs	r3, r0, #0
 8002b02:	d104      	bne.n	8002b0e <handle_bt_line+0x112>
    lora_send_payload(s);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	0018      	movs	r0, r3
 8002b08:	f000 fd80 	bl	800360c <lora_send_payload>
    return;
 8002b0c:	e011      	b.n	8002b32 <handle_bt_line+0x136>
  }

  // Unknown command - wrap in CMD and forward
  char payload[96];
  int n=snprintf(payload,sizeof(payload),"CMD,%s",s);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a14      	ldr	r2, [pc, #80]	@ (8002b64 <handle_bt_line+0x168>)
 8002b12:	240c      	movs	r4, #12
 8002b14:	1938      	adds	r0, r7, r4
 8002b16:	2160      	movs	r1, #96	@ 0x60
 8002b18:	f007 fd5e 	bl	800a5d8 <sniprintf>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	673b      	str	r3, [r7, #112]	@ 0x70
  if(n>0){
 8002b20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	dd05      	ble.n	8002b32 <handle_bt_line+0x136>
    lora_send_payload(payload);
 8002b26:	193b      	adds	r3, r7, r4
 8002b28:	0018      	movs	r0, r3
 8002b2a:	f000 fd6f 	bl	800360c <lora_send_payload>
 8002b2e:	e000      	b.n	8002b32 <handle_bt_line+0x136>
  if(!*s) return;
 8002b30:	46c0      	nop			@ (mov r8, r8)
  }
}
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b01f      	add	sp, #124	@ 0x7c
 8002b36:	bd90      	pop	{r4, r7, pc}
 8002b38:	0800de60 	.word	0x0800de60
 8002b3c:	0800de68 	.word	0x0800de68
 8002b40:	0800de70 	.word	0x0800de70
 8002b44:	20000284 	.word	0x20000284
 8002b48:	0000270f 	.word	0x0000270f
 8002b4c:	0800de78 	.word	0x0800de78
 8002b50:	0800de8c 	.word	0x0800de8c
 8002b54:	0800de9c 	.word	0x0800de9c
 8002b58:	0800dea4 	.word	0x0800dea4
 8002b5c:	0800deac 	.word	0x0800deac
 8002b60:	0800deb4 	.word	0x0800deb4
 8002b64:	0800debc 	.word	0x0800debc

08002b68 <bt_process_line>:

void bt_process_line(void) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b0a0      	sub	sp, #128	@ 0x80
 8002b6c:	af00      	add	r7, sp, #0
  if(bt_ready){
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <bt_process_line+0x40>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d013      	beq.n	8002ba0 <bt_process_line+0x38>
    char buf[BT_BUF];
    strncpy(buf,bt_line,BT_BUF-1);
 8002b78:	490c      	ldr	r1, [pc, #48]	@ (8002bac <bt_process_line+0x44>)
 8002b7a:	003b      	movs	r3, r7
 8002b7c:	227f      	movs	r2, #127	@ 0x7f
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f007 fe13 	bl	800a7aa <strncpy>
    buf[BT_BUF-1]=0;
 8002b84:	003b      	movs	r3, r7
 8002b86:	227f      	movs	r2, #127	@ 0x7f
 8002b88:	2100      	movs	r1, #0
 8002b8a:	5499      	strb	r1, [r3, r2]
    handle_bt_line(buf);
 8002b8c:	003b      	movs	r3, r7
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7ff ff34 	bl	80029fc <handle_bt_line>
    bt_len=0;
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <bt_process_line+0x48>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
    bt_ready=0;
 8002b9a:	4b03      	ldr	r3, [pc, #12]	@ (8002ba8 <bt_process_line+0x40>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
  }
}
 8002ba0:	46c0      	nop			@ (mov r8, r8)
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	b020      	add	sp, #128	@ 0x80
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	2000027c 	.word	0x2000027c
 8002bac:	200001f8 	.word	0x200001f8
 8002bb0:	20000278 	.word	0x20000278

08002bb4 <StartBTRxIT>:

void StartBTRxIT(void) {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart1,&bt_rx_byte,1);
 8002bb8:	4904      	ldr	r1, [pc, #16]	@ (8002bcc <StartBTRxIT+0x18>)
 8002bba:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <StartBTRxIT+0x1c>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f004 faf2 	bl	80071a8 <HAL_UART_Receive_IT>
}
 8002bc4:	46c0      	nop			@ (mov r8, r8)
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	200001f4 	.word	0x200001f4
 8002bd0:	200003b4 	.word	0x200003b4

08002bd4 <bt_rx_callback>:

void bt_rx_callback(void) {
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
  char c=(char)bt_rx_byte;
 8002bda:	1dfb      	adds	r3, r7, #7
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8002c4c <bt_rx_callback+0x78>)
 8002bde:	7812      	ldrb	r2, [r2, #0]
 8002be0:	701a      	strb	r2, [r3, #0]
  if(c=='\n'||c=='\r'){
 8002be2:	1dfb      	adds	r3, r7, #7
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b0a      	cmp	r3, #10
 8002be8:	d003      	beq.n	8002bf2 <bt_rx_callback+0x1e>
 8002bea:	1dfb      	adds	r3, r7, #7
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b0d      	cmp	r3, #13
 8002bf0:	d10c      	bne.n	8002c0c <bt_rx_callback+0x38>
    if(bt_len > 0){
 8002bf2:	4b17      	ldr	r3, [pc, #92]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d022      	beq.n	8002c40 <bt_rx_callback+0x6c>
      bt_line[bt_len]=0;
 8002bfa:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a15      	ldr	r2, [pc, #84]	@ (8002c54 <bt_rx_callback+0x80>)
 8002c00:	2100      	movs	r1, #0
 8002c02:	54d1      	strb	r1, [r2, r3]
      bt_ready=1;
 8002c04:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <bt_rx_callback+0x84>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	701a      	strb	r2, [r3, #0]
    if(bt_len > 0){
 8002c0a:	e019      	b.n	8002c40 <bt_rx_callback+0x6c>
    }
  }
  else if(!bt_ready && bt_len<BT_BUF-1){
 8002c0c:	4b12      	ldr	r3, [pc, #72]	@ (8002c58 <bt_rx_callback+0x84>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10d      	bne.n	8002c32 <bt_rx_callback+0x5e>
 8002c16:	4b0e      	ldr	r3, [pc, #56]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2b7e      	cmp	r3, #126	@ 0x7e
 8002c1c:	d809      	bhi.n	8002c32 <bt_rx_callback+0x5e>
    bt_line[bt_len++]=c;
 8002c1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	1c59      	adds	r1, r3, #1
 8002c24:	4a0a      	ldr	r2, [pc, #40]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002c26:	6011      	str	r1, [r2, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	@ (8002c54 <bt_rx_callback+0x80>)
 8002c2a:	1df9      	adds	r1, r7, #7
 8002c2c:	7809      	ldrb	r1, [r1, #0]
 8002c2e:	54d1      	strb	r1, [r2, r3]
 8002c30:	e006      	b.n	8002c40 <bt_rx_callback+0x6c>
  }
  else if(bt_len >= BT_BUF-1){
 8002c32:	4b07      	ldr	r3, [pc, #28]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2b7e      	cmp	r3, #126	@ 0x7e
 8002c38:	d902      	bls.n	8002c40 <bt_rx_callback+0x6c>
    bt_len=0;
 8002c3a:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <bt_rx_callback+0x7c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	601a      	str	r2, [r3, #0]
  }
  StartBTRxIT();
 8002c40:	f7ff ffb8 	bl	8002bb4 <StartBTRxIT>
}
 8002c44:	46c0      	nop			@ (mov r8, r8)
 8002c46:	46bd      	mov	sp, r7
 8002c48:	b002      	add	sp, #8
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	200001f4 	.word	0x200001f4
 8002c50:	20000278 	.word	0x20000278
 8002c54:	200001f8 	.word	0x200001f8
 8002c58:	2000027c 	.word	0x2000027c

08002c5c <bt_init>:

void bt_init(void) {
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  bt_was_connected = bt_connected();
 8002c60:	f7ff fe1a 	bl	8002898 <bt_connected>
 8002c64:	0003      	movs	r3, r0
 8002c66:	001a      	movs	r2, r3
 8002c68:	4b02      	ldr	r3, [pc, #8]	@ (8002c74 <bt_init+0x18>)
 8002c6a:	701a      	strb	r2, [r3, #0]
}
 8002c6c:	46c0      	nop			@ (mov r8, r8)
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	2000027d 	.word	0x2000027d

08002c78 <gps_validate_checksum>:
static volatile char gps_line[GPS_LINE_MAX];
static volatile size_t gps_lp = 0;
static volatile uint8_t gps_ready = 0;
static uint8_t last_button_state = 0;

static int gps_validate_checksum(const char* s) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
    if(!s || s[0]!='$') return 0;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <gps_validate_checksum+0x16>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b24      	cmp	r3, #36	@ 0x24
 8002c8c:	d001      	beq.n	8002c92 <gps_validate_checksum+0x1a>
 8002c8e:	2300      	movs	r3, #0
 8002c90:	e085      	b.n	8002d9e <gps_validate_checksum+0x126>
    const char* star = strrchr(s, '*');
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	212a      	movs	r1, #42	@ 0x2a
 8002c96:	0018      	movs	r0, r3
 8002c98:	f007 fd9b 	bl	800a7d2 <strrchr>
 8002c9c:	0003      	movs	r3, r0
 8002c9e:	60fb      	str	r3, [r7, #12]
    if(!star || star - s < 2) return 0;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d004      	beq.n	8002cb0 <gps_validate_checksum+0x38>
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	dc01      	bgt.n	8002cb4 <gps_validate_checksum+0x3c>
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	e074      	b.n	8002d9e <gps_validate_checksum+0x126>
    uint8_t x = 0;
 8002cb4:	2317      	movs	r3, #23
 8002cb6:	18fb      	adds	r3, r7, r3
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]
    for(const char* p = s+1; p < star; ++p) x ^= (uint8_t)(*p);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	e00a      	b.n	8002cda <gps_validate_checksum+0x62>
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	7819      	ldrb	r1, [r3, #0]
 8002cc8:	2217      	movs	r2, #23
 8002cca:	18bb      	adds	r3, r7, r2
 8002ccc:	18ba      	adds	r2, r7, r2
 8002cce:	7812      	ldrb	r2, [r2, #0]
 8002cd0:	404a      	eors	r2, r1
 8002cd2:	701a      	strb	r2, [r3, #0]
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	613b      	str	r3, [r7, #16]
 8002cda:	693a      	ldr	r2, [r7, #16]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d3f0      	bcc.n	8002cc4 <gps_validate_checksum+0x4c>
    uint8_t h = (uint8_t)((star[1]>='A' && star[1]<='F') ? 10+star[1]-'A' :
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	2b40      	cmp	r3, #64	@ 0x40
 8002cea:	d90a      	bls.n	8002d02 <gps_validate_checksum+0x8a>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b46      	cmp	r3, #70	@ 0x46
 8002cf4:	d805      	bhi.n	8002d02 <gps_validate_checksum+0x8a>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	3b37      	subs	r3, #55	@ 0x37
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	e014      	b.n	8002d2c <gps_validate_checksum+0xb4>
                           (star[1]>='a' && star[1]<='f') ? 10+star[1]-'a' : star[1]-'0');
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	3301      	adds	r3, #1
 8002d06:	781b      	ldrb	r3, [r3, #0]
    uint8_t h = (uint8_t)((star[1]>='A' && star[1]<='F') ? 10+star[1]-'A' :
 8002d08:	2b60      	cmp	r3, #96	@ 0x60
 8002d0a:	d90a      	bls.n	8002d22 <gps_validate_checksum+0xaa>
                           (star[1]>='a' && star[1]<='f') ? 10+star[1]-'a' : star[1]-'0');
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	3301      	adds	r3, #1
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	2b66      	cmp	r3, #102	@ 0x66
 8002d14:	d805      	bhi.n	8002d22 <gps_validate_checksum+0xaa>
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	781b      	ldrb	r3, [r3, #0]
    uint8_t h = (uint8_t)((star[1]>='A' && star[1]<='F') ? 10+star[1]-'A' :
 8002d1c:	3b57      	subs	r3, #87	@ 0x57
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	e004      	b.n	8002d2c <gps_validate_checksum+0xb4>
                           (star[1]>='a' && star[1]<='f') ? 10+star[1]-'a' : star[1]-'0');
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	3301      	adds	r3, #1
 8002d26:	781b      	ldrb	r3, [r3, #0]
    uint8_t h = (uint8_t)((star[1]>='A' && star[1]<='F') ? 10+star[1]-'A' :
 8002d28:	3b30      	subs	r3, #48	@ 0x30
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	220b      	movs	r2, #11
 8002d2e:	18ba      	adds	r2, r7, r2
 8002d30:	7013      	strb	r3, [r2, #0]
    uint8_t l = (uint8_t)((star[2]>='A' && star[2]<='F') ? 10+star[2]-'A' :
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	3302      	adds	r3, #2
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	2b40      	cmp	r3, #64	@ 0x40
 8002d3a:	d90a      	bls.n	8002d52 <gps_validate_checksum+0xda>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3302      	adds	r3, #2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2b46      	cmp	r3, #70	@ 0x46
 8002d44:	d805      	bhi.n	8002d52 <gps_validate_checksum+0xda>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	3302      	adds	r3, #2
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	3b37      	subs	r3, #55	@ 0x37
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	e014      	b.n	8002d7c <gps_validate_checksum+0x104>
                           (star[2]>='a' && star[2]<='f') ? 10+star[2]-'a' : star[2]-'0');
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	3302      	adds	r3, #2
 8002d56:	781b      	ldrb	r3, [r3, #0]
    uint8_t l = (uint8_t)((star[2]>='A' && star[2]<='F') ? 10+star[2]-'A' :
 8002d58:	2b60      	cmp	r3, #96	@ 0x60
 8002d5a:	d90a      	bls.n	8002d72 <gps_validate_checksum+0xfa>
                           (star[2]>='a' && star[2]<='f') ? 10+star[2]-'a' : star[2]-'0');
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	3302      	adds	r3, #2
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b66      	cmp	r3, #102	@ 0x66
 8002d64:	d805      	bhi.n	8002d72 <gps_validate_checksum+0xfa>
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
    uint8_t l = (uint8_t)((star[2]>='A' && star[2]<='F') ? 10+star[2]-'A' :
 8002d6c:	3b57      	subs	r3, #87	@ 0x57
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	e004      	b.n	8002d7c <gps_validate_checksum+0x104>
                           (star[2]>='a' && star[2]<='f') ? 10+star[2]-'a' : star[2]-'0');
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	3302      	adds	r3, #2
 8002d76:	781b      	ldrb	r3, [r3, #0]
    uint8_t l = (uint8_t)((star[2]>='A' && star[2]<='F') ? 10+star[2]-'A' :
 8002d78:	3b30      	subs	r3, #48	@ 0x30
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	200a      	movs	r0, #10
 8002d7e:	183a      	adds	r2, r7, r0
 8002d80:	7013      	strb	r3, [r2, #0]
    return x == ((h<<4)|l);
 8002d82:	2317      	movs	r3, #23
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	230b      	movs	r3, #11
 8002d8a:	18fb      	adds	r3, r7, r3
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	0119      	lsls	r1, r3, #4
 8002d90:	183b      	adds	r3, r7, r0
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	430b      	orrs	r3, r1
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	425a      	negs	r2, r3
 8002d9a:	4153      	adcs	r3, r2
 8002d9c:	b2db      	uxtb	r3, r3
}
 8002d9e:	0018      	movs	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b006      	add	sp, #24
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <gps_parse_ddmm_to_float>:

static int gps_parse_ddmm_to_float(const char* ddmm, const char* hemi, float* out) {
 8002da8:	b5b0      	push	{r4, r5, r7, lr}
 8002daa:	b08e      	sub	sp, #56	@ 0x38
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6178      	str	r0, [r7, #20]
 8002db0:	6139      	str	r1, [r7, #16]
 8002db2:	60fa      	str	r2, [r7, #12]
    if(!ddmm || !*ddmm || !out) return 0;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d006      	beq.n	8002dc8 <gps_parse_ddmm_to_float+0x20>
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d002      	beq.n	8002dc8 <gps_parse_ddmm_to_float+0x20>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <gps_parse_ddmm_to_float+0x24>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	e059      	b.n	8002e80 <gps_parse_ddmm_to_float+0xd8>
    double v = atof(ddmm);
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	0018      	movs	r0, r3
 8002dd0:	f005 fea0 	bl	8008b14 <atof>
 8002dd4:	0002      	movs	r2, r0
 8002dd6:	000b      	movs	r3, r1
 8002dd8:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int deg = (int)(v / 100.0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	4b2a      	ldr	r3, [pc, #168]	@ (8002e88 <gps_parse_ddmm_to_float+0xe0>)
 8002de0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002de2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002de4:	f7fe f88a 	bl	8000efc <__aeabi_ddiv>
 8002de8:	0002      	movs	r2, r0
 8002dea:	000b      	movs	r3, r1
 8002dec:	0010      	movs	r0, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	f7ff fbd0 	bl	8002594 <__aeabi_d2iz>
 8002df4:	0003      	movs	r3, r0
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24
    double minutes = v - (deg * 100.0);
 8002df8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002dfa:	f7ff fc07 	bl	800260c <__aeabi_i2d>
 8002dfe:	2200      	movs	r2, #0
 8002e00:	4b21      	ldr	r3, [pc, #132]	@ (8002e88 <gps_parse_ddmm_to_float+0xe0>)
 8002e02:	f7fe fcb5 	bl	8001770 <__aeabi_dmul>
 8002e06:	0002      	movs	r2, r0
 8002e08:	000b      	movs	r3, r1
 8002e0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002e0e:	f7fe ff95 	bl	8001d3c <__aeabi_dsub>
 8002e12:	0002      	movs	r2, r0
 8002e14:	000b      	movs	r3, r1
 8002e16:	61ba      	str	r2, [r7, #24]
 8002e18:	61fb      	str	r3, [r7, #28]
    double val = deg + minutes / 60.0;
 8002e1a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e1c:	f7ff fbf6 	bl	800260c <__aeabi_i2d>
 8002e20:	0004      	movs	r4, r0
 8002e22:	000d      	movs	r5, r1
 8002e24:	2200      	movs	r2, #0
 8002e26:	4b19      	ldr	r3, [pc, #100]	@ (8002e8c <gps_parse_ddmm_to_float+0xe4>)
 8002e28:	69b8      	ldr	r0, [r7, #24]
 8002e2a:	69f9      	ldr	r1, [r7, #28]
 8002e2c:	f7fe f866 	bl	8000efc <__aeabi_ddiv>
 8002e30:	0002      	movs	r2, r0
 8002e32:	000b      	movs	r3, r1
 8002e34:	0020      	movs	r0, r4
 8002e36:	0029      	movs	r1, r5
 8002e38:	f7fd fc9a 	bl	8000770 <__aeabi_dadd>
 8002e3c:	0002      	movs	r2, r0
 8002e3e:	000b      	movs	r3, r1
 8002e40:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e42:	637b      	str	r3, [r7, #52]	@ 0x34
    if(hemi && (*hemi=='S'||*hemi=='W')) val = -val;
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d012      	beq.n	8002e70 <gps_parse_ddmm_to_float+0xc8>
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b53      	cmp	r3, #83	@ 0x53
 8002e50:	d003      	beq.n	8002e5a <gps_parse_ddmm_to_float+0xb2>
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b57      	cmp	r3, #87	@ 0x57
 8002e58:	d10a      	bne.n	8002e70 <gps_parse_ddmm_to_float+0xc8>
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5c:	603b      	str	r3, [r7, #0]
 8002e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e60:	2280      	movs	r2, #128	@ 0x80
 8002e62:	0612      	lsls	r2, r2, #24
 8002e64:	405a      	eors	r2, r3
 8002e66:	607a      	str	r2, [r7, #4]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	687c      	ldr	r4, [r7, #4]
 8002e6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e6e:	637c      	str	r4, [r7, #52]	@ 0x34
    *out = (float)val;
 8002e70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002e72:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002e74:	f7ff fc64 	bl	8002740 <__aeabi_d2f>
 8002e78:	1c02      	adds	r2, r0, #0
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	601a      	str	r2, [r3, #0]
    return 1;
 8002e7e:	2301      	movs	r3, #1
}
 8002e80:	0018      	movs	r0, r3
 8002e82:	46bd      	mov	sp, r7
 8002e84:	b00e      	add	sp, #56	@ 0x38
 8002e86:	bdb0      	pop	{r4, r5, r7, pc}
 8002e88:	40590000 	.word	0x40590000
 8002e8c:	404e0000 	.word	0x404e0000

08002e90 <gps_parse_rmc>:

static void gps_parse_rmc(char* buf) {
 8002e90:	b590      	push	{r4, r7, lr}
 8002e92:	b09d      	sub	sp, #116	@ 0x74
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
    if(!gps_validate_checksum(buf)) return;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7ff feec 	bl	8002c78 <gps_validate_checksum>
 8002ea0:	1e03      	subs	r3, r0, #0
 8002ea2:	d100      	bne.n	8002ea6 <gps_parse_rmc+0x16>
 8002ea4:	e096      	b.n	8002fd4 <gps_parse_rmc+0x144>
    for(char* q=buf; *q; ++q) if(*q=='\r'||*q=='\n') *q=0;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002eaa:	e00d      	b.n	8002ec8 <gps_parse_rmc+0x38>
 8002eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b0d      	cmp	r3, #13
 8002eb2:	d003      	beq.n	8002ebc <gps_parse_rmc+0x2c>
 8002eb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b0a      	cmp	r3, #10
 8002eba:	d102      	bne.n	8002ec2 <gps_parse_rmc+0x32>
 8002ebc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	701a      	strb	r2, [r3, #0]
 8002ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1ed      	bne.n	8002eac <gps_parse_rmc+0x1c>
    char* toks[16] = {0}; int nt=0;
 8002ed0:	2310      	movs	r3, #16
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	2340      	movs	r3, #64	@ 0x40
 8002ed8:	001a      	movs	r2, r3
 8002eda:	2100      	movs	r1, #0
 8002edc:	f007 fc4c 	bl	800a778 <memset>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	66bb      	str	r3, [r7, #104]	@ 0x68
    for(char* t = strtok(buf, ","); t && nt<16; t=strtok(NULL, ",")) toks[nt++] = t;
 8002ee4:	4a41      	ldr	r2, [pc, #260]	@ (8002fec <gps_parse_rmc+0x15c>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	0011      	movs	r1, r2
 8002eea:	0018      	movs	r0, r3
 8002eec:	f007 fc86 	bl	800a7fc <strtok>
 8002ef0:	0003      	movs	r3, r0
 8002ef2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ef4:	e00e      	b.n	8002f14 <gps_parse_rmc+0x84>
 8002ef6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ef8:	1c5a      	adds	r2, r3, #1
 8002efa:	66ba      	str	r2, [r7, #104]	@ 0x68
 8002efc:	2210      	movs	r2, #16
 8002efe:	18ba      	adds	r2, r7, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8002f04:	5099      	str	r1, [r3, r2]
 8002f06:	4b39      	ldr	r3, [pc, #228]	@ (8002fec <gps_parse_rmc+0x15c>)
 8002f08:	0019      	movs	r1, r3
 8002f0a:	2000      	movs	r0, #0
 8002f0c:	f007 fc76 	bl	800a7fc <strtok>
 8002f10:	0003      	movs	r3, r0
 8002f12:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d002      	beq.n	8002f20 <gps_parse_rmc+0x90>
 8002f1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f1c:	2b0f      	cmp	r3, #15
 8002f1e:	ddea      	ble.n	8002ef6 <gps_parse_rmc+0x66>
    if(nt < 7) return;
 8002f20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f22:	2b06      	cmp	r3, #6
 8002f24:	dd58      	ble.n	8002fd8 <gps_parse_rmc+0x148>
    if(strncmp(toks[0], "$GPRMC",6)!=0 && strncmp(toks[0], "$GNRMC",6)!=0) return;
 8002f26:	2410      	movs	r4, #16
 8002f28:	193b      	adds	r3, r7, r4
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4930      	ldr	r1, [pc, #192]	@ (8002ff0 <gps_parse_rmc+0x160>)
 8002f2e:	2206      	movs	r2, #6
 8002f30:	0018      	movs	r0, r3
 8002f32:	f007 fc29 	bl	800a788 <strncmp>
 8002f36:	1e03      	subs	r3, r0, #0
 8002f38:	d008      	beq.n	8002f4c <gps_parse_rmc+0xbc>
 8002f3a:	193b      	adds	r3, r7, r4
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	492d      	ldr	r1, [pc, #180]	@ (8002ff4 <gps_parse_rmc+0x164>)
 8002f40:	2206      	movs	r2, #6
 8002f42:	0018      	movs	r0, r3
 8002f44:	f007 fc20 	bl	800a788 <strncmp>
 8002f48:	1e03      	subs	r3, r0, #0
 8002f4a:	d147      	bne.n	8002fdc <gps_parse_rmc+0x14c>

    const char* status = toks[2];
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	18bb      	adds	r3, r7, r2
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	663b      	str	r3, [r7, #96]	@ 0x60
    const char* lat = toks[3]; const char* ns = toks[4];
 8002f54:	18bb      	adds	r3, r7, r2
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f5a:	18bb      	adds	r3, r7, r2
 8002f5c:	691b      	ldr	r3, [r3, #16]
 8002f5e:	65bb      	str	r3, [r7, #88]	@ 0x58
    const char* lon = toks[5]; const char* ew = toks[6];
 8002f60:	18bb      	adds	r3, r7, r2
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f66:	18bb      	adds	r3, r7, r2
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	653b      	str	r3, [r7, #80]	@ 0x50
    if(!status || (*status!='A' && *status!='a')) { received_gps.valid=0; return; }
 8002f6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <gps_parse_rmc+0xf2>
 8002f72:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b41      	cmp	r3, #65	@ 0x41
 8002f78:	d007      	beq.n	8002f8a <gps_parse_rmc+0xfa>
 8002f7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b61      	cmp	r3, #97	@ 0x61
 8002f80:	d003      	beq.n	8002f8a <gps_parse_rmc+0xfa>
 8002f82:	4b1d      	ldr	r3, [pc, #116]	@ (8002ff8 <gps_parse_rmc+0x168>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
 8002f88:	e02d      	b.n	8002fe6 <gps_parse_rmc+0x156>

    float latitude=0, longitude=0;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60bb      	str	r3, [r7, #8]
    if(!gps_parse_ddmm_to_float(lat, ns, &latitude)) return;
 8002f92:	230c      	movs	r3, #12
 8002f94:	18fa      	adds	r2, r7, r3
 8002f96:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8002f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f9a:	0018      	movs	r0, r3
 8002f9c:	f7ff ff04 	bl	8002da8 <gps_parse_ddmm_to_float>
 8002fa0:	1e03      	subs	r3, r0, #0
 8002fa2:	d01d      	beq.n	8002fe0 <gps_parse_rmc+0x150>
    if(!gps_parse_ddmm_to_float(lon, ew, &longitude)) return;
 8002fa4:	2308      	movs	r3, #8
 8002fa6:	18fa      	adds	r2, r7, r3
 8002fa8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002faa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fac:	0018      	movs	r0, r3
 8002fae:	f7ff fefb 	bl	8002da8 <gps_parse_ddmm_to_float>
 8002fb2:	1e03      	subs	r3, r0, #0
 8002fb4:	d016      	beq.n	8002fe4 <gps_parse_rmc+0x154>

    received_gps.latitude = latitude;
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ff8 <gps_parse_rmc+0x168>)
 8002fba:	605a      	str	r2, [r3, #4]
    received_gps.longitude = longitude;
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff8 <gps_parse_rmc+0x168>)
 8002fc0:	609a      	str	r2, [r3, #8]
    received_gps.valid = 1;
 8002fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff8 <gps_parse_rmc+0x168>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
    received_gps.last_update_ms = HAL_GetTick();
 8002fc8:	f001 f8ee 	bl	80041a8 <HAL_GetTick>
 8002fcc:	0002      	movs	r2, r0
 8002fce:	4b0a      	ldr	r3, [pc, #40]	@ (8002ff8 <gps_parse_rmc+0x168>)
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	e008      	b.n	8002fe6 <gps_parse_rmc+0x156>
    if(!gps_validate_checksum(buf)) return;
 8002fd4:	46c0      	nop			@ (mov r8, r8)
 8002fd6:	e006      	b.n	8002fe6 <gps_parse_rmc+0x156>
    if(nt < 7) return;
 8002fd8:	46c0      	nop			@ (mov r8, r8)
 8002fda:	e004      	b.n	8002fe6 <gps_parse_rmc+0x156>
    if(strncmp(toks[0], "$GPRMC",6)!=0 && strncmp(toks[0], "$GNRMC",6)!=0) return;
 8002fdc:	46c0      	nop			@ (mov r8, r8)
 8002fde:	e002      	b.n	8002fe6 <gps_parse_rmc+0x156>
    if(!gps_parse_ddmm_to_float(lat, ns, &latitude)) return;
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	e000      	b.n	8002fe6 <gps_parse_rmc+0x156>
    if(!gps_parse_ddmm_to_float(lon, ew, &longitude)) return;
 8002fe4:	46c0      	nop			@ (mov r8, r8)
}
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b01d      	add	sp, #116	@ 0x74
 8002fea:	bd90      	pop	{r4, r7, pc}
 8002fec:	0800dec4 	.word	0x0800dec4
 8002ff0:	0800dec8 	.word	0x0800dec8
 8002ff4:	0800ded0 	.word	0x0800ded0
 8002ff8:	20000284 	.word	0x20000284

08002ffc <gps_button_pressed>:
/**
  * @brief Check if GPS button is pressed (with debouncing)
  * @retval 1 if button pressed (rising edge), 0 otherwise
  */
uint8_t gps_button_pressed(void)
{
 8002ffc:	b590      	push	{r4, r7, lr}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
    // Read button state (assuming active HIGH, adjust if active LOW)
    uint8_t current_state = HAL_GPIO_ReadPin(GPS_BUTTON_PORT, GPS_BUTTON_PIN);
 8003002:	1dfc      	adds	r4, r7, #7
 8003004:	4b10      	ldr	r3, [pc, #64]	@ (8003048 <gps_button_pressed+0x4c>)
 8003006:	2110      	movs	r1, #16
 8003008:	0018      	movs	r0, r3
 800300a:	f002 fc7f 	bl	800590c <HAL_GPIO_ReadPin>
 800300e:	0003      	movs	r3, r0
 8003010:	7023      	strb	r3, [r4, #0]

    // Detect rising edge (button press)
    if (current_state == GPIO_PIN_SET && last_button_state == GPIO_PIN_RESET)
 8003012:	1dfb      	adds	r3, r7, #7
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d10c      	bne.n	8003034 <gps_button_pressed+0x38>
 800301a:	4b0c      	ldr	r3, [pc, #48]	@ (800304c <gps_button_pressed+0x50>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d108      	bne.n	8003034 <gps_button_pressed+0x38>
    {
        last_button_state = current_state;
 8003022:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <gps_button_pressed+0x50>)
 8003024:	1dfa      	adds	r2, r7, #7
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	701a      	strb	r2, [r3, #0]
        HAL_Delay(20); // Simple debounce
 800302a:	2014      	movs	r0, #20
 800302c:	f001 f8c6 	bl	80041bc <HAL_Delay>
        return 1;
 8003030:	2301      	movs	r3, #1
 8003032:	e004      	b.n	800303e <gps_button_pressed+0x42>
    }

    last_button_state = current_state;
 8003034:	4b05      	ldr	r3, [pc, #20]	@ (800304c <gps_button_pressed+0x50>)
 8003036:	1dfa      	adds	r2, r7, #7
 8003038:	7812      	ldrb	r2, [r2, #0]
 800303a:	701a      	strb	r2, [r3, #0]
    return 0;
 800303c:	2300      	movs	r3, #0
}
 800303e:	0018      	movs	r0, r3
 8003040:	46bd      	mov	sp, r7
 8003042:	b003      	add	sp, #12
 8003044:	bd90      	pop	{r4, r7, pc}
 8003046:	46c0      	nop			@ (mov r8, r8)
 8003048:	50000400 	.word	0x50000400
 800304c:	2000031d 	.word	0x2000031d

08003050 <gps_task>:

void gps_task(void) {
 8003050:	b5b0      	push	{r4, r5, r7, lr}
 8003052:	b0b6      	sub	sp, #216	@ 0xd8
 8003054:	af04      	add	r7, sp, #16
    if(!gps_ready) return;
 8003056:	4b2d      	ldr	r3, [pc, #180]	@ (800310c <gps_task+0xbc>)
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d051      	beq.n	8003104 <gps_task+0xb4>
    char buf[GPS_LINE_MAX];
    strncpy(buf, (char*)gps_line, GPS_LINE_MAX-1);
 8003060:	492b      	ldr	r1, [pc, #172]	@ (8003110 <gps_task+0xc0>)
 8003062:	2444      	movs	r4, #68	@ 0x44
 8003064:	193b      	adds	r3, r7, r4
 8003066:	227f      	movs	r2, #127	@ 0x7f
 8003068:	0018      	movs	r0, r3
 800306a:	f007 fb9e 	bl	800a7aa <strncpy>
    buf[GPS_LINE_MAX-1]=0;
 800306e:	0020      	movs	r0, r4
 8003070:	183b      	adds	r3, r7, r0
 8003072:	227f      	movs	r2, #127	@ 0x7f
 8003074:	2100      	movs	r1, #0
 8003076:	5499      	strb	r1, [r3, r2]
    gps_ready = 0;
 8003078:	4b24      	ldr	r3, [pc, #144]	@ (800310c <gps_task+0xbc>)
 800307a:	2200      	movs	r2, #0
 800307c:	701a      	strb	r2, [r3, #0]

    if(strncmp(buf, "$GPRMC",6)==0 || strncmp(buf, "$GNRMC",6)==0){
 800307e:	4925      	ldr	r1, [pc, #148]	@ (8003114 <gps_task+0xc4>)
 8003080:	0004      	movs	r4, r0
 8003082:	183b      	adds	r3, r7, r0
 8003084:	2206      	movs	r2, #6
 8003086:	0018      	movs	r0, r3
 8003088:	f007 fb7e 	bl	800a788 <strncmp>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d007      	beq.n	80030a0 <gps_task+0x50>
 8003090:	4921      	ldr	r1, [pc, #132]	@ (8003118 <gps_task+0xc8>)
 8003092:	193b      	adds	r3, r7, r4
 8003094:	2206      	movs	r2, #6
 8003096:	0018      	movs	r0, r3
 8003098:	f007 fb76 	bl	800a788 <strncmp>
 800309c:	1e03      	subs	r3, r0, #0
 800309e:	d104      	bne.n	80030aa <gps_task+0x5a>
        gps_parse_rmc(buf);
 80030a0:	2344      	movs	r3, #68	@ 0x44
 80030a2:	18fb      	adds	r3, r7, r3
 80030a4:	0018      	movs	r0, r3
 80030a6:	f7ff fef3 	bl	8002e90 <gps_parse_rmc>
    }

    // Send GPS over LoRa when button is pressed
    if(gps_button_pressed() && received_gps.valid){
 80030aa:	f7ff ffa7 	bl	8002ffc <gps_button_pressed>
 80030ae:	1e03      	subs	r3, r0, #0
 80030b0:	d029      	beq.n	8003106 <gps_task+0xb6>
 80030b2:	4b1a      	ldr	r3, [pc, #104]	@ (800311c <gps_task+0xcc>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d025      	beq.n	8003106 <gps_task+0xb6>
        char payload[64];
        int n = snprintf(payload, sizeof(payload), "GPS,%.6f,%.6f",
                         received_gps.latitude, received_gps.longitude);
 80030ba:	4b18      	ldr	r3, [pc, #96]	@ (800311c <gps_task+0xcc>)
 80030bc:	685b      	ldr	r3, [r3, #4]
        int n = snprintf(payload, sizeof(payload), "GPS,%.6f,%.6f",
 80030be:	1c18      	adds	r0, r3, #0
 80030c0:	f7ff faf6 	bl	80026b0 <__aeabi_f2d>
 80030c4:	0004      	movs	r4, r0
 80030c6:	000d      	movs	r5, r1
                         received_gps.latitude, received_gps.longitude);
 80030c8:	4b14      	ldr	r3, [pc, #80]	@ (800311c <gps_task+0xcc>)
 80030ca:	689b      	ldr	r3, [r3, #8]
        int n = snprintf(payload, sizeof(payload), "GPS,%.6f,%.6f",
 80030cc:	1c18      	adds	r0, r3, #0
 80030ce:	f7ff faef 	bl	80026b0 <__aeabi_f2d>
 80030d2:	0002      	movs	r2, r0
 80030d4:	000b      	movs	r3, r1
 80030d6:	4912      	ldr	r1, [pc, #72]	@ (8003120 <gps_task+0xd0>)
 80030d8:	1d38      	adds	r0, r7, #4
 80030da:	9202      	str	r2, [sp, #8]
 80030dc:	9303      	str	r3, [sp, #12]
 80030de:	9400      	str	r4, [sp, #0]
 80030e0:	9501      	str	r5, [sp, #4]
 80030e2:	000a      	movs	r2, r1
 80030e4:	2140      	movs	r1, #64	@ 0x40
 80030e6:	f007 fa77 	bl	800a5d8 <sniprintf>
 80030ea:	0003      	movs	r3, r0
 80030ec:	22c4      	movs	r2, #196	@ 0xc4
 80030ee:	18b9      	adds	r1, r7, r2
 80030f0:	600b      	str	r3, [r1, #0]
        if(n>0) lora_send_payload(payload);
 80030f2:	18bb      	adds	r3, r7, r2
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	dd05      	ble.n	8003106 <gps_task+0xb6>
 80030fa:	1d3b      	adds	r3, r7, #4
 80030fc:	0018      	movs	r0, r3
 80030fe:	f000 fa85 	bl	800360c <lora_send_payload>
 8003102:	e000      	b.n	8003106 <gps_task+0xb6>
    if(!gps_ready) return;
 8003104:	46c0      	nop			@ (mov r8, r8)
    }
}
 8003106:	46bd      	mov	sp, r7
 8003108:	b032      	add	sp, #200	@ 0xc8
 800310a:	bdb0      	pop	{r4, r5, r7, pc}
 800310c:	2000031c 	.word	0x2000031c
 8003110:	20000298 	.word	0x20000298
 8003114:	0800dec8 	.word	0x0800dec8
 8003118:	0800ded0 	.word	0x0800ded0
 800311c:	20000284 	.word	0x20000284
 8003120:	0800ded8 	.word	0x0800ded8

08003124 <StartGPSRxIT>:

void StartGPSRxIT(void) {
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart2, &gps_rx_byte, 1);
 8003128:	4904      	ldr	r1, [pc, #16]	@ (800313c <StartGPSRxIT+0x18>)
 800312a:	4b05      	ldr	r3, [pc, #20]	@ (8003140 <StartGPSRxIT+0x1c>)
 800312c:	2201      	movs	r2, #1
 800312e:	0018      	movs	r0, r3
 8003130:	f004 f83a 	bl	80071a8 <HAL_UART_Receive_IT>
}
 8003134:	46c0      	nop			@ (mov r8, r8)
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	46c0      	nop			@ (mov r8, r8)
 800313c:	20000294 	.word	0x20000294
 8003140:	2000043c 	.word	0x2000043c

08003144 <gps_rx_callback>:

void gps_rx_callback(void) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
    char c=(char)gps_rx_byte;
 800314a:	1dfb      	adds	r3, r7, #7
 800314c:	4a22      	ldr	r2, [pc, #136]	@ (80031d8 <gps_rx_callback+0x94>)
 800314e:	7812      	ldrb	r2, [r2, #0]
 8003150:	701a      	strb	r2, [r3, #0]
    if(!gps_ready){
 8003152:	4b22      	ldr	r3, [pc, #136]	@ (80031dc <gps_rx_callback+0x98>)
 8003154:	781b      	ldrb	r3, [r3, #0]
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b00      	cmp	r3, #0
 800315a:	d136      	bne.n	80031ca <gps_rx_callback+0x86>
        if(gps_lp==0 && c=='$'){
 800315c:	4b20      	ldr	r3, [pc, #128]	@ (80031e0 <gps_rx_callback+0x9c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10d      	bne.n	8003180 <gps_rx_callback+0x3c>
 8003164:	1dfb      	adds	r3, r7, #7
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b24      	cmp	r3, #36	@ 0x24
 800316a:	d109      	bne.n	8003180 <gps_rx_callback+0x3c>
            gps_line[gps_lp++] = c;
 800316c:	4b1c      	ldr	r3, [pc, #112]	@ (80031e0 <gps_rx_callback+0x9c>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	1c59      	adds	r1, r3, #1
 8003172:	4a1b      	ldr	r2, [pc, #108]	@ (80031e0 <gps_rx_callback+0x9c>)
 8003174:	6011      	str	r1, [r2, #0]
 8003176:	4a1b      	ldr	r2, [pc, #108]	@ (80031e4 <gps_rx_callback+0xa0>)
 8003178:	1df9      	adds	r1, r7, #7
 800317a:	7809      	ldrb	r1, [r1, #0]
 800317c:	54d1      	strb	r1, [r2, r3]
 800317e:	e024      	b.n	80031ca <gps_rx_callback+0x86>
        }
        else if(c=='\n'||c=='\r'){
 8003180:	1dfb      	adds	r3, r7, #7
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	2b0a      	cmp	r3, #10
 8003186:	d003      	beq.n	8003190 <gps_rx_callback+0x4c>
 8003188:	1dfb      	adds	r3, r7, #7
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2b0d      	cmp	r3, #13
 800318e:	d10b      	bne.n	80031a8 <gps_rx_callback+0x64>
            gps_line[gps_lp]=0;
 8003190:	4b13      	ldr	r3, [pc, #76]	@ (80031e0 <gps_rx_callback+0x9c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a13      	ldr	r2, [pc, #76]	@ (80031e4 <gps_rx_callback+0xa0>)
 8003196:	2100      	movs	r1, #0
 8003198:	54d1      	strb	r1, [r2, r3]
            gps_ready=1;
 800319a:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <gps_rx_callback+0x98>)
 800319c:	2201      	movs	r2, #1
 800319e:	701a      	strb	r2, [r3, #0]
            gps_lp=0;
 80031a0:	4b0f      	ldr	r3, [pc, #60]	@ (80031e0 <gps_rx_callback+0x9c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
 80031a6:	e010      	b.n	80031ca <gps_rx_callback+0x86>
        }
        else if(gps_lp < GPS_LINE_MAX-1){
 80031a8:	4b0d      	ldr	r3, [pc, #52]	@ (80031e0 <gps_rx_callback+0x9c>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2b7e      	cmp	r3, #126	@ 0x7e
 80031ae:	d809      	bhi.n	80031c4 <gps_rx_callback+0x80>
            gps_line[gps_lp++] = c;
 80031b0:	4b0b      	ldr	r3, [pc, #44]	@ (80031e0 <gps_rx_callback+0x9c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1c59      	adds	r1, r3, #1
 80031b6:	4a0a      	ldr	r2, [pc, #40]	@ (80031e0 <gps_rx_callback+0x9c>)
 80031b8:	6011      	str	r1, [r2, #0]
 80031ba:	4a0a      	ldr	r2, [pc, #40]	@ (80031e4 <gps_rx_callback+0xa0>)
 80031bc:	1df9      	adds	r1, r7, #7
 80031be:	7809      	ldrb	r1, [r1, #0]
 80031c0:	54d1      	strb	r1, [r2, r3]
 80031c2:	e002      	b.n	80031ca <gps_rx_callback+0x86>
        }
        else {
            gps_lp = 0;
 80031c4:	4b06      	ldr	r3, [pc, #24]	@ (80031e0 <gps_rx_callback+0x9c>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
        }
    }
    StartGPSRxIT();
 80031ca:	f7ff ffab 	bl	8003124 <StartGPSRxIT>
}
 80031ce:	46c0      	nop			@ (mov r8, r8)
 80031d0:	46bd      	mov	sp, r7
 80031d2:	b002      	add	sp, #8
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	46c0      	nop			@ (mov r8, r8)
 80031d8:	20000294 	.word	0x20000294
 80031dc:	2000031c 	.word	0x2000031c
 80031e0:	20000318 	.word	0x20000318
 80031e4:	20000298 	.word	0x20000298

080031e8 <joystick_read_adc>:
  * @brief Read ADC value from specified channel
  * @param channel: ADC channel to read
  * @retval ADC value (0-4095)
  */
uint16_t joystick_read_adc(uint32_t channel)
{
 80031e8:	b590      	push	{r4, r7, lr}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80031f0:	240c      	movs	r4, #12
 80031f2:	193b      	adds	r3, r7, r4
 80031f4:	0018      	movs	r0, r3
 80031f6:	2308      	movs	r3, #8
 80031f8:	001a      	movs	r2, r3
 80031fa:	2100      	movs	r1, #0
 80031fc:	f007 fabc 	bl	800a778 <memset>

  // Configure the channel
  sConfig.Channel = channel;
 8003200:	0021      	movs	r1, r4
 8003202:	187b      	adds	r3, r7, r1
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	601a      	str	r2, [r3, #0]
  sConfig.Rank = 1;
 8003208:	187b      	adds	r3, r7, r1
 800320a:	2201      	movs	r2, #1
 800320c:	605a      	str	r2, [r3, #4]

  hadc.Instance->CHSELR = 0;
 800320e:	4b19      	ldr	r3, [pc, #100]	@ (8003274 <joystick_read_adc+0x8c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2200      	movs	r2, #0
 8003214:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003216:	187a      	adds	r2, r7, r1
 8003218:	4b16      	ldr	r3, [pc, #88]	@ (8003274 <joystick_read_adc+0x8c>)
 800321a:	0011      	movs	r1, r2
 800321c:	0018      	movs	r0, r3
 800321e:	f001 fd0f 	bl	8004c40 <HAL_ADC_ConfigChannel>
 8003222:	1e03      	subs	r3, r0, #0
 8003224:	d002      	beq.n	800322c <joystick_read_adc+0x44>
  {
    return ADC_CENTER_VALUE; // Return center value on error
 8003226:	2380      	movs	r3, #128	@ 0x80
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	e01f      	b.n	800326c <joystick_read_adc+0x84>
  }

  // Start ADC conversion
  HAL_ADC_Start(&hadc);
 800322c:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <joystick_read_adc+0x8c>)
 800322e:	0018      	movs	r0, r3
 8003230:	f001 fb86 	bl	8004940 <HAL_ADC_Start>

  // Wait for conversion to complete (timeout 100ms)
  if (HAL_ADC_PollForConversion(&hadc, 100) == HAL_OK)
 8003234:	4b0f      	ldr	r3, [pc, #60]	@ (8003274 <joystick_read_adc+0x8c>)
 8003236:	2164      	movs	r1, #100	@ 0x64
 8003238:	0018      	movs	r0, r3
 800323a:	f001 fc37 	bl	8004aac <HAL_ADC_PollForConversion>
 800323e:	1e03      	subs	r3, r0, #0
 8003240:	d10e      	bne.n	8003260 <joystick_read_adc+0x78>
  {
    uint16_t adc_value = HAL_ADC_GetValue(&hadc);
 8003242:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <joystick_read_adc+0x8c>)
 8003244:	0018      	movs	r0, r3
 8003246:	f001 fcdf 	bl	8004c08 <HAL_ADC_GetValue>
 800324a:	0002      	movs	r2, r0
 800324c:	2416      	movs	r4, #22
 800324e:	193b      	adds	r3, r7, r4
 8003250:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc);
 8003252:	4b08      	ldr	r3, [pc, #32]	@ (8003274 <joystick_read_adc+0x8c>)
 8003254:	0018      	movs	r0, r3
 8003256:	f001 fbd9 	bl	8004a0c <HAL_ADC_Stop>
    return adc_value;
 800325a:	193b      	adds	r3, r7, r4
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	e005      	b.n	800326c <joystick_read_adc+0x84>
  }

  HAL_ADC_Stop(&hadc);
 8003260:	4b04      	ldr	r3, [pc, #16]	@ (8003274 <joystick_read_adc+0x8c>)
 8003262:	0018      	movs	r0, r3
 8003264:	f001 fbd2 	bl	8004a0c <HAL_ADC_Stop>
  return ADC_CENTER_VALUE; // Return center value on timeout
 8003268:	2380      	movs	r3, #128	@ 0x80
 800326a:	011b      	lsls	r3, r3, #4
}
 800326c:	0018      	movs	r0, r3
 800326e:	46bd      	mov	sp, r7
 8003270:	b007      	add	sp, #28
 8003272:	bd90      	pop	{r4, r7, pc}
 8003274:	2000054c 	.word	0x2000054c

08003278 <process_thrust>:

  return boat_num;
}*/

static uint8_t process_thrust(void)
{
 8003278:	b590      	push	{r4, r7, lr}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
  uint16_t adc_value = joystick_read_adc(ADC_CHANNEL_THRUST);
 800327e:	1d3c      	adds	r4, r7, #4
 8003280:	2380      	movs	r3, #128	@ 0x80
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	0018      	movs	r0, r3
 8003286:	f7ff ffaf 	bl	80031e8 <joystick_read_adc>
 800328a:	0003      	movs	r3, r0
 800328c:	8023      	strh	r3, [r4, #0]

  // Apply deadband around center
  if (adc_value >= (ADC_CENTER_VALUE - THRUST_DEADBAND))
 800328e:	1d3b      	adds	r3, r7, #4
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	4a21      	ldr	r2, [pc, #132]	@ (8003318 <process_thrust+0xa0>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d901      	bls.n	800329c <process_thrust+0x24>
  {
    // Joystick at center or below - no thrust
    return 0;
 8003298:	2300      	movs	r3, #0
 800329a:	e038      	b.n	800330e <process_thrust+0x96>
  }

  // Calculate the range from center to max
  // ADC_CENTER_VALUE is typically 2048 for 12-bit ADC
  // Range from center to max: ADC_CENTER_VALUE to 4095
  int16_t range_from_center =(ADC_CENTER_VALUE - THRUST_DEADBAND) - adc_value;
 800329c:	1d3b      	adds	r3, r7, #4
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	4a1e      	ldr	r2, [pc, #120]	@ (800331c <process_thrust+0xa4>)
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	1cbb      	adds	r3, r7, #2
 80032a8:	801a      	strh	r2, [r3, #0]
  int16_t total_range = 4095 - (ADC_CENTER_VALUE + THRUST_DEADBAND);
 80032aa:	003b      	movs	r3, r7
 80032ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003318 <process_thrust+0xa0>)
 80032ae:	801a      	strh	r2, [r3, #0]

  // Map to 0-100, then round to nearest 10%
  uint8_t thrust_raw = (uint8_t)(((uint32_t)range_from_center * 100) / total_range);
 80032b0:	1cbb      	adds	r3, r7, #2
 80032b2:	2200      	movs	r2, #0
 80032b4:	5e9b      	ldrsh	r3, [r3, r2]
 80032b6:	2264      	movs	r2, #100	@ 0x64
 80032b8:	435a      	muls	r2, r3
 80032ba:	003b      	movs	r3, r7
 80032bc:	2100      	movs	r1, #0
 80032be:	5e5b      	ldrsh	r3, [r3, r1]
 80032c0:	0019      	movs	r1, r3
 80032c2:	0010      	movs	r0, r2
 80032c4:	f7fc ff46 	bl	8000154 <__udivsi3>
 80032c8:	0003      	movs	r3, r0
 80032ca:	001a      	movs	r2, r3
 80032cc:	1dfb      	adds	r3, r7, #7
 80032ce:	701a      	strb	r2, [r3, #0]

  // Clamp to 0-100
  if (thrust_raw > 100) thrust_raw = 100;
 80032d0:	1dfb      	adds	r3, r7, #7
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b64      	cmp	r3, #100	@ 0x64
 80032d6:	d902      	bls.n	80032de <process_thrust+0x66>
 80032d8:	1dfb      	adds	r3, r7, #7
 80032da:	2264      	movs	r2, #100	@ 0x64
 80032dc:	701a      	strb	r2, [r3, #0]

  // Round to nearest 10% sector
  uint8_t thrust_sector = ((thrust_raw + 5) / 10) * 10;
 80032de:	1dfb      	adds	r3, r7, #7
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	3305      	adds	r3, #5
 80032e4:	210a      	movs	r1, #10
 80032e6:	0018      	movs	r0, r3
 80032e8:	f7fc ffbe 	bl	8000268 <__divsi3>
 80032ec:	0003      	movs	r3, r0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	1dba      	adds	r2, r7, #6
 80032f2:	1c19      	adds	r1, r3, #0
 80032f4:	0089      	lsls	r1, r1, #2
 80032f6:	18cb      	adds	r3, r1, r3
 80032f8:	18db      	adds	r3, r3, r3
 80032fa:	7013      	strb	r3, [r2, #0]

  // Ensure we don't exceed 100
  if (thrust_sector > 100) thrust_sector = 100;
 80032fc:	1dbb      	adds	r3, r7, #6
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b64      	cmp	r3, #100	@ 0x64
 8003302:	d902      	bls.n	800330a <process_thrust+0x92>
 8003304:	1dbb      	adds	r3, r7, #6
 8003306:	2264      	movs	r2, #100	@ 0x64
 8003308:	701a      	strb	r2, [r3, #0]

  return thrust_sector;
 800330a:	1dbb      	adds	r3, r7, #6
 800330c:	781b      	ldrb	r3, [r3, #0]
}
 800330e:	0018      	movs	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	b003      	add	sp, #12
 8003314:	bd90      	pop	{r4, r7, pc}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	0000079b 	.word	0x0000079b
 800331c:	0000079c 	.word	0x0000079c

08003320 <process_rudder>:
/**
  * @brief Process rudder joystick (Right X-axis)
  * @retval Rudder value (0100)
  */
static uint8_t process_rudder(void)
{
 8003320:	b590      	push	{r4, r7, lr}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
  uint16_t adc_value = joystick_read_adc(ADC_CHANNEL_RUDDER);
 8003326:	1d3c      	adds	r4, r7, #4
 8003328:	2040      	movs	r0, #64	@ 0x40
 800332a:	f7ff ff5d 	bl	80031e8 <joystick_read_adc>
 800332e:	0003      	movs	r3, r0
 8003330:	8023      	strh	r3, [r4, #0]

  // Apply deadband around center
  if (abs((int16_t)adc_value - ADC_CENTER_VALUE) < RUDDER_DEADBAND)
 8003332:	1d3b      	adds	r3, r7, #4
 8003334:	2200      	movs	r2, #0
 8003336:	5e9b      	ldrsh	r3, [r3, r2]
 8003338:	4a13      	ldr	r2, [pc, #76]	@ (8003388 <process_rudder+0x68>)
 800333a:	4694      	mov	ip, r2
 800333c:	4463      	add	r3, ip
 800333e:	3363      	adds	r3, #99	@ 0x63
 8003340:	db09      	blt.n	8003356 <process_rudder+0x36>
 8003342:	1d3b      	adds	r3, r7, #4
 8003344:	2200      	movs	r2, #0
 8003346:	5e9b      	ldrsh	r3, [r3, r2]
 8003348:	4a0f      	ldr	r2, [pc, #60]	@ (8003388 <process_rudder+0x68>)
 800334a:	4694      	mov	ip, r2
 800334c:	4463      	add	r3, ip
 800334e:	2b63      	cmp	r3, #99	@ 0x63
 8003350:	dc01      	bgt.n	8003356 <process_rudder+0x36>
  {
    return 50; // Center position
 8003352:	2332      	movs	r3, #50	@ 0x32
 8003354:	e014      	b.n	8003380 <process_rudder+0x60>
  }

  // Map ADC range (04095) to 0100
  // Left side (min ADC) = 0, Right side (max ADC) = 100
  uint8_t rudder = (uint8_t)(((uint32_t)adc_value * 100) / 4095);
 8003356:	1d3b      	adds	r3, r7, #4
 8003358:	881b      	ldrh	r3, [r3, #0]
 800335a:	2264      	movs	r2, #100	@ 0x64
 800335c:	4353      	muls	r3, r2
 800335e:	490b      	ldr	r1, [pc, #44]	@ (800338c <process_rudder+0x6c>)
 8003360:	0018      	movs	r0, r3
 8003362:	f7fc fef7 	bl	8000154 <__udivsi3>
 8003366:	0003      	movs	r3, r0
 8003368:	001a      	movs	r2, r3
 800336a:	1dfb      	adds	r3, r7, #7
 800336c:	701a      	strb	r2, [r3, #0]

  // Clamp to 0100 range
  if (rudder > 100) rudder = 100;
 800336e:	1dfb      	adds	r3, r7, #7
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b64      	cmp	r3, #100	@ 0x64
 8003374:	d902      	bls.n	800337c <process_rudder+0x5c>
 8003376:	1dfb      	adds	r3, r7, #7
 8003378:	2264      	movs	r2, #100	@ 0x64
 800337a:	701a      	strb	r2, [r3, #0]
  if (rudder < 0) rudder = 0;

  return rudder;
 800337c:	1dfb      	adds	r3, r7, #7
 800337e:	781b      	ldrb	r3, [r3, #0]
}
 8003380:	0018      	movs	r0, r3
 8003382:	46bd      	mov	sp, r7
 8003384:	b003      	add	sp, #12
 8003386:	bd90      	pop	{r4, r7, pc}
 8003388:	fffff800 	.word	0xfffff800
 800338c:	00000fff 	.word	0x00000fff

08003390 <send_together>:

/**
  * @brief Initialize joystick module
  */
static void send_together(uint8_t rudder, uint8_t thrust)
{
 8003390:	b590      	push	{r4, r7, lr}
 8003392:	b08d      	sub	sp, #52	@ 0x34
 8003394:	af02      	add	r7, sp, #8
 8003396:	0002      	movs	r2, r0
 8003398:	1dfb      	adds	r3, r7, #7
 800339a:	701a      	strb	r2, [r3, #0]
 800339c:	1dbb      	adds	r3, r7, #6
 800339e:	1c0a      	adds	r2, r1, #0
 80033a0:	701a      	strb	r2, [r3, #0]
  char payload[32];
  //uint8_t boat_num = joystick_read_boat_selector();

  snprintf(payload, sizeof(payload), "CTRL,%u,%u", (unsigned)thrust, (unsigned)rudder);
 80033a2:	1dbb      	adds	r3, r7, #6
 80033a4:	7819      	ldrb	r1, [r3, #0]
 80033a6:	1dfb      	adds	r3, r7, #7
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	4a08      	ldr	r2, [pc, #32]	@ (80033cc <send_together+0x3c>)
 80033ac:	2408      	movs	r4, #8
 80033ae:	1938      	adds	r0, r7, r4
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	000b      	movs	r3, r1
 80033b4:	2120      	movs	r1, #32
 80033b6:	f007 f90f 	bl	800a5d8 <sniprintf>
  lora_send_payload(payload);
 80033ba:	193b      	adds	r3, r7, r4
 80033bc:	0018      	movs	r0, r3
 80033be:	f000 f925 	bl	800360c <lora_send_payload>
}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b00b      	add	sp, #44	@ 0x2c
 80033c8:	bd90      	pop	{r4, r7, pc}
 80033ca:	46c0      	nop			@ (mov r8, r8)
 80033cc:	0800dee8 	.word	0x0800dee8

080033d0 <joystick_init>:

void joystick_init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  last_thrust = -1;
 80033d4:	4b07      	ldr	r3, [pc, #28]	@ (80033f4 <joystick_init+0x24>)
 80033d6:	2201      	movs	r2, #1
 80033d8:	4252      	negs	r2, r2
 80033da:	801a      	strh	r2, [r3, #0]
  last_rudder = 50;  // Center
 80033dc:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <joystick_init+0x28>)
 80033de:	2232      	movs	r2, #50	@ 0x32
 80033e0:	701a      	strb	r2, [r3, #0]
  last_thrust_send_ms = 0;
 80033e2:	4b06      	ldr	r3, [pc, #24]	@ (80033fc <joystick_init+0x2c>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
  last_rudder_send_ms = 0;
 80033e8:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <joystick_init+0x30>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	601a      	str	r2, [r3, #0]
}
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	20000000 	.word	0x20000000
 80033f8:	20000002 	.word	0x20000002
 80033fc:	20000320 	.word	0x20000320
 8003400:	20000324 	.word	0x20000324

08003404 <joystick_task>:

/**
  * @brief Joystick periodic task - call from main loop
  */
void joystick_task(void)
{
 8003404:	b590      	push	{r4, r7, lr}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
  uint32_t now = HAL_GetTick();
 800340a:	f000 fecd 	bl	80041a8 <HAL_GetTick>
 800340e:	0003      	movs	r3, r0
 8003410:	607b      	str	r3, [r7, #4]

  // Process THRUST - send every 200ms
  if (now - last_thrust_send_ms >= THRUST_UPDATE_MS)
 8003412:	4b1b      	ldr	r3, [pc, #108]	@ (8003480 <joystick_task+0x7c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2bc7      	cmp	r3, #199	@ 0xc7
 800341c:	d92b      	bls.n	8003476 <joystick_task+0x72>
  {
    uint8_t current_thrust = process_thrust();
 800341e:	1cfc      	adds	r4, r7, #3
 8003420:	f7ff ff2a 	bl	8003278 <process_thrust>
 8003424:	0003      	movs	r3, r0
 8003426:	7023      	strb	r3, [r4, #0]
    uint8_t current_rudder = process_rudder();
 8003428:	1cbc      	adds	r4, r7, #2
 800342a:	f7ff ff79 	bl	8003320 <process_rudder>
 800342e:	0003      	movs	r3, r0
 8003430:	7023      	strb	r3, [r4, #0]

    if (current_thrust != 0)
 8003432:	1cfb      	adds	r3, r7, #3
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <joystick_task+0x3c>
    {
      last_joystick_activity = now;
 800343a:	4b12      	ldr	r3, [pc, #72]	@ (8003484 <joystick_task+0x80>)
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	601a      	str	r2, [r3, #0]
    }

    if (current_rudder != 50)
 8003440:	1cbb      	adds	r3, r7, #2
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b32      	cmp	r3, #50	@ 0x32
 8003446:	d002      	beq.n	800344e <joystick_task+0x4a>
    {
        last_joystick_activity = now;
 8003448:	4b0e      	ldr	r3, [pc, #56]	@ (8003484 <joystick_task+0x80>)
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	601a      	str	r2, [r3, #0]
    }

    send_together(current_rudder, current_thrust);
 800344e:	1cfb      	adds	r3, r7, #3
 8003450:	781a      	ldrb	r2, [r3, #0]
 8003452:	1cbb      	adds	r3, r7, #2
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	0011      	movs	r1, r2
 8003458:	0018      	movs	r0, r3
 800345a:	f7ff ff99 	bl	8003390 <send_together>
    last_thrust = current_thrust;
 800345e:	1cfb      	adds	r3, r7, #3
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	b21a      	sxth	r2, r3
 8003464:	4b08      	ldr	r3, [pc, #32]	@ (8003488 <joystick_task+0x84>)
 8003466:	801a      	strh	r2, [r3, #0]
    last_rudder = current_rudder;
 8003468:	4b08      	ldr	r3, [pc, #32]	@ (800348c <joystick_task+0x88>)
 800346a:	1cba      	adds	r2, r7, #2
 800346c:	7812      	ldrb	r2, [r2, #0]
 800346e:	701a      	strb	r2, [r3, #0]
    last_thrust_send_ms = now;
 8003470:	4b03      	ldr	r3, [pc, #12]	@ (8003480 <joystick_task+0x7c>)
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	601a      	str	r2, [r3, #0]
  }
}
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	46bd      	mov	sp, r7
 800347a:	b003      	add	sp, #12
 800347c:	bd90      	pop	{r4, r7, pc}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	20000320 	.word	0x20000320
 8003484:	20000328 	.word	0x20000328
 8003488:	20000000 	.word	0x20000000
 800348c:	20000002 	.word	0x20000002

08003490 <lora_tx_line>:

static uint8_t  lora_rx;
static char     lora_line[128];
static uint8_t lora_pos = 0;

static void lora_tx_line(const char* s){
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart4,(uint8_t*)s,strlen(s),HAL_MAX_DELAY);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	0018      	movs	r0, r3
 800349c:	f7fc fe3e 	bl	800011c <strlen>
 80034a0:	0003      	movs	r3, r0
 80034a2:	b29a      	uxth	r2, r3
 80034a4:	2301      	movs	r3, #1
 80034a6:	425b      	negs	r3, r3
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4807      	ldr	r0, [pc, #28]	@ (80034c8 <lora_tx_line+0x38>)
 80034ac:	f003 fddc 	bl	8007068 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart4,(uint8_t*)"\r\n",2,HAL_MAX_DELAY);
 80034b0:	2301      	movs	r3, #1
 80034b2:	425b      	negs	r3, r3
 80034b4:	4905      	ldr	r1, [pc, #20]	@ (80034cc <lora_tx_line+0x3c>)
 80034b6:	4804      	ldr	r0, [pc, #16]	@ (80034c8 <lora_tx_line+0x38>)
 80034b8:	2202      	movs	r2, #2
 80034ba:	f003 fdd5 	bl	8007068 <HAL_UART_Transmit>
}
 80034be:	46c0      	nop			@ (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b002      	add	sp, #8
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	46c0      	nop			@ (mov r8, r8)
 80034c8:	200004c4 	.word	0x200004c4
 80034cc:	0800def4 	.word	0x0800def4

080034d0 <lora_line_ok>:

static int lora_line_ok(const char* s){
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  return s && (strstr(s,"OK")||strstr(s,"+OK")||strstr(s,"OK+SEND")||
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d031      	beq.n	8003542 <lora_line_ok+0x72>
 80034de:	4a1b      	ldr	r2, [pc, #108]	@ (800354c <lora_line_ok+0x7c>)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	0011      	movs	r1, r2
 80034e4:	0018      	movs	r0, r3
 80034e6:	f007 f9e9 	bl	800a8bc <strstr>
 80034ea:	1e03      	subs	r3, r0, #0
 80034ec:	d127      	bne.n	800353e <lora_line_ok+0x6e>
 80034ee:	4a18      	ldr	r2, [pc, #96]	@ (8003550 <lora_line_ok+0x80>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	0011      	movs	r1, r2
 80034f4:	0018      	movs	r0, r3
 80034f6:	f007 f9e1 	bl	800a8bc <strstr>
 80034fa:	1e03      	subs	r3, r0, #0
 80034fc:	d11f      	bne.n	800353e <lora_line_ok+0x6e>
 80034fe:	4a15      	ldr	r2, [pc, #84]	@ (8003554 <lora_line_ok+0x84>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	0011      	movs	r1, r2
 8003504:	0018      	movs	r0, r3
 8003506:	f007 f9d9 	bl	800a8bc <strstr>
 800350a:	1e03      	subs	r3, r0, #0
 800350c:	d117      	bne.n	800353e <lora_line_ok+0x6e>
               strstr(s,"OK+SENT")||strstr(s,"SEND OK")||strstr(s,"SENT"));
 800350e:	4a12      	ldr	r2, [pc, #72]	@ (8003558 <lora_line_ok+0x88>)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	0011      	movs	r1, r2
 8003514:	0018      	movs	r0, r3
 8003516:	f007 f9d1 	bl	800a8bc <strstr>
 800351a:	1e03      	subs	r3, r0, #0
  return s && (strstr(s,"OK")||strstr(s,"+OK")||strstr(s,"OK+SEND")||
 800351c:	d10f      	bne.n	800353e <lora_line_ok+0x6e>
               strstr(s,"OK+SENT")||strstr(s,"SEND OK")||strstr(s,"SENT"));
 800351e:	4a0f      	ldr	r2, [pc, #60]	@ (800355c <lora_line_ok+0x8c>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	0011      	movs	r1, r2
 8003524:	0018      	movs	r0, r3
 8003526:	f007 f9c9 	bl	800a8bc <strstr>
 800352a:	1e03      	subs	r3, r0, #0
 800352c:	d107      	bne.n	800353e <lora_line_ok+0x6e>
 800352e:	4a0c      	ldr	r2, [pc, #48]	@ (8003560 <lora_line_ok+0x90>)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	0011      	movs	r1, r2
 8003534:	0018      	movs	r0, r3
 8003536:	f007 f9c1 	bl	800a8bc <strstr>
 800353a:	1e03      	subs	r3, r0, #0
 800353c:	d001      	beq.n	8003542 <lora_line_ok+0x72>
  return s && (strstr(s,"OK")||strstr(s,"+OK")||strstr(s,"OK+SEND")||
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <lora_line_ok+0x74>
 8003542:	2300      	movs	r3, #0
}
 8003544:	0018      	movs	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	b002      	add	sp, #8
 800354a:	bd80      	pop	{r7, pc}
 800354c:	0800def8 	.word	0x0800def8
 8003550:	0800defc 	.word	0x0800defc
 8003554:	0800df00 	.word	0x0800df00
 8003558:	0800df08 	.word	0x0800df08
 800355c:	0800df10 	.word	0x0800df10
 8003560:	0800df18 	.word	0x0800df18

08003564 <lora_line_err>:

static int lora_line_err(const char* s){
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  return s && (strstr(s,"ERROR")||strstr(s,"ERR"));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d011      	beq.n	8003596 <lora_line_err+0x32>
 8003572:	4a0b      	ldr	r2, [pc, #44]	@ (80035a0 <lora_line_err+0x3c>)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	0011      	movs	r1, r2
 8003578:	0018      	movs	r0, r3
 800357a:	f007 f99f 	bl	800a8bc <strstr>
 800357e:	1e03      	subs	r3, r0, #0
 8003580:	d107      	bne.n	8003592 <lora_line_err+0x2e>
 8003582:	4a08      	ldr	r2, [pc, #32]	@ (80035a4 <lora_line_err+0x40>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	0011      	movs	r1, r2
 8003588:	0018      	movs	r0, r3
 800358a:	f007 f997 	bl	800a8bc <strstr>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d001      	beq.n	8003596 <lora_line_err+0x32>
 8003592:	2301      	movs	r3, #1
 8003594:	e000      	b.n	8003598 <lora_line_err+0x34>
 8003596:	2300      	movs	r3, #0
}
 8003598:	0018      	movs	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	b002      	add	sp, #8
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	0800df20 	.word	0x0800df20
 80035a4:	0800df28 	.word	0x0800df28

080035a8 <lora_cmd_expect_ok>:

static int lora_cmd_expect_ok(const char* cmd, uint32_t to_ms) {
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]

    // Send the AT command
    lora_tx_line(cmd);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	0018      	movs	r0, r3
 80035b6:	f7ff ff6b 	bl	8003490 <lora_tx_line>

    uint32_t t0 = HAL_GetTick();
 80035ba:	f000 fdf5 	bl	80041a8 <HAL_GetTick>
 80035be:	0003      	movs	r3, r0
 80035c0:	60fb      	str	r3, [r7, #12]

    while (HAL_GetTick() - t0 < to_ms) {
 80035c2:	e014      	b.n	80035ee <lora_cmd_expect_ok+0x46>

            // Null-terminate just in case
        lora_line[sizeof(lora_line)] = 0;
 80035c4:	4b10      	ldr	r3, [pc, #64]	@ (8003608 <lora_cmd_expect_ok+0x60>)
 80035c6:	2280      	movs	r2, #128	@ 0x80
 80035c8:	2100      	movs	r1, #0
 80035ca:	5499      	strb	r1, [r3, r2]

            // ---- Forward the raw LoRa reply to Bluetooth ---
            // -------------------------------------------------
        //bt_send_line(lora_line);
            // Look for OK
        if (lora_line_ok(lora_line))
 80035cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003608 <lora_cmd_expect_ok+0x60>)
 80035ce:	0018      	movs	r0, r3
 80035d0:	f7ff ff7e 	bl	80034d0 <lora_line_ok>
 80035d4:	1e03      	subs	r3, r0, #0
 80035d6:	d001      	beq.n	80035dc <lora_cmd_expect_ok+0x34>
            return 1;
 80035d8:	2301      	movs	r3, #1
 80035da:	e011      	b.n	8003600 <lora_cmd_expect_ok+0x58>

            // Look for ERR
        if (lora_line_err(lora_line))
 80035dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <lora_cmd_expect_ok+0x60>)
 80035de:	0018      	movs	r0, r3
 80035e0:	f7ff ffc0 	bl	8003564 <lora_line_err>
 80035e4:	1e03      	subs	r3, r0, #0
 80035e6:	d002      	beq.n	80035ee <lora_cmd_expect_ok+0x46>
            return -1;
 80035e8:	2301      	movs	r3, #1
 80035ea:	425b      	negs	r3, r3
 80035ec:	e008      	b.n	8003600 <lora_cmd_expect_ok+0x58>
    while (HAL_GetTick() - t0 < to_ms) {
 80035ee:	f000 fddb 	bl	80041a8 <HAL_GetTick>
 80035f2:	0002      	movs	r2, r0
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d8e2      	bhi.n	80035c4 <lora_cmd_expect_ok+0x1c>

            // Otherwise reset buffer for next line
    }

    return 0; // timeout
 80035fe:	2300      	movs	r3, #0
}
 8003600:	0018      	movs	r0, r3
 8003602:	46bd      	mov	sp, r7
 8003604:	b004      	add	sp, #16
 8003606:	bd80      	pop	{r7, pc}
 8003608:	20000330 	.word	0x20000330

0800360c <lora_send_payload>:

void lora_send_payload(const char* payload){
 800360c:	b590      	push	{r4, r7, lr}
 800360e:	b0a7      	sub	sp, #156	@ 0x9c
 8003610:	af02      	add	r7, sp, #8
 8003612:	6078      	str	r0, [r7, #4]
  char cmd[128];
  int n=snprintf(cmd,sizeof(cmd),"AT+SEND=1,%u,%s",(unsigned)strlen(payload),payload);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	0018      	movs	r0, r3
 8003618:	f7fc fd80 	bl	800011c <strlen>
 800361c:	0001      	movs	r1, r0
 800361e:	4a0c      	ldr	r2, [pc, #48]	@ (8003650 <lora_send_payload+0x44>)
 8003620:	240c      	movs	r4, #12
 8003622:	1938      	adds	r0, r7, r4
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	000b      	movs	r3, r1
 800362a:	2180      	movs	r1, #128	@ 0x80
 800362c:	f006 ffd4 	bl	800a5d8 <sniprintf>
 8003630:	0003      	movs	r3, r0
 8003632:	228c      	movs	r2, #140	@ 0x8c
 8003634:	18b9      	adds	r1, r7, r2
 8003636:	600b      	str	r3, [r1, #0]
  if(n>0){
 8003638:	18bb      	adds	r3, r7, r2
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b00      	cmp	r3, #0
 800363e:	dd03      	ble.n	8003648 <lora_send_payload+0x3c>
	  lora_tx_line(cmd);
 8003640:	193b      	adds	r3, r7, r4
 8003642:	0018      	movs	r0, r3
 8003644:	f7ff ff24 	bl	8003490 <lora_tx_line>
  }
}
 8003648:	46c0      	nop			@ (mov r8, r8)
 800364a:	46bd      	mov	sp, r7
 800364c:	b025      	add	sp, #148	@ 0x94
 800364e:	bd90      	pop	{r4, r7, pc}
 8003650:	0800df2c 	.word	0x0800df2c

08003654 <parse_lora_line>:

static void parse_lora_line(char* s){
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  if(strncmp(s,"+RCV=",5)!=0) return;
 800365c:	492c      	ldr	r1, [pc, #176]	@ (8003710 <parse_lora_line+0xbc>)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2205      	movs	r2, #5
 8003662:	0018      	movs	r0, r3
 8003664:	f007 f890 	bl	800a788 <strncmp>
 8003668:	1e03      	subs	r3, r0, #0
 800366a:	d14b      	bne.n	8003704 <parse_lora_line+0xb0>
  char* data=NULL; int commas=0;
 800366c:	2300      	movs	r3, #0
 800366e:	61fb      	str	r3, [r7, #28]
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
  for(char* p=s+5;*p;p++){
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3305      	adds	r3, #5
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	e010      	b.n	800369e <parse_lora_line+0x4a>
    if(*p==','){ commas++; if(commas==2){ data=p+1; break; } }
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b2c      	cmp	r3, #44	@ 0x2c
 8003682:	d109      	bne.n	8003698 <parse_lora_line+0x44>
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	3301      	adds	r3, #1
 8003688:	61bb      	str	r3, [r7, #24]
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	2b02      	cmp	r3, #2
 800368e:	d103      	bne.n	8003698 <parse_lora_line+0x44>
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	3301      	adds	r3, #1
 8003694:	61fb      	str	r3, [r7, #28]
 8003696:	e006      	b.n	80036a6 <parse_lora_line+0x52>
  for(char* p=s+5;*p;p++){
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	3301      	adds	r3, #1
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1ea      	bne.n	800367c <parse_lora_line+0x28>
  }
  if(!data) return;
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d02d      	beq.n	8003708 <parse_lora_line+0xb4>

  bt_send_line(data);
 80036ac:	69fb      	ldr	r3, [r7, #28]
 80036ae:	0018      	movs	r0, r3
 80036b0:	f7ff f8f8 	bl	80028a4 <bt_send_line>
  // Only forward GPS data to Bluetooth (for app map updates)
  if(strncmp(data,"GPS,",4)==0){
 80036b4:	4917      	ldr	r1, [pc, #92]	@ (8003714 <parse_lora_line+0xc0>)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	2204      	movs	r2, #4
 80036ba:	0018      	movs	r0, r3
 80036bc:	f007 f864 	bl	800a788 <strncmp>
 80036c0:	1e03      	subs	r3, r0, #0
 80036c2:	d122      	bne.n	800370a <parse_lora_line+0xb6>
    float lat, lon;
    if(sscanf(data, "GPS,%f,%f", &lat, &lon) == 2){
 80036c4:	230c      	movs	r3, #12
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	2210      	movs	r2, #16
 80036ca:	18ba      	adds	r2, r7, r2
 80036cc:	4912      	ldr	r1, [pc, #72]	@ (8003718 <parse_lora_line+0xc4>)
 80036ce:	69f8      	ldr	r0, [r7, #28]
 80036d0:	f006 ffda 	bl	800a688 <siscanf>
 80036d4:	0003      	movs	r3, r0
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d117      	bne.n	800370a <parse_lora_line+0xb6>
      received_gps.latitude = lat;
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	4b0f      	ldr	r3, [pc, #60]	@ (800371c <parse_lora_line+0xc8>)
 80036de:	605a      	str	r2, [r3, #4]
      received_gps.longitude = lon;
 80036e0:	68fa      	ldr	r2, [r7, #12]
 80036e2:	4b0e      	ldr	r3, [pc, #56]	@ (800371c <parse_lora_line+0xc8>)
 80036e4:	609a      	str	r2, [r3, #8]
      received_gps.valid = 1;
 80036e6:	4b0d      	ldr	r3, [pc, #52]	@ (800371c <parse_lora_line+0xc8>)
 80036e8:	2201      	movs	r2, #1
 80036ea:	701a      	strb	r2, [r3, #0]
      received_gps.last_update_ms = HAL_GetTick();
 80036ec:	f000 fd5c 	bl	80041a8 <HAL_GetTick>
 80036f0:	0002      	movs	r2, r0
 80036f2:	4b0a      	ldr	r3, [pc, #40]	@ (800371c <parse_lora_line+0xc8>)
 80036f4:	60da      	str	r2, [r3, #12]
      bt_send_gps(lat, lon);  // Send to app for map
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	1c11      	adds	r1, r2, #0
 80036fc:	1c18      	adds	r0, r3, #0
 80036fe:	f7ff f8f1 	bl	80028e4 <bt_send_gps>
 8003702:	e002      	b.n	800370a <parse_lora_line+0xb6>
  if(strncmp(s,"+RCV=",5)!=0) return;
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	e000      	b.n	800370a <parse_lora_line+0xb6>
  if(!data) return;
 8003708:	46c0      	nop			@ (mov r8, r8)
    return;
  }

  // All other messages (THRUST, RUDDER, ACK, CMD, etc.) are NOT sent to Bluetooth
  // They stay within the LoRa network only
}
 800370a:	46bd      	mov	sp, r7
 800370c:	b008      	add	sp, #32
 800370e:	bd80      	pop	{r7, pc}
 8003710:	0800df3c 	.word	0x0800df3c
 8003714:	0800df44 	.word	0x0800df44
 8003718:	0800df4c 	.word	0x0800df4c
 800371c:	20000284 	.word	0x20000284

08003720 <lora_init>:

void lora_init(void) {
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  HAL_Delay(200);
 8003724:	20c8      	movs	r0, #200	@ 0xc8
 8003726:	f000 fd49 	bl	80041bc <HAL_Delay>
  lora_cmd_expect_ok("AT+ADDRESS=2",500);
 800372a:	23fa      	movs	r3, #250	@ 0xfa
 800372c:	005a      	lsls	r2, r3, #1
 800372e:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <lora_init+0x60>)
 8003730:	0011      	movs	r1, r2
 8003732:	0018      	movs	r0, r3
 8003734:	f7ff ff38 	bl	80035a8 <lora_cmd_expect_ok>
  HAL_Delay(200);
 8003738:	20c8      	movs	r0, #200	@ 0xc8
 800373a:	f000 fd3f 	bl	80041bc <HAL_Delay>
  lora_cmd_expect_ok("AT+NETWORKID=18",500);
 800373e:	23fa      	movs	r3, #250	@ 0xfa
 8003740:	005a      	lsls	r2, r3, #1
 8003742:	4b10      	ldr	r3, [pc, #64]	@ (8003784 <lora_init+0x64>)
 8003744:	0011      	movs	r1, r2
 8003746:	0018      	movs	r0, r3
 8003748:	f7ff ff2e 	bl	80035a8 <lora_cmd_expect_ok>
  HAL_Delay(200);
 800374c:	20c8      	movs	r0, #200	@ 0xc8
 800374e:	f000 fd35 	bl	80041bc <HAL_Delay>
  lora_cmd_expect_ok("AT+BAND=915000000",500);
 8003752:	23fa      	movs	r3, #250	@ 0xfa
 8003754:	005a      	lsls	r2, r3, #1
 8003756:	4b0c      	ldr	r3, [pc, #48]	@ (8003788 <lora_init+0x68>)
 8003758:	0011      	movs	r1, r2
 800375a:	0018      	movs	r0, r3
 800375c:	f7ff ff24 	bl	80035a8 <lora_cmd_expect_ok>
  HAL_Delay(200);
 8003760:	20c8      	movs	r0, #200	@ 0xc8
 8003762:	f000 fd2b 	bl	80041bc <HAL_Delay>
  lora_cmd_expect_ok("AT+PARAMETER=9,7,1,12",500);
 8003766:	23fa      	movs	r3, #250	@ 0xfa
 8003768:	005a      	lsls	r2, r3, #1
 800376a:	4b08      	ldr	r3, [pc, #32]	@ (800378c <lora_init+0x6c>)
 800376c:	0011      	movs	r1, r2
 800376e:	0018      	movs	r0, r3
 8003770:	f7ff ff1a 	bl	80035a8 <lora_cmd_expect_ok>
  HAL_Delay(200);
 8003774:	20c8      	movs	r0, #200	@ 0xc8
 8003776:	f000 fd21 	bl	80041bc <HAL_Delay>
}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	0800df58 	.word	0x0800df58
 8003784:	0800df68 	.word	0x0800df68
 8003788:	0800df78 	.word	0x0800df78
 800378c:	0800df8c 	.word	0x0800df8c

08003790 <StartLoRaRxIT>:


void StartLoRaRxIT(void) {
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart4,&lora_rx,1);
 8003794:	4904      	ldr	r1, [pc, #16]	@ (80037a8 <StartLoRaRxIT+0x18>)
 8003796:	4b05      	ldr	r3, [pc, #20]	@ (80037ac <StartLoRaRxIT+0x1c>)
 8003798:	2201      	movs	r2, #1
 800379a:	0018      	movs	r0, r3
 800379c:	f003 fd04 	bl	80071a8 <HAL_UART_Receive_IT>
}
 80037a0:	46c0      	nop			@ (mov r8, r8)
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	46c0      	nop			@ (mov r8, r8)
 80037a8:	2000032c 	.word	0x2000032c
 80037ac:	200004c4 	.word	0x200004c4

080037b0 <lora_rx_callback>:

void lora_rx_callback(void) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
	char c = (char)lora_rx;
 80037b6:	1dfb      	adds	r3, r7, #7
 80037b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003824 <lora_rx_callback+0x74>)
 80037ba:	7812      	ldrb	r2, [r2, #0]
 80037bc:	701a      	strb	r2, [r3, #0]

	if (c == '\n' || c == '\r')
 80037be:	1dfb      	adds	r3, r7, #7
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b0a      	cmp	r3, #10
 80037c4:	d003      	beq.n	80037ce <lora_rx_callback+0x1e>
 80037c6:	1dfb      	adds	r3, r7, #7
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b0d      	cmp	r3, #13
 80037cc:	d111      	bne.n	80037f2 <lora_rx_callback+0x42>
	{
	     if (lora_pos > 0)
 80037ce:	4b16      	ldr	r3, [pc, #88]	@ (8003828 <lora_rx_callback+0x78>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d020      	beq.n	8003818 <lora_rx_callback+0x68>
	     {
	         lora_line[lora_pos] = 0;
 80037d6:	4b14      	ldr	r3, [pc, #80]	@ (8003828 <lora_rx_callback+0x78>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	001a      	movs	r2, r3
 80037dc:	4b13      	ldr	r3, [pc, #76]	@ (800382c <lora_rx_callback+0x7c>)
 80037de:	2100      	movs	r1, #0
 80037e0:	5499      	strb	r1, [r3, r2]
	         parse_lora_line(lora_line);
 80037e2:	4b12      	ldr	r3, [pc, #72]	@ (800382c <lora_rx_callback+0x7c>)
 80037e4:	0018      	movs	r0, r3
 80037e6:	f7ff ff35 	bl	8003654 <parse_lora_line>
	         lora_pos = 0;
 80037ea:	4b0f      	ldr	r3, [pc, #60]	@ (8003828 <lora_rx_callback+0x78>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	701a      	strb	r2, [r3, #0]
	     if (lora_pos > 0)
 80037f0:	e012      	b.n	8003818 <lora_rx_callback+0x68>
	     }
	}
	else
	{
	    if (lora_pos < sizeof(lora_line) - 1)
 80037f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <lora_rx_callback+0x78>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80037f8:	d80b      	bhi.n	8003812 <lora_rx_callback+0x62>
	         lora_line[lora_pos++] = c;
 80037fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003828 <lora_rx_callback+0x78>)
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	1c5a      	adds	r2, r3, #1
 8003800:	b2d1      	uxtb	r1, r2
 8003802:	4a09      	ldr	r2, [pc, #36]	@ (8003828 <lora_rx_callback+0x78>)
 8003804:	7011      	strb	r1, [r2, #0]
 8003806:	0019      	movs	r1, r3
 8003808:	4b08      	ldr	r3, [pc, #32]	@ (800382c <lora_rx_callback+0x7c>)
 800380a:	1dfa      	adds	r2, r7, #7
 800380c:	7812      	ldrb	r2, [r2, #0]
 800380e:	545a      	strb	r2, [r3, r1]
 8003810:	e002      	b.n	8003818 <lora_rx_callback+0x68>
	    else
	         lora_pos = 0;
 8003812:	4b05      	ldr	r3, [pc, #20]	@ (8003828 <lora_rx_callback+0x78>)
 8003814:	2200      	movs	r2, #0
 8003816:	701a      	strb	r2, [r3, #0]
	}
  StartLoRaRxIT();
 8003818:	f7ff ffba 	bl	8003790 <StartLoRaRxIT>
}
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	b002      	add	sp, #8
 8003822:	bd80      	pop	{r7, pc}
 8003824:	2000032c 	.word	0x2000032c
 8003828:	200003b0 	.word	0x200003b0
 800382c:	20000330 	.word	0x20000330

08003830 <main>:
static void MX_USART2_UART_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART4_UART_Init(void);

int main(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  HAL_Init();
 8003834:	f000 fc52 	bl	80040dc <HAL_Init>
  SystemClock_Config();
 8003838:	f000 f846 	bl	80038c8 <SystemClock_Config>
  MX_GPIO_Init();
 800383c:	f000 f984 	bl	8003b48 <MX_GPIO_Init>
  MX_ADC_Init();          // Initialize ADC for joysticks
 8003840:	f000 f8ac 	bl	800399c <MX_ADC_Init>
  MX_USART1_UART_Init();  // Bluetooth
 8003844:	f000 f8f0 	bl	8003a28 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();  // GPS
 8003848:	f000 f91e 	bl	8003a88 <MX_USART2_UART_Init>
  MX_USART4_UART_Init();  // LoRa
 800384c:	f000 f94c 	bl	8003ae8 <MX_USART4_UART_Init>


  StartLoRaRxIT();
 8003850:	f7ff ff9e 	bl	8003790 <StartLoRaRxIT>
  StartBTRxIT();
 8003854:	f7ff f9ae 	bl	8002bb4 <StartBTRxIT>
  StartGPSRxIT();
 8003858:	f7ff fc64 	bl	8003124 <StartGPSRxIT>

  bt_init();
 800385c:	f7ff f9fe 	bl	8002c5c <bt_init>
  lora_init();
 8003860:	f7ff ff5e 	bl	8003720 <lora_init>
  joystick_init();  // Initialize joystick module
 8003864:	f7ff fdb4 	bl	80033d0 <joystick_init>

  while(1){

    bt_check_state();
 8003868:	f7ff f878 	bl	800295c <bt_check_state>
    bt_process_line();
 800386c:	f7ff f97c 	bl	8002b68 <bt_process_line>
    gps_task();
 8003870:	f7ff fbee 	bl	8003050 <gps_task>
    joystick_task();  // Process joystick inputs
 8003874:	f7ff fdc6 	bl	8003404 <joystick_task>

    HAL_Delay(2);
 8003878:	2002      	movs	r0, #2
 800387a:	f000 fc9f 	bl	80041bc <HAL_Delay>
    bt_check_state();
 800387e:	46c0      	nop			@ (mov r8, r8)
 8003880:	e7f2      	b.n	8003868 <main+0x38>
	...

08003884 <HAL_UART_RxCpltCallback>:
  * @brief UART RX Complete Callback
  * @param huart: pointer to UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  if(huart == &huart4) {
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	4b0b      	ldr	r3, [pc, #44]	@ (80038bc <HAL_UART_RxCpltCallback+0x38>)
 8003890:	429a      	cmp	r2, r3
 8003892:	d102      	bne.n	800389a <HAL_UART_RxCpltCallback+0x16>
    lora_rx_callback();
 8003894:	f7ff ff8c 	bl	80037b0 <lora_rx_callback>
    bt_rx_callback();
  }
  else if(huart == &huart2) {
    gps_rx_callback();
  }
}
 8003898:	e00c      	b.n	80038b4 <HAL_UART_RxCpltCallback+0x30>
  else if(huart == &huart1) {
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4b08      	ldr	r3, [pc, #32]	@ (80038c0 <HAL_UART_RxCpltCallback+0x3c>)
 800389e:	429a      	cmp	r2, r3
 80038a0:	d102      	bne.n	80038a8 <HAL_UART_RxCpltCallback+0x24>
    bt_rx_callback();
 80038a2:	f7ff f997 	bl	8002bd4 <bt_rx_callback>
}
 80038a6:	e005      	b.n	80038b4 <HAL_UART_RxCpltCallback+0x30>
  else if(huart == &huart2) {
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	4b06      	ldr	r3, [pc, #24]	@ (80038c4 <HAL_UART_RxCpltCallback+0x40>)
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d101      	bne.n	80038b4 <HAL_UART_RxCpltCallback+0x30>
    gps_rx_callback();
 80038b0:	f7ff fc48 	bl	8003144 <gps_rx_callback>
}
 80038b4:	46c0      	nop			@ (mov r8, r8)
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b002      	add	sp, #8
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	200004c4 	.word	0x200004c4
 80038c0:	200003b4 	.word	0x200003b4
 80038c4:	2000043c 	.word	0x2000043c

080038c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038c8:	b590      	push	{r4, r7, lr}
 80038ca:	b09d      	sub	sp, #116	@ 0x74
 80038cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038ce:	2438      	movs	r4, #56	@ 0x38
 80038d0:	193b      	adds	r3, r7, r4
 80038d2:	0018      	movs	r0, r3
 80038d4:	2338      	movs	r3, #56	@ 0x38
 80038d6:	001a      	movs	r2, r3
 80038d8:	2100      	movs	r1, #0
 80038da:	f006 ff4d 	bl	800a778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038de:	2324      	movs	r3, #36	@ 0x24
 80038e0:	18fb      	adds	r3, r7, r3
 80038e2:	0018      	movs	r0, r3
 80038e4:	2314      	movs	r3, #20
 80038e6:	001a      	movs	r2, r3
 80038e8:	2100      	movs	r1, #0
 80038ea:	f006 ff45 	bl	800a778 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80038ee:	003b      	movs	r3, r7
 80038f0:	0018      	movs	r0, r3
 80038f2:	2324      	movs	r3, #36	@ 0x24
 80038f4:	001a      	movs	r2, r3
 80038f6:	2100      	movs	r1, #0
 80038f8:	f006 ff3e 	bl	800a778 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80038fc:	4b25      	ldr	r3, [pc, #148]	@ (8003994 <SystemClock_Config+0xcc>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a25      	ldr	r2, [pc, #148]	@ (8003998 <SystemClock_Config+0xd0>)
 8003902:	401a      	ands	r2, r3
 8003904:	4b23      	ldr	r3, [pc, #140]	@ (8003994 <SystemClock_Config+0xcc>)
 8003906:	2180      	movs	r1, #128	@ 0x80
 8003908:	0109      	lsls	r1, r1, #4
 800390a:	430a      	orrs	r2, r1
 800390c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800390e:	0021      	movs	r1, r4
 8003910:	187b      	adds	r3, r7, r1
 8003912:	2202      	movs	r2, #2
 8003914:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003916:	187b      	adds	r3, r7, r1
 8003918:	2201      	movs	r2, #1
 800391a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800391c:	187b      	adds	r3, r7, r1
 800391e:	2210      	movs	r2, #16
 8003920:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003922:	187b      	adds	r3, r7, r1
 8003924:	2200      	movs	r2, #0
 8003926:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003928:	187b      	adds	r3, r7, r1
 800392a:	0018      	movs	r0, r3
 800392c:	f002 f85c 	bl	80059e8 <HAL_RCC_OscConfig>
 8003930:	1e03      	subs	r3, r0, #0
 8003932:	d001      	beq.n	8003938 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8003934:	f000 f968 	bl	8003c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003938:	2124      	movs	r1, #36	@ 0x24
 800393a:	187b      	adds	r3, r7, r1
 800393c:	220f      	movs	r2, #15
 800393e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003940:	187b      	adds	r3, r7, r1
 8003942:	2201      	movs	r2, #1
 8003944:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003946:	187b      	adds	r3, r7, r1
 8003948:	2200      	movs	r2, #0
 800394a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800394c:	187b      	adds	r3, r7, r1
 800394e:	2200      	movs	r2, #0
 8003950:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003952:	187b      	adds	r3, r7, r1
 8003954:	2200      	movs	r2, #0
 8003956:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003958:	187b      	adds	r3, r7, r1
 800395a:	2100      	movs	r1, #0
 800395c:	0018      	movs	r0, r3
 800395e:	f002 fdd7 	bl	8006510 <HAL_RCC_ClockConfig>
 8003962:	1e03      	subs	r3, r0, #0
 8003964:	d001      	beq.n	800396a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8003966:	f000 f94f 	bl	8003c08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 800396a:	003b      	movs	r3, r7
 800396c:	2203      	movs	r2, #3
 800396e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003970:	003b      	movs	r3, r7
 8003972:	2200      	movs	r2, #0
 8003974:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003976:	003b      	movs	r3, r7
 8003978:	2200      	movs	r2, #0
 800397a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800397c:	003b      	movs	r3, r7
 800397e:	0018      	movs	r0, r3
 8003980:	f003 f888 	bl	8006a94 <HAL_RCCEx_PeriphCLKConfig>
 8003984:	1e03      	subs	r3, r0, #0
 8003986:	d001      	beq.n	800398c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003988:	f000 f93e 	bl	8003c08 <Error_Handler>
  }
}
 800398c:	46c0      	nop			@ (mov r8, r8)
 800398e:	46bd      	mov	sp, r7
 8003990:	b01d      	add	sp, #116	@ 0x74
 8003992:	bd90      	pop	{r4, r7, pc}
 8003994:	40007000 	.word	0x40007000
 8003998:	ffffe7ff 	.word	0xffffe7ff

0800399c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80039a0:	4b1f      	ldr	r3, [pc, #124]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039a2:	4a20      	ldr	r2, [pc, #128]	@ (8003a24 <MX_ADC_Init+0x88>)
 80039a4:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80039a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80039ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039ae:	22c0      	movs	r2, #192	@ 0xc0
 80039b0:	0612      	lsls	r2, r2, #24
 80039b2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80039b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_79CYCLES_5;
 80039ba:	4b19      	ldr	r3, [pc, #100]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039bc:	2206      	movs	r2, #6
 80039be:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80039c0:	4b17      	ldr	r3, [pc, #92]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039c2:	2201      	movs	r2, #1
 80039c4:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80039c6:	4b16      	ldr	r3, [pc, #88]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80039cc:	4b14      	ldr	r3, [pc, #80]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039ce:	2220      	movs	r2, #32
 80039d0:	2100      	movs	r1, #0
 80039d2:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80039d4:	4b12      	ldr	r3, [pc, #72]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039d6:	2221      	movs	r2, #33	@ 0x21
 80039d8:	2100      	movs	r1, #0
 80039da:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80039dc:	4b10      	ldr	r3, [pc, #64]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039de:	2200      	movs	r2, #0
 80039e0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80039e2:	4b0f      	ldr	r3, [pc, #60]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039e4:	22c2      	movs	r2, #194	@ 0xc2
 80039e6:	32ff      	adds	r2, #255	@ 0xff
 80039e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80039ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039ec:	222c      	movs	r2, #44	@ 0x2c
 80039ee:	2100      	movs	r1, #0
 80039f0:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80039f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039f4:	2204      	movs	r2, #4
 80039f6:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80039f8:	4b09      	ldr	r3, [pc, #36]	@ (8003a20 <MX_ADC_Init+0x84>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80039fe:	4b08      	ldr	r3, [pc, #32]	@ (8003a20 <MX_ADC_Init+0x84>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003a04:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <MX_ADC_Init+0x84>)
 8003a06:	2200      	movs	r2, #0
 8003a08:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003a0a:	4b05      	ldr	r3, [pc, #20]	@ (8003a20 <MX_ADC_Init+0x84>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	61da      	str	r2, [r3, #28]
  HAL_ADC_Init(&hadc);
 8003a10:	4b03      	ldr	r3, [pc, #12]	@ (8003a20 <MX_ADC_Init+0x84>)
 8003a12:	0018      	movs	r0, r3
 8003a14:	f000 fbf6 	bl	8004204 <HAL_ADC_Init>
  */
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003a18:	46c0      	nop			@ (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	46c0      	nop			@ (mov r8, r8)
 8003a20:	2000054c 	.word	0x2000054c
 8003a24:	40012400 	.word	0x40012400

08003a28 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a2c:	4b14      	ldr	r3, [pc, #80]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a2e:	4a15      	ldr	r2, [pc, #84]	@ (8003a84 <MX_USART1_UART_Init+0x5c>)
 8003a30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003a32:	4b13      	ldr	r3, [pc, #76]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a34:	2296      	movs	r2, #150	@ 0x96
 8003a36:	0192      	lsls	r2, r2, #6
 8003a38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a3a:	4b11      	ldr	r3, [pc, #68]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a40:	4b0f      	ldr	r3, [pc, #60]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a46:	4b0e      	ldr	r3, [pc, #56]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a4e:	220c      	movs	r2, #12
 8003a50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a52:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a58:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a5e:	4b08      	ldr	r3, [pc, #32]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a64:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a6a:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <MX_USART1_UART_Init+0x58>)
 8003a6c:	0018      	movs	r0, r3
 8003a6e:	f003 fa55 	bl	8006f1c <HAL_UART_Init>
 8003a72:	1e03      	subs	r3, r0, #0
 8003a74:	d001      	beq.n	8003a7a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003a76:	f000 f8c7 	bl	8003c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003a7a:	46c0      	nop			@ (mov r8, r8)
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	200003b4 	.word	0x200003b4
 8003a84:	40013800 	.word	0x40013800

08003a88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003a8c:	4b14      	ldr	r3, [pc, #80]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003a8e:	4a15      	ldr	r2, [pc, #84]	@ (8003ae4 <MX_USART2_UART_Init+0x5c>)
 8003a90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003a92:	4b13      	ldr	r3, [pc, #76]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003a94:	2296      	movs	r2, #150	@ 0x96
 8003a96:	0192      	lsls	r2, r2, #6
 8003a98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003a9a:	4b11      	ldr	r3, [pc, #68]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003aac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003aae:	220c      	movs	r2, #12
 8003ab0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003abe:	4b08      	ldr	r3, [pc, #32]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ac4:	4b06      	ldr	r3, [pc, #24]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003aca:	4b05      	ldr	r3, [pc, #20]	@ (8003ae0 <MX_USART2_UART_Init+0x58>)
 8003acc:	0018      	movs	r0, r3
 8003ace:	f003 fa25 	bl	8006f1c <HAL_UART_Init>
 8003ad2:	1e03      	subs	r3, r0, #0
 8003ad4:	d001      	beq.n	8003ada <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003ad6:	f000 f897 	bl	8003c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003ada:	46c0      	nop			@ (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	2000043c 	.word	0x2000043c
 8003ae4:	40004400 	.word	0x40004400

08003ae8 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8003aec:	4b14      	ldr	r3, [pc, #80]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003aee:	4a15      	ldr	r2, [pc, #84]	@ (8003b44 <MX_USART4_UART_Init+0x5c>)
 8003af0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8003af2:	4b13      	ldr	r3, [pc, #76]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003af4:	22e1      	movs	r2, #225	@ 0xe1
 8003af6:	0252      	lsls	r2, r2, #9
 8003af8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003afa:	4b11      	ldr	r3, [pc, #68]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003b00:	4b0f      	ldr	r3, [pc, #60]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003b06:	4b0e      	ldr	r3, [pc, #56]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b0e:	220c      	movs	r2, #12
 8003b10:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b12:	4b0b      	ldr	r3, [pc, #44]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b18:	4b09      	ldr	r3, [pc, #36]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003b1e:	4b08      	ldr	r3, [pc, #32]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003b24:	4b06      	ldr	r3, [pc, #24]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003b2a:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <MX_USART4_UART_Init+0x58>)
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f003 f9f5 	bl	8006f1c <HAL_UART_Init>
 8003b32:	1e03      	subs	r3, r0, #0
 8003b34:	d001      	beq.n	8003b3a <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 8003b36:	f000 f867 	bl	8003c08 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8003b3a:	46c0      	nop			@ (mov r8, r8)
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	200004c4 	.word	0x200004c4
 8003b44:	40004c00 	.word	0x40004c00

08003b48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003b48:	b590      	push	{r4, r7, lr}
 8003b4a:	b089      	sub	sp, #36	@ 0x24
 8003b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4e:	240c      	movs	r4, #12
 8003b50:	193b      	adds	r3, r7, r4
 8003b52:	0018      	movs	r0, r3
 8003b54:	2314      	movs	r3, #20
 8003b56:	001a      	movs	r2, r3
 8003b58:	2100      	movs	r1, #0
 8003b5a:	f006 fe0d 	bl	800a778 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b5e:	4b28      	ldr	r3, [pc, #160]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b62:	4b27      	ldr	r3, [pc, #156]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b64:	2101      	movs	r1, #1
 8003b66:	430a      	orrs	r2, r1
 8003b68:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b6a:	4b25      	ldr	r3, [pc, #148]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	2201      	movs	r2, #1
 8003b70:	4013      	ands	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b76:	4b22      	ldr	r3, [pc, #136]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b7a:	4b21      	ldr	r3, [pc, #132]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b7c:	2102      	movs	r1, #2
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003b82:	4b1f      	ldr	r3, [pc, #124]	@ (8003c00 <MX_GPIO_Init+0xb8>)
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	2202      	movs	r2, #2
 8003b88:	4013      	ands	r3, r2
 8003b8a:	607b      	str	r3, [r7, #4]
 8003b8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */

  /*Configure GPIO pins : PB4 PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003b8e:	193b      	adds	r3, r7, r4
 8003b90:	2210      	movs	r2, #16
 8003b92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003b94:	193b      	adds	r3, r7, r4
 8003b96:	2200      	movs	r2, #0
 8003b98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9a:	193b      	adds	r3, r7, r4
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ba0:	193b      	adds	r3, r7, r4
 8003ba2:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <MX_GPIO_Init+0xbc>)
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	0010      	movs	r0, r2
 8003ba8:	f001 fc36 	bl	8005418 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8003bac:	0021      	movs	r1, r4
 8003bae:	187b      	adds	r3, r7, r1
 8003bb0:	22e0      	movs	r2, #224	@ 0xe0
 8003bb2:	0052      	lsls	r2, r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bb6:	000c      	movs	r4, r1
 8003bb8:	193b      	adds	r3, r7, r4
 8003bba:	2200      	movs	r2, #0
 8003bbc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc4:	193b      	adds	r3, r7, r4
 8003bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8003c04 <MX_GPIO_Init+0xbc>)
 8003bc8:	0019      	movs	r1, r3
 8003bca:	0010      	movs	r0, r2
 8003bcc:	f001 fc24 	bl	8005418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003bd0:	0021      	movs	r1, r4
 8003bd2:	187b      	adds	r3, r7, r1
 8003bd4:	2280      	movs	r2, #128	@ 0x80
 8003bd6:	0092      	lsls	r2, r2, #2
 8003bd8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bda:	187b      	adds	r3, r7, r1
 8003bdc:	2201      	movs	r2, #1
 8003bde:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be0:	187b      	adds	r3, r7, r1
 8003be2:	2200      	movs	r2, #0
 8003be4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be6:	187b      	adds	r3, r7, r1
 8003be8:	2200      	movs	r2, #0
 8003bea:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bec:	187b      	adds	r3, r7, r1
 8003bee:	4a05      	ldr	r2, [pc, #20]	@ (8003c04 <MX_GPIO_Init+0xbc>)
 8003bf0:	0019      	movs	r1, r3
 8003bf2:	0010      	movs	r0, r2
 8003bf4:	f001 fc10 	bl	8005418 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003bf8:	46c0      	nop			@ (mov r8, r8)
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	b009      	add	sp, #36	@ 0x24
 8003bfe:	bd90      	pop	{r4, r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	50000400 	.word	0x50000400

08003c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c0c:	b672      	cpsid	i
}
 8003c0e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c10:	46c0      	nop			@ (mov r8, r8)
 8003c12:	e7fd      	b.n	8003c10 <Error_Handler+0x8>

08003c14 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8003c1e:	46c0      	nop			@ (mov r8, r8)
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b002      	add	sp, #8
 8003c24:	bd80      	pop	{r7, pc}
	...

08003c28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c2c:	4b07      	ldr	r3, [pc, #28]	@ (8003c4c <HAL_MspInit+0x24>)
 8003c2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c30:	4b06      	ldr	r3, [pc, #24]	@ (8003c4c <HAL_MspInit+0x24>)
 8003c32:	2101      	movs	r1, #1
 8003c34:	430a      	orrs	r2, r1
 8003c36:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c38:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <HAL_MspInit+0x24>)
 8003c3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c3c:	4b03      	ldr	r3, [pc, #12]	@ (8003c4c <HAL_MspInit+0x24>)
 8003c3e:	2180      	movs	r1, #128	@ 0x80
 8003c40:	0549      	lsls	r1, r1, #21
 8003c42:	430a      	orrs	r2, r1
 8003c44:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c46:	46c0      	nop			@ (mov r8, r8)
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021000 	.word	0x40021000

08003c50 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003c50:	b590      	push	{r4, r7, lr}
 8003c52:	b08b      	sub	sp, #44	@ 0x2c
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c58:	2414      	movs	r4, #20
 8003c5a:	193b      	adds	r3, r7, r4
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	2314      	movs	r3, #20
 8003c60:	001a      	movs	r2, r3
 8003c62:	2100      	movs	r1, #0
 8003c64:	f006 fd88 	bl	800a778 <memset>
  if(hadc->Instance==ADC1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a22      	ldr	r2, [pc, #136]	@ (8003cf8 <HAL_ADC_MspInit+0xa8>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d13d      	bne.n	8003cee <HAL_ADC_MspInit+0x9e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003c72:	4b22      	ldr	r3, [pc, #136]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c74:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c76:	4b21      	ldr	r3, [pc, #132]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c78:	2180      	movs	r1, #128	@ 0x80
 8003c7a:	0089      	lsls	r1, r1, #2
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c80:	4b1e      	ldr	r3, [pc, #120]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c84:	4b1d      	ldr	r3, [pc, #116]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c86:	2101      	movs	r1, #1
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	2201      	movs	r2, #1
 8003c92:	4013      	ands	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c98:	4b18      	ldr	r3, [pc, #96]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c9c:	4b17      	ldr	r3, [pc, #92]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003c9e:	2102      	movs	r1, #2
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003ca4:	4b15      	ldr	r3, [pc, #84]	@ (8003cfc <HAL_ADC_MspInit+0xac>)
 8003ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca8:	2202      	movs	r2, #2
 8003caa:	4013      	ands	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]
 8003cae:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC_IN6
    PA7     ------> ADC_IN7
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cb0:	193b      	adds	r3, r7, r4
 8003cb2:	22c0      	movs	r2, #192	@ 0xc0
 8003cb4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cb6:	193b      	adds	r3, r7, r4
 8003cb8:	2203      	movs	r2, #3
 8003cba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cbc:	193b      	adds	r3, r7, r4
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc2:	193a      	adds	r2, r7, r4
 8003cc4:	23a0      	movs	r3, #160	@ 0xa0
 8003cc6:	05db      	lsls	r3, r3, #23
 8003cc8:	0011      	movs	r1, r2
 8003cca:	0018      	movs	r0, r3
 8003ccc:	f001 fba4 	bl	8005418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003cd0:	193b      	adds	r3, r7, r4
 8003cd2:	2203      	movs	r2, #3
 8003cd4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003cd6:	193b      	adds	r3, r7, r4
 8003cd8:	2203      	movs	r2, #3
 8003cda:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	193b      	adds	r3, r7, r4
 8003cde:	2200      	movs	r2, #0
 8003ce0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ce2:	193b      	adds	r3, r7, r4
 8003ce4:	4a06      	ldr	r2, [pc, #24]	@ (8003d00 <HAL_ADC_MspInit+0xb0>)
 8003ce6:	0019      	movs	r1, r3
 8003ce8:	0010      	movs	r0, r2
 8003cea:	f001 fb95 	bl	8005418 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003cee:	46c0      	nop			@ (mov r8, r8)
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	b00b      	add	sp, #44	@ 0x2c
 8003cf4:	bd90      	pop	{r4, r7, pc}
 8003cf6:	46c0      	nop			@ (mov r8, r8)
 8003cf8:	40012400 	.word	0x40012400
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	50000400 	.word	0x50000400

08003d04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d04:	b590      	push	{r4, r7, lr}
 8003d06:	b08b      	sub	sp, #44	@ 0x2c
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d0c:	2414      	movs	r4, #20
 8003d0e:	193b      	adds	r3, r7, r4
 8003d10:	0018      	movs	r0, r3
 8003d12:	2314      	movs	r3, #20
 8003d14:	001a      	movs	r2, r3
 8003d16:	2100      	movs	r1, #0
 8003d18:	f006 fd2e 	bl	800a778 <memset>
  if(huart->Instance==USART1)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a54      	ldr	r2, [pc, #336]	@ (8003e74 <HAL_UART_MspInit+0x170>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d133      	bne.n	8003d8e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d26:	4b54      	ldr	r3, [pc, #336]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d2a:	4b53      	ldr	r3, [pc, #332]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d2c:	2180      	movs	r1, #128	@ 0x80
 8003d2e:	01c9      	lsls	r1, r1, #7
 8003d30:	430a      	orrs	r2, r1
 8003d32:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d34:	4b50      	ldr	r3, [pc, #320]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d38:	4b4f      	ldr	r3, [pc, #316]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003d40:	4b4d      	ldr	r3, [pc, #308]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d44:	2201      	movs	r2, #1
 8003d46:	4013      	ands	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
 8003d4a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d4c:	193b      	adds	r3, r7, r4
 8003d4e:	22c0      	movs	r2, #192	@ 0xc0
 8003d50:	00d2      	lsls	r2, r2, #3
 8003d52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d54:	0021      	movs	r1, r4
 8003d56:	187b      	adds	r3, r7, r1
 8003d58:	2202      	movs	r2, #2
 8003d5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5c:	187b      	adds	r3, r7, r1
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d62:	187b      	adds	r3, r7, r1
 8003d64:	2203      	movs	r2, #3
 8003d66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003d68:	187b      	adds	r3, r7, r1
 8003d6a:	2204      	movs	r2, #4
 8003d6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d6e:	187a      	adds	r2, r7, r1
 8003d70:	23a0      	movs	r3, #160	@ 0xa0
 8003d72:	05db      	lsls	r3, r3, #23
 8003d74:	0011      	movs	r1, r2
 8003d76:	0018      	movs	r0, r3
 8003d78:	f001 fb4e 	bl	8005418 <HAL_GPIO_Init>

    /* USER CODE BEGIN USART1_MspInit 1 */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2100      	movs	r1, #0
 8003d80:	201b      	movs	r0, #27
 8003d82:	f001 fa79 	bl	8005278 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d86:	201b      	movs	r0, #27
 8003d88:	f001 fa96 	bl	80052b8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART4_MspInit 1 */

    /* USER CODE END USART4_MspInit 1 */
  }

}
 8003d8c:	e06e      	b.n	8003e6c <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART2)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a3a      	ldr	r2, [pc, #232]	@ (8003e7c <HAL_UART_MspInit+0x178>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d132      	bne.n	8003dfe <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d98:	4b37      	ldr	r3, [pc, #220]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d9c:	4b36      	ldr	r3, [pc, #216]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003d9e:	2180      	movs	r1, #128	@ 0x80
 8003da0:	0289      	lsls	r1, r1, #10
 8003da2:	430a      	orrs	r2, r1
 8003da4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003da6:	4b34      	ldr	r3, [pc, #208]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003daa:	4b33      	ldr	r3, [pc, #204]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003dac:	2101      	movs	r1, #1
 8003dae:	430a      	orrs	r2, r1
 8003db0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003db2:	4b31      	ldr	r3, [pc, #196]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	2201      	movs	r2, #1
 8003db8:	4013      	ands	r3, r2
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003dbe:	2114      	movs	r1, #20
 8003dc0:	187b      	adds	r3, r7, r1
 8003dc2:	220c      	movs	r2, #12
 8003dc4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dc6:	187b      	adds	r3, r7, r1
 8003dc8:	2202      	movs	r2, #2
 8003dca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dcc:	187b      	adds	r3, r7, r1
 8003dce:	2200      	movs	r2, #0
 8003dd0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd2:	187b      	adds	r3, r7, r1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003dd8:	187b      	adds	r3, r7, r1
 8003dda:	2204      	movs	r2, #4
 8003ddc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dde:	187a      	adds	r2, r7, r1
 8003de0:	23a0      	movs	r3, #160	@ 0xa0
 8003de2:	05db      	lsls	r3, r3, #23
 8003de4:	0011      	movs	r1, r2
 8003de6:	0018      	movs	r0, r3
 8003de8:	f001 fb16 	bl	8005418 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003dec:	2200      	movs	r2, #0
 8003dee:	2100      	movs	r1, #0
 8003df0:	201c      	movs	r0, #28
 8003df2:	f001 fa41 	bl	8005278 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003df6:	201c      	movs	r0, #28
 8003df8:	f001 fa5e 	bl	80052b8 <HAL_NVIC_EnableIRQ>
}
 8003dfc:	e036      	b.n	8003e6c <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART4)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a1f      	ldr	r2, [pc, #124]	@ (8003e80 <HAL_UART_MspInit+0x17c>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d131      	bne.n	8003e6c <HAL_UART_MspInit+0x168>
    __HAL_RCC_USART4_CLK_ENABLE();
 8003e08:	4b1b      	ldr	r3, [pc, #108]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003e0a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003e0e:	2180      	movs	r1, #128	@ 0x80
 8003e10:	0309      	lsls	r1, r1, #12
 8003e12:	430a      	orrs	r2, r1
 8003e14:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e16:	4b18      	ldr	r3, [pc, #96]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e1a:	4b17      	ldr	r3, [pc, #92]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e22:	4b15      	ldr	r3, [pc, #84]	@ (8003e78 <HAL_UART_MspInit+0x174>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e26:	2201      	movs	r2, #1
 8003e28:	4013      	ands	r3, r2
 8003e2a:	60bb      	str	r3, [r7, #8]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003e2e:	2114      	movs	r1, #20
 8003e30:	187b      	adds	r3, r7, r1
 8003e32:	2203      	movs	r2, #3
 8003e34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e36:	187b      	adds	r3, r7, r1
 8003e38:	2202      	movs	r2, #2
 8003e3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3c:	187b      	adds	r3, r7, r1
 8003e3e:	2200      	movs	r2, #0
 8003e40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e42:	187b      	adds	r3, r7, r1
 8003e44:	2203      	movs	r2, #3
 8003e46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003e48:	187b      	adds	r3, r7, r1
 8003e4a:	2206      	movs	r2, #6
 8003e4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e4e:	187a      	adds	r2, r7, r1
 8003e50:	23a0      	movs	r3, #160	@ 0xa0
 8003e52:	05db      	lsls	r3, r3, #23
 8003e54:	0011      	movs	r1, r2
 8003e56:	0018      	movs	r0, r3
 8003e58:	f001 fade 	bl	8005418 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	2100      	movs	r1, #0
 8003e60:	200e      	movs	r0, #14
 8003e62:	f001 fa09 	bl	8005278 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8003e66:	200e      	movs	r0, #14
 8003e68:	f001 fa26 	bl	80052b8 <HAL_NVIC_EnableIRQ>
}
 8003e6c:	46c0      	nop			@ (mov r8, r8)
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	b00b      	add	sp, #44	@ 0x2c
 8003e72:	bd90      	pop	{r4, r7, pc}
 8003e74:	40013800 	.word	0x40013800
 8003e78:	40021000 	.word	0x40021000
 8003e7c:	40004400 	.word	0x40004400
 8003e80:	40004c00 	.word	0x40004c00

08003e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003e88:	46c0      	nop			@ (mov r8, r8)
 8003e8a:	e7fd      	b.n	8003e88 <NMI_Handler+0x4>

08003e8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e90:	46c0      	nop			@ (mov r8, r8)
 8003e92:	e7fd      	b.n	8003e90 <HardFault_Handler+0x4>

08003e94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e98:	46c0      	nop			@ (mov r8, r8)
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003eac:	f000 f96a 	bl	8004184 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003eb0:	46c0      	nop			@ (mov r8, r8)
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003ebc:	4b03      	ldr	r3, [pc, #12]	@ (8003ecc <USART4_5_IRQHandler+0x14>)
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f003 f9d0 	bl	8007264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003ec4:	46c0      	nop			@ (mov r8, r8)
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	46c0      	nop			@ (mov r8, r8)
 8003ecc:	200004c4 	.word	0x200004c4

08003ed0 <USART2_IRQHandler>:

/* USER CODE BEGIN 1 */
void USART2_IRQHandler(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003ed4:	4b03      	ldr	r3, [pc, #12]	@ (8003ee4 <USART2_IRQHandler+0x14>)
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f003 f9c4 	bl	8007264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003edc:	46c0      	nop			@ (mov r8, r8)
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	46c0      	nop			@ (mov r8, r8)
 8003ee4:	2000043c 	.word	0x2000043c

08003ee8 <USART1_IRQHandler>:
/* USER CODE END 1 */

void USART1_IRQHandler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003eec:	4b03      	ldr	r3, [pc, #12]	@ (8003efc <USART1_IRQHandler+0x14>)
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f003 f9b8 	bl	8007264 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8003ef4:	46c0      	nop			@ (mov r8, r8)
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	200003b4 	.word	0x200003b4

08003f00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	af00      	add	r7, sp, #0
  return 1;
 8003f04:	2301      	movs	r3, #1
}
 8003f06:	0018      	movs	r0, r3
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <_kill>:

int _kill(int pid, int sig)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f16:	f006 fd39 	bl	800a98c <__errno>
 8003f1a:	0003      	movs	r3, r0
 8003f1c:	2216      	movs	r2, #22
 8003f1e:	601a      	str	r2, [r3, #0]
  return -1;
 8003f20:	2301      	movs	r3, #1
 8003f22:	425b      	negs	r3, r3
}
 8003f24:	0018      	movs	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	b002      	add	sp, #8
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <_exit>:

void _exit (int status)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f34:	2301      	movs	r3, #1
 8003f36:	425a      	negs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	0011      	movs	r1, r2
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f7ff ffe5 	bl	8003f0c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f42:	46c0      	nop			@ (mov r8, r8)
 8003f44:	e7fd      	b.n	8003f42 <_exit+0x16>

08003f46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b086      	sub	sp, #24
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	60f8      	str	r0, [r7, #12]
 8003f4e:	60b9      	str	r1, [r7, #8]
 8003f50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f52:	2300      	movs	r3, #0
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e00a      	b.n	8003f6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f58:	e000      	b.n	8003f5c <_read+0x16>
 8003f5a:	bf00      	nop
 8003f5c:	0001      	movs	r1, r0
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	60ba      	str	r2, [r7, #8]
 8003f64:	b2ca      	uxtb	r2, r1
 8003f66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	dbf0      	blt.n	8003f58 <_read+0x12>
  }

  return len;
 8003f76:	687b      	ldr	r3, [r7, #4]
}
 8003f78:	0018      	movs	r0, r3
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b006      	add	sp, #24
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]
 8003f90:	e009      	b.n	8003fa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	1c5a      	adds	r2, r3, #1
 8003f96:	60ba      	str	r2, [r7, #8]
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	e000      	b.n	8003fa0 <_write+0x20>
 8003f9e:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	3301      	adds	r3, #1
 8003fa4:	617b      	str	r3, [r7, #20]
 8003fa6:	697a      	ldr	r2, [r7, #20]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	dbf1      	blt.n	8003f92 <_write+0x12>
  }
  return len;
 8003fae:	687b      	ldr	r3, [r7, #4]
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b006      	add	sp, #24
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <_close>:

int _close(int file)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	425b      	negs	r3, r3
}
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	b002      	add	sp, #8
 8003fca:	bd80      	pop	{r7, pc}

08003fcc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	2280      	movs	r2, #128	@ 0x80
 8003fda:	0192      	lsls	r2, r2, #6
 8003fdc:	605a      	str	r2, [r3, #4]
  return 0;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	b002      	add	sp, #8
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <_isatty>:

int _isatty(int file)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ff0:	2301      	movs	r3, #1
}
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b002      	add	sp, #8
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004006:	2300      	movs	r3, #0
}
 8004008:	0018      	movs	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	b004      	add	sp, #16
 800400e:	bd80      	pop	{r7, pc}

08004010 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004018:	4a14      	ldr	r2, [pc, #80]	@ (800406c <_sbrk+0x5c>)
 800401a:	4b15      	ldr	r3, [pc, #84]	@ (8004070 <_sbrk+0x60>)
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004024:	4b13      	ldr	r3, [pc, #76]	@ (8004074 <_sbrk+0x64>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d102      	bne.n	8004032 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800402c:	4b11      	ldr	r3, [pc, #68]	@ (8004074 <_sbrk+0x64>)
 800402e:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <_sbrk+0x68>)
 8004030:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004032:	4b10      	ldr	r3, [pc, #64]	@ (8004074 <_sbrk+0x64>)
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	18d3      	adds	r3, r2, r3
 800403a:	693a      	ldr	r2, [r7, #16]
 800403c:	429a      	cmp	r2, r3
 800403e:	d207      	bcs.n	8004050 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004040:	f006 fca4 	bl	800a98c <__errno>
 8004044:	0003      	movs	r3, r0
 8004046:	220c      	movs	r2, #12
 8004048:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800404a:	2301      	movs	r3, #1
 800404c:	425b      	negs	r3, r3
 800404e:	e009      	b.n	8004064 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004050:	4b08      	ldr	r3, [pc, #32]	@ (8004074 <_sbrk+0x64>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004056:	4b07      	ldr	r3, [pc, #28]	@ (8004074 <_sbrk+0x64>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	18d2      	adds	r2, r2, r3
 800405e:	4b05      	ldr	r3, [pc, #20]	@ (8004074 <_sbrk+0x64>)
 8004060:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004062:	68fb      	ldr	r3, [r7, #12]
}
 8004064:	0018      	movs	r0, r3
 8004066:	46bd      	mov	sp, r7
 8004068:	b006      	add	sp, #24
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20005000 	.word	0x20005000
 8004070:	00000400 	.word	0x00000400
 8004074:	200005a8 	.word	0x200005a8
 8004078:	20000700 	.word	0x20000700

0800407c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004080:	46c0      	nop			@ (mov r8, r8)
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
	...

08004088 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004088:	480d      	ldr	r0, [pc, #52]	@ (80040c0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800408a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800408c:	f7ff fff6 	bl	800407c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004090:	480c      	ldr	r0, [pc, #48]	@ (80040c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004092:	490d      	ldr	r1, [pc, #52]	@ (80040c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004094:	4a0d      	ldr	r2, [pc, #52]	@ (80040cc <LoopForever+0xe>)
  movs r3, #0
 8004096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004098:	e002      	b.n	80040a0 <LoopCopyDataInit>

0800409a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800409a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800409c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800409e:	3304      	adds	r3, #4

080040a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040a4:	d3f9      	bcc.n	800409a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040a6:	4a0a      	ldr	r2, [pc, #40]	@ (80040d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040a8:	4c0a      	ldr	r4, [pc, #40]	@ (80040d4 <LoopForever+0x16>)
  movs r3, #0
 80040aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040ac:	e001      	b.n	80040b2 <LoopFillZerobss>

080040ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040b0:	3204      	adds	r2, #4

080040b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040b4:	d3fb      	bcc.n	80040ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80040b6:	f006 fc6f 	bl	800a998 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040ba:	f7ff fbb9 	bl	8003830 <main>

080040be <LoopForever>:

LoopForever:
    b LoopForever
 80040be:	e7fe      	b.n	80040be <LoopForever>
   ldr   r0, =_estack
 80040c0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80040c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040c8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80040cc:	0800e66c 	.word	0x0800e66c
  ldr r2, =_sbss
 80040d0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80040d4:	200006fc 	.word	0x200006fc

080040d8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040d8:	e7fe      	b.n	80040d8 <ADC1_COMP_IRQHandler>
	...

080040dc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040e2:	1dfb      	adds	r3, r7, #7
 80040e4:	2200      	movs	r2, #0
 80040e6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80040e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004118 <HAL_Init+0x3c>)
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004118 <HAL_Init+0x3c>)
 80040ee:	2140      	movs	r1, #64	@ 0x40
 80040f0:	430a      	orrs	r2, r1
 80040f2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040f4:	2003      	movs	r0, #3
 80040f6:	f000 f811 	bl	800411c <HAL_InitTick>
 80040fa:	1e03      	subs	r3, r0, #0
 80040fc:	d003      	beq.n	8004106 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80040fe:	1dfb      	adds	r3, r7, #7
 8004100:	2201      	movs	r2, #1
 8004102:	701a      	strb	r2, [r3, #0]
 8004104:	e001      	b.n	800410a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004106:	f7ff fd8f 	bl	8003c28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800410a:	1dfb      	adds	r3, r7, #7
 800410c:	781b      	ldrb	r3, [r3, #0]
}
 800410e:	0018      	movs	r0, r3
 8004110:	46bd      	mov	sp, r7
 8004112:	b002      	add	sp, #8
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	40022000 	.word	0x40022000

0800411c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800411c:	b590      	push	{r4, r7, lr}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004124:	4b14      	ldr	r3, [pc, #80]	@ (8004178 <HAL_InitTick+0x5c>)
 8004126:	681c      	ldr	r4, [r3, #0]
 8004128:	4b14      	ldr	r3, [pc, #80]	@ (800417c <HAL_InitTick+0x60>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	0019      	movs	r1, r3
 800412e:	23fa      	movs	r3, #250	@ 0xfa
 8004130:	0098      	lsls	r0, r3, #2
 8004132:	f7fc f80f 	bl	8000154 <__udivsi3>
 8004136:	0003      	movs	r3, r0
 8004138:	0019      	movs	r1, r3
 800413a:	0020      	movs	r0, r4
 800413c:	f7fc f80a 	bl	8000154 <__udivsi3>
 8004140:	0003      	movs	r3, r0
 8004142:	0018      	movs	r0, r3
 8004144:	f001 f8d4 	bl	80052f0 <HAL_SYSTICK_Config>
 8004148:	1e03      	subs	r3, r0, #0
 800414a:	d001      	beq.n	8004150 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e00f      	b.n	8004170 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b03      	cmp	r3, #3
 8004154:	d80b      	bhi.n	800416e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004156:	6879      	ldr	r1, [r7, #4]
 8004158:	2301      	movs	r3, #1
 800415a:	425b      	negs	r3, r3
 800415c:	2200      	movs	r2, #0
 800415e:	0018      	movs	r0, r3
 8004160:	f001 f88a 	bl	8005278 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_InitTick+0x64>)
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	e000      	b.n	8004170 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
}
 8004170:	0018      	movs	r0, r3
 8004172:	46bd      	mov	sp, r7
 8004174:	b003      	add	sp, #12
 8004176:	bd90      	pop	{r4, r7, pc}
 8004178:	20000004 	.word	0x20000004
 800417c:	2000000c 	.word	0x2000000c
 8004180:	20000008 	.word	0x20000008

08004184 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004188:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <HAL_IncTick+0x1c>)
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	001a      	movs	r2, r3
 800418e:	4b05      	ldr	r3, [pc, #20]	@ (80041a4 <HAL_IncTick+0x20>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	18d2      	adds	r2, r2, r3
 8004194:	4b03      	ldr	r3, [pc, #12]	@ (80041a4 <HAL_IncTick+0x20>)
 8004196:	601a      	str	r2, [r3, #0]
}
 8004198:	46c0      	nop			@ (mov r8, r8)
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}
 800419e:	46c0      	nop			@ (mov r8, r8)
 80041a0:	2000000c 	.word	0x2000000c
 80041a4:	200005ac 	.word	0x200005ac

080041a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  return uwTick;
 80041ac:	4b02      	ldr	r3, [pc, #8]	@ (80041b8 <HAL_GetTick+0x10>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	0018      	movs	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	46c0      	nop			@ (mov r8, r8)
 80041b8:	200005ac 	.word	0x200005ac

080041bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041c4:	f7ff fff0 	bl	80041a8 <HAL_GetTick>
 80041c8:	0003      	movs	r3, r0
 80041ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	3301      	adds	r3, #1
 80041d4:	d005      	beq.n	80041e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80041d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004200 <HAL_Delay+0x44>)
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	001a      	movs	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	189b      	adds	r3, r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041e2:	46c0      	nop			@ (mov r8, r8)
 80041e4:	f7ff ffe0 	bl	80041a8 <HAL_GetTick>
 80041e8:	0002      	movs	r2, r0
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d8f7      	bhi.n	80041e4 <HAL_Delay+0x28>
  {
  }
}
 80041f4:	46c0      	nop			@ (mov r8, r8)
 80041f6:	46c0      	nop			@ (mov r8, r8)
 80041f8:	46bd      	mov	sp, r7
 80041fa:	b004      	add	sp, #16
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	46c0      	nop			@ (mov r8, r8)
 8004200:	2000000c 	.word	0x2000000c

08004204 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d102      	bne.n	8004218 <HAL_ADC_Init+0x14>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	f000 fb90 	bl	8004938 <HAL_ADC_Init+0x734>
  }

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4ac0      	ldr	r2, [pc, #768]	@ (8004520 <HAL_ADC_Init+0x31c>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d006      	beq.n	8004230 <HAL_ADC_Init+0x2c>
 8004222:	23c4      	movs	r3, #196	@ 0xc4
 8004224:	005a      	lsls	r2, r3, #1
 8004226:	4bbf      	ldr	r3, [pc, #764]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004228:	0011      	movs	r1, r2
 800422a:	0018      	movs	r0, r3
 800422c:	f7ff fcf2 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d05f      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	23c0      	movs	r3, #192	@ 0xc0
 800423e:	061b      	lsls	r3, r3, #24
 8004240:	429a      	cmp	r2, r3
 8004242:	d059      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	2380      	movs	r3, #128	@ 0x80
 800424a:	05db      	lsls	r3, r3, #23
 800424c:	429a      	cmp	r2, r3
 800424e:	d053      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	2380      	movs	r3, #128	@ 0x80
 8004256:	061b      	lsls	r3, r3, #24
 8004258:	429a      	cmp	r2, r3
 800425a:	d04d      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d049      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	2380      	movs	r3, #128	@ 0x80
 800426a:	02db      	lsls	r3, r3, #11
 800426c:	429a      	cmp	r2, r3
 800426e:	d043      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	2380      	movs	r3, #128	@ 0x80
 8004276:	031b      	lsls	r3, r3, #12
 8004278:	429a      	cmp	r2, r3
 800427a:	d03d      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	23c0      	movs	r3, #192	@ 0xc0
 8004282:	031b      	lsls	r3, r3, #12
 8004284:	429a      	cmp	r2, r3
 8004286:	d037      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685a      	ldr	r2, [r3, #4]
 800428c:	2380      	movs	r3, #128	@ 0x80
 800428e:	035b      	lsls	r3, r3, #13
 8004290:	429a      	cmp	r2, r3
 8004292:	d031      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	23a0      	movs	r3, #160	@ 0xa0
 800429a:	035b      	lsls	r3, r3, #13
 800429c:	429a      	cmp	r2, r3
 800429e:	d02b      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685a      	ldr	r2, [r3, #4]
 80042a4:	23c0      	movs	r3, #192	@ 0xc0
 80042a6:	035b      	lsls	r3, r3, #13
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d025      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	23e0      	movs	r3, #224	@ 0xe0
 80042b2:	035b      	lsls	r3, r3, #13
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d01f      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685a      	ldr	r2, [r3, #4]
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	039b      	lsls	r3, r3, #14
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d019      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	2390      	movs	r3, #144	@ 0x90
 80042ca:	039b      	lsls	r3, r3, #14
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d013      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685a      	ldr	r2, [r3, #4]
 80042d4:	23a0      	movs	r3, #160	@ 0xa0
 80042d6:	039b      	lsls	r3, r3, #14
 80042d8:	429a      	cmp	r2, r3
 80042da:	d00d      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	23b0      	movs	r3, #176	@ 0xb0
 80042e2:	039b      	lsls	r3, r3, #14
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d007      	beq.n	80042f8 <HAL_ADC_Init+0xf4>
 80042e8:	238a      	movs	r3, #138	@ 0x8a
 80042ea:	33ff      	adds	r3, #255	@ 0xff
 80042ec:	001a      	movs	r2, r3
 80042ee:	4b8d      	ldr	r3, [pc, #564]	@ (8004524 <HAL_ADC_Init+0x320>)
 80042f0:	0011      	movs	r1, r2
 80042f2:	0018      	movs	r0, r3
 80042f4:	f7ff fc8e 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d012      	beq.n	8004326 <HAL_ADC_Init+0x122>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d00e      	beq.n	8004326 <HAL_ADC_Init+0x122>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	2b10      	cmp	r3, #16
 800430e:	d00a      	beq.n	8004326 <HAL_ADC_Init+0x122>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b18      	cmp	r3, #24
 8004316:	d006      	beq.n	8004326 <HAL_ADC_Init+0x122>
 8004318:	23c5      	movs	r3, #197	@ 0xc5
 800431a:	005a      	lsls	r2, r3, #1
 800431c:	4b81      	ldr	r3, [pc, #516]	@ (8004524 <HAL_ADC_Init+0x320>)
 800431e:	0011      	movs	r1, r2
 8004320:	0018      	movs	r0, r3
 8004322:	f7ff fc77 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00b      	beq.n	8004346 <HAL_ADC_Init+0x142>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	2b20      	cmp	r3, #32
 8004334:	d007      	beq.n	8004346 <HAL_ADC_Init+0x142>
 8004336:	238c      	movs	r3, #140	@ 0x8c
 8004338:	33ff      	adds	r3, #255	@ 0xff
 800433a:	001a      	movs	r2, r3
 800433c:	4b79      	ldr	r3, [pc, #484]	@ (8004524 <HAL_ADC_Init+0x320>)
 800433e:	0011      	movs	r1, r2
 8004340:	0018      	movs	r0, r3
 8004342:	f7ff fc67 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d00a      	beq.n	8004364 <HAL_ADC_Init+0x160>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b02      	cmp	r3, #2
 8004354:	d006      	beq.n	8004364 <HAL_ADC_Init+0x160>
 8004356:	23c6      	movs	r3, #198	@ 0xc6
 8004358:	005a      	lsls	r2, r3, #1
 800435a:	4b72      	ldr	r3, [pc, #456]	@ (8004524 <HAL_ADC_Init+0x320>)
 800435c:	0011      	movs	r1, r2
 800435e:	0018      	movs	r0, r3
 8004360:	f7ff fc58 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	5c9b      	ldrb	r3, [r3, r2]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00c      	beq.n	8004388 <HAL_ADC_Init+0x184>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2220      	movs	r2, #32
 8004372:	5c9b      	ldrb	r3, [r3, r2]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d007      	beq.n	8004388 <HAL_ADC_Init+0x184>
 8004378:	238e      	movs	r3, #142	@ 0x8e
 800437a:	33ff      	adds	r3, #255	@ 0xff
 800437c:	001a      	movs	r2, r3
 800437e:	4b69      	ldr	r3, [pc, #420]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004380:	0011      	movs	r1, r2
 8004382:	0018      	movs	r0, r3
 8004384:	f7ff fc46 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2221      	movs	r2, #33	@ 0x21
 800438c:	5c9b      	ldrb	r3, [r3, r2]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d00b      	beq.n	80043aa <HAL_ADC_Init+0x1a6>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2221      	movs	r2, #33	@ 0x21
 8004396:	5c9b      	ldrb	r3, [r3, r2]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d006      	beq.n	80043aa <HAL_ADC_Init+0x1a6>
 800439c:	23c7      	movs	r3, #199	@ 0xc7
 800439e:	005a      	lsls	r2, r3, #1
 80043a0:	4b60      	ldr	r3, [pc, #384]	@ (8004524 <HAL_ADC_Init+0x320>)
 80043a2:	0011      	movs	r1, r2
 80043a4:	0018      	movs	r0, r3
 80043a6:	f7ff fc35 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d019      	beq.n	80043e6 <HAL_ADC_Init+0x1e2>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043b6:	2380      	movs	r3, #128	@ 0x80
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d013      	beq.n	80043e6 <HAL_ADC_Init+0x1e2>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d00d      	beq.n	80043e6 <HAL_ADC_Init+0x1e2>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043ce:	23c0      	movs	r3, #192	@ 0xc0
 80043d0:	011b      	lsls	r3, r3, #4
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d007      	beq.n	80043e6 <HAL_ADC_Init+0x1e2>
 80043d6:	2390      	movs	r3, #144	@ 0x90
 80043d8:	33ff      	adds	r3, #255	@ 0xff
 80043da:	001a      	movs	r2, r3
 80043dc:	4b51      	ldr	r3, [pc, #324]	@ (8004524 <HAL_ADC_Init+0x320>)
 80043de:	0011      	movs	r1, r2
 80043e0:	0018      	movs	r0, r3
 80043e2:	f7ff fc17 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d036      	beq.n	800445c <HAL_ADC_Init+0x258>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	2b40      	cmp	r3, #64	@ 0x40
 80043f4:	d032      	beq.n	800445c <HAL_ADC_Init+0x258>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	2b80      	cmp	r3, #128	@ 0x80
 80043fc:	d02e      	beq.n	800445c <HAL_ADC_Init+0x258>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004402:	2bc0      	cmp	r3, #192	@ 0xc0
 8004404:	d02a      	beq.n	800445c <HAL_ADC_Init+0x258>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800440a:	2380      	movs	r3, #128	@ 0x80
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	429a      	cmp	r2, r3
 8004410:	d024      	beq.n	800445c <HAL_ADC_Init+0x258>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004416:	2380      	movs	r3, #128	@ 0x80
 8004418:	005b      	lsls	r3, r3, #1
 800441a:	429a      	cmp	r2, r3
 800441c:	d01e      	beq.n	800445c <HAL_ADC_Init+0x258>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004422:	23a0      	movs	r3, #160	@ 0xa0
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	429a      	cmp	r2, r3
 8004428:	d018      	beq.n	800445c <HAL_ADC_Init+0x258>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800442e:	23c0      	movs	r3, #192	@ 0xc0
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	429a      	cmp	r2, r3
 8004434:	d012      	beq.n	800445c <HAL_ADC_Init+0x258>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800443a:	23e0      	movs	r3, #224	@ 0xe0
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	429a      	cmp	r2, r3
 8004440:	d00c      	beq.n	800445c <HAL_ADC_Init+0x258>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004446:	23c2      	movs	r3, #194	@ 0xc2
 8004448:	33ff      	adds	r3, #255	@ 0xff
 800444a:	429a      	cmp	r2, r3
 800444c:	d006      	beq.n	800445c <HAL_ADC_Init+0x258>
 800444e:	23c8      	movs	r3, #200	@ 0xc8
 8004450:	005a      	lsls	r2, r3, #1
 8004452:	4b34      	ldr	r3, [pc, #208]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004454:	0011      	movs	r1, r2
 8004456:	0018      	movs	r0, r3
 8004458:	f7ff fbdc 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	222c      	movs	r2, #44	@ 0x2c
 8004460:	5c9b      	ldrb	r3, [r3, r2]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d00c      	beq.n	8004480 <HAL_ADC_Init+0x27c>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	222c      	movs	r2, #44	@ 0x2c
 800446a:	5c9b      	ldrb	r3, [r3, r2]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d007      	beq.n	8004480 <HAL_ADC_Init+0x27c>
 8004470:	2392      	movs	r3, #146	@ 0x92
 8004472:	33ff      	adds	r3, #255	@ 0xff
 8004474:	001a      	movs	r2, r3
 8004476:	4b2b      	ldr	r3, [pc, #172]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004478:	0011      	movs	r1, r2
 800447a:	0018      	movs	r0, r3
 800447c:	f7ff fbca 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	2b04      	cmp	r3, #4
 8004486:	d00a      	beq.n	800449e <HAL_ADC_Init+0x29a>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	2b08      	cmp	r3, #8
 800448e:	d006      	beq.n	800449e <HAL_ADC_Init+0x29a>
 8004490:	23c9      	movs	r3, #201	@ 0xc9
 8004492:	005a      	lsls	r2, r3, #1
 8004494:	4b23      	ldr	r3, [pc, #140]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004496:	0011      	movs	r1, r2
 8004498:	0018      	movs	r0, r3
 800449a:	f7ff fbbb 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00d      	beq.n	80044c2 <HAL_ADC_Init+0x2be>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044aa:	2380      	movs	r3, #128	@ 0x80
 80044ac:	015b      	lsls	r3, r3, #5
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d007      	beq.n	80044c2 <HAL_ADC_Init+0x2be>
 80044b2:	2394      	movs	r3, #148	@ 0x94
 80044b4:	33ff      	adds	r3, #255	@ 0xff
 80044b6:	001a      	movs	r2, r3
 80044b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004524 <HAL_ADC_Init+0x320>)
 80044ba:	0011      	movs	r1, r2
 80044bc:	0018      	movs	r0, r3
 80044be:	f7ff fba9 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00a      	beq.n	80044e0 <HAL_ADC_Init+0x2dc>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	2b01      	cmp	r3, #1
 80044d0:	d006      	beq.n	80044e0 <HAL_ADC_Init+0x2dc>
 80044d2:	23ca      	movs	r3, #202	@ 0xca
 80044d4:	005a      	lsls	r2, r3, #1
 80044d6:	4b13      	ldr	r3, [pc, #76]	@ (8004524 <HAL_ADC_Init+0x320>)
 80044d8:	0011      	movs	r1, r2
 80044da:	0018      	movs	r0, r3
 80044dc:	f7ff fb9a 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerFrequencyMode));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00b      	beq.n	8004500 <HAL_ADC_Init+0x2fc>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d007      	beq.n	8004500 <HAL_ADC_Init+0x2fc>
 80044f0:	2396      	movs	r3, #150	@ 0x96
 80044f2:	33ff      	adds	r3, #255	@ 0xff
 80044f4:	001a      	movs	r2, r3
 80044f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004524 <HAL_ADC_Init+0x320>)
 80044f8:	0011      	movs	r1, r2
 80044fa:	0018      	movs	r0, r3
 80044fc:	f7ff fb8a 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoPowerOff));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	69db      	ldr	r3, [r3, #28]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00f      	beq.n	8004528 <HAL_ADC_Init+0x324>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	69db      	ldr	r3, [r3, #28]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d00b      	beq.n	8004528 <HAL_ADC_Init+0x324>
 8004510:	23cb      	movs	r3, #203	@ 0xcb
 8004512:	005a      	lsls	r2, r3, #1
 8004514:	4b03      	ldr	r3, [pc, #12]	@ (8004524 <HAL_ADC_Init+0x320>)
 8004516:	0011      	movs	r1, r2
 8004518:	0018      	movs	r0, r3
 800451a:	f7ff fb7b 	bl	8003c14 <assert_failed>
 800451e:	e003      	b.n	8004528 <HAL_ADC_Init+0x324>
 8004520:	40012400 	.word	0x40012400
 8004524:	0800dfa4 	.word	0x0800dfa4
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTime));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452c:	2b00      	cmp	r3, #0
 800452e:	d023      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004534:	2b01      	cmp	r3, #1
 8004536:	d01f      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800453c:	2b02      	cmp	r3, #2
 800453e:	d01b      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004544:	2b03      	cmp	r3, #3
 8004546:	d017      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	2b04      	cmp	r3, #4
 800454e:	d013      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004554:	2b05      	cmp	r3, #5
 8004556:	d00f      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455c:	2b06      	cmp	r3, #6
 800455e:	d00b      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	2b07      	cmp	r3, #7
 8004566:	d007      	beq.n	8004578 <HAL_ADC_Init+0x374>
 8004568:	2398      	movs	r3, #152	@ 0x98
 800456a:	33ff      	adds	r3, #255	@ 0xff
 800456c:	001a      	movs	r2, r3
 800456e:	4bd3      	ldr	r3, [pc, #844]	@ (80048bc <HAL_ADC_Init+0x6b8>)
 8004570:	0011      	movs	r1, r2
 8004572:	0018      	movs	r0, r3
 8004574:	f7ff fb4e 	bl	8003c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00a      	beq.n	8004596 <HAL_ADC_Init+0x392>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004584:	2b01      	cmp	r3, #1
 8004586:	d006      	beq.n	8004596 <HAL_ADC_Init+0x392>
 8004588:	23cc      	movs	r3, #204	@ 0xcc
 800458a:	005a      	lsls	r2, r3, #1
 800458c:	4bcb      	ldr	r3, [pc, #812]	@ (80048bc <HAL_ADC_Init+0x6b8>)
 800458e:	0011      	movs	r1, r2
 8004590:	0018      	movs	r0, r3
 8004592:	f7ff fb3f 	bl	8003c14 <assert_failed>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10a      	bne.n	80045b4 <HAL_ADC_Init+0x3b0>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2250      	movs	r2, #80	@ 0x50
 80045a8:	2100      	movs	r1, #0
 80045aa:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	0018      	movs	r0, r3
 80045b0:	f7ff fb4e 	bl	8003c50 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b8:	2210      	movs	r2, #16
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b10      	cmp	r3, #16
 80045be:	d005      	beq.n	80045cc <HAL_ADC_Init+0x3c8>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	2204      	movs	r2, #4
 80045c8:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80045ca:	d00b      	beq.n	80045e4 <HAL_ADC_Init+0x3e0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d0:	2210      	movs	r2, #16
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2250      	movs	r2, #80	@ 0x50
 80045dc:	2100      	movs	r1, #0
 80045de:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e1a9      	b.n	8004938 <HAL_ADC_Init+0x734>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045e8:	4ab5      	ldr	r2, [pc, #724]	@ (80048c0 <HAL_ADC_Init+0x6bc>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	2202      	movs	r2, #2
 80045ee:	431a      	orrs	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	2203      	movs	r2, #3
 80045fc:	4013      	ands	r3, r2
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d108      	bne.n	8004614 <HAL_ADC_Init+0x410>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2201      	movs	r2, #1
 800460a:	4013      	ands	r3, r2
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_ADC_Init+0x410>
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <HAL_ADC_Init+0x412>
 8004614:	2300      	movs	r3, #0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d149      	bne.n	80046ae <HAL_ADC_Init+0x4aa>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	23c0      	movs	r3, #192	@ 0xc0
 8004620:	061b      	lsls	r3, r3, #24
 8004622:	429a      	cmp	r2, r3
 8004624:	d00b      	beq.n	800463e <HAL_ADC_Init+0x43a>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	2380      	movs	r3, #128	@ 0x80
 800462c:	05db      	lsls	r3, r3, #23
 800462e:	429a      	cmp	r2, r3
 8004630:	d005      	beq.n	800463e <HAL_ADC_Init+0x43a>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	2380      	movs	r3, #128	@ 0x80
 8004638:	061b      	lsls	r3, r3, #24
 800463a:	429a      	cmp	r2, r3
 800463c:	d111      	bne.n	8004662 <HAL_ADC_Init+0x45e>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	691a      	ldr	r2, [r3, #16]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	0092      	lsls	r2, r2, #2
 800464a:	0892      	lsrs	r2, r2, #2
 800464c:	611a      	str	r2, [r3, #16]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	6919      	ldr	r1, [r3, #16]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685a      	ldr	r2, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	430a      	orrs	r2, r1
 800465e:	611a      	str	r2, [r3, #16]
 8004660:	e014      	b.n	800468c <HAL_ADC_Init+0x488>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	691a      	ldr	r2, [r3, #16]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	0092      	lsls	r2, r2, #2
 800466e:	0892      	lsrs	r2, r2, #2
 8004670:	611a      	str	r2, [r3, #16]
 8004672:	4b94      	ldr	r3, [pc, #592]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4b93      	ldr	r3, [pc, #588]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 8004678:	4993      	ldr	r1, [pc, #588]	@ (80048c8 <HAL_ADC_Init+0x6c4>)
 800467a:	400a      	ands	r2, r1
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	4b91      	ldr	r3, [pc, #580]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 8004680:	6819      	ldr	r1, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	4b8f      	ldr	r3, [pc, #572]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 8004688:	430a      	orrs	r2, r1
 800468a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2118      	movs	r1, #24
 8004698:	438a      	bics	r2, r1
 800469a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68d9      	ldr	r1, [r3, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	689a      	ldr	r2, [r3, #8]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80046ae:	4b85      	ldr	r3, [pc, #532]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	4b84      	ldr	r3, [pc, #528]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 80046b4:	4985      	ldr	r1, [pc, #532]	@ (80048cc <HAL_ADC_Init+0x6c8>)
 80046b6:	400a      	ands	r2, r1
 80046b8:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80046ba:	4b82      	ldr	r3, [pc, #520]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 80046bc:	6819      	ldr	r1, [r3, #0]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046c2:	065a      	lsls	r2, r3, #25
 80046c4:	4b7f      	ldr	r3, [pc, #508]	@ (80048c4 <HAL_ADC_Init+0x6c0>)
 80046c6:	430a      	orrs	r2, r1
 80046c8:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689a      	ldr	r2, [r3, #8]
 80046d0:	2380      	movs	r3, #128	@ 0x80
 80046d2:	055b      	lsls	r3, r3, #21
 80046d4:	4013      	ands	r3, r2
 80046d6:	d108      	bne.n	80046ea <HAL_ADC_Init+0x4e6>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2180      	movs	r1, #128	@ 0x80
 80046e4:	0549      	lsls	r1, r1, #21
 80046e6:	430a      	orrs	r2, r1
 80046e8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4976      	ldr	r1, [pc, #472]	@ (80048d0 <HAL_ADC_Init+0x6cc>)
 80046f6:	400a      	ands	r2, r1
 80046f8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68d9      	ldr	r1, [r3, #12]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	2b02      	cmp	r3, #2
 800470a:	d101      	bne.n	8004710 <HAL_ADC_Init+0x50c>
 800470c:	2304      	movs	r3, #4
 800470e:	e000      	b.n	8004712 <HAL_ADC_Init+0x50e>
 8004710:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004712:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2020      	movs	r0, #32
 8004718:	5c1b      	ldrb	r3, [r3, r0]
 800471a:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800471c:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	202c      	movs	r0, #44	@ 0x2c
 8004722:	5c1b      	ldrb	r3, [r3, r0]
 8004724:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004726:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800472c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	699b      	ldr	r3, [r3, #24]
 8004732:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8004734:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800473c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	430a      	orrs	r2, r1
 8004744:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800474a:	23c2      	movs	r3, #194	@ 0xc2
 800474c:	33ff      	adds	r3, #255	@ 0xff
 800474e:	429a      	cmp	r2, r3
 8004750:	d00b      	beq.n	800476a <HAL_ADC_Init+0x566>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68d9      	ldr	r1, [r3, #12]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004760:	431a      	orrs	r2, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	430a      	orrs	r2, r1
 8004768:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2221      	movs	r2, #33	@ 0x21
 800476e:	5c9b      	ldrb	r3, [r3, r2]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d11a      	bne.n	80047aa <HAL_ADC_Init+0x5a6>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2220      	movs	r2, #32
 8004778:	5c9b      	ldrb	r3, [r3, r2]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d109      	bne.n	8004792 <HAL_ADC_Init+0x58e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2180      	movs	r1, #128	@ 0x80
 800478a:	0249      	lsls	r1, r1, #9
 800478c:	430a      	orrs	r2, r1
 800478e:	60da      	str	r2, [r3, #12]
 8004790:	e00b      	b.n	80047aa <HAL_ADC_Init+0x5a6>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004796:	2220      	movs	r2, #32
 8004798:	431a      	orrs	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	2201      	movs	r2, #1
 80047a4:	431a      	orrs	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d000      	beq.n	80047b4 <HAL_ADC_Init+0x5b0>
 80047b2:	e095      	b.n	80048e0 <HAL_ADC_Init+0x6dc>
  {
    assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversample.Ratio));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d022      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d01e      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d01a      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	2b0c      	cmp	r3, #12
 80047d2:	d016      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d8:	2b10      	cmp	r3, #16
 80047da:	d012      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e0:	2b14      	cmp	r3, #20
 80047e2:	d00e      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e8:	2b18      	cmp	r3, #24
 80047ea:	d00a      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f0:	2b1c      	cmp	r3, #28
 80047f2:	d006      	beq.n	8004802 <HAL_ADC_Init+0x5fe>
 80047f4:	238e      	movs	r3, #142	@ 0x8e
 80047f6:	009a      	lsls	r2, r3, #2
 80047f8:	4b30      	ldr	r3, [pc, #192]	@ (80048bc <HAL_ADC_Init+0x6b8>)
 80047fa:	0011      	movs	r1, r2
 80047fc:	0018      	movs	r0, r3
 80047fe:	f7ff fa09 	bl	8003c14 <assert_failed>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversample.RightBitShift));
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004806:	2b00      	cmp	r3, #0
 8004808:	d027      	beq.n	800485a <HAL_ADC_Init+0x656>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800480e:	2b20      	cmp	r3, #32
 8004810:	d023      	beq.n	800485a <HAL_ADC_Init+0x656>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004816:	2b40      	cmp	r3, #64	@ 0x40
 8004818:	d01f      	beq.n	800485a <HAL_ADC_Init+0x656>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800481e:	2b60      	cmp	r3, #96	@ 0x60
 8004820:	d01b      	beq.n	800485a <HAL_ADC_Init+0x656>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004826:	2b80      	cmp	r3, #128	@ 0x80
 8004828:	d017      	beq.n	800485a <HAL_ADC_Init+0x656>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800482e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004830:	d013      	beq.n	800485a <HAL_ADC_Init+0x656>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004836:	2bc0      	cmp	r3, #192	@ 0xc0
 8004838:	d00f      	beq.n	800485a <HAL_ADC_Init+0x656>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483e:	2be0      	cmp	r3, #224	@ 0xe0
 8004840:	d00b      	beq.n	800485a <HAL_ADC_Init+0x656>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004846:	2380      	movs	r3, #128	@ 0x80
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	429a      	cmp	r2, r3
 800484c:	d005      	beq.n	800485a <HAL_ADC_Init+0x656>
 800484e:	4a21      	ldr	r2, [pc, #132]	@ (80048d4 <HAL_ADC_Init+0x6d0>)
 8004850:	4b1a      	ldr	r3, [pc, #104]	@ (80048bc <HAL_ADC_Init+0x6b8>)
 8004852:	0011      	movs	r1, r2
 8004854:	0018      	movs	r0, r3
 8004856:	f7ff f9dd 	bl	8003c14 <assert_failed>
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversample.TriggeredMode));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00b      	beq.n	800487a <HAL_ADC_Init+0x676>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004866:	2380      	movs	r3, #128	@ 0x80
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	429a      	cmp	r2, r3
 800486c:	d005      	beq.n	800487a <HAL_ADC_Init+0x676>
 800486e:	4a1a      	ldr	r2, [pc, #104]	@ (80048d8 <HAL_ADC_Init+0x6d4>)
 8004870:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <HAL_ADC_Init+0x6b8>)
 8004872:	0011      	movs	r1, r2
 8004874:	0018      	movs	r0, r3
 8004876:	f7ff f9cd 	bl	8003c14 <assert_failed>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4915      	ldr	r1, [pc, #84]	@ (80048dc <HAL_ADC_Init+0x6d8>)
 8004886:	400a      	ands	r2, r1
 8004888:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6919      	ldr	r1, [r3, #16]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8004898:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 800489e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	691a      	ldr	r2, [r3, #16]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2101      	movs	r1, #1
 80048b4:	430a      	orrs	r2, r1
 80048b6:	611a      	str	r2, [r3, #16]
 80048b8:	e021      	b.n	80048fe <HAL_ADC_Init+0x6fa>
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	0800dfa4 	.word	0x0800dfa4
 80048c0:	fffffefd 	.word	0xfffffefd
 80048c4:	40012708 	.word	0x40012708
 80048c8:	ffc3ffff 	.word	0xffc3ffff
 80048cc:	fdffffff 	.word	0xfdffffff
 80048d0:	fffe0219 	.word	0xfffe0219
 80048d4:	00000239 	.word	0x00000239
 80048d8:	0000023a 	.word	0x0000023a
 80048dc:	fffffc03 	.word	0xfffffc03
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2201      	movs	r2, #1
 80048e8:	4013      	ands	r3, r2
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d107      	bne.n	80048fe <HAL_ADC_Init+0x6fa>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2101      	movs	r1, #1
 80048fa:	438a      	bics	r2, r1
 80048fc:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	695a      	ldr	r2, [r3, #20]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2107      	movs	r1, #7
 800490a:	438a      	bics	r2, r1
 800490c:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	6959      	ldr	r1, [r3, #20]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	430a      	orrs	r2, r1
 800491e:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492a:	2203      	movs	r2, #3
 800492c:	4393      	bics	r3, r2
 800492e:	2201      	movs	r2, #1
 8004930:	431a      	orrs	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	0018      	movs	r0, r3
 800493a:	46bd      	mov	sp, r7
 800493c:	b002      	add	sp, #8
 800493e:	bd80      	pop	{r7, pc}

08004940 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004940:	b590      	push	{r4, r7, lr}
 8004942:	b085      	sub	sp, #20
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004948:	230f      	movs	r3, #15
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	2200      	movs	r2, #0
 800494e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a29      	ldr	r2, [pc, #164]	@ (80049fc <HAL_ADC_Start+0xbc>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d005      	beq.n	8004966 <HAL_ADC_Start+0x26>
 800495a:	4a29      	ldr	r2, [pc, #164]	@ (8004a00 <HAL_ADC_Start+0xc0>)
 800495c:	4b29      	ldr	r3, [pc, #164]	@ (8004a04 <HAL_ADC_Start+0xc4>)
 800495e:	0011      	movs	r1, r2
 8004960:	0018      	movs	r0, r3
 8004962:	f7ff f957 	bl	8003c14 <assert_failed>

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	2204      	movs	r2, #4
 800496e:	4013      	ands	r3, r2
 8004970:	d138      	bne.n	80049e4 <HAL_ADC_Start+0xa4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2250      	movs	r2, #80	@ 0x50
 8004976:	5c9b      	ldrb	r3, [r3, r2]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d101      	bne.n	8004980 <HAL_ADC_Start+0x40>
 800497c:	2302      	movs	r3, #2
 800497e:	e038      	b.n	80049f2 <HAL_ADC_Start+0xb2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2250      	movs	r2, #80	@ 0x50
 8004984:	2101      	movs	r1, #1
 8004986:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d007      	beq.n	80049a0 <HAL_ADC_Start+0x60>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8004990:	230f      	movs	r3, #15
 8004992:	18fc      	adds	r4, r7, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	0018      	movs	r0, r3
 8004998:	f000 fa76 	bl	8004e88 <ADC_Enable>
 800499c:	0003      	movs	r3, r0
 800499e:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80049a0:	230f      	movs	r3, #15
 80049a2:	18fb      	adds	r3, r7, r3
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d120      	bne.n	80049ec <HAL_ADC_Start+0xac>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049ae:	4a16      	ldr	r2, [pc, #88]	@ (8004a08 <HAL_ADC_Start+0xc8>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	2280      	movs	r2, #128	@ 0x80
 80049b4:	0052      	lsls	r2, r2, #1
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2250      	movs	r2, #80	@ 0x50
 80049c6:	2100      	movs	r1, #0
 80049c8:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	221c      	movs	r2, #28
 80049d0:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2104      	movs	r1, #4
 80049de:	430a      	orrs	r2, r1
 80049e0:	609a      	str	r2, [r3, #8]
 80049e2:	e003      	b.n	80049ec <HAL_ADC_Start+0xac>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80049e4:	230f      	movs	r3, #15
 80049e6:	18fb      	adds	r3, r7, r3
 80049e8:	2202      	movs	r2, #2
 80049ea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80049ec:	230f      	movs	r3, #15
 80049ee:	18fb      	adds	r3, r7, r3
 80049f0:	781b      	ldrb	r3, [r3, #0]
}
 80049f2:	0018      	movs	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b005      	add	sp, #20
 80049f8:	bd90      	pop	{r4, r7, pc}
 80049fa:	46c0      	nop			@ (mov r8, r8)
 80049fc:	40012400 	.word	0x40012400
 8004a00:	000003f9 	.word	0x000003f9
 8004a04:	0800dfa4 	.word	0x0800dfa4
 8004a08:	fffff0fe 	.word	0xfffff0fe

08004a0c <HAL_ADC_Stop>:
  *         case of auto_injection mode), disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004a0c:	b5b0      	push	{r4, r5, r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a14:	230f      	movs	r3, #15
 8004a16:	18fb      	adds	r3, r7, r3
 8004a18:	2200      	movs	r2, #0
 8004a1a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a1e      	ldr	r2, [pc, #120]	@ (8004a9c <HAL_ADC_Stop+0x90>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d005      	beq.n	8004a32 <HAL_ADC_Stop+0x26>
 8004a26:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa0 <HAL_ADC_Stop+0x94>)
 8004a28:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa4 <HAL_ADC_Stop+0x98>)
 8004a2a:	0011      	movs	r1, r2
 8004a2c:	0018      	movs	r0, r3
 8004a2e:	f7ff f8f1 	bl	8003c14 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2250      	movs	r2, #80	@ 0x50
 8004a36:	5c9b      	ldrb	r3, [r3, r2]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_ADC_Stop+0x34>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	e029      	b.n	8004a94 <HAL_ADC_Stop+0x88>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2250      	movs	r2, #80	@ 0x50
 8004a44:	2101      	movs	r1, #1
 8004a46:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004a48:	250f      	movs	r5, #15
 8004a4a:	197c      	adds	r4, r7, r5
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	0018      	movs	r0, r3
 8004a50:	f000 faea 	bl	8005028 <ADC_ConversionStop>
 8004a54:	0003      	movs	r3, r0
 8004a56:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004a58:	197b      	adds	r3, r7, r5
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d112      	bne.n	8004a86 <HAL_ADC_Stop+0x7a>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004a60:	197c      	adds	r4, r7, r5
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	0018      	movs	r0, r3
 8004a66:	f000 fa77 	bl	8004f58 <ADC_Disable>
 8004a6a:	0003      	movs	r3, r0
 8004a6c:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004a6e:	197b      	adds	r3, r7, r5
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d107      	bne.n	8004a86 <HAL_ADC_Stop+0x7a>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a7a:	4a0b      	ldr	r2, [pc, #44]	@ (8004aa8 <HAL_ADC_Stop+0x9c>)
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	2201      	movs	r2, #1
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2250      	movs	r2, #80	@ 0x50
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8004a8e:	230f      	movs	r3, #15
 8004a90:	18fb      	adds	r3, r7, r3
 8004a92:	781b      	ldrb	r3, [r3, #0]
}
 8004a94:	0018      	movs	r0, r3
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b004      	add	sp, #16
 8004a9a:	bdb0      	pop	{r4, r5, r7, pc}
 8004a9c:	40012400 	.word	0x40012400
 8004aa0:	0000043b 	.word	0x0000043b
 8004aa4:	0800dfa4 	.word	0x0800dfa4
 8004aa8:	fffffefe 	.word	0xfffffefe

08004aac <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8004aba:	2300      	movs	r3, #0
 8004abc:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8004bf8 <HAL_ADC_PollForConversion+0x14c>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d005      	beq.n	8004ad4 <HAL_ADC_PollForConversion+0x28>
 8004ac8:	4a4c      	ldr	r2, [pc, #304]	@ (8004bfc <HAL_ADC_PollForConversion+0x150>)
 8004aca:	4b4d      	ldr	r3, [pc, #308]	@ (8004c00 <HAL_ADC_PollForConversion+0x154>)
 8004acc:	0011      	movs	r1, r2
 8004ace:	0018      	movs	r0, r3
 8004ad0:	f7ff f8a0 	bl	8003c14 <assert_failed>

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	695b      	ldr	r3, [r3, #20]
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	d102      	bne.n	8004ae2 <HAL_ADC_PollForConversion+0x36>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8004adc:	2308      	movs	r3, #8
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	e014      	b.n	8004b0c <HAL_ADC_PollForConversion+0x60>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	4013      	ands	r3, r2
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d10b      	bne.n	8004b08 <HAL_ADC_PollForConversion+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004af4:	2220      	movs	r2, #32
 8004af6:	431a      	orrs	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2250      	movs	r2, #80	@ 0x50
 8004b00:	2100      	movs	r1, #0
 8004b02:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e072      	b.n	8004bee <HAL_ADC_PollForConversion+0x142>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8004b08:	230c      	movs	r3, #12
 8004b0a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004b0c:	f7ff fb4c 	bl	80041a8 <HAL_GetTick>
 8004b10:	0003      	movs	r3, r0
 8004b12:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004b14:	e01f      	b.n	8004b56 <HAL_ADC_PollForConversion+0xaa>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	d01c      	beq.n	8004b56 <HAL_ADC_PollForConversion+0xaa>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d007      	beq.n	8004b32 <HAL_ADC_PollForConversion+0x86>
 8004b22:	f7ff fb41 	bl	80041a8 <HAL_GetTick>
 8004b26:	0002      	movs	r2, r0
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d211      	bcs.n	8004b56 <HAL_ADC_PollForConversion+0xaa>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68fa      	ldr	r2, [r7, #12]
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	d10b      	bne.n	8004b56 <HAL_ADC_PollForConversion+0xaa>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b42:	2204      	movs	r2, #4
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2250      	movs	r2, #80	@ 0x50
 8004b4e:	2100      	movs	r1, #0
 8004b50:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e04b      	b.n	8004bee <HAL_ADC_PollForConversion+0x142>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d0d9      	beq.n	8004b16 <HAL_ADC_PollForConversion+0x6a>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b66:	2280      	movs	r2, #128	@ 0x80
 8004b68:	0092      	lsls	r2, r2, #2
 8004b6a:	431a      	orrs	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	23c0      	movs	r3, #192	@ 0xc0
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	d12e      	bne.n	8004bdc <HAL_ADC_PollForConversion+0x130>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2220      	movs	r2, #32
 8004b82:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d129      	bne.n	8004bdc <HAL_ADC_PollForConversion+0x130>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	2208      	movs	r2, #8
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d122      	bne.n	8004bdc <HAL_ADC_PollForConversion+0x130>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	2204      	movs	r2, #4
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	d110      	bne.n	8004bc4 <HAL_ADC_PollForConversion+0x118>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685a      	ldr	r2, [r3, #4]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	210c      	movs	r1, #12
 8004bae:	438a      	bics	r2, r1
 8004bb0:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb6:	4a13      	ldr	r2, [pc, #76]	@ (8004c04 <HAL_ADC_PollForConversion+0x158>)
 8004bb8:	4013      	ands	r3, r2
 8004bba:	2201      	movs	r2, #1
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	655a      	str	r2, [r3, #84]	@ 0x54
 8004bc2:	e00b      	b.n	8004bdc <HAL_ADC_PollForConversion+0x130>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc8:	2220      	movs	r2, #32
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d103      	bne.n	8004bec <HAL_ADC_PollForConversion+0x140>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	220c      	movs	r2, #12
 8004bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	0018      	movs	r0, r3
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	b004      	add	sp, #16
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	46c0      	nop			@ (mov r8, r8)
 8004bf8:	40012400 	.word	0x40012400
 8004bfc:	00000472 	.word	0x00000472
 8004c00:	0800dfa4 	.word	0x0800dfa4
 8004c04:	fffffefe 	.word	0xfffffefe

08004c08 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a07      	ldr	r2, [pc, #28]	@ (8004c34 <HAL_ADC_GetValue+0x2c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d005      	beq.n	8004c26 <HAL_ADC_GetValue+0x1e>
 8004c1a:	4a07      	ldr	r2, [pc, #28]	@ (8004c38 <HAL_ADC_GetValue+0x30>)
 8004c1c:	4b07      	ldr	r3, [pc, #28]	@ (8004c3c <HAL_ADC_GetValue+0x34>)
 8004c1e:	0011      	movs	r1, r2
 8004c20:	0018      	movs	r0, r3
 8004c22:	f7fe fff7 	bl	8003c14 <assert_failed>

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	b002      	add	sp, #8
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40012400 	.word	0x40012400
 8004c38:	0000067a 	.word	0x0000067a
 8004c3c:	0800dfa4 	.word	0x0800dfa4

08004c40 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a79      	ldr	r2, [pc, #484]	@ (8004e34 <HAL_ADC_ConfigChannel+0x1f4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d006      	beq.n	8004c62 <HAL_ADC_ConfigChannel+0x22>
 8004c54:	23ef      	movs	r3, #239	@ 0xef
 8004c56:	00da      	lsls	r2, r3, #3
 8004c58:	4b77      	ldr	r3, [pc, #476]	@ (8004e38 <HAL_ADC_ConfigChannel+0x1f8>)
 8004c5a:	0011      	movs	r1, r2
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f7fe ffd9 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d05a      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a73      	ldr	r2, [pc, #460]	@ (8004e3c <HAL_ADC_ConfigChannel+0x1fc>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d055      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a71      	ldr	r2, [pc, #452]	@ (8004e40 <HAL_ADC_ConfigChannel+0x200>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d050      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a70      	ldr	r2, [pc, #448]	@ (8004e44 <HAL_ADC_ConfigChannel+0x204>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d04b      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a6e      	ldr	r2, [pc, #440]	@ (8004e48 <HAL_ADC_ConfigChannel+0x208>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d046      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a6d      	ldr	r2, [pc, #436]	@ (8004e4c <HAL_ADC_ConfigChannel+0x20c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d041      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2b40      	cmp	r3, #64	@ 0x40
 8004ca2:	d03d      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b80      	cmp	r3, #128	@ 0x80
 8004caa:	d039      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	2380      	movs	r3, #128	@ 0x80
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d033      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	2380      	movs	r3, #128	@ 0x80
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d02d      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a61      	ldr	r2, [pc, #388]	@ (8004e50 <HAL_ADC_ConfigChannel+0x210>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d028      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a60      	ldr	r2, [pc, #384]	@ (8004e54 <HAL_ADC_ConfigChannel+0x214>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d023      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a5e      	ldr	r2, [pc, #376]	@ (8004e58 <HAL_ADC_ConfigChannel+0x218>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d01e      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a5d      	ldr	r2, [pc, #372]	@ (8004e5c <HAL_ADC_ConfigChannel+0x21c>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d019      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a5b      	ldr	r2, [pc, #364]	@ (8004e60 <HAL_ADC_ConfigChannel+0x220>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d014      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a5a      	ldr	r2, [pc, #360]	@ (8004e64 <HAL_ADC_ConfigChannel+0x224>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d00f      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a58      	ldr	r2, [pc, #352]	@ (8004e68 <HAL_ADC_ConfigChannel+0x228>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d00a      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a57      	ldr	r2, [pc, #348]	@ (8004e6c <HAL_ADC_ConfigChannel+0x22c>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d005      	beq.n	8004d20 <HAL_ADC_ConfigChannel+0xe0>
 8004d14:	4a56      	ldr	r2, [pc, #344]	@ (8004e70 <HAL_ADC_ConfigChannel+0x230>)
 8004d16:	4b48      	ldr	r3, [pc, #288]	@ (8004e38 <HAL_ADC_ConfigChannel+0x1f8>)
 8004d18:	0011      	movs	r1, r2
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	f7fe ff7a 	bl	8003c14 <assert_failed>
  assert_param(IS_ADC_RANK(sConfig->Rank));
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	685a      	ldr	r2, [r3, #4]
 8004d24:	2380      	movs	r3, #128	@ 0x80
 8004d26:	015b      	lsls	r3, r3, #5
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d00a      	beq.n	8004d42 <HAL_ADC_ConfigChannel+0x102>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4a50      	ldr	r2, [pc, #320]	@ (8004e74 <HAL_ADC_ConfigChannel+0x234>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d005      	beq.n	8004d42 <HAL_ADC_ConfigChannel+0x102>
 8004d36:	4a50      	ldr	r2, [pc, #320]	@ (8004e78 <HAL_ADC_ConfigChannel+0x238>)
 8004d38:	4b3f      	ldr	r3, [pc, #252]	@ (8004e38 <HAL_ADC_ConfigChannel+0x1f8>)
 8004d3a:	0011      	movs	r1, r2
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f7fe ff69 	bl	8003c14 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hadc);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2250      	movs	r2, #80	@ 0x50
 8004d46:	5c9b      	ldrb	r3, [r3, r2]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d101      	bne.n	8004d50 <HAL_ADC_ConfigChannel+0x110>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	e06c      	b.n	8004e2a <HAL_ADC_ConfigChannel+0x1ea>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2250      	movs	r2, #80	@ 0x50
 8004d54:	2101      	movs	r1, #1
 8004d56:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	2204      	movs	r2, #4
 8004d60:	4013      	ands	r3, r2
 8004d62:	d00b      	beq.n	8004d7c <HAL_ADC_ConfigChannel+0x13c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d68:	2220      	movs	r2, #32
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2250      	movs	r2, #80	@ 0x50
 8004d74:	2100      	movs	r1, #0
 8004d76:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e056      	b.n	8004e2a <HAL_ADC_ConfigChannel+0x1ea>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	4a3c      	ldr	r2, [pc, #240]	@ (8004e74 <HAL_ADC_ConfigChannel+0x234>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d028      	beq.n	8004dd8 <HAL_ADC_ConfigChannel+0x198>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	035b      	lsls	r3, r3, #13
 8004d92:	0b5a      	lsrs	r2, r3, #13
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	2380      	movs	r3, #128	@ 0x80
 8004da2:	02db      	lsls	r3, r3, #11
 8004da4:	4013      	ands	r3, r2
 8004da6:	d009      	beq.n	8004dbc <HAL_ADC_ConfigChannel+0x17c>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8004da8:	4b34      	ldr	r3, [pc, #208]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	4b33      	ldr	r3, [pc, #204]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004dae:	2180      	movs	r1, #128	@ 0x80
 8004db0:	0409      	lsls	r1, r1, #16
 8004db2:	430a      	orrs	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8004db6:	200a      	movs	r0, #10
 8004db8:	f000 f992 	bl	80050e0 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	2380      	movs	r3, #128	@ 0x80
 8004dc2:	029b      	lsls	r3, r3, #10
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	d02b      	beq.n	8004e20 <HAL_ADC_ConfigChannel+0x1e0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8004dc8:	4b2c      	ldr	r3, [pc, #176]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004dce:	2180      	movs	r1, #128	@ 0x80
 8004dd0:	03c9      	lsls	r1, r1, #15
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	601a      	str	r2, [r3, #0]
 8004dd6:	e023      	b.n	8004e20 <HAL_ADC_ConfigChannel+0x1e0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	035b      	lsls	r3, r3, #13
 8004de4:	0b5b      	lsrs	r3, r3, #13
 8004de6:	43d9      	mvns	r1, r3
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	400a      	ands	r2, r1
 8004dee:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	2380      	movs	r3, #128	@ 0x80
 8004df6:	02db      	lsls	r3, r3, #11
 8004df8:	4013      	ands	r3, r2
 8004dfa:	d005      	beq.n	8004e08 <HAL_ADC_ConfigChannel+0x1c8>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8004dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	4b1e      	ldr	r3, [pc, #120]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004e02:	491f      	ldr	r1, [pc, #124]	@ (8004e80 <HAL_ADC_ConfigChannel+0x240>)
 8004e04:	400a      	ands	r2, r1
 8004e06:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	2380      	movs	r3, #128	@ 0x80
 8004e0e:	029b      	lsls	r3, r3, #10
 8004e10:	4013      	ands	r3, r2
 8004e12:	d005      	beq.n	8004e20 <HAL_ADC_ConfigChannel+0x1e0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8004e14:	4b19      	ldr	r3, [pc, #100]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	4b18      	ldr	r3, [pc, #96]	@ (8004e7c <HAL_ADC_ConfigChannel+0x23c>)
 8004e1a:	491a      	ldr	r1, [pc, #104]	@ (8004e84 <HAL_ADC_ConfigChannel+0x244>)
 8004e1c:	400a      	ands	r2, r1
 8004e1e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2250      	movs	r2, #80	@ 0x50
 8004e24:	2100      	movs	r1, #0
 8004e26:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	0018      	movs	r0, r3
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	b002      	add	sp, #8
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	46c0      	nop			@ (mov r8, r8)
 8004e34:	40012400 	.word	0x40012400
 8004e38:	0800dfa4 	.word	0x0800dfa4
 8004e3c:	04000002 	.word	0x04000002
 8004e40:	08000004 	.word	0x08000004
 8004e44:	0c000008 	.word	0x0c000008
 8004e48:	10000010 	.word	0x10000010
 8004e4c:	14000020 	.word	0x14000020
 8004e50:	28000400 	.word	0x28000400
 8004e54:	2c000800 	.word	0x2c000800
 8004e58:	30001000 	.word	0x30001000
 8004e5c:	34002000 	.word	0x34002000
 8004e60:	38004000 	.word	0x38004000
 8004e64:	3c008000 	.word	0x3c008000
 8004e68:	48040000 	.word	0x48040000
 8004e6c:	44020000 	.word	0x44020000
 8004e70:	00000779 	.word	0x00000779
 8004e74:	00001001 	.word	0x00001001
 8004e78:	0000077a 	.word	0x0000077a
 8004e7c:	40012708 	.word	0x40012708
 8004e80:	ff7fffff 	.word	0xff7fffff
 8004e84:	ffbfffff 	.word	0xffbfffff

08004e88 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	2203      	movs	r2, #3
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d108      	bne.n	8004eb4 <ADC_Enable+0x2c>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	4013      	ands	r3, r2
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <ADC_Enable+0x2c>
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e000      	b.n	8004eb6 <ADC_Enable+0x2e>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d146      	bne.n	8004f48 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	689b      	ldr	r3, [r3, #8]
 8004ec0:	4a24      	ldr	r2, [pc, #144]	@ (8004f54 <ADC_Enable+0xcc>)
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d00d      	beq.n	8004ee2 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eca:	2210      	movs	r2, #16
 8004ecc:	431a      	orrs	r2, r3
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e033      	b.n	8004f4a <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2101      	movs	r1, #1
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	f000 f8f4 	bl	80050e0 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004ef8:	f7ff f956 	bl	80041a8 <HAL_GetTick>
 8004efc:	0003      	movs	r3, r0
 8004efe:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004f00:	e01b      	b.n	8004f3a <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004f02:	f7ff f951 	bl	80041a8 <HAL_GetTick>
 8004f06:	0002      	movs	r2, r0
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b0a      	cmp	r3, #10
 8004f0e:	d914      	bls.n	8004f3a <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2201      	movs	r2, #1
 8004f18:	4013      	ands	r3, r2
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d00d      	beq.n	8004f3a <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f22:	2210      	movs	r2, #16
 8004f24:	431a      	orrs	r2, r3
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f2e:	2201      	movs	r2, #1
 8004f30:	431a      	orrs	r2, r3
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e007      	b.n	8004f4a <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2201      	movs	r2, #1
 8004f42:	4013      	ands	r3, r2
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d1dc      	bne.n	8004f02 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	b004      	add	sp, #16
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	46c0      	nop			@ (mov r8, r8)
 8004f54:	80000017 	.word	0x80000017

08004f58 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	2203      	movs	r2, #3
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d108      	bne.n	8004f84 <ADC_Disable+0x2c>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <ADC_Disable+0x2c>
 8004f80:	2301      	movs	r3, #1
 8004f82:	e000      	b.n	8004f86 <ADC_Disable+0x2e>
 8004f84:	2300      	movs	r3, #0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d048      	beq.n	800501c <ADC_Disable+0xc4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	2205      	movs	r2, #5
 8004f92:	4013      	ands	r3, r2
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d110      	bne.n	8004fba <ADC_Disable+0x62>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2102      	movs	r1, #2
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	609a      	str	r2, [r3, #8]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2203      	movs	r2, #3
 8004fae:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004fb0:	f7ff f8fa 	bl	80041a8 <HAL_GetTick>
 8004fb4:	0003      	movs	r3, r0
 8004fb6:	60fb      	str	r3, [r7, #12]

    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004fb8:	e029      	b.n	800500e <ADC_Disable+0xb6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fbe:	2210      	movs	r2, #16
 8004fc0:	431a      	orrs	r2, r3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fca:	2201      	movs	r2, #1
 8004fcc:	431a      	orrs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e023      	b.n	800501e <ADC_Disable+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004fd6:	f7ff f8e7 	bl	80041a8 <HAL_GetTick>
 8004fda:	0002      	movs	r2, r0
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b0a      	cmp	r3, #10
 8004fe2:	d914      	bls.n	800500e <ADC_Disable+0xb6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	2201      	movs	r2, #1
 8004fec:	4013      	ands	r3, r2
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d10d      	bne.n	800500e <ADC_Disable+0xb6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff6:	2210      	movs	r2, #16
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	2201      	movs	r2, #1
 8005004:	431a      	orrs	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e007      	b.n	800501e <ADC_Disable+0xc6>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	2201      	movs	r2, #1
 8005016:	4013      	ands	r3, r2
 8005018:	2b01      	cmp	r3, #1
 800501a:	d0dc      	beq.n	8004fd6 <ADC_Disable+0x7e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	0018      	movs	r0, r3
 8005020:	46bd      	mov	sp, r7
 8005022:	b004      	add	sp, #16
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a27      	ldr	r2, [pc, #156]	@ (80050d8 <ADC_ConversionStop+0xb0>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d006      	beq.n	800504c <ADC_ConversionStop+0x24>
 800503e:	2391      	movs	r3, #145	@ 0x91
 8005040:	011a      	lsls	r2, r3, #4
 8005042:	4b26      	ldr	r3, [pc, #152]	@ (80050dc <ADC_ConversionStop+0xb4>)
 8005044:	0011      	movs	r1, r2
 8005046:	0018      	movs	r0, r3
 8005048:	f7fe fde4 	bl	8003c14 <assert_failed>

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	2204      	movs	r2, #4
 8005054:	4013      	ands	r3, r2
 8005056:	d03a      	beq.n	80050ce <ADC_ConversionStop+0xa6>
  {

    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	2204      	movs	r2, #4
 8005060:	4013      	ands	r3, r2
 8005062:	2b04      	cmp	r3, #4
 8005064:	d10d      	bne.n	8005082 <ADC_ConversionStop+0x5a>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2202      	movs	r2, #2
 800506e:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8005070:	d107      	bne.n	8005082 <ADC_ConversionStop+0x5a>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689a      	ldr	r2, [r3, #8]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2110      	movs	r1, #16
 800507e:	430a      	orrs	r2, r1
 8005080:	609a      	str	r2, [r3, #8]
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005082:	f7ff f891 	bl	80041a8 <HAL_GetTick>
 8005086:	0003      	movs	r3, r0
 8005088:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800508a:	e01a      	b.n	80050c2 <ADC_ConversionStop+0x9a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800508c:	f7ff f88c 	bl	80041a8 <HAL_GetTick>
 8005090:	0002      	movs	r2, r0
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	2b0a      	cmp	r3, #10
 8005098:	d913      	bls.n	80050c2 <ADC_ConversionStop+0x9a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	2204      	movs	r2, #4
 80050a2:	4013      	ands	r3, r2
 80050a4:	d00d      	beq.n	80050c2 <ADC_ConversionStop+0x9a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050aa:	2210      	movs	r2, #16
 80050ac:	431a      	orrs	r2, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050b6:	2201      	movs	r2, #1
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e006      	b.n	80050d0 <ADC_ConversionStop+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	2204      	movs	r2, #4
 80050ca:	4013      	ands	r3, r2
 80050cc:	d1de      	bne.n	800508c <ADC_ConversionStop+0x64>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	0018      	movs	r0, r3
 80050d2:	46bd      	mov	sp, r7
 80050d4:	b004      	add	sp, #16
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40012400 	.word	0x40012400
 80050dc:	0800dfa4 	.word	0x0800dfa4

080050e0 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80050e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005118 <ADC_DelayMicroSecond+0x38>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	490b      	ldr	r1, [pc, #44]	@ (800511c <ADC_DelayMicroSecond+0x3c>)
 80050ee:	0018      	movs	r0, r3
 80050f0:	f7fb f830 	bl	8000154 <__udivsi3>
 80050f4:	0003      	movs	r3, r0
 80050f6:	001a      	movs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4353      	muls	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 80050fe:	e002      	b.n	8005106 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3b01      	subs	r3, #1
 8005104:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d1f9      	bne.n	8005100 <ADC_DelayMicroSecond+0x20>
  }
}
 800510c:	46c0      	nop			@ (mov r8, r8)
 800510e:	46c0      	nop			@ (mov r8, r8)
 8005110:	46bd      	mov	sp, r7
 8005112:	b004      	add	sp, #16
 8005114:	bd80      	pop	{r7, pc}
 8005116:	46c0      	nop			@ (mov r8, r8)
 8005118:	20000004 	.word	0x20000004
 800511c:	000f4240 	.word	0x000f4240

08005120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b082      	sub	sp, #8
 8005124:	af00      	add	r7, sp, #0
 8005126:	0002      	movs	r2, r0
 8005128:	1dfb      	adds	r3, r7, #7
 800512a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800512c:	1dfb      	adds	r3, r7, #7
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	2b7f      	cmp	r3, #127	@ 0x7f
 8005132:	d809      	bhi.n	8005148 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005134:	1dfb      	adds	r3, r7, #7
 8005136:	781b      	ldrb	r3, [r3, #0]
 8005138:	001a      	movs	r2, r3
 800513a:	231f      	movs	r3, #31
 800513c:	401a      	ands	r2, r3
 800513e:	4b04      	ldr	r3, [pc, #16]	@ (8005150 <__NVIC_EnableIRQ+0x30>)
 8005140:	2101      	movs	r1, #1
 8005142:	4091      	lsls	r1, r2
 8005144:	000a      	movs	r2, r1
 8005146:	601a      	str	r2, [r3, #0]
  }
}
 8005148:	46c0      	nop			@ (mov r8, r8)
 800514a:	46bd      	mov	sp, r7
 800514c:	b002      	add	sp, #8
 800514e:	bd80      	pop	{r7, pc}
 8005150:	e000e100 	.word	0xe000e100

08005154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005154:	b590      	push	{r4, r7, lr}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	0002      	movs	r2, r0
 800515c:	6039      	str	r1, [r7, #0]
 800515e:	1dfb      	adds	r3, r7, #7
 8005160:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005162:	1dfb      	adds	r3, r7, #7
 8005164:	781b      	ldrb	r3, [r3, #0]
 8005166:	2b7f      	cmp	r3, #127	@ 0x7f
 8005168:	d828      	bhi.n	80051bc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800516a:	4a2f      	ldr	r2, [pc, #188]	@ (8005228 <__NVIC_SetPriority+0xd4>)
 800516c:	1dfb      	adds	r3, r7, #7
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	b25b      	sxtb	r3, r3
 8005172:	089b      	lsrs	r3, r3, #2
 8005174:	33c0      	adds	r3, #192	@ 0xc0
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	589b      	ldr	r3, [r3, r2]
 800517a:	1dfa      	adds	r2, r7, #7
 800517c:	7812      	ldrb	r2, [r2, #0]
 800517e:	0011      	movs	r1, r2
 8005180:	2203      	movs	r2, #3
 8005182:	400a      	ands	r2, r1
 8005184:	00d2      	lsls	r2, r2, #3
 8005186:	21ff      	movs	r1, #255	@ 0xff
 8005188:	4091      	lsls	r1, r2
 800518a:	000a      	movs	r2, r1
 800518c:	43d2      	mvns	r2, r2
 800518e:	401a      	ands	r2, r3
 8005190:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	019b      	lsls	r3, r3, #6
 8005196:	22ff      	movs	r2, #255	@ 0xff
 8005198:	401a      	ands	r2, r3
 800519a:	1dfb      	adds	r3, r7, #7
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	0018      	movs	r0, r3
 80051a0:	2303      	movs	r3, #3
 80051a2:	4003      	ands	r3, r0
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051a8:	481f      	ldr	r0, [pc, #124]	@ (8005228 <__NVIC_SetPriority+0xd4>)
 80051aa:	1dfb      	adds	r3, r7, #7
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	b25b      	sxtb	r3, r3
 80051b0:	089b      	lsrs	r3, r3, #2
 80051b2:	430a      	orrs	r2, r1
 80051b4:	33c0      	adds	r3, #192	@ 0xc0
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80051ba:	e031      	b.n	8005220 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051bc:	4a1b      	ldr	r2, [pc, #108]	@ (800522c <__NVIC_SetPriority+0xd8>)
 80051be:	1dfb      	adds	r3, r7, #7
 80051c0:	781b      	ldrb	r3, [r3, #0]
 80051c2:	0019      	movs	r1, r3
 80051c4:	230f      	movs	r3, #15
 80051c6:	400b      	ands	r3, r1
 80051c8:	3b08      	subs	r3, #8
 80051ca:	089b      	lsrs	r3, r3, #2
 80051cc:	3306      	adds	r3, #6
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	18d3      	adds	r3, r2, r3
 80051d2:	3304      	adds	r3, #4
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	1dfa      	adds	r2, r7, #7
 80051d8:	7812      	ldrb	r2, [r2, #0]
 80051da:	0011      	movs	r1, r2
 80051dc:	2203      	movs	r2, #3
 80051de:	400a      	ands	r2, r1
 80051e0:	00d2      	lsls	r2, r2, #3
 80051e2:	21ff      	movs	r1, #255	@ 0xff
 80051e4:	4091      	lsls	r1, r2
 80051e6:	000a      	movs	r2, r1
 80051e8:	43d2      	mvns	r2, r2
 80051ea:	401a      	ands	r2, r3
 80051ec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	019b      	lsls	r3, r3, #6
 80051f2:	22ff      	movs	r2, #255	@ 0xff
 80051f4:	401a      	ands	r2, r3
 80051f6:	1dfb      	adds	r3, r7, #7
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	0018      	movs	r0, r3
 80051fc:	2303      	movs	r3, #3
 80051fe:	4003      	ands	r3, r0
 8005200:	00db      	lsls	r3, r3, #3
 8005202:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005204:	4809      	ldr	r0, [pc, #36]	@ (800522c <__NVIC_SetPriority+0xd8>)
 8005206:	1dfb      	adds	r3, r7, #7
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	001c      	movs	r4, r3
 800520c:	230f      	movs	r3, #15
 800520e:	4023      	ands	r3, r4
 8005210:	3b08      	subs	r3, #8
 8005212:	089b      	lsrs	r3, r3, #2
 8005214:	430a      	orrs	r2, r1
 8005216:	3306      	adds	r3, #6
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	18c3      	adds	r3, r0, r3
 800521c:	3304      	adds	r3, #4
 800521e:	601a      	str	r2, [r3, #0]
}
 8005220:	46c0      	nop			@ (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	b003      	add	sp, #12
 8005226:	bd90      	pop	{r4, r7, pc}
 8005228:	e000e100 	.word	0xe000e100
 800522c:	e000ed00 	.word	0xe000ed00

08005230 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	1e5a      	subs	r2, r3, #1
 800523c:	2380      	movs	r3, #128	@ 0x80
 800523e:	045b      	lsls	r3, r3, #17
 8005240:	429a      	cmp	r2, r3
 8005242:	d301      	bcc.n	8005248 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005244:	2301      	movs	r3, #1
 8005246:	e010      	b.n	800526a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005248:	4b0a      	ldr	r3, [pc, #40]	@ (8005274 <SysTick_Config+0x44>)
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	3a01      	subs	r2, #1
 800524e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005250:	2301      	movs	r3, #1
 8005252:	425b      	negs	r3, r3
 8005254:	2103      	movs	r1, #3
 8005256:	0018      	movs	r0, r3
 8005258:	f7ff ff7c 	bl	8005154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800525c:	4b05      	ldr	r3, [pc, #20]	@ (8005274 <SysTick_Config+0x44>)
 800525e:	2200      	movs	r2, #0
 8005260:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005262:	4b04      	ldr	r3, [pc, #16]	@ (8005274 <SysTick_Config+0x44>)
 8005264:	2207      	movs	r2, #7
 8005266:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005268:	2300      	movs	r3, #0
}
 800526a:	0018      	movs	r0, r3
 800526c:	46bd      	mov	sp, r7
 800526e:	b002      	add	sp, #8
 8005270:	bd80      	pop	{r7, pc}
 8005272:	46c0      	nop			@ (mov r8, r8)
 8005274:	e000e010 	.word	0xe000e010

08005278 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	60b9      	str	r1, [r7, #8]
 8005280:	607a      	str	r2, [r7, #4]
 8005282:	230f      	movs	r3, #15
 8005284:	18fb      	adds	r3, r7, r3
 8005286:	1c02      	adds	r2, r0, #0
 8005288:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b0f      	cmp	r3, #15
 800528e:	d904      	bls.n	800529a <HAL_NVIC_SetPriority+0x22>
 8005290:	4b08      	ldr	r3, [pc, #32]	@ (80052b4 <HAL_NVIC_SetPriority+0x3c>)
 8005292:	2186      	movs	r1, #134	@ 0x86
 8005294:	0018      	movs	r0, r3
 8005296:	f7fe fcbd 	bl	8003c14 <assert_failed>
  NVIC_SetPriority(IRQn,PreemptPriority);
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	230f      	movs	r3, #15
 800529e:	18fb      	adds	r3, r7, r3
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	0011      	movs	r1, r2
 80052a6:	0018      	movs	r0, r3
 80052a8:	f7ff ff54 	bl	8005154 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80052ac:	46c0      	nop			@ (mov r8, r8)
 80052ae:	46bd      	mov	sp, r7
 80052b0:	b004      	add	sp, #16
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	0800dfdc 	.word	0x0800dfdc

080052b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
 80052be:	0002      	movs	r2, r0
 80052c0:	1dfb      	adds	r3, r7, #7
 80052c2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80052c4:	1dfb      	adds	r3, r7, #7
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80052ca:	d904      	bls.n	80052d6 <HAL_NVIC_EnableIRQ+0x1e>
 80052cc:	4b07      	ldr	r3, [pc, #28]	@ (80052ec <HAL_NVIC_EnableIRQ+0x34>)
 80052ce:	219a      	movs	r1, #154	@ 0x9a
 80052d0:	0018      	movs	r0, r3
 80052d2:	f7fe fc9f 	bl	8003c14 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80052d6:	1dfb      	adds	r3, r7, #7
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	b25b      	sxtb	r3, r3
 80052dc:	0018      	movs	r0, r3
 80052de:	f7ff ff1f 	bl	8005120 <__NVIC_EnableIRQ>
}
 80052e2:	46c0      	nop			@ (mov r8, r8)
 80052e4:	46bd      	mov	sp, r7
 80052e6:	b002      	add	sp, #8
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	46c0      	nop			@ (mov r8, r8)
 80052ec:	0800dfdc 	.word	0x0800dfdc

080052f0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b082      	sub	sp, #8
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	0018      	movs	r0, r3
 80052fc:	f7ff ff98 	bl	8005230 <SysTick_Config>
 8005300:	0003      	movs	r3, r0
}
 8005302:	0018      	movs	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	b002      	add	sp, #8
 8005308:	bd80      	pop	{r7, pc}

0800530a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800530a:	b580      	push	{r7, lr}
 800530c:	b084      	sub	sp, #16
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005312:	230f      	movs	r3, #15
 8005314:	18fb      	adds	r3, r7, r3
 8005316:	2200      	movs	r2, #0
 8005318:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2225      	movs	r2, #37	@ 0x25
 800531e:	5c9b      	ldrb	r3, [r3, r2]
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d008      	beq.n	8005338 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2204      	movs	r2, #4
 800532a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2224      	movs	r2, #36	@ 0x24
 8005330:	2100      	movs	r1, #0
 8005332:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e024      	b.n	8005382 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	210e      	movs	r1, #14
 8005344:	438a      	bics	r2, r1
 8005346:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	2101      	movs	r1, #1
 8005354:	438a      	bics	r2, r1
 8005356:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800535c:	221c      	movs	r2, #28
 800535e:	401a      	ands	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005364:	2101      	movs	r1, #1
 8005366:	4091      	lsls	r1, r2
 8005368:	000a      	movs	r2, r1
 800536a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2225      	movs	r2, #37	@ 0x25
 8005370:	2101      	movs	r1, #1
 8005372:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2224      	movs	r2, #36	@ 0x24
 8005378:	2100      	movs	r1, #0
 800537a:	5499      	strb	r1, [r3, r2]

    return status;
 800537c:	230f      	movs	r3, #15
 800537e:	18fb      	adds	r3, r7, r3
 8005380:	781b      	ldrb	r3, [r3, #0]
  }
}
 8005382:	0018      	movs	r0, r3
 8005384:	46bd      	mov	sp, r7
 8005386:	b004      	add	sp, #16
 8005388:	bd80      	pop	{r7, pc}

0800538a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b084      	sub	sp, #16
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005392:	210f      	movs	r1, #15
 8005394:	187b      	adds	r3, r7, r1
 8005396:	2200      	movs	r2, #0
 8005398:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2225      	movs	r2, #37	@ 0x25
 800539e:	5c9b      	ldrb	r3, [r3, r2]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b02      	cmp	r3, #2
 80053a4:	d006      	beq.n	80053b4 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	2204      	movs	r2, #4
 80053aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80053ac:	187b      	adds	r3, r7, r1
 80053ae:	2201      	movs	r2, #1
 80053b0:	701a      	strb	r2, [r3, #0]
 80053b2:	e02a      	b.n	800540a <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	210e      	movs	r1, #14
 80053c0:	438a      	bics	r2, r1
 80053c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2101      	movs	r1, #1
 80053d0:	438a      	bics	r2, r1
 80053d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053d8:	221c      	movs	r2, #28
 80053da:	401a      	ands	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e0:	2101      	movs	r1, #1
 80053e2:	4091      	lsls	r1, r2
 80053e4:	000a      	movs	r2, r1
 80053e6:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2225      	movs	r2, #37	@ 0x25
 80053ec:	2101      	movs	r1, #1
 80053ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2224      	movs	r2, #36	@ 0x24
 80053f4:	2100      	movs	r1, #0
 80053f6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d004      	beq.n	800540a <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	0010      	movs	r0, r2
 8005408:	4798      	blx	r3
    }
  }
  return status;
 800540a:	230f      	movs	r3, #15
 800540c:	18fb      	adds	r3, r7, r3
 800540e:	781b      	ldrb	r3, [r3, #0]
}
 8005410:	0018      	movs	r0, r3
 8005412:	46bd      	mov	sp, r7
 8005414:	b004      	add	sp, #16
 8005416:	bd80      	pop	{r7, pc}

08005418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b086      	sub	sp, #24
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005422:	2300      	movs	r3, #0
 8005424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005426:	2300      	movs	r3, #0
 8005428:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800542a:	2300      	movs	r3, #0
 800542c:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d03c      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d038      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	2b11      	cmp	r3, #17
 8005444:	d034      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	2b02      	cmp	r3, #2
 800544c:	d030      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	2b12      	cmp	r3, #18
 8005454:	d02c      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685a      	ldr	r2, [r3, #4]
 800545a:	2388      	movs	r3, #136	@ 0x88
 800545c:	035b      	lsls	r3, r3, #13
 800545e:	429a      	cmp	r2, r3
 8005460:	d026      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	685a      	ldr	r2, [r3, #4]
 8005466:	2384      	movs	r3, #132	@ 0x84
 8005468:	039b      	lsls	r3, r3, #14
 800546a:	429a      	cmp	r2, r3
 800546c:	d020      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	23c4      	movs	r3, #196	@ 0xc4
 8005474:	039b      	lsls	r3, r3, #14
 8005476:	429a      	cmp	r2, r3
 8005478:	d01a      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	2390      	movs	r3, #144	@ 0x90
 8005480:	035b      	lsls	r3, r3, #13
 8005482:	429a      	cmp	r2, r3
 8005484:	d014      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685a      	ldr	r2, [r3, #4]
 800548a:	2388      	movs	r3, #136	@ 0x88
 800548c:	039b      	lsls	r3, r3, #14
 800548e:	429a      	cmp	r2, r3
 8005490:	d00e      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	23c8      	movs	r3, #200	@ 0xc8
 8005498:	039b      	lsls	r3, r3, #14
 800549a:	429a      	cmp	r2, r3
 800549c:	d008      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2b03      	cmp	r3, #3
 80054a4:	d004      	beq.n	80054b0 <HAL_GPIO_Init+0x98>
 80054a6:	4bcf      	ldr	r3, [pc, #828]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 80054a8:	21a3      	movs	r1, #163	@ 0xa3
 80054aa:	0018      	movs	r0, r3
 80054ac:	f7fe fbb2 	bl	8003c14 <assert_failed>
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	23a0      	movs	r3, #160	@ 0xa0
 80054b4:	05db      	lsls	r3, r3, #23
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d10b      	bne.n	80054d2 <HAL_GPIO_Init+0xba>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	0c1b      	lsrs	r3, r3, #16
 80054c2:	d006      	beq.n	80054d2 <HAL_GPIO_Init+0xba>
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	2380      	movs	r3, #128	@ 0x80
 80054ca:	025b      	lsls	r3, r3, #9
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d200      	bcs.n	80054d2 <HAL_GPIO_Init+0xba>
 80054d0:	e20b      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	4ac4      	ldr	r2, [pc, #784]	@ (80057e8 <HAL_GPIO_Init+0x3d0>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d10b      	bne.n	80054f2 <HAL_GPIO_Init+0xda>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	041b      	lsls	r3, r3, #16
 80054e0:	0c1b      	lsrs	r3, r3, #16
 80054e2:	d006      	beq.n	80054f2 <HAL_GPIO_Init+0xda>
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	2380      	movs	r3, #128	@ 0x80
 80054ea:	025b      	lsls	r3, r3, #9
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d200      	bcs.n	80054f2 <HAL_GPIO_Init+0xda>
 80054f0:	e1fb      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4abd      	ldr	r2, [pc, #756]	@ (80057ec <HAL_GPIO_Init+0x3d4>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d10b      	bne.n	8005512 <HAL_GPIO_Init+0xfa>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	041b      	lsls	r3, r3, #16
 8005500:	0c1b      	lsrs	r3, r3, #16
 8005502:	d006      	beq.n	8005512 <HAL_GPIO_Init+0xfa>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	2380      	movs	r3, #128	@ 0x80
 800550a:	025b      	lsls	r3, r3, #9
 800550c:	429a      	cmp	r2, r3
 800550e:	d200      	bcs.n	8005512 <HAL_GPIO_Init+0xfa>
 8005510:	e1eb      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4ab6      	ldr	r2, [pc, #728]	@ (80057f0 <HAL_GPIO_Init+0x3d8>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d10b      	bne.n	8005532 <HAL_GPIO_Init+0x11a>
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	041b      	lsls	r3, r3, #16
 8005520:	0c1b      	lsrs	r3, r3, #16
 8005522:	d006      	beq.n	8005532 <HAL_GPIO_Init+0x11a>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	2380      	movs	r3, #128	@ 0x80
 800552a:	025b      	lsls	r3, r3, #9
 800552c:	429a      	cmp	r2, r3
 800552e:	d200      	bcs.n	8005532 <HAL_GPIO_Init+0x11a>
 8005530:	e1db      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4aaf      	ldr	r2, [pc, #700]	@ (80057f4 <HAL_GPIO_Init+0x3dc>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d10b      	bne.n	8005552 <HAL_GPIO_Init+0x13a>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	041b      	lsls	r3, r3, #16
 8005540:	0c1b      	lsrs	r3, r3, #16
 8005542:	d006      	beq.n	8005552 <HAL_GPIO_Init+0x13a>
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	2380      	movs	r3, #128	@ 0x80
 800554a:	025b      	lsls	r3, r3, #9
 800554c:	429a      	cmp	r2, r3
 800554e:	d200      	bcs.n	8005552 <HAL_GPIO_Init+0x13a>
 8005550:	e1cb      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4aa8      	ldr	r2, [pc, #672]	@ (80057f8 <HAL_GPIO_Init+0x3e0>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d10a      	bne.n	8005570 <HAL_GPIO_Init+0x158>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4aa7      	ldr	r2, [pc, #668]	@ (80057fc <HAL_GPIO_Init+0x3e4>)
 8005560:	4013      	ands	r3, r2
 8005562:	d005      	beq.n	8005570 <HAL_GPIO_Init+0x158>
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4aa5      	ldr	r2, [pc, #660]	@ (8005800 <HAL_GPIO_Init+0x3e8>)
 800556a:	4013      	ands	r3, r2
 800556c:	d100      	bne.n	8005570 <HAL_GPIO_Init+0x158>
 800556e:	e1bc      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
 8005570:	4b9c      	ldr	r3, [pc, #624]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 8005572:	21a4      	movs	r1, #164	@ 0xa4
 8005574:	0018      	movs	r0, r3
 8005576:	f7fe fb4d 	bl	8003c14 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800557a:	e1b6      	b.n	80058ea <HAL_GPIO_Init+0x4d2>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2101      	movs	r1, #1
 8005582:	697a      	ldr	r2, [r7, #20]
 8005584:	4091      	lsls	r1, r2
 8005586:	000a      	movs	r2, r1
 8005588:	4013      	ands	r3, r2
 800558a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d100      	bne.n	8005594 <HAL_GPIO_Init+0x17c>
 8005592:	e1a7      	b.n	80058e4 <HAL_GPIO_Init+0x4cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	2203      	movs	r2, #3
 800559a:	4013      	ands	r3, r2
 800559c:	2b01      	cmp	r3, #1
 800559e:	d005      	beq.n	80055ac <HAL_GPIO_Init+0x194>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	2203      	movs	r2, #3
 80055a6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d145      	bne.n	8005638 <HAL_GPIO_Init+0x220>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	68db      	ldr	r3, [r3, #12]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d010      	beq.n	80055d6 <HAL_GPIO_Init+0x1be>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d00c      	beq.n	80055d6 <HAL_GPIO_Init+0x1be>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d008      	beq.n	80055d6 <HAL_GPIO_Init+0x1be>
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	2b03      	cmp	r3, #3
 80055ca:	d004      	beq.n	80055d6 <HAL_GPIO_Init+0x1be>
 80055cc:	4b85      	ldr	r3, [pc, #532]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 80055ce:	21b4      	movs	r1, #180	@ 0xb4
 80055d0:	0018      	movs	r0, r3
 80055d2:	f7fe fb1f 	bl	8003c14 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	2203      	movs	r2, #3
 80055e2:	409a      	lsls	r2, r3
 80055e4:	0013      	movs	r3, r2
 80055e6:	43da      	mvns	r2, r3
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	4013      	ands	r3, r2
 80055ec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	68da      	ldr	r2, [r3, #12]
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	005b      	lsls	r3, r3, #1
 80055f6:	409a      	lsls	r2, r3
 80055f8:	0013      	movs	r3, r2
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	693a      	ldr	r2, [r7, #16]
 8005604:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800560c:	2201      	movs	r2, #1
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	409a      	lsls	r2, r3
 8005612:	0013      	movs	r3, r2
 8005614:	43da      	mvns	r2, r3
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	4013      	ands	r3, r2
 800561a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	091b      	lsrs	r3, r3, #4
 8005622:	2201      	movs	r2, #1
 8005624:	401a      	ands	r2, r3
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	409a      	lsls	r2, r3
 800562a:	0013      	movs	r3, r2
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	2203      	movs	r2, #3
 800563e:	4013      	ands	r3, r2
 8005640:	2b03      	cmp	r3, #3
 8005642:	d028      	beq.n	8005696 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00c      	beq.n	8005666 <HAL_GPIO_Init+0x24e>
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	2b01      	cmp	r3, #1
 8005652:	d008      	beq.n	8005666 <HAL_GPIO_Init+0x24e>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	2b02      	cmp	r3, #2
 800565a:	d004      	beq.n	8005666 <HAL_GPIO_Init+0x24e>
 800565c:	4b61      	ldr	r3, [pc, #388]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 800565e:	21c5      	movs	r1, #197	@ 0xc5
 8005660:	0018      	movs	r0, r3
 8005662:	f7fe fad7 	bl	8003c14 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	005b      	lsls	r3, r3, #1
 8005670:	2203      	movs	r2, #3
 8005672:	409a      	lsls	r2, r3
 8005674:	0013      	movs	r3, r2
 8005676:	43da      	mvns	r2, r3
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	4013      	ands	r3, r2
 800567c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	005b      	lsls	r3, r3, #1
 8005686:	409a      	lsls	r2, r3
 8005688:	0013      	movs	r3, r2
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	4313      	orrs	r3, r2
 800568e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	693a      	ldr	r2, [r7, #16]
 8005694:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	2203      	movs	r2, #3
 800569c:	4013      	ands	r3, r2
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d14a      	bne.n	8005738 <HAL_GPIO_Init+0x320>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	23a0      	movs	r3, #160	@ 0xa0
 80056a6:	05db      	lsls	r3, r3, #23
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d018      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a4e      	ldr	r2, [pc, #312]	@ (80057e8 <HAL_GPIO_Init+0x3d0>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d014      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	4a4d      	ldr	r2, [pc, #308]	@ (80057ec <HAL_GPIO_Init+0x3d4>)
 80056b8:	4293      	cmp	r3, r2
 80056ba:	d010      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a4c      	ldr	r2, [pc, #304]	@ (80057f0 <HAL_GPIO_Init+0x3d8>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d00c      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a4b      	ldr	r2, [pc, #300]	@ (80057f4 <HAL_GPIO_Init+0x3dc>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d008      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	4a4a      	ldr	r2, [pc, #296]	@ (80057f8 <HAL_GPIO_Init+0x3e0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d004      	beq.n	80056de <HAL_GPIO_Init+0x2c6>
 80056d4:	4b43      	ldr	r3, [pc, #268]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 80056d6:	21d2      	movs	r1, #210	@ 0xd2
 80056d8:	0018      	movs	r0, r3
 80056da:	f7fe fa9b 	bl	8003c14 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	2b07      	cmp	r3, #7
 80056e4:	d904      	bls.n	80056f0 <HAL_GPIO_Init+0x2d8>
 80056e6:	4b3f      	ldr	r3, [pc, #252]	@ (80057e4 <HAL_GPIO_Init+0x3cc>)
 80056e8:	21d3      	movs	r1, #211	@ 0xd3
 80056ea:	0018      	movs	r0, r3
 80056ec:	f7fe fa92 	bl	8003c14 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	08da      	lsrs	r2, r3, #3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	3208      	adds	r2, #8
 80056f8:	0092      	lsls	r2, r2, #2
 80056fa:	58d3      	ldr	r3, [r2, r3]
 80056fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2207      	movs	r2, #7
 8005702:	4013      	ands	r3, r2
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	220f      	movs	r2, #15
 8005708:	409a      	lsls	r2, r3
 800570a:	0013      	movs	r3, r2
 800570c:	43da      	mvns	r2, r3
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	4013      	ands	r3, r2
 8005712:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	691a      	ldr	r2, [r3, #16]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2107      	movs	r1, #7
 800571c:	400b      	ands	r3, r1
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	409a      	lsls	r2, r3
 8005722:	0013      	movs	r3, r2
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	08da      	lsrs	r2, r3, #3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3208      	adds	r2, #8
 8005732:	0092      	lsls	r2, r2, #2
 8005734:	6939      	ldr	r1, [r7, #16]
 8005736:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	005b      	lsls	r3, r3, #1
 8005742:	2203      	movs	r2, #3
 8005744:	409a      	lsls	r2, r3
 8005746:	0013      	movs	r3, r2
 8005748:	43da      	mvns	r2, r3
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4013      	ands	r3, r2
 800574e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2203      	movs	r2, #3
 8005756:	401a      	ands	r2, r3
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	005b      	lsls	r3, r3, #1
 800575c:	409a      	lsls	r2, r3
 800575e:	0013      	movs	r3, r2
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	4313      	orrs	r3, r2
 8005764:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	23c0      	movs	r3, #192	@ 0xc0
 8005772:	029b      	lsls	r3, r3, #10
 8005774:	4013      	ands	r3, r2
 8005776:	d100      	bne.n	800577a <HAL_GPIO_Init+0x362>
 8005778:	e0b4      	b.n	80058e4 <HAL_GPIO_Init+0x4cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800577a:	4b22      	ldr	r3, [pc, #136]	@ (8005804 <HAL_GPIO_Init+0x3ec>)
 800577c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800577e:	4b21      	ldr	r3, [pc, #132]	@ (8005804 <HAL_GPIO_Init+0x3ec>)
 8005780:	2101      	movs	r1, #1
 8005782:	430a      	orrs	r2, r1
 8005784:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005786:	4a20      	ldr	r2, [pc, #128]	@ (8005808 <HAL_GPIO_Init+0x3f0>)
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	089b      	lsrs	r3, r3, #2
 800578c:	3302      	adds	r3, #2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	589b      	ldr	r3, [r3, r2]
 8005792:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	2203      	movs	r2, #3
 8005798:	4013      	ands	r3, r2
 800579a:	009b      	lsls	r3, r3, #2
 800579c:	220f      	movs	r2, #15
 800579e:	409a      	lsls	r2, r3
 80057a0:	0013      	movs	r3, r2
 80057a2:	43da      	mvns	r2, r3
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	4013      	ands	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	23a0      	movs	r3, #160	@ 0xa0
 80057ae:	05db      	lsls	r3, r3, #23
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d033      	beq.n	800581c <HAL_GPIO_Init+0x404>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a0c      	ldr	r2, [pc, #48]	@ (80057e8 <HAL_GPIO_Init+0x3d0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d02d      	beq.n	8005818 <HAL_GPIO_Init+0x400>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a0b      	ldr	r2, [pc, #44]	@ (80057ec <HAL_GPIO_Init+0x3d4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d027      	beq.n	8005814 <HAL_GPIO_Init+0x3fc>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a0a      	ldr	r2, [pc, #40]	@ (80057f0 <HAL_GPIO_Init+0x3d8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d021      	beq.n	8005810 <HAL_GPIO_Init+0x3f8>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a09      	ldr	r2, [pc, #36]	@ (80057f4 <HAL_GPIO_Init+0x3dc>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d01b      	beq.n	800580c <HAL_GPIO_Init+0x3f4>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a08      	ldr	r2, [pc, #32]	@ (80057f8 <HAL_GPIO_Init+0x3e0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d101      	bne.n	80057e0 <HAL_GPIO_Init+0x3c8>
 80057dc:	2305      	movs	r3, #5
 80057de:	e01e      	b.n	800581e <HAL_GPIO_Init+0x406>
 80057e0:	2306      	movs	r3, #6
 80057e2:	e01c      	b.n	800581e <HAL_GPIO_Init+0x406>
 80057e4:	0800e018 	.word	0x0800e018
 80057e8:	50000400 	.word	0x50000400
 80057ec:	50000800 	.word	0x50000800
 80057f0:	50000c00 	.word	0x50000c00
 80057f4:	50001000 	.word	0x50001000
 80057f8:	50001c00 	.word	0x50001c00
 80057fc:	00000603 	.word	0x00000603
 8005800:	fffff9fc 	.word	0xfffff9fc
 8005804:	40021000 	.word	0x40021000
 8005808:	40010000 	.word	0x40010000
 800580c:	2304      	movs	r3, #4
 800580e:	e006      	b.n	800581e <HAL_GPIO_Init+0x406>
 8005810:	2303      	movs	r3, #3
 8005812:	e004      	b.n	800581e <HAL_GPIO_Init+0x406>
 8005814:	2302      	movs	r3, #2
 8005816:	e002      	b.n	800581e <HAL_GPIO_Init+0x406>
 8005818:	2301      	movs	r3, #1
 800581a:	e000      	b.n	800581e <HAL_GPIO_Init+0x406>
 800581c:	2300      	movs	r3, #0
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	2103      	movs	r1, #3
 8005822:	400a      	ands	r2, r1
 8005824:	0092      	lsls	r2, r2, #2
 8005826:	4093      	lsls	r3, r2
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	4313      	orrs	r3, r2
 800582c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800582e:	4935      	ldr	r1, [pc, #212]	@ (8005904 <HAL_GPIO_Init+0x4ec>)
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	089b      	lsrs	r3, r3, #2
 8005834:	3302      	adds	r3, #2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800583c:	4b32      	ldr	r3, [pc, #200]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	43da      	mvns	r2, r3
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	4013      	ands	r3, r2
 800584a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685a      	ldr	r2, [r3, #4]
 8005850:	2380      	movs	r3, #128	@ 0x80
 8005852:	035b      	lsls	r3, r3, #13
 8005854:	4013      	ands	r3, r2
 8005856:	d003      	beq.n	8005860 <HAL_GPIO_Init+0x448>
        {
          temp |= iocurrent;
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4313      	orrs	r3, r2
 800585e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005860:	4b29      	ldr	r3, [pc, #164]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005866:	4b28      	ldr	r3, [pc, #160]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 8005868:	68db      	ldr	r3, [r3, #12]
 800586a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	43da      	mvns	r2, r3
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	4013      	ands	r3, r2
 8005874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685a      	ldr	r2, [r3, #4]
 800587a:	2380      	movs	r3, #128	@ 0x80
 800587c:	039b      	lsls	r3, r3, #14
 800587e:	4013      	ands	r3, r2
 8005880:	d003      	beq.n	800588a <HAL_GPIO_Init+0x472>
        {
          temp |= iocurrent;
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	4313      	orrs	r3, r2
 8005888:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800588a:	4b1f      	ldr	r3, [pc, #124]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8005890:	4b1d      	ldr	r3, [pc, #116]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	43da      	mvns	r2, r3
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	4013      	ands	r3, r2
 800589e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	2380      	movs	r3, #128	@ 0x80
 80058a6:	029b      	lsls	r3, r3, #10
 80058a8:	4013      	ands	r3, r2
 80058aa:	d003      	beq.n	80058b4 <HAL_GPIO_Init+0x49c>
        {
          temp |= iocurrent;
 80058ac:	693a      	ldr	r2, [r7, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80058b4:	4b14      	ldr	r3, [pc, #80]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80058ba:	4b13      	ldr	r3, [pc, #76]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	43da      	mvns	r2, r3
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4013      	ands	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	2380      	movs	r3, #128	@ 0x80
 80058d0:	025b      	lsls	r3, r3, #9
 80058d2:	4013      	ands	r3, r2
 80058d4:	d003      	beq.n	80058de <HAL_GPIO_Init+0x4c6>
        {
          temp |= iocurrent;
 80058d6:	693a      	ldr	r2, [r7, #16]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80058de:	4b0a      	ldr	r3, [pc, #40]	@ (8005908 <HAL_GPIO_Init+0x4f0>)
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	3301      	adds	r3, #1
 80058e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	40da      	lsrs	r2, r3
 80058f2:	1e13      	subs	r3, r2, #0
 80058f4:	d000      	beq.n	80058f8 <HAL_GPIO_Init+0x4e0>
 80058f6:	e641      	b.n	800557c <HAL_GPIO_Init+0x164>
  }
}
 80058f8:	46c0      	nop			@ (mov r8, r8)
 80058fa:	46c0      	nop			@ (mov r8, r8)
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b006      	add	sp, #24
 8005900:	bd80      	pop	{r7, pc}
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	40010000 	.word	0x40010000
 8005908:	40010400 	.word	0x40010400

0800590c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
 8005914:	000a      	movs	r2, r1
 8005916:	1cbb      	adds	r3, r7, #2
 8005918:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	23a0      	movs	r3, #160	@ 0xa0
 800591e:	05db      	lsls	r3, r3, #23
 8005920:	429a      	cmp	r2, r3
 8005922:	d103      	bne.n	800592c <HAL_GPIO_ReadPin+0x20>
 8005924:	1cbb      	adds	r3, r7, #2
 8005926:	881b      	ldrh	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d136      	bne.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a26      	ldr	r2, [pc, #152]	@ (80059c8 <HAL_GPIO_ReadPin+0xbc>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d103      	bne.n	800593c <HAL_GPIO_ReadPin+0x30>
 8005934:	1cbb      	adds	r3, r7, #2
 8005936:	881b      	ldrh	r3, [r3, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d12e      	bne.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a23      	ldr	r2, [pc, #140]	@ (80059cc <HAL_GPIO_ReadPin+0xc0>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d103      	bne.n	800594c <HAL_GPIO_ReadPin+0x40>
 8005944:	1cbb      	adds	r3, r7, #2
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d126      	bne.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a20      	ldr	r2, [pc, #128]	@ (80059d0 <HAL_GPIO_ReadPin+0xc4>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d103      	bne.n	800595c <HAL_GPIO_ReadPin+0x50>
 8005954:	1cbb      	adds	r3, r7, #2
 8005956:	881b      	ldrh	r3, [r3, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d11e      	bne.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1d      	ldr	r2, [pc, #116]	@ (80059d4 <HAL_GPIO_ReadPin+0xc8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d103      	bne.n	800596c <HAL_GPIO_ReadPin+0x60>
 8005964:	1cbb      	adds	r3, r7, #2
 8005966:	881b      	ldrh	r3, [r3, #0]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d116      	bne.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a1a      	ldr	r2, [pc, #104]	@ (80059d8 <HAL_GPIO_ReadPin+0xcc>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d10b      	bne.n	800598c <HAL_GPIO_ReadPin+0x80>
 8005974:	1cbb      	adds	r3, r7, #2
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	4a18      	ldr	r2, [pc, #96]	@ (80059dc <HAL_GPIO_ReadPin+0xd0>)
 800597a:	4013      	ands	r3, r2
 800597c:	d006      	beq.n	800598c <HAL_GPIO_ReadPin+0x80>
 800597e:	1cbb      	adds	r3, r7, #2
 8005980:	881b      	ldrh	r3, [r3, #0]
 8005982:	4a17      	ldr	r2, [pc, #92]	@ (80059e0 <HAL_GPIO_ReadPin+0xd4>)
 8005984:	4013      	ands	r3, r2
 8005986:	b29b      	uxth	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d006      	beq.n	800599a <HAL_GPIO_ReadPin+0x8e>
 800598c:	23ba      	movs	r3, #186	@ 0xba
 800598e:	005a      	lsls	r2, r3, #1
 8005990:	4b14      	ldr	r3, [pc, #80]	@ (80059e4 <HAL_GPIO_ReadPin+0xd8>)
 8005992:	0011      	movs	r1, r2
 8005994:	0018      	movs	r0, r3
 8005996:	f7fe f93d 	bl	8003c14 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	1cba      	adds	r2, r7, #2
 80059a0:	8812      	ldrh	r2, [r2, #0]
 80059a2:	4013      	ands	r3, r2
 80059a4:	d004      	beq.n	80059b0 <HAL_GPIO_ReadPin+0xa4>
  {
    bitstatus = GPIO_PIN_SET;
 80059a6:	230f      	movs	r3, #15
 80059a8:	18fb      	adds	r3, r7, r3
 80059aa:	2201      	movs	r2, #1
 80059ac:	701a      	strb	r2, [r3, #0]
 80059ae:	e003      	b.n	80059b8 <HAL_GPIO_ReadPin+0xac>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059b0:	230f      	movs	r3, #15
 80059b2:	18fb      	adds	r3, r7, r3
 80059b4:	2200      	movs	r2, #0
 80059b6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80059b8:	230f      	movs	r3, #15
 80059ba:	18fb      	adds	r3, r7, r3
 80059bc:	781b      	ldrb	r3, [r3, #0]
}
 80059be:	0018      	movs	r0, r3
 80059c0:	46bd      	mov	sp, r7
 80059c2:	b004      	add	sp, #16
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	46c0      	nop			@ (mov r8, r8)
 80059c8:	50000400 	.word	0x50000400
 80059cc:	50000800 	.word	0x50000800
 80059d0:	50000c00 	.word	0x50000c00
 80059d4:	50001000 	.word	0x50001000
 80059d8:	50001c00 	.word	0x50001c00
 80059dc:	00000603 	.word	0x00000603
 80059e0:	fffff9fc 	.word	0xfffff9fc
 80059e4:	0800e018 	.word	0x0800e018

080059e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059e8:	b5b0      	push	{r4, r5, r7, lr}
 80059ea:	b08a      	sub	sp, #40	@ 0x28
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d102      	bne.n	80059fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	f000 fd81 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d024      	beq.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	d11f      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2202      	movs	r2, #2
 8005a14:	4013      	ands	r3, r2
 8005a16:	d11a      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	4013      	ands	r3, r2
 8005a20:	d115      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2208      	movs	r2, #8
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d110      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2204      	movs	r2, #4
 8005a32:	4013      	ands	r3, r2
 8005a34:	d10b      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2210      	movs	r2, #16
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	d106      	bne.n	8005a4e <HAL_RCC_OscConfig+0x66>
 8005a40:	23af      	movs	r3, #175	@ 0xaf
 8005a42:	005a      	lsls	r2, r3, #1
 8005a44:	4bc9      	ldr	r3, [pc, #804]	@ (8005d6c <HAL_RCC_OscConfig+0x384>)
 8005a46:	0011      	movs	r1, r2
 8005a48:	0018      	movs	r0, r3
 8005a4a:	f7fe f8e3 	bl	8003c14 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a4e:	4bc8      	ldr	r3, [pc, #800]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	220c      	movs	r2, #12
 8005a54:	4013      	ands	r3, r2
 8005a56:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a58:	4bc5      	ldr	r3, [pc, #788]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	2380      	movs	r3, #128	@ 0x80
 8005a5e:	025b      	lsls	r3, r3, #9
 8005a60:	4013      	ands	r3, r2
 8005a62:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2201      	movs	r2, #1
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d100      	bne.n	8005a70 <HAL_RCC_OscConfig+0x88>
 8005a6e:	e097      	b.n	8005ba0 <HAL_RCC_OscConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d013      	beq.n	8005aa0 <HAL_RCC_OscConfig+0xb8>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	2380      	movs	r3, #128	@ 0x80
 8005a7e:	025b      	lsls	r3, r3, #9
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d00d      	beq.n	8005aa0 <HAL_RCC_OscConfig+0xb8>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	23a0      	movs	r3, #160	@ 0xa0
 8005a8a:	02db      	lsls	r3, r3, #11
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d007      	beq.n	8005aa0 <HAL_RCC_OscConfig+0xb8>
 8005a90:	2368      	movs	r3, #104	@ 0x68
 8005a92:	33ff      	adds	r3, #255	@ 0xff
 8005a94:	001a      	movs	r2, r3
 8005a96:	4bb5      	ldr	r3, [pc, #724]	@ (8005d6c <HAL_RCC_OscConfig+0x384>)
 8005a98:	0011      	movs	r1, r2
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	f7fe f8ba 	bl	8003c14 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	2b08      	cmp	r3, #8
 8005aa4:	d007      	beq.n	8005ab6 <HAL_RCC_OscConfig+0xce>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	2b0c      	cmp	r3, #12
 8005aaa:	d112      	bne.n	8005ad2 <HAL_RCC_OscConfig+0xea>
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	2380      	movs	r3, #128	@ 0x80
 8005ab0:	025b      	lsls	r3, r3, #9
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d10d      	bne.n	8005ad2 <HAL_RCC_OscConfig+0xea>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ab6:	4bae      	ldr	r3, [pc, #696]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	2380      	movs	r3, #128	@ 0x80
 8005abc:	029b      	lsls	r3, r3, #10
 8005abe:	4013      	ands	r3, r2
 8005ac0:	d100      	bne.n	8005ac4 <HAL_RCC_OscConfig+0xdc>
 8005ac2:	e06c      	b.n	8005b9e <HAL_RCC_OscConfig+0x1b6>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d168      	bne.n	8005b9e <HAL_RCC_OscConfig+0x1b6>
      {
        return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	f000 fd16 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	2380      	movs	r3, #128	@ 0x80
 8005ad8:	025b      	lsls	r3, r3, #9
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d107      	bne.n	8005aee <HAL_RCC_OscConfig+0x106>
 8005ade:	4ba4      	ldr	r3, [pc, #656]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	4ba3      	ldr	r3, [pc, #652]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005ae4:	2180      	movs	r1, #128	@ 0x80
 8005ae6:	0249      	lsls	r1, r1, #9
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	e027      	b.n	8005b3e <HAL_RCC_OscConfig+0x156>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	23a0      	movs	r3, #160	@ 0xa0
 8005af4:	02db      	lsls	r3, r3, #11
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d10e      	bne.n	8005b18 <HAL_RCC_OscConfig+0x130>
 8005afa:	4b9d      	ldr	r3, [pc, #628]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	4b9c      	ldr	r3, [pc, #624]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b00:	2180      	movs	r1, #128	@ 0x80
 8005b02:	02c9      	lsls	r1, r1, #11
 8005b04:	430a      	orrs	r2, r1
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	4b99      	ldr	r3, [pc, #612]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	4b98      	ldr	r3, [pc, #608]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b0e:	2180      	movs	r1, #128	@ 0x80
 8005b10:	0249      	lsls	r1, r1, #9
 8005b12:	430a      	orrs	r2, r1
 8005b14:	601a      	str	r2, [r3, #0]
 8005b16:	e012      	b.n	8005b3e <HAL_RCC_OscConfig+0x156>
 8005b18:	4b95      	ldr	r3, [pc, #596]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	4b94      	ldr	r3, [pc, #592]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b1e:	4995      	ldr	r1, [pc, #596]	@ (8005d74 <HAL_RCC_OscConfig+0x38c>)
 8005b20:	400a      	ands	r2, r1
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	4b92      	ldr	r3, [pc, #584]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	2380      	movs	r3, #128	@ 0x80
 8005b2a:	025b      	lsls	r3, r3, #9
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	4b8f      	ldr	r3, [pc, #572]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	4b8e      	ldr	r3, [pc, #568]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b38:	498f      	ldr	r1, [pc, #572]	@ (8005d78 <HAL_RCC_OscConfig+0x390>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685b      	ldr	r3, [r3, #4]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d015      	beq.n	8005b72 <HAL_RCC_OscConfig+0x18a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b46:	f7fe fb2f 	bl	80041a8 <HAL_GetTick>
 8005b4a:	0003      	movs	r3, r0
 8005b4c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b4e:	e009      	b.n	8005b64 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b50:	f7fe fb2a 	bl	80041a8 <HAL_GetTick>
 8005b54:	0002      	movs	r2, r0
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b64      	cmp	r3, #100	@ 0x64
 8005b5c:	d902      	bls.n	8005b64 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	f000 fccd 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b64:	4b82      	ldr	r3, [pc, #520]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	029b      	lsls	r3, r3, #10
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	d0ef      	beq.n	8005b50 <HAL_RCC_OscConfig+0x168>
 8005b70:	e016      	b.n	8005ba0 <HAL_RCC_OscConfig+0x1b8>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b72:	f7fe fb19 	bl	80041a8 <HAL_GetTick>
 8005b76:	0003      	movs	r3, r0
 8005b78:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b7a:	e009      	b.n	8005b90 <HAL_RCC_OscConfig+0x1a8>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b7c:	f7fe fb14 	bl	80041a8 <HAL_GetTick>
 8005b80:	0002      	movs	r2, r0
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	2b64      	cmp	r3, #100	@ 0x64
 8005b88:	d902      	bls.n	8005b90 <HAL_RCC_OscConfig+0x1a8>
          {
            return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	f000 fcb7 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b90:	4b77      	ldr	r3, [pc, #476]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	2380      	movs	r3, #128	@ 0x80
 8005b96:	029b      	lsls	r3, r3, #10
 8005b98:	4013      	ands	r3, r2
 8005b9a:	d1ef      	bne.n	8005b7c <HAL_RCC_OscConfig+0x194>
 8005b9c:	e000      	b.n	8005ba0 <HAL_RCC_OscConfig+0x1b8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b9e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2202      	movs	r2, #2
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	d100      	bne.n	8005bac <HAL_RCC_OscConfig+0x1c4>
 8005baa:	e0c8      	b.n	8005d3e <HAL_RCC_OscConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01a      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d016      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	2b09      	cmp	r3, #9
 8005bc2:	d012      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d00e      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	2b21      	cmp	r3, #33	@ 0x21
 8005bd2:	d00a      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2b29      	cmp	r3, #41	@ 0x29
 8005bda:	d006      	beq.n	8005bea <HAL_RCC_OscConfig+0x202>
 8005bdc:	23cd      	movs	r3, #205	@ 0xcd
 8005bde:	005a      	lsls	r2, r3, #1
 8005be0:	4b62      	ldr	r3, [pc, #392]	@ (8005d6c <HAL_RCC_OscConfig+0x384>)
 8005be2:	0011      	movs	r1, r2
 8005be4:	0018      	movs	r0, r3
 8005be6:	f7fe f815 	bl	8003c14 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b1f      	cmp	r3, #31
 8005bf0:	d907      	bls.n	8005c02 <HAL_RCC_OscConfig+0x21a>
 8005bf2:	239c      	movs	r3, #156	@ 0x9c
 8005bf4:	33ff      	adds	r3, #255	@ 0xff
 8005bf6:	001a      	movs	r2, r3
 8005bf8:	4b5c      	ldr	r3, [pc, #368]	@ (8005d6c <HAL_RCC_OscConfig+0x384>)
 8005bfa:	0011      	movs	r1, r2
 8005bfc:	0018      	movs	r0, r3
 8005bfe:	f7fe f809 	bl	8003c14 <assert_failed>

    hsi_state = RCC_OscInitStruct->HSIState;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	d009      	beq.n	8005c24 <HAL_RCC_OscConfig+0x23c>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005c10:	4b57      	ldr	r3, [pc, #348]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	4b56      	ldr	r3, [pc, #344]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c16:	2120      	movs	r1, #32
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c1e:	2220      	movs	r2, #32
 8005c20:	4393      	bics	r3, r2
 8005c22:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d005      	beq.n	8005c36 <HAL_RCC_OscConfig+0x24e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005c2a:	69fb      	ldr	r3, [r7, #28]
 8005c2c:	2b0c      	cmp	r3, #12
 8005c2e:	d140      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x2ca>
 8005c30:	69bb      	ldr	r3, [r7, #24]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d13d      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005c36:	4b4e      	ldr	r3, [pc, #312]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2204      	movs	r2, #4
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_OscConfig+0x264>
 8005c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d102      	bne.n	8005c4c <HAL_RCC_OscConfig+0x264>
      {
        return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	f000 fc59 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c4c:	4b48      	ldr	r3, [pc, #288]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	4a4a      	ldr	r2, [pc, #296]	@ (8005d7c <HAL_RCC_OscConfig+0x394>)
 8005c52:	4013      	ands	r3, r2
 8005c54:	0019      	movs	r1, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	021a      	lsls	r2, r3, #8
 8005c5c:	4b44      	ldr	r3, [pc, #272]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c5e:	430a      	orrs	r2, r1
 8005c60:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005c62:	4b43      	ldr	r3, [pc, #268]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2209      	movs	r2, #9
 8005c68:	4393      	bics	r3, r2
 8005c6a:	0019      	movs	r1, r3
 8005c6c:	4b40      	ldr	r3, [pc, #256]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c70:	430a      	orrs	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005c74:	f000 fe52 	bl	800691c <HAL_RCC_GetSysClockFreq>
 8005c78:	0001      	movs	r1, r0
 8005c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	091b      	lsrs	r3, r3, #4
 8005c80:	220f      	movs	r2, #15
 8005c82:	4013      	ands	r3, r2
 8005c84:	4a3e      	ldr	r2, [pc, #248]	@ (8005d80 <HAL_RCC_OscConfig+0x398>)
 8005c86:	5cd3      	ldrb	r3, [r2, r3]
 8005c88:	000a      	movs	r2, r1
 8005c8a:	40da      	lsrs	r2, r3
 8005c8c:	4b3d      	ldr	r3, [pc, #244]	@ (8005d84 <HAL_RCC_OscConfig+0x39c>)
 8005c8e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005c90:	4b3d      	ldr	r3, [pc, #244]	@ (8005d88 <HAL_RCC_OscConfig+0x3a0>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2513      	movs	r5, #19
 8005c96:	197c      	adds	r4, r7, r5
 8005c98:	0018      	movs	r0, r3
 8005c9a:	f7fe fa3f 	bl	800411c <HAL_InitTick>
 8005c9e:	0003      	movs	r3, r0
 8005ca0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005ca2:	197b      	adds	r3, r7, r5
 8005ca4:	781b      	ldrb	r3, [r3, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d049      	beq.n	8005d3e <HAL_RCC_OscConfig+0x356>
      {
        return status;
 8005caa:	197b      	adds	r3, r7, r5
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	f000 fc26 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d028      	beq.n	8005d0a <HAL_RCC_OscConfig+0x322>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2209      	movs	r2, #9
 8005cbe:	4393      	bics	r3, r2
 8005cc0:	0019      	movs	r1, r3
 8005cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cca:	f7fe fa6d 	bl	80041a8 <HAL_GetTick>
 8005cce:	0003      	movs	r3, r0
 8005cd0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005cd2:	e009      	b.n	8005ce8 <HAL_RCC_OscConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cd4:	f7fe fa68 	bl	80041a8 <HAL_GetTick>
 8005cd8:	0002      	movs	r2, r0
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d902      	bls.n	8005ce8 <HAL_RCC_OscConfig+0x300>
          {
            return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	f000 fc0b 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005ce8:	4b21      	ldr	r3, [pc, #132]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2204      	movs	r2, #4
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d0f0      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x2ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	4a21      	ldr	r2, [pc, #132]	@ (8005d7c <HAL_RCC_OscConfig+0x394>)
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	0019      	movs	r1, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	021a      	lsls	r2, r3, #8
 8005d02:	4b1b      	ldr	r3, [pc, #108]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005d04:	430a      	orrs	r2, r1
 8005d06:	605a      	str	r2, [r3, #4]
 8005d08:	e019      	b.n	8005d3e <HAL_RCC_OscConfig+0x356>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d0a:	4b19      	ldr	r3, [pc, #100]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	4b18      	ldr	r3, [pc, #96]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005d10:	2101      	movs	r1, #1
 8005d12:	438a      	bics	r2, r1
 8005d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d16:	f7fe fa47 	bl	80041a8 <HAL_GetTick>
 8005d1a:	0003      	movs	r3, r0
 8005d1c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d1e:	e009      	b.n	8005d34 <HAL_RCC_OscConfig+0x34c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d20:	f7fe fa42 	bl	80041a8 <HAL_GetTick>
 8005d24:	0002      	movs	r2, r0
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d902      	bls.n	8005d34 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	f000 fbe5 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005d34:	4b0e      	ldr	r3, [pc, #56]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	2204      	movs	r2, #4
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	d1f0      	bne.n	8005d20 <HAL_RCC_OscConfig+0x338>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2210      	movs	r2, #16
 8005d44:	4013      	ands	r3, r2
 8005d46:	d100      	bne.n	8005d4a <HAL_RCC_OscConfig+0x362>
 8005d48:	e124      	b.n	8005f94 <HAL_RCC_OscConfig+0x5ac>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d000      	beq.n	8005d52 <HAL_RCC_OscConfig+0x36a>
 8005d50:	e08c      	b.n	8005e6c <HAL_RCC_OscConfig+0x484>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d52:	4b07      	ldr	r3, [pc, #28]	@ (8005d70 <HAL_RCC_OscConfig+0x388>)
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	2380      	movs	r3, #128	@ 0x80
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	d016      	beq.n	8005d8c <HAL_RCC_OscConfig+0x3a4>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d112      	bne.n	8005d8c <HAL_RCC_OscConfig+0x3a4>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	f000 fbc9 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
 8005d6c:	0800e054 	.word	0x0800e054
 8005d70:	40021000 	.word	0x40021000
 8005d74:	fffeffff 	.word	0xfffeffff
 8005d78:	fffbffff 	.word	0xfffbffff
 8005d7c:	ffffe0ff 	.word	0xffffe0ff
 8005d80:	0800e150 	.word	0x0800e150
 8005d84:	20000004 	.word	0x20000004
 8005d88:	20000008 	.word	0x20000008
      }
      /* Otherwise, just the calibration and MSI range change are allowed */
      else
      {
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a1b      	ldr	r3, [r3, #32]
 8005d90:	2bff      	cmp	r3, #255	@ 0xff
 8005d92:	d906      	bls.n	8005da2 <HAL_RCC_OscConfig+0x3ba>
 8005d94:	23ff      	movs	r3, #255	@ 0xff
 8005d96:	005a      	lsls	r2, r3, #1
 8005d98:	4bc9      	ldr	r3, [pc, #804]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005d9a:	0011      	movs	r1, r2
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	f7fd ff39 	bl	8003c14 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d029      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dae:	2380      	movs	r3, #128	@ 0x80
 8005db0:	019b      	lsls	r3, r3, #6
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d023      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	01db      	lsls	r3, r3, #7
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d01d      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dc6:	23c0      	movs	r3, #192	@ 0xc0
 8005dc8:	01db      	lsls	r3, r3, #7
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d017      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dd2:	2380      	movs	r3, #128	@ 0x80
 8005dd4:	021b      	lsls	r3, r3, #8
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d011      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dde:	23a0      	movs	r3, #160	@ 0xa0
 8005de0:	021b      	lsls	r3, r3, #8
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d00b      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dea:	23c0      	movs	r3, #192	@ 0xc0
 8005dec:	021b      	lsls	r3, r3, #8
 8005dee:	429a      	cmp	r2, r3
 8005df0:	d005      	beq.n	8005dfe <HAL_RCC_OscConfig+0x416>
 8005df2:	4ab4      	ldr	r2, [pc, #720]	@ (80060c4 <HAL_RCC_OscConfig+0x6dc>)
 8005df4:	4bb2      	ldr	r3, [pc, #712]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005df6:	0011      	movs	r1, r2
 8005df8:	0018      	movs	r0, r3
 8005dfa:	f7fd ff0b 	bl	8003c14 <assert_failed>

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005dfe:	4bb2      	ldr	r3, [pc, #712]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	4ab2      	ldr	r2, [pc, #712]	@ (80060cc <HAL_RCC_OscConfig+0x6e4>)
 8005e04:	4013      	ands	r3, r2
 8005e06:	0019      	movs	r1, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e0c:	4bae      	ldr	r3, [pc, #696]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e0e:	430a      	orrs	r2, r1
 8005e10:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e12:	4bad      	ldr	r3, [pc, #692]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	021b      	lsls	r3, r3, #8
 8005e18:	0a19      	lsrs	r1, r3, #8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a1b      	ldr	r3, [r3, #32]
 8005e1e:	061a      	lsls	r2, r3, #24
 8005e20:	4ba9      	ldr	r3, [pc, #676]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2a:	0b5b      	lsrs	r3, r3, #13
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	2280      	movs	r2, #128	@ 0x80
 8005e30:	0212      	lsls	r2, r2, #8
 8005e32:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005e34:	4ba4      	ldr	r3, [pc, #656]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	210f      	movs	r1, #15
 8005e3c:	400b      	ands	r3, r1
 8005e3e:	49a4      	ldr	r1, [pc, #656]	@ (80060d0 <HAL_RCC_OscConfig+0x6e8>)
 8005e40:	5ccb      	ldrb	r3, [r1, r3]
 8005e42:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005e44:	4ba3      	ldr	r3, [pc, #652]	@ (80060d4 <HAL_RCC_OscConfig+0x6ec>)
 8005e46:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005e48:	4ba3      	ldr	r3, [pc, #652]	@ (80060d8 <HAL_RCC_OscConfig+0x6f0>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2513      	movs	r5, #19
 8005e4e:	197c      	adds	r4, r7, r5
 8005e50:	0018      	movs	r0, r3
 8005e52:	f7fe f963 	bl	800411c <HAL_InitTick>
 8005e56:	0003      	movs	r3, r0
 8005e58:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005e5a:	197b      	adds	r3, r7, r5
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d100      	bne.n	8005e64 <HAL_RCC_OscConfig+0x47c>
 8005e62:	e097      	b.n	8005f94 <HAL_RCC_OscConfig+0x5ac>
        {
          return status;
 8005e64:	197b      	adds	r3, r7, r5
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	f000 fb49 	bl	80064fe <HAL_RCC_OscConfig+0xb16>
      }
    }
    else
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	69db      	ldr	r3, [r3, #28]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d009      	beq.n	8005e88 <HAL_RCC_OscConfig+0x4a0>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d005      	beq.n	8005e88 <HAL_RCC_OscConfig+0x4a0>
 8005e7c:	4a97      	ldr	r2, [pc, #604]	@ (80060dc <HAL_RCC_OscConfig+0x6f4>)
 8005e7e:	4b90      	ldr	r3, [pc, #576]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005e80:	0011      	movs	r1, r2
 8005e82:	0018      	movs	r0, r3
 8005e84:	f7fd fec6 	bl	8003c14 <assert_failed>

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d067      	beq.n	8005f60 <HAL_RCC_OscConfig+0x578>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005e90:	4b8d      	ldr	r3, [pc, #564]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	4b8c      	ldr	r3, [pc, #560]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005e96:	2180      	movs	r1, #128	@ 0x80
 8005e98:	0049      	lsls	r1, r1, #1
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e9e:	f7fe f983 	bl	80041a8 <HAL_GetTick>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005ea6:	e008      	b.n	8005eba <HAL_RCC_OscConfig+0x4d2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ea8:	f7fe f97e 	bl	80041a8 <HAL_GetTick>
 8005eac:	0002      	movs	r2, r0
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_OscConfig+0x4d2>
          {
            return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e321      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005eba:	4b83      	ldr	r3, [pc, #524]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	2380      	movs	r3, #128	@ 0x80
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	d0f0      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x4c0>
          }
        }
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	2bff      	cmp	r3, #255	@ 0xff
 8005ecc:	d905      	bls.n	8005eda <HAL_RCC_OscConfig+0x4f2>
 8005ece:	4a84      	ldr	r2, [pc, #528]	@ (80060e0 <HAL_RCC_OscConfig+0x6f8>)
 8005ed0:	4b7b      	ldr	r3, [pc, #492]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005ed2:	0011      	movs	r1, r2
 8005ed4:	0018      	movs	r0, r3
 8005ed6:	f7fd fe9d 	bl	8003c14 <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d029      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ee6:	2380      	movs	r3, #128	@ 0x80
 8005ee8:	019b      	lsls	r3, r3, #6
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d023      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ef2:	2380      	movs	r3, #128	@ 0x80
 8005ef4:	01db      	lsls	r3, r3, #7
 8005ef6:	429a      	cmp	r2, r3
 8005ef8:	d01d      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005efe:	23c0      	movs	r3, #192	@ 0xc0
 8005f00:	01db      	lsls	r3, r3, #7
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d017      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f0a:	2380      	movs	r3, #128	@ 0x80
 8005f0c:	021b      	lsls	r3, r3, #8
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d011      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f16:	23a0      	movs	r3, #160	@ 0xa0
 8005f18:	021b      	lsls	r3, r3, #8
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d00b      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f22:	23c0      	movs	r3, #192	@ 0xc0
 8005f24:	021b      	lsls	r3, r3, #8
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d005      	beq.n	8005f36 <HAL_RCC_OscConfig+0x54e>
 8005f2a:	4a6e      	ldr	r2, [pc, #440]	@ (80060e4 <HAL_RCC_OscConfig+0x6fc>)
 8005f2c:	4b64      	ldr	r3, [pc, #400]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005f2e:	0011      	movs	r1, r2
 8005f30:	0018      	movs	r0, r3
 8005f32:	f7fd fe6f 	bl	8003c14 <assert_failed>

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f36:	4b64      	ldr	r3, [pc, #400]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	4a64      	ldr	r2, [pc, #400]	@ (80060cc <HAL_RCC_OscConfig+0x6e4>)
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	0019      	movs	r1, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f44:	4b60      	ldr	r3, [pc, #384]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f46:	430a      	orrs	r2, r1
 8005f48:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	021b      	lsls	r3, r3, #8
 8005f50:	0a19      	lsrs	r1, r3, #8
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a1b      	ldr	r3, [r3, #32]
 8005f56:	061a      	lsls	r2, r3, #24
 8005f58:	4b5b      	ldr	r3, [pc, #364]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	605a      	str	r2, [r3, #4]
 8005f5e:	e019      	b.n	8005f94 <HAL_RCC_OscConfig+0x5ac>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005f60:	4b59      	ldr	r3, [pc, #356]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	4b58      	ldr	r3, [pc, #352]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f66:	4960      	ldr	r1, [pc, #384]	@ (80060e8 <HAL_RCC_OscConfig+0x700>)
 8005f68:	400a      	ands	r2, r1
 8005f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f6c:	f7fe f91c 	bl	80041a8 <HAL_GetTick>
 8005f70:	0003      	movs	r3, r0
 8005f72:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x5a0>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f76:	f7fe f917 	bl	80041a8 <HAL_GetTick>
 8005f7a:	0002      	movs	r2, r0
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x5a0>
          {
            return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e2ba      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005f88:	4b4f      	ldr	r3, [pc, #316]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	2380      	movs	r3, #128	@ 0x80
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4013      	ands	r3, r2
 8005f92:	d1f0      	bne.n	8005f76 <HAL_RCC_OscConfig+0x58e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	2208      	movs	r2, #8
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	d044      	beq.n	8006028 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d009      	beq.n	8005fba <HAL_RCC_OscConfig+0x5d2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	695b      	ldr	r3, [r3, #20]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d005      	beq.n	8005fba <HAL_RCC_OscConfig+0x5d2>
 8005fae:	4a4f      	ldr	r2, [pc, #316]	@ (80060ec <HAL_RCC_OscConfig+0x704>)
 8005fb0:	4b43      	ldr	r3, [pc, #268]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8005fb2:	0011      	movs	r1, r2
 8005fb4:	0018      	movs	r0, r3
 8005fb6:	f7fd fe2d 	bl	8003c14 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d019      	beq.n	8005ff6 <HAL_RCC_OscConfig+0x60e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fc2:	4b41      	ldr	r3, [pc, #260]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005fc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005fc6:	4b40      	ldr	r3, [pc, #256]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005fc8:	2101      	movs	r1, #1
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fce:	f7fe f8eb 	bl	80041a8 <HAL_GetTick>
 8005fd2:	0003      	movs	r3, r0
 8005fd4:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005fd6:	e008      	b.n	8005fea <HAL_RCC_OscConfig+0x602>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fd8:	f7fe f8e6 	bl	80041a8 <HAL_GetTick>
 8005fdc:	0002      	movs	r2, r0
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x602>
        {
          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e289      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005fea:	4b37      	ldr	r3, [pc, #220]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005fec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fee:	2202      	movs	r2, #2
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	d0f1      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x5f0>
 8005ff4:	e018      	b.n	8006028 <HAL_RCC_OscConfig+0x640>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ff6:	4b34      	ldr	r3, [pc, #208]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005ff8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ffa:	4b33      	ldr	r3, [pc, #204]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8005ffc:	2101      	movs	r1, #1
 8005ffe:	438a      	bics	r2, r1
 8006000:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006002:	f7fe f8d1 	bl	80041a8 <HAL_GetTick>
 8006006:	0003      	movs	r3, r0
 8006008:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800600a:	e008      	b.n	800601e <HAL_RCC_OscConfig+0x636>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800600c:	f7fe f8cc 	bl	80041a8 <HAL_GetTick>
 8006010:	0002      	movs	r2, r0
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	1ad3      	subs	r3, r2, r3
 8006016:	2b02      	cmp	r3, #2
 8006018:	d901      	bls.n	800601e <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e26f      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800601e:	4b2a      	ldr	r3, [pc, #168]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8006020:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006022:	2202      	movs	r2, #2
 8006024:	4013      	ands	r3, r2
 8006026:	d1f1      	bne.n	800600c <HAL_RCC_OscConfig+0x624>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2204      	movs	r2, #4
 800602e:	4013      	ands	r3, r2
 8006030:	d100      	bne.n	8006034 <HAL_RCC_OscConfig+0x64c>
 8006032:	e0e1      	b.n	80061f8 <HAL_RCC_OscConfig+0x810>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006034:	2323      	movs	r3, #35	@ 0x23
 8006036:	18fb      	adds	r3, r7, r3
 8006038:	2200      	movs	r2, #0
 800603a:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d011      	beq.n	8006068 <HAL_RCC_OscConfig+0x680>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	2380      	movs	r3, #128	@ 0x80
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	429a      	cmp	r2, r3
 800604e:	d00b      	beq.n	8006068 <HAL_RCC_OscConfig+0x680>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	23a0      	movs	r3, #160	@ 0xa0
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	429a      	cmp	r2, r3
 800605a:	d005      	beq.n	8006068 <HAL_RCC_OscConfig+0x680>
 800605c:	4a24      	ldr	r2, [pc, #144]	@ (80060f0 <HAL_RCC_OscConfig+0x708>)
 800605e:	4b18      	ldr	r3, [pc, #96]	@ (80060c0 <HAL_RCC_OscConfig+0x6d8>)
 8006060:	0011      	movs	r1, r2
 8006062:	0018      	movs	r0, r3
 8006064:	f7fd fdd6 	bl	8003c14 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006068:	4b17      	ldr	r3, [pc, #92]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 800606a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800606c:	2380      	movs	r3, #128	@ 0x80
 800606e:	055b      	lsls	r3, r3, #21
 8006070:	4013      	ands	r3, r2
 8006072:	d10a      	bne.n	800608a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006074:	4b14      	ldr	r3, [pc, #80]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 8006076:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006078:	4b13      	ldr	r3, [pc, #76]	@ (80060c8 <HAL_RCC_OscConfig+0x6e0>)
 800607a:	2180      	movs	r1, #128	@ 0x80
 800607c:	0549      	lsls	r1, r1, #21
 800607e:	430a      	orrs	r2, r1
 8006080:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006082:	2323      	movs	r3, #35	@ 0x23
 8006084:	18fb      	adds	r3, r7, r3
 8006086:	2201      	movs	r2, #1
 8006088:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800608a:	4b1a      	ldr	r3, [pc, #104]	@ (80060f4 <HAL_RCC_OscConfig+0x70c>)
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	2380      	movs	r3, #128	@ 0x80
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	4013      	ands	r3, r2
 8006094:	d136      	bne.n	8006104 <HAL_RCC_OscConfig+0x71c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006096:	4b17      	ldr	r3, [pc, #92]	@ (80060f4 <HAL_RCC_OscConfig+0x70c>)
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	4b16      	ldr	r3, [pc, #88]	@ (80060f4 <HAL_RCC_OscConfig+0x70c>)
 800609c:	2180      	movs	r1, #128	@ 0x80
 800609e:	0049      	lsls	r1, r1, #1
 80060a0:	430a      	orrs	r2, r1
 80060a2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80060a4:	f7fe f880 	bl	80041a8 <HAL_GetTick>
 80060a8:	0003      	movs	r3, r0
 80060aa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060ac:	e024      	b.n	80060f8 <HAL_RCC_OscConfig+0x710>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ae:	f7fe f87b 	bl	80041a8 <HAL_GetTick>
 80060b2:	0002      	movs	r2, r0
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	2b64      	cmp	r3, #100	@ 0x64
 80060ba:	d91d      	bls.n	80060f8 <HAL_RCC_OscConfig+0x710>
        {
          return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e21e      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
 80060c0:	0800e054 	.word	0x0800e054
 80060c4:	000001ff 	.word	0x000001ff
 80060c8:	40021000 	.word	0x40021000
 80060cc:	ffff1fff 	.word	0xffff1fff
 80060d0:	0800e150 	.word	0x0800e150
 80060d4:	20000004 	.word	0x20000004
 80060d8:	20000008 	.word	0x20000008
 80060dc:	00000216 	.word	0x00000216
 80060e0:	0000022a 	.word	0x0000022a
 80060e4:	0000022b 	.word	0x0000022b
 80060e8:	fffffeff 	.word	0xfffffeff
 80060ec:	00000249 	.word	0x00000249
 80060f0:	00000275 	.word	0x00000275
 80060f4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060f8:	4bca      	ldr	r3, [pc, #808]	@ (8006424 <HAL_RCC_OscConfig+0xa3c>)
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	2380      	movs	r3, #128	@ 0x80
 80060fe:	005b      	lsls	r3, r3, #1
 8006100:	4013      	ands	r3, r2
 8006102:	d0d4      	beq.n	80060ae <HAL_RCC_OscConfig+0x6c6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689a      	ldr	r2, [r3, #8]
 8006108:	2380      	movs	r3, #128	@ 0x80
 800610a:	005b      	lsls	r3, r3, #1
 800610c:	429a      	cmp	r2, r3
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x738>
 8006110:	4bc5      	ldr	r3, [pc, #788]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006112:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006114:	4bc4      	ldr	r3, [pc, #784]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006116:	2180      	movs	r1, #128	@ 0x80
 8006118:	0049      	lsls	r1, r1, #1
 800611a:	430a      	orrs	r2, r1
 800611c:	651a      	str	r2, [r3, #80]	@ 0x50
 800611e:	e031      	b.n	8006184 <HAL_RCC_OscConfig+0x79c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10c      	bne.n	8006142 <HAL_RCC_OscConfig+0x75a>
 8006128:	4bbf      	ldr	r3, [pc, #764]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800612a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800612c:	4bbe      	ldr	r3, [pc, #760]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800612e:	49bf      	ldr	r1, [pc, #764]	@ (800642c <HAL_RCC_OscConfig+0xa44>)
 8006130:	400a      	ands	r2, r1
 8006132:	651a      	str	r2, [r3, #80]	@ 0x50
 8006134:	4bbc      	ldr	r3, [pc, #752]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006136:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006138:	4bbb      	ldr	r3, [pc, #748]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800613a:	49bd      	ldr	r1, [pc, #756]	@ (8006430 <HAL_RCC_OscConfig+0xa48>)
 800613c:	400a      	ands	r2, r1
 800613e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006140:	e020      	b.n	8006184 <HAL_RCC_OscConfig+0x79c>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689a      	ldr	r2, [r3, #8]
 8006146:	23a0      	movs	r3, #160	@ 0xa0
 8006148:	00db      	lsls	r3, r3, #3
 800614a:	429a      	cmp	r2, r3
 800614c:	d10e      	bne.n	800616c <HAL_RCC_OscConfig+0x784>
 800614e:	4bb6      	ldr	r3, [pc, #728]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006150:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006152:	4bb5      	ldr	r3, [pc, #724]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006154:	2180      	movs	r1, #128	@ 0x80
 8006156:	00c9      	lsls	r1, r1, #3
 8006158:	430a      	orrs	r2, r1
 800615a:	651a      	str	r2, [r3, #80]	@ 0x50
 800615c:	4bb2      	ldr	r3, [pc, #712]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800615e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006160:	4bb1      	ldr	r3, [pc, #708]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006162:	2180      	movs	r1, #128	@ 0x80
 8006164:	0049      	lsls	r1, r1, #1
 8006166:	430a      	orrs	r2, r1
 8006168:	651a      	str	r2, [r3, #80]	@ 0x50
 800616a:	e00b      	b.n	8006184 <HAL_RCC_OscConfig+0x79c>
 800616c:	4bae      	ldr	r3, [pc, #696]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800616e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006170:	4bad      	ldr	r3, [pc, #692]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006172:	49ae      	ldr	r1, [pc, #696]	@ (800642c <HAL_RCC_OscConfig+0xa44>)
 8006174:	400a      	ands	r2, r1
 8006176:	651a      	str	r2, [r3, #80]	@ 0x50
 8006178:	4bab      	ldr	r3, [pc, #684]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800617a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800617c:	4baa      	ldr	r3, [pc, #680]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800617e:	49ac      	ldr	r1, [pc, #688]	@ (8006430 <HAL_RCC_OscConfig+0xa48>)
 8006180:	400a      	ands	r2, r1
 8006182:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d015      	beq.n	80061b8 <HAL_RCC_OscConfig+0x7d0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800618c:	f7fe f80c 	bl	80041a8 <HAL_GetTick>
 8006190:	0003      	movs	r3, r0
 8006192:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006194:	e009      	b.n	80061aa <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006196:	f7fe f807 	bl	80041a8 <HAL_GetTick>
 800619a:	0002      	movs	r2, r0
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	1ad3      	subs	r3, r2, r3
 80061a0:	4aa4      	ldr	r2, [pc, #656]	@ (8006434 <HAL_RCC_OscConfig+0xa4c>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e1a9      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061aa:	4b9f      	ldr	r3, [pc, #636]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80061ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061ae:	2380      	movs	r3, #128	@ 0x80
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	4013      	ands	r3, r2
 80061b4:	d0ef      	beq.n	8006196 <HAL_RCC_OscConfig+0x7ae>
 80061b6:	e014      	b.n	80061e2 <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061b8:	f7fd fff6 	bl	80041a8 <HAL_GetTick>
 80061bc:	0003      	movs	r3, r0
 80061be:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80061c0:	e009      	b.n	80061d6 <HAL_RCC_OscConfig+0x7ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c2:	f7fd fff1 	bl	80041a8 <HAL_GetTick>
 80061c6:	0002      	movs	r2, r0
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	4a99      	ldr	r2, [pc, #612]	@ (8006434 <HAL_RCC_OscConfig+0xa4c>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d901      	bls.n	80061d6 <HAL_RCC_OscConfig+0x7ee>
        {
          return HAL_TIMEOUT;
 80061d2:	2303      	movs	r3, #3
 80061d4:	e193      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80061d6:	4b94      	ldr	r3, [pc, #592]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80061d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061da:	2380      	movs	r3, #128	@ 0x80
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4013      	ands	r3, r2
 80061e0:	d1ef      	bne.n	80061c2 <HAL_RCC_OscConfig+0x7da>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80061e2:	2323      	movs	r3, #35	@ 0x23
 80061e4:	18fb      	adds	r3, r7, r3
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d105      	bne.n	80061f8 <HAL_RCC_OscConfig+0x810>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061ec:	4b8e      	ldr	r3, [pc, #568]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80061ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061f0:	4b8d      	ldr	r3, [pc, #564]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80061f2:	4991      	ldr	r1, [pc, #580]	@ (8006438 <HAL_RCC_OscConfig+0xa50>)
 80061f4:	400a      	ands	r2, r1
 80061f6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2220      	movs	r2, #32
 80061fe:	4013      	ands	r3, r2
 8006200:	d057      	beq.n	80062b2 <HAL_RCC_OscConfig+0x8ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <HAL_RCC_OscConfig+0x836>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d005      	beq.n	800621e <HAL_RCC_OscConfig+0x836>
 8006212:	4a8a      	ldr	r2, [pc, #552]	@ (800643c <HAL_RCC_OscConfig+0xa54>)
 8006214:	4b8a      	ldr	r3, [pc, #552]	@ (8006440 <HAL_RCC_OscConfig+0xa58>)
 8006216:	0011      	movs	r1, r2
 8006218:	0018      	movs	r0, r3
 800621a:	f7fd fcfb 	bl	8003c14 <assert_failed>

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d026      	beq.n	8006274 <HAL_RCC_OscConfig+0x88c>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006226:	4b80      	ldr	r3, [pc, #512]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	4b7f      	ldr	r3, [pc, #508]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800622c:	2101      	movs	r1, #1
 800622e:	430a      	orrs	r2, r1
 8006230:	609a      	str	r2, [r3, #8]
 8006232:	4b7d      	ldr	r3, [pc, #500]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006234:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006236:	4b7c      	ldr	r3, [pc, #496]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006238:	2101      	movs	r1, #1
 800623a:	430a      	orrs	r2, r1
 800623c:	635a      	str	r2, [r3, #52]	@ 0x34
 800623e:	4b81      	ldr	r3, [pc, #516]	@ (8006444 <HAL_RCC_OscConfig+0xa5c>)
 8006240:	6a1a      	ldr	r2, [r3, #32]
 8006242:	4b80      	ldr	r3, [pc, #512]	@ (8006444 <HAL_RCC_OscConfig+0xa5c>)
 8006244:	2180      	movs	r1, #128	@ 0x80
 8006246:	0189      	lsls	r1, r1, #6
 8006248:	430a      	orrs	r2, r1
 800624a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800624c:	f7fd ffac 	bl	80041a8 <HAL_GetTick>
 8006250:	0003      	movs	r3, r0
 8006252:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006254:	e008      	b.n	8006268 <HAL_RCC_OscConfig+0x880>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006256:	f7fd ffa7 	bl	80041a8 <HAL_GetTick>
 800625a:	0002      	movs	r2, r0
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	2b02      	cmp	r3, #2
 8006262:	d901      	bls.n	8006268 <HAL_RCC_OscConfig+0x880>
          {
            return HAL_TIMEOUT;
 8006264:	2303      	movs	r3, #3
 8006266:	e14a      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006268:	4b6f      	ldr	r3, [pc, #444]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	2202      	movs	r2, #2
 800626e:	4013      	ands	r3, r2
 8006270:	d0f1      	beq.n	8006256 <HAL_RCC_OscConfig+0x86e>
 8006272:	e01e      	b.n	80062b2 <HAL_RCC_OscConfig+0x8ca>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006274:	4b6c      	ldr	r3, [pc, #432]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006276:	689a      	ldr	r2, [r3, #8]
 8006278:	4b6b      	ldr	r3, [pc, #428]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800627a:	2101      	movs	r1, #1
 800627c:	438a      	bics	r2, r1
 800627e:	609a      	str	r2, [r3, #8]
 8006280:	4b70      	ldr	r3, [pc, #448]	@ (8006444 <HAL_RCC_OscConfig+0xa5c>)
 8006282:	6a1a      	ldr	r2, [r3, #32]
 8006284:	4b6f      	ldr	r3, [pc, #444]	@ (8006444 <HAL_RCC_OscConfig+0xa5c>)
 8006286:	4970      	ldr	r1, [pc, #448]	@ (8006448 <HAL_RCC_OscConfig+0xa60>)
 8006288:	400a      	ands	r2, r1
 800628a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800628c:	f7fd ff8c 	bl	80041a8 <HAL_GetTick>
 8006290:	0003      	movs	r3, r0
 8006292:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006294:	e008      	b.n	80062a8 <HAL_RCC_OscConfig+0x8c0>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006296:	f7fd ff87 	bl	80041a8 <HAL_GetTick>
 800629a:	0002      	movs	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x8c0>
          {
            return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e12a      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80062a8:	4b5f      	ldr	r3, [pc, #380]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	2202      	movs	r2, #2
 80062ae:	4013      	ands	r3, r2
 80062b0:	d1f1      	bne.n	8006296 <HAL_RCC_OscConfig+0x8ae>
  }
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00d      	beq.n	80062d6 <HAL_RCC_OscConfig+0x8ee>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d009      	beq.n	80062d6 <HAL_RCC_OscConfig+0x8ee>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d005      	beq.n	80062d6 <HAL_RCC_OscConfig+0x8ee>
 80062ca:	4a60      	ldr	r2, [pc, #384]	@ (800644c <HAL_RCC_OscConfig+0xa64>)
 80062cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006440 <HAL_RCC_OscConfig+0xa58>)
 80062ce:	0011      	movs	r1, r2
 80062d0:	0018      	movs	r0, r3
 80062d2:	f7fd fc9f 	bl	8003c14 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d100      	bne.n	80062e0 <HAL_RCC_OscConfig+0x8f8>
 80062de:	e10d      	b.n	80064fc <HAL_RCC_OscConfig+0xb14>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	2b0c      	cmp	r3, #12
 80062e4:	d100      	bne.n	80062e8 <HAL_RCC_OscConfig+0x900>
 80062e6:	e0e6      	b.n	80064b6 <HAL_RCC_OscConfig+0xace>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d000      	beq.n	80062f2 <HAL_RCC_OscConfig+0x90a>
 80062f0:	e0c6      	b.n	8006480 <HAL_RCC_OscConfig+0xa98>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00c      	beq.n	8006314 <HAL_RCC_OscConfig+0x92c>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062fe:	2380      	movs	r3, #128	@ 0x80
 8006300:	025b      	lsls	r3, r3, #9
 8006302:	429a      	cmp	r2, r3
 8006304:	d006      	beq.n	8006314 <HAL_RCC_OscConfig+0x92c>
 8006306:	23bc      	movs	r3, #188	@ 0xbc
 8006308:	009a      	lsls	r2, r3, #2
 800630a:	4b4d      	ldr	r3, [pc, #308]	@ (8006440 <HAL_RCC_OscConfig+0xa58>)
 800630c:	0011      	movs	r1, r2
 800630e:	0018      	movs	r0, r3
 8006310:	f7fd fc80 	bl	8003c14 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006318:	2b00      	cmp	r3, #0
 800631a:	d035      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006320:	2380      	movs	r3, #128	@ 0x80
 8006322:	02db      	lsls	r3, r3, #11
 8006324:	429a      	cmp	r2, r3
 8006326:	d02f      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800632c:	2380      	movs	r3, #128	@ 0x80
 800632e:	031b      	lsls	r3, r3, #12
 8006330:	429a      	cmp	r2, r3
 8006332:	d029      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006338:	23c0      	movs	r3, #192	@ 0xc0
 800633a:	031b      	lsls	r3, r3, #12
 800633c:	429a      	cmp	r2, r3
 800633e:	d023      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006344:	2380      	movs	r3, #128	@ 0x80
 8006346:	035b      	lsls	r3, r3, #13
 8006348:	429a      	cmp	r2, r3
 800634a:	d01d      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006350:	23a0      	movs	r3, #160	@ 0xa0
 8006352:	035b      	lsls	r3, r3, #13
 8006354:	429a      	cmp	r2, r3
 8006356:	d017      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800635c:	23c0      	movs	r3, #192	@ 0xc0
 800635e:	035b      	lsls	r3, r3, #13
 8006360:	429a      	cmp	r2, r3
 8006362:	d011      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006368:	23e0      	movs	r3, #224	@ 0xe0
 800636a:	035b      	lsls	r3, r3, #13
 800636c:	429a      	cmp	r2, r3
 800636e:	d00b      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006374:	2380      	movs	r3, #128	@ 0x80
 8006376:	039b      	lsls	r3, r3, #14
 8006378:	429a      	cmp	r2, r3
 800637a:	d005      	beq.n	8006388 <HAL_RCC_OscConfig+0x9a0>
 800637c:	4a34      	ldr	r2, [pc, #208]	@ (8006450 <HAL_RCC_OscConfig+0xa68>)
 800637e:	4b30      	ldr	r3, [pc, #192]	@ (8006440 <HAL_RCC_OscConfig+0xa58>)
 8006380:	0011      	movs	r1, r2
 8006382:	0018      	movs	r0, r3
 8006384:	f7fd fc46 	bl	8003c14 <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800638c:	2380      	movs	r3, #128	@ 0x80
 800638e:	03db      	lsls	r3, r3, #15
 8006390:	429a      	cmp	r2, r3
 8006392:	d011      	beq.n	80063b8 <HAL_RCC_OscConfig+0x9d0>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006398:	2380      	movs	r3, #128	@ 0x80
 800639a:	041b      	lsls	r3, r3, #16
 800639c:	429a      	cmp	r2, r3
 800639e:	d00b      	beq.n	80063b8 <HAL_RCC_OscConfig+0x9d0>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063a4:	23c0      	movs	r3, #192	@ 0xc0
 80063a6:	041b      	lsls	r3, r3, #16
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d005      	beq.n	80063b8 <HAL_RCC_OscConfig+0x9d0>
 80063ac:	4a29      	ldr	r2, [pc, #164]	@ (8006454 <HAL_RCC_OscConfig+0xa6c>)
 80063ae:	4b24      	ldr	r3, [pc, #144]	@ (8006440 <HAL_RCC_OscConfig+0xa58>)
 80063b0:	0011      	movs	r1, r2
 80063b2:	0018      	movs	r0, r3
 80063b4:	f7fd fc2e 	bl	8003c14 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	4b1a      	ldr	r3, [pc, #104]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80063be:	4926      	ldr	r1, [pc, #152]	@ (8006458 <HAL_RCC_OscConfig+0xa70>)
 80063c0:	400a      	ands	r2, r1
 80063c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063c4:	f7fd fef0 	bl	80041a8 <HAL_GetTick>
 80063c8:	0003      	movs	r3, r0
 80063ca:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80063cc:	e008      	b.n	80063e0 <HAL_RCC_OscConfig+0x9f8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063ce:	f7fd feeb 	bl	80041a8 <HAL_GetTick>
 80063d2:	0002      	movs	r2, r0
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	2b02      	cmp	r3, #2
 80063da:	d901      	bls.n	80063e0 <HAL_RCC_OscConfig+0x9f8>
          {
            return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e08e      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80063e0:	4b11      	ldr	r3, [pc, #68]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	049b      	lsls	r3, r3, #18
 80063e8:	4013      	ands	r3, r2
 80063ea:	d1f0      	bne.n	80063ce <HAL_RCC_OscConfig+0x9e6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a1a      	ldr	r2, [pc, #104]	@ (800645c <HAL_RCC_OscConfig+0xa74>)
 80063f2:	4013      	ands	r3, r2
 80063f4:	0019      	movs	r1, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006404:	431a      	orrs	r2, r3
 8006406:	4b08      	ldr	r3, [pc, #32]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006408:	430a      	orrs	r2, r1
 800640a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800640c:	4b06      	ldr	r3, [pc, #24]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b05      	ldr	r3, [pc, #20]	@ (8006428 <HAL_RCC_OscConfig+0xa40>)
 8006412:	2180      	movs	r1, #128	@ 0x80
 8006414:	0449      	lsls	r1, r1, #17
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800641a:	f7fd fec5 	bl	80041a8 <HAL_GetTick>
 800641e:	0003      	movs	r3, r0
 8006420:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006422:	e026      	b.n	8006472 <HAL_RCC_OscConfig+0xa8a>
 8006424:	40007000 	.word	0x40007000
 8006428:	40021000 	.word	0x40021000
 800642c:	fffffeff 	.word	0xfffffeff
 8006430:	fffffbff 	.word	0xfffffbff
 8006434:	00001388 	.word	0x00001388
 8006438:	efffffff 	.word	0xefffffff
 800643c:	000002bd 	.word	0x000002bd
 8006440:	0800e054 	.word	0x0800e054
 8006444:	40010000 	.word	0x40010000
 8006448:	ffffdfff 	.word	0xffffdfff
 800644c:	000002e7 	.word	0x000002e7
 8006450:	000002f1 	.word	0x000002f1
 8006454:	000002f2 	.word	0x000002f2
 8006458:	feffffff 	.word	0xfeffffff
 800645c:	ff02ffff 	.word	0xff02ffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006460:	f7fd fea2 	bl	80041a8 <HAL_GetTick>
 8006464:	0002      	movs	r2, r0
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0xa8a>
          {
            return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e045      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006472:	4b25      	ldr	r3, [pc, #148]	@ (8006508 <HAL_RCC_OscConfig+0xb20>)
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	2380      	movs	r3, #128	@ 0x80
 8006478:	049b      	lsls	r3, r3, #18
 800647a:	4013      	ands	r3, r2
 800647c:	d0f0      	beq.n	8006460 <HAL_RCC_OscConfig+0xa78>
 800647e:	e03d      	b.n	80064fc <HAL_RCC_OscConfig+0xb14>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006480:	4b21      	ldr	r3, [pc, #132]	@ (8006508 <HAL_RCC_OscConfig+0xb20>)
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	4b20      	ldr	r3, [pc, #128]	@ (8006508 <HAL_RCC_OscConfig+0xb20>)
 8006486:	4921      	ldr	r1, [pc, #132]	@ (800650c <HAL_RCC_OscConfig+0xb24>)
 8006488:	400a      	ands	r2, r1
 800648a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800648c:	f7fd fe8c 	bl	80041a8 <HAL_GetTick>
 8006490:	0003      	movs	r3, r0
 8006492:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006494:	e008      	b.n	80064a8 <HAL_RCC_OscConfig+0xac0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006496:	f7fd fe87 	bl	80041a8 <HAL_GetTick>
 800649a:	0002      	movs	r2, r0
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	2b02      	cmp	r3, #2
 80064a2:	d901      	bls.n	80064a8 <HAL_RCC_OscConfig+0xac0>
          {
            return HAL_TIMEOUT;
 80064a4:	2303      	movs	r3, #3
 80064a6:	e02a      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80064a8:	4b17      	ldr	r3, [pc, #92]	@ (8006508 <HAL_RCC_OscConfig+0xb20>)
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	2380      	movs	r3, #128	@ 0x80
 80064ae:	049b      	lsls	r3, r3, #18
 80064b0:	4013      	ands	r3, r2
 80064b2:	d1f0      	bne.n	8006496 <HAL_RCC_OscConfig+0xaae>
 80064b4:	e022      	b.n	80064fc <HAL_RCC_OscConfig+0xb14>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <HAL_RCC_OscConfig+0xada>
      {
        return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e01d      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80064c2:	4b11      	ldr	r3, [pc, #68]	@ (8006508 <HAL_RCC_OscConfig+0xb20>)
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	2380      	movs	r3, #128	@ 0x80
 80064cc:	025b      	lsls	r3, r3, #9
 80064ce:	401a      	ands	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d10f      	bne.n	80064f8 <HAL_RCC_OscConfig+0xb10>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	23f0      	movs	r3, #240	@ 0xf0
 80064dc:	039b      	lsls	r3, r3, #14
 80064de:	401a      	ands	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d107      	bne.n	80064f8 <HAL_RCC_OscConfig+0xb10>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80064e8:	69ba      	ldr	r2, [r7, #24]
 80064ea:	23c0      	movs	r3, #192	@ 0xc0
 80064ec:	041b      	lsls	r3, r3, #16
 80064ee:	401a      	ands	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d001      	beq.n	80064fc <HAL_RCC_OscConfig+0xb14>
        {
          return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <HAL_RCC_OscConfig+0xb16>
        }
      }
    }
  }
  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	0018      	movs	r0, r3
 8006500:	46bd      	mov	sp, r7
 8006502:	b00a      	add	sp, #40	@ 0x28
 8006504:	bdb0      	pop	{r4, r5, r7, pc}
 8006506:	46c0      	nop			@ (mov r8, r8)
 8006508:	40021000 	.word	0x40021000
 800650c:	feffffff 	.word	0xfeffffff

08006510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006510:	b5b0      	push	{r4, r5, r7, lr}
 8006512:	b084      	sub	sp, #16
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e1e2      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2201      	movs	r2, #1
 800652a:	4013      	ands	r3, r2
 800652c:	d114      	bne.n	8006558 <HAL_RCC_ClockConfig+0x48>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2202      	movs	r2, #2
 8006534:	4013      	ands	r3, r2
 8006536:	d10f      	bne.n	8006558 <HAL_RCC_ClockConfig+0x48>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2204      	movs	r2, #4
 800653e:	4013      	ands	r3, r2
 8006540:	d10a      	bne.n	8006558 <HAL_RCC_ClockConfig+0x48>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2208      	movs	r2, #8
 8006548:	4013      	ands	r3, r2
 800654a:	d105      	bne.n	8006558 <HAL_RCC_ClockConfig+0x48>
 800654c:	4a9a      	ldr	r2, [pc, #616]	@ (80067b8 <HAL_RCC_ClockConfig+0x2a8>)
 800654e:	4b9b      	ldr	r3, [pc, #620]	@ (80067bc <HAL_RCC_ClockConfig+0x2ac>)
 8006550:	0011      	movs	r1, r2
 8006552:	0018      	movs	r0, r3
 8006554:	f7fd fb5e 	bl	8003c14 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d008      	beq.n	8006570 <HAL_RCC_ClockConfig+0x60>
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b01      	cmp	r3, #1
 8006562:	d005      	beq.n	8006570 <HAL_RCC_ClockConfig+0x60>
 8006564:	4a96      	ldr	r2, [pc, #600]	@ (80067c0 <HAL_RCC_ClockConfig+0x2b0>)
 8006566:	4b95      	ldr	r3, [pc, #596]	@ (80067bc <HAL_RCC_ClockConfig+0x2ac>)
 8006568:	0011      	movs	r1, r2
 800656a:	0018      	movs	r0, r3
 800656c:	f7fd fb52 	bl	8003c14 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006570:	4b94      	ldr	r3, [pc, #592]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2201      	movs	r2, #1
 8006576:	4013      	ands	r3, r2
 8006578:	683a      	ldr	r2, [r7, #0]
 800657a:	429a      	cmp	r2, r3
 800657c:	d91e      	bls.n	80065bc <HAL_RCC_ClockConfig+0xac>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800657e:	4b91      	ldr	r3, [pc, #580]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2201      	movs	r2, #1
 8006584:	4393      	bics	r3, r2
 8006586:	0019      	movs	r1, r3
 8006588:	4b8e      	ldr	r3, [pc, #568]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 800658a:	683a      	ldr	r2, [r7, #0]
 800658c:	430a      	orrs	r2, r1
 800658e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006590:	f7fd fe0a 	bl	80041a8 <HAL_GetTick>
 8006594:	0003      	movs	r3, r0
 8006596:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006598:	e009      	b.n	80065ae <HAL_RCC_ClockConfig+0x9e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800659a:	f7fd fe05 	bl	80041a8 <HAL_GetTick>
 800659e:	0002      	movs	r2, r0
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	4a88      	ldr	r2, [pc, #544]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d901      	bls.n	80065ae <HAL_RCC_ClockConfig+0x9e>
      {
        return HAL_TIMEOUT;
 80065aa:	2303      	movs	r3, #3
 80065ac:	e19d      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065ae:	4b85      	ldr	r3, [pc, #532]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	2201      	movs	r2, #1
 80065b4:	4013      	ands	r3, r2
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d1ee      	bne.n	800659a <HAL_RCC_ClockConfig+0x8a>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2202      	movs	r2, #2
 80065c2:	4013      	ands	r3, r2
 80065c4:	d033      	beq.n	800662e <HAL_RCC_ClockConfig+0x11e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d025      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	2b80      	cmp	r3, #128	@ 0x80
 80065d4:	d021      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	2b90      	cmp	r3, #144	@ 0x90
 80065dc:	d01d      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80065e4:	d019      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2bb0      	cmp	r3, #176	@ 0xb0
 80065ec:	d015      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065f4:	d011      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	2bd0      	cmp	r3, #208	@ 0xd0
 80065fc:	d00d      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	2be0      	cmp	r3, #224	@ 0xe0
 8006604:	d009      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	2bf0      	cmp	r3, #240	@ 0xf0
 800660c:	d005      	beq.n	800661a <HAL_RCC_ClockConfig+0x10a>
 800660e:	4a6f      	ldr	r2, [pc, #444]	@ (80067cc <HAL_RCC_ClockConfig+0x2bc>)
 8006610:	4b6a      	ldr	r3, [pc, #424]	@ (80067bc <HAL_RCC_ClockConfig+0x2ac>)
 8006612:	0011      	movs	r1, r2
 8006614:	0018      	movs	r0, r3
 8006616:	f7fd fafd 	bl	8003c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800661a:	4b6d      	ldr	r3, [pc, #436]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	22f0      	movs	r2, #240	@ 0xf0
 8006620:	4393      	bics	r3, r2
 8006622:	0019      	movs	r1, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689a      	ldr	r2, [r3, #8]
 8006628:	4b69      	ldr	r3, [pc, #420]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 800662a:	430a      	orrs	r2, r1
 800662c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2201      	movs	r2, #1
 8006634:	4013      	ands	r3, r2
 8006636:	d100      	bne.n	800663a <HAL_RCC_ClockConfig+0x12a>
 8006638:	e09f      	b.n	800677a <HAL_RCC_ClockConfig+0x26a>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d011      	beq.n	8006666 <HAL_RCC_ClockConfig+0x156>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b01      	cmp	r3, #1
 8006648:	d00d      	beq.n	8006666 <HAL_RCC_ClockConfig+0x156>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b02      	cmp	r3, #2
 8006650:	d009      	beq.n	8006666 <HAL_RCC_ClockConfig+0x156>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2b03      	cmp	r3, #3
 8006658:	d005      	beq.n	8006666 <HAL_RCC_ClockConfig+0x156>
 800665a:	4a5e      	ldr	r2, [pc, #376]	@ (80067d4 <HAL_RCC_ClockConfig+0x2c4>)
 800665c:	4b57      	ldr	r3, [pc, #348]	@ (80067bc <HAL_RCC_ClockConfig+0x2ac>)
 800665e:	0011      	movs	r1, r2
 8006660:	0018      	movs	r0, r3
 8006662:	f7fd fad7 	bl	8003c14 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	2b02      	cmp	r3, #2
 800666c:	d107      	bne.n	800667e <HAL_RCC_ClockConfig+0x16e>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800666e:	4b58      	ldr	r3, [pc, #352]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 8006670:	681a      	ldr	r2, [r3, #0]
 8006672:	2380      	movs	r3, #128	@ 0x80
 8006674:	029b      	lsls	r3, r3, #10
 8006676:	4013      	ands	r3, r2
 8006678:	d120      	bne.n	80066bc <HAL_RCC_ClockConfig+0x1ac>
      {
        return HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	e135      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2b03      	cmp	r3, #3
 8006684:	d107      	bne.n	8006696 <HAL_RCC_ClockConfig+0x186>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006686:	4b52      	ldr	r3, [pc, #328]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	2380      	movs	r3, #128	@ 0x80
 800668c:	049b      	lsls	r3, r3, #18
 800668e:	4013      	ands	r3, r2
 8006690:	d114      	bne.n	80066bc <HAL_RCC_ClockConfig+0x1ac>
      {
        return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e129      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	2b01      	cmp	r3, #1
 800669c:	d106      	bne.n	80066ac <HAL_RCC_ClockConfig+0x19c>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800669e:	4b4c      	ldr	r3, [pc, #304]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	2204      	movs	r2, #4
 80066a4:	4013      	ands	r3, r2
 80066a6:	d109      	bne.n	80066bc <HAL_RCC_ClockConfig+0x1ac>
      {
        return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e11e      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80066ac:	4b48      	ldr	r3, [pc, #288]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	2380      	movs	r3, #128	@ 0x80
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4013      	ands	r3, r2
 80066b6:	d101      	bne.n	80066bc <HAL_RCC_ClockConfig+0x1ac>
      {
        return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e116      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80066bc:	4b44      	ldr	r3, [pc, #272]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	2203      	movs	r2, #3
 80066c2:	4393      	bics	r3, r2
 80066c4:	0019      	movs	r1, r3
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	4b41      	ldr	r3, [pc, #260]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 80066cc:	430a      	orrs	r2, r1
 80066ce:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066d0:	f7fd fd6a 	bl	80041a8 <HAL_GetTick>
 80066d4:	0003      	movs	r3, r0
 80066d6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d111      	bne.n	8006704 <HAL_RCC_ClockConfig+0x1f4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80066e0:	e009      	b.n	80066f6 <HAL_RCC_ClockConfig+0x1e6>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066e2:	f7fd fd61 	bl	80041a8 <HAL_GetTick>
 80066e6:	0002      	movs	r2, r0
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	4a36      	ldr	r2, [pc, #216]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_ClockConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e0f9      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80066f6:	4b36      	ldr	r3, [pc, #216]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	220c      	movs	r2, #12
 80066fc:	4013      	ands	r3, r2
 80066fe:	2b08      	cmp	r3, #8
 8006700:	d1ef      	bne.n	80066e2 <HAL_RCC_ClockConfig+0x1d2>
 8006702:	e03a      	b.n	800677a <HAL_RCC_ClockConfig+0x26a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	2b03      	cmp	r3, #3
 800670a:	d111      	bne.n	8006730 <HAL_RCC_ClockConfig+0x220>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800670c:	e009      	b.n	8006722 <HAL_RCC_ClockConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800670e:	f7fd fd4b 	bl	80041a8 <HAL_GetTick>
 8006712:	0002      	movs	r2, r0
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	4a2b      	ldr	r2, [pc, #172]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_ClockConfig+0x212>
        {
          return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e0e3      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006722:	4b2b      	ldr	r3, [pc, #172]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	220c      	movs	r2, #12
 8006728:	4013      	ands	r3, r2
 800672a:	2b0c      	cmp	r3, #12
 800672c:	d1ef      	bne.n	800670e <HAL_RCC_ClockConfig+0x1fe>
 800672e:	e024      	b.n	800677a <HAL_RCC_ClockConfig+0x26a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d11b      	bne.n	8006770 <HAL_RCC_ClockConfig+0x260>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006738:	e009      	b.n	800674e <HAL_RCC_ClockConfig+0x23e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800673a:	f7fd fd35 	bl	80041a8 <HAL_GetTick>
 800673e:	0002      	movs	r2, r0
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	4a20      	ldr	r2, [pc, #128]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d901      	bls.n	800674e <HAL_RCC_ClockConfig+0x23e>
        {
          return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e0cd      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800674e:	4b20      	ldr	r3, [pc, #128]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	220c      	movs	r2, #12
 8006754:	4013      	ands	r3, r2
 8006756:	2b04      	cmp	r3, #4
 8006758:	d1ef      	bne.n	800673a <HAL_RCC_ClockConfig+0x22a>
 800675a:	e00e      	b.n	800677a <HAL_RCC_ClockConfig+0x26a>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800675c:	f7fd fd24 	bl	80041a8 <HAL_GetTick>
 8006760:	0002      	movs	r2, r0
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	1ad3      	subs	r3, r2, r3
 8006766:	4a18      	ldr	r2, [pc, #96]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d901      	bls.n	8006770 <HAL_RCC_ClockConfig+0x260>
        {
          return HAL_TIMEOUT;
 800676c:	2303      	movs	r3, #3
 800676e:	e0bc      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006770:	4b17      	ldr	r3, [pc, #92]	@ (80067d0 <HAL_RCC_ClockConfig+0x2c0>)
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	220c      	movs	r2, #12
 8006776:	4013      	ands	r3, r2
 8006778:	d1f0      	bne.n	800675c <HAL_RCC_ClockConfig+0x24c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800677a:	4b12      	ldr	r3, [pc, #72]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2201      	movs	r2, #1
 8006780:	4013      	ands	r3, r2
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d22e      	bcs.n	80067e6 <HAL_RCC_ClockConfig+0x2d6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006788:	4b0e      	ldr	r3, [pc, #56]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2201      	movs	r2, #1
 800678e:	4393      	bics	r3, r2
 8006790:	0019      	movs	r1, r3
 8006792:	4b0c      	ldr	r3, [pc, #48]	@ (80067c4 <HAL_RCC_ClockConfig+0x2b4>)
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	430a      	orrs	r2, r1
 8006798:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800679a:	f7fd fd05 	bl	80041a8 <HAL_GetTick>
 800679e:	0003      	movs	r3, r0
 80067a0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067a2:	e019      	b.n	80067d8 <HAL_RCC_ClockConfig+0x2c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067a4:	f7fd fd00 	bl	80041a8 <HAL_GetTick>
 80067a8:	0002      	movs	r2, r0
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	1ad3      	subs	r3, r2, r3
 80067ae:	4a06      	ldr	r2, [pc, #24]	@ (80067c8 <HAL_RCC_ClockConfig+0x2b8>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d911      	bls.n	80067d8 <HAL_RCC_ClockConfig+0x2c8>
      {
        return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e098      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
 80067b8:	00000365 	.word	0x00000365
 80067bc:	0800e054 	.word	0x0800e054
 80067c0:	00000366 	.word	0x00000366
 80067c4:	40022000 	.word	0x40022000
 80067c8:	00001388 	.word	0x00001388
 80067cc:	00000382 	.word	0x00000382
 80067d0:	40021000 	.word	0x40021000
 80067d4:	00000389 	.word	0x00000389
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067d8:	4b46      	ldr	r3, [pc, #280]	@ (80068f4 <HAL_RCC_ClockConfig+0x3e4>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2201      	movs	r2, #1
 80067de:	4013      	ands	r3, r2
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d1de      	bne.n	80067a4 <HAL_RCC_ClockConfig+0x294>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2204      	movs	r2, #4
 80067ec:	4013      	ands	r3, r2
 80067ee:	d02b      	beq.n	8006848 <HAL_RCC_ClockConfig+0x338>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d01d      	beq.n	8006834 <HAL_RCC_ClockConfig+0x324>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68da      	ldr	r2, [r3, #12]
 80067fc:	2380      	movs	r3, #128	@ 0x80
 80067fe:	00db      	lsls	r3, r3, #3
 8006800:	429a      	cmp	r2, r3
 8006802:	d017      	beq.n	8006834 <HAL_RCC_ClockConfig+0x324>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68da      	ldr	r2, [r3, #12]
 8006808:	23a0      	movs	r3, #160	@ 0xa0
 800680a:	00db      	lsls	r3, r3, #3
 800680c:	429a      	cmp	r2, r3
 800680e:	d011      	beq.n	8006834 <HAL_RCC_ClockConfig+0x324>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	68da      	ldr	r2, [r3, #12]
 8006814:	23c0      	movs	r3, #192	@ 0xc0
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	429a      	cmp	r2, r3
 800681a:	d00b      	beq.n	8006834 <HAL_RCC_ClockConfig+0x324>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	23e0      	movs	r3, #224	@ 0xe0
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	429a      	cmp	r2, r3
 8006826:	d005      	beq.n	8006834 <HAL_RCC_ClockConfig+0x324>
 8006828:	4a33      	ldr	r2, [pc, #204]	@ (80068f8 <HAL_RCC_ClockConfig+0x3e8>)
 800682a:	4b34      	ldr	r3, [pc, #208]	@ (80068fc <HAL_RCC_ClockConfig+0x3ec>)
 800682c:	0011      	movs	r1, r2
 800682e:	0018      	movs	r0, r3
 8006830:	f7fd f9f0 	bl	8003c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006834:	4b32      	ldr	r3, [pc, #200]	@ (8006900 <HAL_RCC_ClockConfig+0x3f0>)
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	4a32      	ldr	r2, [pc, #200]	@ (8006904 <HAL_RCC_ClockConfig+0x3f4>)
 800683a:	4013      	ands	r3, r2
 800683c:	0019      	movs	r1, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68da      	ldr	r2, [r3, #12]
 8006842:	4b2f      	ldr	r3, [pc, #188]	@ (8006900 <HAL_RCC_ClockConfig+0x3f0>)
 8006844:	430a      	orrs	r2, r1
 8006846:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2208      	movs	r2, #8
 800684e:	4013      	ands	r3, r2
 8006850:	d02c      	beq.n	80068ac <HAL_RCC_ClockConfig+0x39c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	691b      	ldr	r3, [r3, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d01d      	beq.n	8006896 <HAL_RCC_ClockConfig+0x386>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691a      	ldr	r2, [r3, #16]
 800685e:	2380      	movs	r3, #128	@ 0x80
 8006860:	00db      	lsls	r3, r3, #3
 8006862:	429a      	cmp	r2, r3
 8006864:	d017      	beq.n	8006896 <HAL_RCC_ClockConfig+0x386>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691a      	ldr	r2, [r3, #16]
 800686a:	23a0      	movs	r3, #160	@ 0xa0
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	429a      	cmp	r2, r3
 8006870:	d011      	beq.n	8006896 <HAL_RCC_ClockConfig+0x386>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	691a      	ldr	r2, [r3, #16]
 8006876:	23c0      	movs	r3, #192	@ 0xc0
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	429a      	cmp	r2, r3
 800687c:	d00b      	beq.n	8006896 <HAL_RCC_ClockConfig+0x386>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691a      	ldr	r2, [r3, #16]
 8006882:	23e0      	movs	r3, #224	@ 0xe0
 8006884:	00db      	lsls	r3, r3, #3
 8006886:	429a      	cmp	r2, r3
 8006888:	d005      	beq.n	8006896 <HAL_RCC_ClockConfig+0x386>
 800688a:	4a1f      	ldr	r2, [pc, #124]	@ (8006908 <HAL_RCC_ClockConfig+0x3f8>)
 800688c:	4b1b      	ldr	r3, [pc, #108]	@ (80068fc <HAL_RCC_ClockConfig+0x3ec>)
 800688e:	0011      	movs	r1, r2
 8006890:	0018      	movs	r0, r3
 8006892:	f7fd f9bf 	bl	8003c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006896:	4b1a      	ldr	r3, [pc, #104]	@ (8006900 <HAL_RCC_ClockConfig+0x3f0>)
 8006898:	68db      	ldr	r3, [r3, #12]
 800689a:	4a1c      	ldr	r2, [pc, #112]	@ (800690c <HAL_RCC_ClockConfig+0x3fc>)
 800689c:	4013      	ands	r3, r2
 800689e:	0019      	movs	r1, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	00da      	lsls	r2, r3, #3
 80068a6:	4b16      	ldr	r3, [pc, #88]	@ (8006900 <HAL_RCC_ClockConfig+0x3f0>)
 80068a8:	430a      	orrs	r2, r1
 80068aa:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80068ac:	f000 f836 	bl	800691c <HAL_RCC_GetSysClockFreq>
 80068b0:	0001      	movs	r1, r0
 80068b2:	4b13      	ldr	r3, [pc, #76]	@ (8006900 <HAL_RCC_ClockConfig+0x3f0>)
 80068b4:	68db      	ldr	r3, [r3, #12]
 80068b6:	091b      	lsrs	r3, r3, #4
 80068b8:	220f      	movs	r2, #15
 80068ba:	4013      	ands	r3, r2
 80068bc:	4a14      	ldr	r2, [pc, #80]	@ (8006910 <HAL_RCC_ClockConfig+0x400>)
 80068be:	5cd3      	ldrb	r3, [r2, r3]
 80068c0:	000a      	movs	r2, r1
 80068c2:	40da      	lsrs	r2, r3
 80068c4:	4b13      	ldr	r3, [pc, #76]	@ (8006914 <HAL_RCC_ClockConfig+0x404>)
 80068c6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80068c8:	4b13      	ldr	r3, [pc, #76]	@ (8006918 <HAL_RCC_ClockConfig+0x408>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	250b      	movs	r5, #11
 80068ce:	197c      	adds	r4, r7, r5
 80068d0:	0018      	movs	r0, r3
 80068d2:	f7fd fc23 	bl	800411c <HAL_InitTick>
 80068d6:	0003      	movs	r3, r0
 80068d8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80068da:	197b      	adds	r3, r7, r5
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d002      	beq.n	80068e8 <HAL_RCC_ClockConfig+0x3d8>
  {
    return status;
 80068e2:	197b      	adds	r3, r7, r5
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	e000      	b.n	80068ea <HAL_RCC_ClockConfig+0x3da>
  }

  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	0018      	movs	r0, r3
 80068ec:	46bd      	mov	sp, r7
 80068ee:	b004      	add	sp, #16
 80068f0:	bdb0      	pop	{r4, r5, r7, pc}
 80068f2:	46c0      	nop			@ (mov r8, r8)
 80068f4:	40022000 	.word	0x40022000
 80068f8:	000003f3 	.word	0x000003f3
 80068fc:	0800e054 	.word	0x0800e054
 8006900:	40021000 	.word	0x40021000
 8006904:	fffff8ff 	.word	0xfffff8ff
 8006908:	000003fa 	.word	0x000003fa
 800690c:	ffffc7ff 	.word	0xffffc7ff
 8006910:	0800e150 	.word	0x0800e150
 8006914:	20000004 	.word	0x20000004
 8006918:	20000008 	.word	0x20000008

0800691c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b086      	sub	sp, #24
 8006920:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006922:	4b3c      	ldr	r3, [pc, #240]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	220c      	movs	r2, #12
 800692c:	4013      	ands	r3, r2
 800692e:	2b0c      	cmp	r3, #12
 8006930:	d013      	beq.n	800695a <HAL_RCC_GetSysClockFreq+0x3e>
 8006932:	d85c      	bhi.n	80069ee <HAL_RCC_GetSysClockFreq+0xd2>
 8006934:	2b04      	cmp	r3, #4
 8006936:	d002      	beq.n	800693e <HAL_RCC_GetSysClockFreq+0x22>
 8006938:	2b08      	cmp	r3, #8
 800693a:	d00b      	beq.n	8006954 <HAL_RCC_GetSysClockFreq+0x38>
 800693c:	e057      	b.n	80069ee <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800693e:	4b35      	ldr	r3, [pc, #212]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2210      	movs	r2, #16
 8006944:	4013      	ands	r3, r2
 8006946:	d002      	beq.n	800694e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006948:	4b33      	ldr	r3, [pc, #204]	@ (8006a18 <HAL_RCC_GetSysClockFreq+0xfc>)
 800694a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800694c:	e05d      	b.n	8006a0a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800694e:	4b33      	ldr	r3, [pc, #204]	@ (8006a1c <HAL_RCC_GetSysClockFreq+0x100>)
 8006950:	613b      	str	r3, [r7, #16]
      break;
 8006952:	e05a      	b.n	8006a0a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006954:	4b32      	ldr	r3, [pc, #200]	@ (8006a20 <HAL_RCC_GetSysClockFreq+0x104>)
 8006956:	613b      	str	r3, [r7, #16]
      break;
 8006958:	e057      	b.n	8006a0a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	0c9b      	lsrs	r3, r3, #18
 800695e:	220f      	movs	r2, #15
 8006960:	4013      	ands	r3, r2
 8006962:	4a30      	ldr	r2, [pc, #192]	@ (8006a24 <HAL_RCC_GetSysClockFreq+0x108>)
 8006964:	5cd3      	ldrb	r3, [r2, r3]
 8006966:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	0d9b      	lsrs	r3, r3, #22
 800696c:	2203      	movs	r2, #3
 800696e:	4013      	ands	r3, r2
 8006970:	3301      	adds	r3, #1
 8006972:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006974:	4b27      	ldr	r3, [pc, #156]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006976:	68da      	ldr	r2, [r3, #12]
 8006978:	2380      	movs	r3, #128	@ 0x80
 800697a:	025b      	lsls	r3, r3, #9
 800697c:	4013      	ands	r3, r2
 800697e:	d00f      	beq.n	80069a0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8006980:	68b9      	ldr	r1, [r7, #8]
 8006982:	000a      	movs	r2, r1
 8006984:	0152      	lsls	r2, r2, #5
 8006986:	1a52      	subs	r2, r2, r1
 8006988:	0193      	lsls	r3, r2, #6
 800698a:	1a9b      	subs	r3, r3, r2
 800698c:	00db      	lsls	r3, r3, #3
 800698e:	185b      	adds	r3, r3, r1
 8006990:	025b      	lsls	r3, r3, #9
 8006992:	6879      	ldr	r1, [r7, #4]
 8006994:	0018      	movs	r0, r3
 8006996:	f7f9 fbdd 	bl	8000154 <__udivsi3>
 800699a:	0003      	movs	r3, r0
 800699c:	617b      	str	r3, [r7, #20]
 800699e:	e023      	b.n	80069e8 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80069a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2210      	movs	r2, #16
 80069a6:	4013      	ands	r3, r2
 80069a8:	d00f      	beq.n	80069ca <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80069aa:	68b9      	ldr	r1, [r7, #8]
 80069ac:	000a      	movs	r2, r1
 80069ae:	0152      	lsls	r2, r2, #5
 80069b0:	1a52      	subs	r2, r2, r1
 80069b2:	0193      	lsls	r3, r2, #6
 80069b4:	1a9b      	subs	r3, r3, r2
 80069b6:	00db      	lsls	r3, r3, #3
 80069b8:	185b      	adds	r3, r3, r1
 80069ba:	021b      	lsls	r3, r3, #8
 80069bc:	6879      	ldr	r1, [r7, #4]
 80069be:	0018      	movs	r0, r3
 80069c0:	f7f9 fbc8 	bl	8000154 <__udivsi3>
 80069c4:	0003      	movs	r3, r0
 80069c6:	617b      	str	r3, [r7, #20]
 80069c8:	e00e      	b.n	80069e8 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80069ca:	68b9      	ldr	r1, [r7, #8]
 80069cc:	000a      	movs	r2, r1
 80069ce:	0152      	lsls	r2, r2, #5
 80069d0:	1a52      	subs	r2, r2, r1
 80069d2:	0193      	lsls	r3, r2, #6
 80069d4:	1a9b      	subs	r3, r3, r2
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	185b      	adds	r3, r3, r1
 80069da:	029b      	lsls	r3, r3, #10
 80069dc:	6879      	ldr	r1, [r7, #4]
 80069de:	0018      	movs	r0, r3
 80069e0:	f7f9 fbb8 	bl	8000154 <__udivsi3>
 80069e4:	0003      	movs	r3, r0
 80069e6:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	613b      	str	r3, [r7, #16]
      break;
 80069ec:	e00d      	b.n	8006a0a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80069ee:	4b09      	ldr	r3, [pc, #36]	@ (8006a14 <HAL_RCC_GetSysClockFreq+0xf8>)
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	0b5b      	lsrs	r3, r3, #13
 80069f4:	2207      	movs	r2, #7
 80069f6:	4013      	ands	r3, r2
 80069f8:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	3301      	adds	r3, #1
 80069fe:	2280      	movs	r2, #128	@ 0x80
 8006a00:	0212      	lsls	r2, r2, #8
 8006a02:	409a      	lsls	r2, r3
 8006a04:	0013      	movs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
      break;
 8006a08:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006a0a:	693b      	ldr	r3, [r7, #16]
}
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	b006      	add	sp, #24
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	40021000 	.word	0x40021000
 8006a18:	003d0900 	.word	0x003d0900
 8006a1c:	00f42400 	.word	0x00f42400
 8006a20:	007a1200 	.word	0x007a1200
 8006a24:	0800e168 	.word	0x0800e168

08006a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a2c:	4b02      	ldr	r3, [pc, #8]	@ (8006a38 <HAL_RCC_GetHCLKFreq+0x10>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
}
 8006a30:	0018      	movs	r0, r3
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	46c0      	nop			@ (mov r8, r8)
 8006a38:	20000004 	.word	0x20000004

08006a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006a40:	f7ff fff2 	bl	8006a28 <HAL_RCC_GetHCLKFreq>
 8006a44:	0001      	movs	r1, r0
 8006a46:	4b06      	ldr	r3, [pc, #24]	@ (8006a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	0a1b      	lsrs	r3, r3, #8
 8006a4c:	2207      	movs	r2, #7
 8006a4e:	4013      	ands	r3, r2
 8006a50:	4a04      	ldr	r2, [pc, #16]	@ (8006a64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006a52:	5cd3      	ldrb	r3, [r2, r3]
 8006a54:	40d9      	lsrs	r1, r3
 8006a56:	000b      	movs	r3, r1
}
 8006a58:	0018      	movs	r0, r3
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	46c0      	nop			@ (mov r8, r8)
 8006a60:	40021000 	.word	0x40021000
 8006a64:	0800e160 	.word	0x0800e160

08006a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006a6c:	f7ff ffdc 	bl	8006a28 <HAL_RCC_GetHCLKFreq>
 8006a70:	0001      	movs	r1, r0
 8006a72:	4b06      	ldr	r3, [pc, #24]	@ (8006a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	0adb      	lsrs	r3, r3, #11
 8006a78:	2207      	movs	r2, #7
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	4a04      	ldr	r2, [pc, #16]	@ (8006a90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a7e:	5cd3      	ldrb	r3, [r2, r3]
 8006a80:	40d9      	lsrs	r1, r3
 8006a82:	000b      	movs	r3, r1
}
 8006a84:	0018      	movs	r0, r3
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}
 8006a8a:	46c0      	nop			@ (mov r8, r8)
 8006a8c:	40021000 	.word	0x40021000
 8006a90:	0800e160 	.word	0x0800e160

08006a94 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006a9c:	2317      	movs	r3, #23
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681a      	ldr	r2, [r3, #0]
 8006aa8:	2380      	movs	r3, #128	@ 0x80
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d304      	bcc.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006ab0:	4b67      	ldr	r3, [pc, #412]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006ab2:	2166      	movs	r1, #102	@ 0x66
 8006ab4:	0018      	movs	r0, r3
 8006ab6:	f7fd f8ad 	bl	8003c14 <assert_failed>

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	2220      	movs	r2, #32
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	d100      	bne.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006ac4:	e106      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x240>
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
#endif /* LCD */
     )
  {
    /* check for RTC Parameters used to output RTCCLK */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	2220      	movs	r2, #32
 8006acc:	4013      	ands	r3, r2
 8006ace:	d02c      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d028      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	2380      	movs	r3, #128	@ 0x80
 8006ade:	025b      	lsls	r3, r3, #9
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d022      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	685a      	ldr	r2, [r3, #4]
 8006ae8:	2380      	movs	r3, #128	@ 0x80
 8006aea:	029b      	lsls	r3, r3, #10
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d01c      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	23c0      	movs	r3, #192	@ 0xc0
 8006af6:	029b      	lsls	r3, r3, #10
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d016      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	2398      	movs	r3, #152	@ 0x98
 8006b02:	035b      	lsls	r3, r3, #13
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d010      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	238c      	movs	r3, #140	@ 0x8c
 8006b0e:	039b      	lsls	r3, r3, #14
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d00a      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	23cc      	movs	r3, #204	@ 0xcc
 8006b1a:	039b      	lsls	r3, r3, #14
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d004      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x96>
 8006b20:	4b4b      	ldr	r3, [pc, #300]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006b22:	2172      	movs	r1, #114	@ 0x72
 8006b24:	0018      	movs	r0, r3
 8006b26:	f7fd f875 	bl	8003c14 <assert_failed>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b2e:	2380      	movs	r3, #128	@ 0x80
 8006b30:	055b      	lsls	r3, r3, #21
 8006b32:	4013      	ands	r3, r2
 8006b34:	d10a      	bne.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b36:	4b47      	ldr	r3, [pc, #284]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b3a:	4b46      	ldr	r3, [pc, #280]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b3c:	2180      	movs	r1, #128	@ 0x80
 8006b3e:	0549      	lsls	r1, r1, #21
 8006b40:	430a      	orrs	r2, r1
 8006b42:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006b44:	2317      	movs	r3, #23
 8006b46:	18fb      	adds	r3, r7, r3
 8006b48:	2201      	movs	r2, #1
 8006b4a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b4c:	4b42      	ldr	r3, [pc, #264]	@ (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006b4e:	681a      	ldr	r2, [r3, #0]
 8006b50:	2380      	movs	r3, #128	@ 0x80
 8006b52:	005b      	lsls	r3, r3, #1
 8006b54:	4013      	ands	r3, r2
 8006b56:	d11a      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0xfa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b58:	4b3f      	ldr	r3, [pc, #252]	@ (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006b5e:	2180      	movs	r1, #128	@ 0x80
 8006b60:	0049      	lsls	r1, r1, #1
 8006b62:	430a      	orrs	r2, r1
 8006b64:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b66:	f7fd fb1f 	bl	80041a8 <HAL_GetTick>
 8006b6a:	0003      	movs	r3, r0
 8006b6c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b6e:	e008      	b.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xee>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b70:	f7fd fb1a 	bl	80041a8 <HAL_GetTick>
 8006b74:	0002      	movs	r2, r0
 8006b76:	693b      	ldr	r3, [r7, #16]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	2b64      	cmp	r3, #100	@ 0x64
 8006b7c:	d901      	bls.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xee>
        {
          return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e1b5      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x45a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b82:	4b35      	ldr	r3, [pc, #212]	@ (8006c58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	2380      	movs	r3, #128	@ 0x80
 8006b88:	005b      	lsls	r3, r3, #1
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	d0f0      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006b8e:	4b31      	ldr	r3, [pc, #196]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	23c0      	movs	r3, #192	@ 0xc0
 8006b94:	039b      	lsls	r3, r3, #14
 8006b96:	4013      	ands	r3, r2
 8006b98:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	23c0      	movs	r3, #192	@ 0xc0
 8006ba0:	039b      	lsls	r3, r3, #14
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d013      	beq.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	23c0      	movs	r3, #192	@ 0xc0
 8006bb0:	029b      	lsls	r3, r3, #10
 8006bb2:	401a      	ands	r2, r3
 8006bb4:	23c0      	movs	r3, #192	@ 0xc0
 8006bb6:	029b      	lsls	r3, r3, #10
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d10a      	bne.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006bbc:	4b25      	ldr	r3, [pc, #148]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	2380      	movs	r3, #128	@ 0x80
 8006bc2:	029b      	lsls	r3, r3, #10
 8006bc4:	401a      	ands	r2, r3
 8006bc6:	2380      	movs	r3, #128	@ 0x80
 8006bc8:	029b      	lsls	r3, r3, #10
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d101      	bne.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	e18d      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x45a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006bd2:	4b20      	ldr	r3, [pc, #128]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006bd4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006bd6:	23c0      	movs	r3, #192	@ 0xc0
 8006bd8:	029b      	lsls	r3, r3, #10
 8006bda:	4013      	ands	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d047      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	685a      	ldr	r2, [r3, #4]
 8006be8:	23c0      	movs	r3, #192	@ 0xc0
 8006bea:	029b      	lsls	r3, r3, #10
 8006bec:	4013      	ands	r3, r2
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d03f      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	d03a      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006bfe:	4b15      	ldr	r3, [pc, #84]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c02:	4a16      	ldr	r2, [pc, #88]	@ (8006c5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006c04:	4013      	ands	r3, r2
 8006c06:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c08:	4b12      	ldr	r3, [pc, #72]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c0a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c0c:	4b11      	ldr	r3, [pc, #68]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c0e:	2180      	movs	r1, #128	@ 0x80
 8006c10:	0309      	lsls	r1, r1, #12
 8006c12:	430a      	orrs	r2, r1
 8006c14:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c16:	4b0f      	ldr	r3, [pc, #60]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c1c:	4910      	ldr	r1, [pc, #64]	@ (8006c60 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006c1e:	400a      	ands	r2, r1
 8006c20:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006c22:	4b0c      	ldr	r3, [pc, #48]	@ (8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006c28:	68fa      	ldr	r2, [r7, #12]
 8006c2a:	2380      	movs	r3, #128	@ 0x80
 8006c2c:	005b      	lsls	r3, r3, #1
 8006c2e:	4013      	ands	r3, r2
 8006c30:	d020      	beq.n	8006c74 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c32:	f7fd fab9 	bl	80041a8 <HAL_GetTick>
 8006c36:	0003      	movs	r3, r0
 8006c38:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c3a:	e015      	b.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c3c:	f7fd fab4 	bl	80041a8 <HAL_GetTick>
 8006c40:	0002      	movs	r2, r0
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	4a07      	ldr	r2, [pc, #28]	@ (8006c64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d90d      	bls.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
          {
            return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e14e      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x45a>
 8006c50:	0800e08c 	.word	0x0800e08c
 8006c54:	40021000 	.word	0x40021000
 8006c58:	40007000 	.word	0x40007000
 8006c5c:	fffcffff 	.word	0xfffcffff
 8006c60:	fff7ffff 	.word	0xfff7ffff
 8006c64:	00001388 	.word	0x00001388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006c68:	4ba3      	ldr	r3, [pc, #652]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006c6a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c6c:	2380      	movs	r3, #128	@ 0x80
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4013      	ands	r3, r2
 8006c72:	d0e3      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	2220      	movs	r2, #32
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	d01f      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	23c0      	movs	r3, #192	@ 0xc0
 8006c84:	029b      	lsls	r3, r3, #10
 8006c86:	401a      	ands	r2, r3
 8006c88:	23c0      	movs	r3, #192	@ 0xc0
 8006c8a:	029b      	lsls	r3, r3, #10
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d10c      	bne.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x216>
 8006c90:	4b99      	ldr	r3, [pc, #612]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a99      	ldr	r2, [pc, #612]	@ (8006efc <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8006c96:	4013      	ands	r3, r2
 8006c98:	0019      	movs	r1, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685a      	ldr	r2, [r3, #4]
 8006c9e:	23c0      	movs	r3, #192	@ 0xc0
 8006ca0:	039b      	lsls	r3, r3, #14
 8006ca2:	401a      	ands	r2, r3
 8006ca4:	4b94      	ldr	r3, [pc, #592]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	4b93      	ldr	r3, [pc, #588]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006cac:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	23c0      	movs	r3, #192	@ 0xc0
 8006cb4:	029b      	lsls	r3, r3, #10
 8006cb6:	401a      	ands	r2, r3
 8006cb8:	4b8f      	ldr	r3, [pc, #572]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006cbe:	2317      	movs	r3, #23
 8006cc0:	18fb      	adds	r3, r7, r3
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d105      	bne.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cc8:	4b8b      	ldr	r3, [pc, #556]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006cca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ccc:	4b8a      	ldr	r3, [pc, #552]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006cce:	498c      	ldr	r1, [pc, #560]	@ (8006f00 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8006cd0:	400a      	ands	r2, r1
 8006cd2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	4013      	ands	r3, r2
 8006cdc:	d01e      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d010      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d00c      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	689b      	ldr	r3, [r3, #8]
 8006cf2:	2b03      	cmp	r3, #3
 8006cf4:	d008      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d004      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006cfe:	4b81      	ldr	r3, [pc, #516]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006d00:	21e5      	movs	r1, #229	@ 0xe5
 8006d02:	0018      	movs	r0, r3
 8006d04:	f7fc ff86 	bl	8003c14 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006d08:	4b7b      	ldr	r3, [pc, #492]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d0c:	2203      	movs	r2, #3
 8006d0e:	4393      	bics	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	689a      	ldr	r2, [r3, #8]
 8006d16:	4b78      	ldr	r3, [pc, #480]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2202      	movs	r2, #2
 8006d22:	4013      	ands	r3, r2
 8006d24:	d01e      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d010      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	68db      	ldr	r3, [r3, #12]
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d00c      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	2b0c      	cmp	r3, #12
 8006d3c:	d008      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	2b08      	cmp	r3, #8
 8006d44:	d004      	beq.n	8006d50 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006d46:	4b6f      	ldr	r3, [pc, #444]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006d48:	21f0      	movs	r1, #240	@ 0xf0
 8006d4a:	0018      	movs	r0, r3
 8006d4c:	f7fc ff62 	bl	8003c14 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d50:	4b69      	ldr	r3, [pc, #420]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d54:	220c      	movs	r2, #12
 8006d56:	4393      	bics	r3, r2
 8006d58:	0019      	movs	r1, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	68da      	ldr	r2, [r3, #12]
 8006d5e:	4b66      	ldr	r3, [pc, #408]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006d60:	430a      	orrs	r2, r1
 8006d62:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2204      	movs	r2, #4
 8006d6a:	4013      	ands	r3, r2
 8006d6c:	d024      	beq.n	8006db8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d016      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	691a      	ldr	r2, [r3, #16]
 8006d7a:	2380      	movs	r3, #128	@ 0x80
 8006d7c:	00db      	lsls	r3, r3, #3
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d010      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	691a      	ldr	r2, [r3, #16]
 8006d86:	23c0      	movs	r3, #192	@ 0xc0
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d00a      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	691a      	ldr	r2, [r3, #16]
 8006d92:	2380      	movs	r3, #128	@ 0x80
 8006d94:	011b      	lsls	r3, r3, #4
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d004      	beq.n	8006da4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006d9a:	4b5a      	ldr	r3, [pc, #360]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006d9c:	21fa      	movs	r1, #250	@ 0xfa
 8006d9e:	0018      	movs	r0, r3
 8006da0:	f7fc ff38 	bl	8003c14 <assert_failed>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006da4:	4b54      	ldr	r3, [pc, #336]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006da8:	4a57      	ldr	r2, [pc, #348]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006daa:	4013      	ands	r3, r2
 8006dac:	0019      	movs	r1, r3
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	691a      	ldr	r2, [r3, #16]
 8006db2:	4b51      	ldr	r3, [pc, #324]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006db4:	430a      	orrs	r2, r1
 8006db6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	d020      	beq.n	8006e04 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	695b      	ldr	r3, [r3, #20]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d012      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	695a      	ldr	r2, [r3, #20]
 8006dce:	2380      	movs	r3, #128	@ 0x80
 8006dd0:	015b      	lsls	r3, r3, #5
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d00c      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	695a      	ldr	r2, [r3, #20]
 8006dda:	2380      	movs	r3, #128	@ 0x80
 8006ddc:	019b      	lsls	r3, r3, #6
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d006      	beq.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006de2:	2382      	movs	r3, #130	@ 0x82
 8006de4:	005a      	lsls	r2, r3, #1
 8006de6:	4b47      	ldr	r3, [pc, #284]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006de8:	0011      	movs	r1, r2
 8006dea:	0018      	movs	r0, r3
 8006dec:	f7fc ff12 	bl	8003c14 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006df0:	4b41      	ldr	r3, [pc, #260]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006df4:	4a45      	ldr	r2, [pc, #276]	@ (8006f0c <HAL_RCCEx_PeriphCLKConfig+0x478>)
 8006df6:	4013      	ands	r3, r2
 8006df8:	0019      	movs	r1, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	695a      	ldr	r2, [r3, #20]
 8006dfe:	4b3e      	ldr	r3, [pc, #248]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006e00:	430a      	orrs	r2, r1
 8006e02:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	2380      	movs	r3, #128	@ 0x80
 8006e0a:	005b      	lsls	r3, r3, #1
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	d021      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d013      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	699a      	ldr	r2, [r3, #24]
 8006e1c:	2380      	movs	r3, #128	@ 0x80
 8006e1e:	025b      	lsls	r3, r3, #9
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d00d      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	699a      	ldr	r2, [r3, #24]
 8006e28:	2380      	movs	r3, #128	@ 0x80
 8006e2a:	029b      	lsls	r3, r3, #10
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d007      	beq.n	8006e40 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006e30:	2310      	movs	r3, #16
 8006e32:	33ff      	adds	r3, #255	@ 0xff
 8006e34:	001a      	movs	r2, r3
 8006e36:	4b33      	ldr	r3, [pc, #204]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006e38:	0011      	movs	r1, r2
 8006e3a:	0018      	movs	r0, r3
 8006e3c:	f7fc feea 	bl	8003c14 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006e40:	4b2d      	ldr	r3, [pc, #180]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e44:	4a32      	ldr	r2, [pc, #200]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x47c>)
 8006e46:	4013      	ands	r3, r2
 8006e48:	0019      	movs	r1, r3
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699a      	ldr	r2, [r3, #24]
 8006e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006e50:	430a      	orrs	r2, r1
 8006e52:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	2240      	movs	r2, #64	@ 0x40
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	d01a      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x400>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a1a      	ldr	r2, [r3, #32]
 8006e62:	2380      	movs	r3, #128	@ 0x80
 8006e64:	04db      	lsls	r3, r3, #19
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d00a      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d006      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8006e72:	238d      	movs	r3, #141	@ 0x8d
 8006e74:	005a      	lsls	r2, r3, #1
 8006e76:	4b23      	ldr	r3, [pc, #140]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006e78:	0011      	movs	r1, r2
 8006e7a:	0018      	movs	r0, r3
 8006e7c:	f7fc feca 	bl	8003c14 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006e80:	4b1d      	ldr	r3, [pc, #116]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e84:	4a23      	ldr	r2, [pc, #140]	@ (8006f14 <HAL_RCCEx_PeriphCLKConfig+0x480>)
 8006e86:	4013      	ands	r3, r2
 8006e88:	0019      	movs	r1, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6a1a      	ldr	r2, [r3, #32]
 8006e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006e90:	430a      	orrs	r2, r1
 8006e92:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2280      	movs	r2, #128	@ 0x80
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	d026      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	69db      	ldr	r3, [r3, #28]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d018      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	69da      	ldr	r2, [r3, #28]
 8006eaa:	2380      	movs	r3, #128	@ 0x80
 8006eac:	02db      	lsls	r3, r3, #11
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d012      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	69da      	ldr	r2, [r3, #28]
 8006eb6:	2380      	movs	r3, #128	@ 0x80
 8006eb8:	031b      	lsls	r3, r3, #12
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d00c      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	69da      	ldr	r2, [r3, #28]
 8006ec2:	23c0      	movs	r3, #192	@ 0xc0
 8006ec4:	031b      	lsls	r3, r3, #12
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d006      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x444>
 8006eca:	2391      	movs	r3, #145	@ 0x91
 8006ecc:	005a      	lsls	r2, r3, #1
 8006ece:	4b0d      	ldr	r3, [pc, #52]	@ (8006f04 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8006ed0:	0011      	movs	r1, r2
 8006ed2:	0018      	movs	r0, r3
 8006ed4:	f7fc fe9e 	bl	8003c14 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006ed8:	4b07      	ldr	r3, [pc, #28]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006eda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006edc:	4a0e      	ldr	r2, [pc, #56]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	0019      	movs	r1, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	69da      	ldr	r2, [r3, #28]
 8006ee6:	4b04      	ldr	r3, [pc, #16]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	0018      	movs	r0, r3
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	b006      	add	sp, #24
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	46c0      	nop			@ (mov r8, r8)
 8006ef8:	40021000 	.word	0x40021000
 8006efc:	ffcfffff 	.word	0xffcfffff
 8006f00:	efffffff 	.word	0xefffffff
 8006f04:	0800e08c 	.word	0x0800e08c
 8006f08:	fffff3ff 	.word	0xfffff3ff
 8006f0c:	ffffcfff 	.word	0xffffcfff
 8006f10:	fffcffff 	.word	0xfffcffff
 8006f14:	fbffffff 	.word	0xfbffffff
 8006f18:	fff3ffff 	.word	0xfff3ffff

08006f1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d101      	bne.n	8006f2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	e08a      	b.n	8007044 <HAL_UART_Init+0x128>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	699b      	ldr	r3, [r3, #24]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d020      	beq.n	8006f78 <HAL_UART_Init+0x5c>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a44      	ldr	r2, [pc, #272]	@ (800704c <HAL_UART_Init+0x130>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d03c      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a42      	ldr	r2, [pc, #264]	@ (8007050 <HAL_UART_Init+0x134>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d037      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a41      	ldr	r2, [pc, #260]	@ (8007054 <HAL_UART_Init+0x138>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d032      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a3f      	ldr	r2, [pc, #252]	@ (8007058 <HAL_UART_Init+0x13c>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d02d      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a3e      	ldr	r2, [pc, #248]	@ (800705c <HAL_UART_Init+0x140>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d028      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f68:	2397      	movs	r3, #151	@ 0x97
 8006f6a:	005a      	lsls	r2, r3, #1
 8006f6c:	4b3c      	ldr	r3, [pc, #240]	@ (8007060 <HAL_UART_Init+0x144>)
 8006f6e:	0011      	movs	r1, r2
 8006f70:	0018      	movs	r0, r3
 8006f72:	f7fc fe4f 	bl	8003c14 <assert_failed>
 8006f76:	e020      	b.n	8006fba <HAL_UART_Init+0x9e>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a33      	ldr	r2, [pc, #204]	@ (800704c <HAL_UART_Init+0x130>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d01b      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a32      	ldr	r2, [pc, #200]	@ (8007050 <HAL_UART_Init+0x134>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d016      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a30      	ldr	r2, [pc, #192]	@ (8007054 <HAL_UART_Init+0x138>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d011      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a2f      	ldr	r2, [pc, #188]	@ (8007058 <HAL_UART_Init+0x13c>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d00c      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a2d      	ldr	r2, [pc, #180]	@ (800705c <HAL_UART_Init+0x140>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d007      	beq.n	8006fba <HAL_UART_Init+0x9e>
 8006faa:	2334      	movs	r3, #52	@ 0x34
 8006fac:	33ff      	adds	r3, #255	@ 0xff
 8006fae:	001a      	movs	r2, r3
 8006fb0:	4b2b      	ldr	r3, [pc, #172]	@ (8007060 <HAL_UART_Init+0x144>)
 8006fb2:	0011      	movs	r1, r2
 8006fb4:	0018      	movs	r0, r3
 8006fb6:	f7fc fe2d 	bl	8003c14 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d107      	bne.n	8006fd2 <HAL_UART_Init+0xb6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2278      	movs	r2, #120	@ 0x78
 8006fc6:	2100      	movs	r1, #0
 8006fc8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	0018      	movs	r0, r3
 8006fce:	f7fc fe99 	bl	8003d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2224      	movs	r2, #36	@ 0x24
 8006fd6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	438a      	bics	r2, r1
 8006fe6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d003      	beq.n	8006ff8 <HAL_UART_Init+0xdc>
  {
    UART_AdvFeatureConfig(huart);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	0018      	movs	r0, r3
 8006ff4:	f000 ffb8 	bl	8007f68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	f000 fc4e 	bl	800789c <UART_SetConfig>
 8007000:	0003      	movs	r3, r0
 8007002:	2b01      	cmp	r3, #1
 8007004:	d101      	bne.n	800700a <HAL_UART_Init+0xee>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e01c      	b.n	8007044 <HAL_UART_Init+0x128>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	685a      	ldr	r2, [r3, #4]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4913      	ldr	r1, [pc, #76]	@ (8007064 <HAL_UART_Init+0x148>)
 8007016:	400a      	ands	r2, r1
 8007018:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689a      	ldr	r2, [r3, #8]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	212a      	movs	r1, #42	@ 0x2a
 8007026:	438a      	bics	r2, r1
 8007028:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	2101      	movs	r1, #1
 8007036:	430a      	orrs	r2, r1
 8007038:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	0018      	movs	r0, r3
 800703e:	f001 f919 	bl	8008274 <UART_CheckIdleState>
 8007042:	0003      	movs	r3, r0
}
 8007044:	0018      	movs	r0, r3
 8007046:	46bd      	mov	sp, r7
 8007048:	b002      	add	sp, #8
 800704a:	bd80      	pop	{r7, pc}
 800704c:	40013800 	.word	0x40013800
 8007050:	40004400 	.word	0x40004400
 8007054:	40004c00 	.word	0x40004c00
 8007058:	40005000 	.word	0x40005000
 800705c:	40004800 	.word	0x40004800
 8007060:	0800e0c8 	.word	0x0800e0c8
 8007064:	ffffb7ff 	.word	0xffffb7ff

08007068 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b08a      	sub	sp, #40	@ 0x28
 800706c:	af02      	add	r7, sp, #8
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	603b      	str	r3, [r7, #0]
 8007074:	1dbb      	adds	r3, r7, #6
 8007076:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800707c:	2b20      	cmp	r3, #32
 800707e:	d000      	beq.n	8007082 <HAL_UART_Transmit+0x1a>
 8007080:	e08c      	b.n	800719c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d003      	beq.n	8007090 <HAL_UART_Transmit+0x28>
 8007088:	1dbb      	adds	r3, r7, #6
 800708a:	881b      	ldrh	r3, [r3, #0]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d101      	bne.n	8007094 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	e084      	b.n	800719e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	2380      	movs	r3, #128	@ 0x80
 800709a:	015b      	lsls	r3, r3, #5
 800709c:	429a      	cmp	r2, r3
 800709e:	d109      	bne.n	80070b4 <HAL_UART_Transmit+0x4c>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d105      	bne.n	80070b4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	2201      	movs	r2, #1
 80070ac:	4013      	ands	r3, r2
 80070ae:	d001      	beq.n	80070b4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e074      	b.n	800719e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2284      	movs	r2, #132	@ 0x84
 80070b8:	2100      	movs	r1, #0
 80070ba:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2221      	movs	r2, #33	@ 0x21
 80070c0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070c2:	f7fd f871 	bl	80041a8 <HAL_GetTick>
 80070c6:	0003      	movs	r3, r0
 80070c8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	1dba      	adds	r2, r7, #6
 80070ce:	2150      	movs	r1, #80	@ 0x50
 80070d0:	8812      	ldrh	r2, [r2, #0]
 80070d2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	1dba      	adds	r2, r7, #6
 80070d8:	2152      	movs	r1, #82	@ 0x52
 80070da:	8812      	ldrh	r2, [r2, #0]
 80070dc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	2380      	movs	r3, #128	@ 0x80
 80070e4:	015b      	lsls	r3, r3, #5
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d108      	bne.n	80070fc <HAL_UART_Transmit+0x94>
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d104      	bne.n	80070fc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80070f2:	2300      	movs	r3, #0
 80070f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	61bb      	str	r3, [r7, #24]
 80070fa:	e003      	b.n	8007104 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007100:	2300      	movs	r3, #0
 8007102:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007104:	e02f      	b.n	8007166 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007106:	697a      	ldr	r2, [r7, #20]
 8007108:	68f8      	ldr	r0, [r7, #12]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	0013      	movs	r3, r2
 8007110:	2200      	movs	r2, #0
 8007112:	2180      	movs	r1, #128	@ 0x80
 8007114:	f001 f956 	bl	80083c4 <UART_WaitOnFlagUntilTimeout>
 8007118:	1e03      	subs	r3, r0, #0
 800711a:	d004      	beq.n	8007126 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2220      	movs	r2, #32
 8007120:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e03b      	b.n	800719e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10b      	bne.n	8007144 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	001a      	movs	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	05d2      	lsls	r2, r2, #23
 8007138:	0dd2      	lsrs	r2, r2, #23
 800713a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	3302      	adds	r3, #2
 8007140:	61bb      	str	r3, [r7, #24]
 8007142:	e007      	b.n	8007154 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	781a      	ldrb	r2, [r3, #0]
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	3301      	adds	r3, #1
 8007152:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2252      	movs	r2, #82	@ 0x52
 8007158:	5a9b      	ldrh	r3, [r3, r2]
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b299      	uxth	r1, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	2252      	movs	r2, #82	@ 0x52
 8007164:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2252      	movs	r2, #82	@ 0x52
 800716a:	5a9b      	ldrh	r3, [r3, r2]
 800716c:	b29b      	uxth	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1c9      	bne.n	8007106 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007172:	697a      	ldr	r2, [r7, #20]
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	9300      	str	r3, [sp, #0]
 800717a:	0013      	movs	r3, r2
 800717c:	2200      	movs	r2, #0
 800717e:	2140      	movs	r1, #64	@ 0x40
 8007180:	f001 f920 	bl	80083c4 <UART_WaitOnFlagUntilTimeout>
 8007184:	1e03      	subs	r3, r0, #0
 8007186:	d004      	beq.n	8007192 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800718e:	2303      	movs	r3, #3
 8007190:	e005      	b.n	800719e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2220      	movs	r2, #32
 8007196:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007198:	2300      	movs	r3, #0
 800719a:	e000      	b.n	800719e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 800719c:	2302      	movs	r3, #2
  }
}
 800719e:	0018      	movs	r0, r3
 80071a0:	46bd      	mov	sp, r7
 80071a2:	b008      	add	sp, #32
 80071a4:	bd80      	pop	{r7, pc}
	...

080071a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b088      	sub	sp, #32
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	1dbb      	adds	r3, r7, #6
 80071b4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2280      	movs	r2, #128	@ 0x80
 80071ba:	589b      	ldr	r3, [r3, r2]
 80071bc:	2b20      	cmp	r3, #32
 80071be:	d14a      	bne.n	8007256 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d003      	beq.n	80071ce <HAL_UART_Receive_IT+0x26>
 80071c6:	1dbb      	adds	r3, r7, #6
 80071c8:	881b      	ldrh	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d101      	bne.n	80071d2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e042      	b.n	8007258 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	689a      	ldr	r2, [r3, #8]
 80071d6:	2380      	movs	r3, #128	@ 0x80
 80071d8:	015b      	lsls	r3, r3, #5
 80071da:	429a      	cmp	r2, r3
 80071dc:	d109      	bne.n	80071f2 <HAL_UART_Receive_IT+0x4a>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d105      	bne.n	80071f2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	2201      	movs	r2, #1
 80071ea:	4013      	ands	r3, r2
 80071ec:	d001      	beq.n	80071f2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e032      	b.n	8007258 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2200      	movs	r2, #0
 80071f6:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a18      	ldr	r2, [pc, #96]	@ (8007260 <HAL_UART_Receive_IT+0xb8>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d020      	beq.n	8007244 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	685a      	ldr	r2, [r3, #4]
 8007208:	2380      	movs	r3, #128	@ 0x80
 800720a:	041b      	lsls	r3, r3, #16
 800720c:	4013      	ands	r3, r2
 800720e:	d019      	beq.n	8007244 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007210:	f3ef 8310 	mrs	r3, PRIMASK
 8007214:	613b      	str	r3, [r7, #16]
  return(result);
 8007216:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007218:	61fb      	str	r3, [r7, #28]
 800721a:	2301      	movs	r3, #1
 800721c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f383 8810 	msr	PRIMASK, r3
}
 8007224:	46c0      	nop			@ (mov r8, r8)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2180      	movs	r1, #128	@ 0x80
 8007232:	04c9      	lsls	r1, r1, #19
 8007234:	430a      	orrs	r2, r1
 8007236:	601a      	str	r2, [r3, #0]
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	f383 8810 	msr	PRIMASK, r3
}
 8007242:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007244:	1dbb      	adds	r3, r7, #6
 8007246:	881a      	ldrh	r2, [r3, #0]
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	0018      	movs	r0, r3
 800724e:	f001 f929 	bl	80084a4 <UART_Start_Receive_IT>
 8007252:	0003      	movs	r3, r0
 8007254:	e000      	b.n	8007258 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8007256:	2302      	movs	r3, #2
  }
}
 8007258:	0018      	movs	r0, r3
 800725a:	46bd      	mov	sp, r7
 800725c:	b008      	add	sp, #32
 800725e:	bd80      	pop	{r7, pc}
 8007260:	40004800 	.word	0x40004800

08007264 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007264:	b590      	push	{r4, r7, lr}
 8007266:	b0ab      	sub	sp, #172	@ 0xac
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	69db      	ldr	r3, [r3, #28]
 8007272:	22a4      	movs	r2, #164	@ 0xa4
 8007274:	18b9      	adds	r1, r7, r2
 8007276:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	20a0      	movs	r0, #160	@ 0xa0
 8007280:	1839      	adds	r1, r7, r0
 8007282:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	219c      	movs	r1, #156	@ 0x9c
 800728c:	1879      	adds	r1, r7, r1
 800728e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007290:	0011      	movs	r1, r2
 8007292:	18bb      	adds	r3, r7, r2
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a99      	ldr	r2, [pc, #612]	@ (80074fc <HAL_UART_IRQHandler+0x298>)
 8007298:	4013      	ands	r3, r2
 800729a:	2298      	movs	r2, #152	@ 0x98
 800729c:	18bc      	adds	r4, r7, r2
 800729e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80072a0:	18bb      	adds	r3, r7, r2
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d114      	bne.n	80072d2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80072a8:	187b      	adds	r3, r7, r1
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2220      	movs	r2, #32
 80072ae:	4013      	ands	r3, r2
 80072b0:	d00f      	beq.n	80072d2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80072b2:	183b      	adds	r3, r7, r0
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2220      	movs	r2, #32
 80072b8:	4013      	ands	r3, r2
 80072ba:	d00a      	beq.n	80072d2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d100      	bne.n	80072c6 <HAL_UART_IRQHandler+0x62>
 80072c4:	e2be      	b.n	8007844 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	0010      	movs	r0, r2
 80072ce:	4798      	blx	r3
      }
      return;
 80072d0:	e2b8      	b.n	8007844 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80072d2:	2398      	movs	r3, #152	@ 0x98
 80072d4:	18fb      	adds	r3, r7, r3
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d100      	bne.n	80072de <HAL_UART_IRQHandler+0x7a>
 80072dc:	e114      	b.n	8007508 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80072de:	239c      	movs	r3, #156	@ 0x9c
 80072e0:	18fb      	adds	r3, r7, r3
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2201      	movs	r2, #1
 80072e6:	4013      	ands	r3, r2
 80072e8:	d106      	bne.n	80072f8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80072ea:	23a0      	movs	r3, #160	@ 0xa0
 80072ec:	18fb      	adds	r3, r7, r3
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a83      	ldr	r2, [pc, #524]	@ (8007500 <HAL_UART_IRQHandler+0x29c>)
 80072f2:	4013      	ands	r3, r2
 80072f4:	d100      	bne.n	80072f8 <HAL_UART_IRQHandler+0x94>
 80072f6:	e107      	b.n	8007508 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80072f8:	23a4      	movs	r3, #164	@ 0xa4
 80072fa:	18fb      	adds	r3, r7, r3
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2201      	movs	r2, #1
 8007300:	4013      	ands	r3, r2
 8007302:	d012      	beq.n	800732a <HAL_UART_IRQHandler+0xc6>
 8007304:	23a0      	movs	r3, #160	@ 0xa0
 8007306:	18fb      	adds	r3, r7, r3
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	2380      	movs	r3, #128	@ 0x80
 800730c:	005b      	lsls	r3, r3, #1
 800730e:	4013      	ands	r3, r2
 8007310:	d00b      	beq.n	800732a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2201      	movs	r2, #1
 8007318:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2284      	movs	r2, #132	@ 0x84
 800731e:	589b      	ldr	r3, [r3, r2]
 8007320:	2201      	movs	r2, #1
 8007322:	431a      	orrs	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2184      	movs	r1, #132	@ 0x84
 8007328:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800732a:	23a4      	movs	r3, #164	@ 0xa4
 800732c:	18fb      	adds	r3, r7, r3
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2202      	movs	r2, #2
 8007332:	4013      	ands	r3, r2
 8007334:	d011      	beq.n	800735a <HAL_UART_IRQHandler+0xf6>
 8007336:	239c      	movs	r3, #156	@ 0x9c
 8007338:	18fb      	adds	r3, r7, r3
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2201      	movs	r2, #1
 800733e:	4013      	ands	r3, r2
 8007340:	d00b      	beq.n	800735a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	2202      	movs	r2, #2
 8007348:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2284      	movs	r2, #132	@ 0x84
 800734e:	589b      	ldr	r3, [r3, r2]
 8007350:	2204      	movs	r2, #4
 8007352:	431a      	orrs	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2184      	movs	r1, #132	@ 0x84
 8007358:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800735a:	23a4      	movs	r3, #164	@ 0xa4
 800735c:	18fb      	adds	r3, r7, r3
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2204      	movs	r2, #4
 8007362:	4013      	ands	r3, r2
 8007364:	d011      	beq.n	800738a <HAL_UART_IRQHandler+0x126>
 8007366:	239c      	movs	r3, #156	@ 0x9c
 8007368:	18fb      	adds	r3, r7, r3
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2201      	movs	r2, #1
 800736e:	4013      	ands	r3, r2
 8007370:	d00b      	beq.n	800738a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2204      	movs	r2, #4
 8007378:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2284      	movs	r2, #132	@ 0x84
 800737e:	589b      	ldr	r3, [r3, r2]
 8007380:	2202      	movs	r2, #2
 8007382:	431a      	orrs	r2, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2184      	movs	r1, #132	@ 0x84
 8007388:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800738a:	23a4      	movs	r3, #164	@ 0xa4
 800738c:	18fb      	adds	r3, r7, r3
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2208      	movs	r2, #8
 8007392:	4013      	ands	r3, r2
 8007394:	d017      	beq.n	80073c6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007396:	23a0      	movs	r3, #160	@ 0xa0
 8007398:	18fb      	adds	r3, r7, r3
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2220      	movs	r2, #32
 800739e:	4013      	ands	r3, r2
 80073a0:	d105      	bne.n	80073ae <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80073a2:	239c      	movs	r3, #156	@ 0x9c
 80073a4:	18fb      	adds	r3, r7, r3
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2201      	movs	r2, #1
 80073aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80073ac:	d00b      	beq.n	80073c6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2208      	movs	r2, #8
 80073b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2284      	movs	r2, #132	@ 0x84
 80073ba:	589b      	ldr	r3, [r3, r2]
 80073bc:	2208      	movs	r2, #8
 80073be:	431a      	orrs	r2, r3
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2184      	movs	r1, #132	@ 0x84
 80073c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80073c6:	23a4      	movs	r3, #164	@ 0xa4
 80073c8:	18fb      	adds	r3, r7, r3
 80073ca:	681a      	ldr	r2, [r3, #0]
 80073cc:	2380      	movs	r3, #128	@ 0x80
 80073ce:	011b      	lsls	r3, r3, #4
 80073d0:	4013      	ands	r3, r2
 80073d2:	d013      	beq.n	80073fc <HAL_UART_IRQHandler+0x198>
 80073d4:	23a0      	movs	r3, #160	@ 0xa0
 80073d6:	18fb      	adds	r3, r7, r3
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	2380      	movs	r3, #128	@ 0x80
 80073dc:	04db      	lsls	r3, r3, #19
 80073de:	4013      	ands	r3, r2
 80073e0:	d00c      	beq.n	80073fc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2280      	movs	r2, #128	@ 0x80
 80073e8:	0112      	lsls	r2, r2, #4
 80073ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2284      	movs	r2, #132	@ 0x84
 80073f0:	589b      	ldr	r3, [r3, r2]
 80073f2:	2220      	movs	r2, #32
 80073f4:	431a      	orrs	r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2184      	movs	r1, #132	@ 0x84
 80073fa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2284      	movs	r2, #132	@ 0x84
 8007400:	589b      	ldr	r3, [r3, r2]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d100      	bne.n	8007408 <HAL_UART_IRQHandler+0x1a4>
 8007406:	e21f      	b.n	8007848 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007408:	23a4      	movs	r3, #164	@ 0xa4
 800740a:	18fb      	adds	r3, r7, r3
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	2220      	movs	r2, #32
 8007410:	4013      	ands	r3, r2
 8007412:	d00e      	beq.n	8007432 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007414:	23a0      	movs	r3, #160	@ 0xa0
 8007416:	18fb      	adds	r3, r7, r3
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2220      	movs	r2, #32
 800741c:	4013      	ands	r3, r2
 800741e:	d008      	beq.n	8007432 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007424:	2b00      	cmp	r3, #0
 8007426:	d004      	beq.n	8007432 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	0010      	movs	r0, r2
 8007430:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2284      	movs	r2, #132	@ 0x84
 8007436:	589b      	ldr	r3, [r3, r2]
 8007438:	2194      	movs	r1, #148	@ 0x94
 800743a:	187a      	adds	r2, r7, r1
 800743c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	2240      	movs	r2, #64	@ 0x40
 8007446:	4013      	ands	r3, r2
 8007448:	2b40      	cmp	r3, #64	@ 0x40
 800744a:	d004      	beq.n	8007456 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800744c:	187b      	adds	r3, r7, r1
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2228      	movs	r2, #40	@ 0x28
 8007452:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007454:	d047      	beq.n	80074e6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	0018      	movs	r0, r3
 800745a:	f001 f8ed 	bl	8008638 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	689b      	ldr	r3, [r3, #8]
 8007464:	2240      	movs	r2, #64	@ 0x40
 8007466:	4013      	ands	r3, r2
 8007468:	2b40      	cmp	r3, #64	@ 0x40
 800746a:	d137      	bne.n	80074dc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800746c:	f3ef 8310 	mrs	r3, PRIMASK
 8007470:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007474:	2090      	movs	r0, #144	@ 0x90
 8007476:	183a      	adds	r2, r7, r0
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	2301      	movs	r3, #1
 800747c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800747e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007480:	f383 8810 	msr	PRIMASK, r3
}
 8007484:	46c0      	nop			@ (mov r8, r8)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689a      	ldr	r2, [r3, #8]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2140      	movs	r1, #64	@ 0x40
 8007492:	438a      	bics	r2, r1
 8007494:	609a      	str	r2, [r3, #8]
 8007496:	183b      	adds	r3, r7, r0
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800749c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800749e:	f383 8810 	msr	PRIMASK, r3
}
 80074a2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d012      	beq.n	80074d2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074b0:	4a14      	ldr	r2, [pc, #80]	@ (8007504 <HAL_UART_IRQHandler+0x2a0>)
 80074b2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074b8:	0018      	movs	r0, r3
 80074ba:	f7fd ff66 	bl	800538a <HAL_DMA_Abort_IT>
 80074be:	1e03      	subs	r3, r0, #0
 80074c0:	d01a      	beq.n	80074f8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074cc:	0018      	movs	r0, r3
 80074ce:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d0:	e012      	b.n	80074f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	0018      	movs	r0, r3
 80074d6:	f000 f9cd 	bl	8007874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074da:	e00d      	b.n	80074f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	0018      	movs	r0, r3
 80074e0:	f000 f9c8 	bl	8007874 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074e4:	e008      	b.n	80074f8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	0018      	movs	r0, r3
 80074ea:	f000 f9c3 	bl	8007874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2284      	movs	r2, #132	@ 0x84
 80074f2:	2100      	movs	r1, #0
 80074f4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80074f6:	e1a7      	b.n	8007848 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f8:	46c0      	nop			@ (mov r8, r8)
    return;
 80074fa:	e1a5      	b.n	8007848 <HAL_UART_IRQHandler+0x5e4>
 80074fc:	0000080f 	.word	0x0000080f
 8007500:	04000120 	.word	0x04000120
 8007504:	08008701 	.word	0x08008701

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800750c:	2b01      	cmp	r3, #1
 800750e:	d000      	beq.n	8007512 <HAL_UART_IRQHandler+0x2ae>
 8007510:	e159      	b.n	80077c6 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007512:	23a4      	movs	r3, #164	@ 0xa4
 8007514:	18fb      	adds	r3, r7, r3
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2210      	movs	r2, #16
 800751a:	4013      	ands	r3, r2
 800751c:	d100      	bne.n	8007520 <HAL_UART_IRQHandler+0x2bc>
 800751e:	e152      	b.n	80077c6 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007520:	23a0      	movs	r3, #160	@ 0xa0
 8007522:	18fb      	adds	r3, r7, r3
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	2210      	movs	r2, #16
 8007528:	4013      	ands	r3, r2
 800752a:	d100      	bne.n	800752e <HAL_UART_IRQHandler+0x2ca>
 800752c:	e14b      	b.n	80077c6 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2210      	movs	r2, #16
 8007534:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2240      	movs	r2, #64	@ 0x40
 800753e:	4013      	ands	r3, r2
 8007540:	2b40      	cmp	r3, #64	@ 0x40
 8007542:	d000      	beq.n	8007546 <HAL_UART_IRQHandler+0x2e2>
 8007544:	e0bf      	b.n	80076c6 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	217e      	movs	r1, #126	@ 0x7e
 8007550:	187b      	adds	r3, r7, r1
 8007552:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007554:	187b      	adds	r3, r7, r1
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d100      	bne.n	800755e <HAL_UART_IRQHandler+0x2fa>
 800755c:	e095      	b.n	800768a <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2258      	movs	r2, #88	@ 0x58
 8007562:	5a9b      	ldrh	r3, [r3, r2]
 8007564:	187a      	adds	r2, r7, r1
 8007566:	8812      	ldrh	r2, [r2, #0]
 8007568:	429a      	cmp	r2, r3
 800756a:	d300      	bcc.n	800756e <HAL_UART_IRQHandler+0x30a>
 800756c:	e08d      	b.n	800768a <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	187a      	adds	r2, r7, r1
 8007572:	215a      	movs	r1, #90	@ 0x5a
 8007574:	8812      	ldrh	r2, [r2, #0]
 8007576:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2220      	movs	r2, #32
 8007582:	4013      	ands	r3, r2
 8007584:	d16f      	bne.n	8007666 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007586:	f3ef 8310 	mrs	r3, PRIMASK
 800758a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800758e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007590:	2301      	movs	r3, #1
 8007592:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007596:	f383 8810 	msr	PRIMASK, r3
}
 800759a:	46c0      	nop			@ (mov r8, r8)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	49ad      	ldr	r1, [pc, #692]	@ (800785c <HAL_UART_IRQHandler+0x5f8>)
 80075a8:	400a      	ands	r2, r1
 80075aa:	601a      	str	r2, [r3, #0]
 80075ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	f383 8810 	msr	PRIMASK, r3
}
 80075b6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075b8:	f3ef 8310 	mrs	r3, PRIMASK
 80075bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80075be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075c0:	677b      	str	r3, [r7, #116]	@ 0x74
 80075c2:	2301      	movs	r3, #1
 80075c4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075c8:	f383 8810 	msr	PRIMASK, r3
}
 80075cc:	46c0      	nop			@ (mov r8, r8)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2101      	movs	r1, #1
 80075da:	438a      	bics	r2, r1
 80075dc:	609a      	str	r2, [r3, #8]
 80075de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80075e0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075e4:	f383 8810 	msr	PRIMASK, r3
}
 80075e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ea:	f3ef 8310 	mrs	r3, PRIMASK
 80075ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80075f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075f2:	673b      	str	r3, [r7, #112]	@ 0x70
 80075f4:	2301      	movs	r3, #1
 80075f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075fa:	f383 8810 	msr	PRIMASK, r3
}
 80075fe:	46c0      	nop			@ (mov r8, r8)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	689a      	ldr	r2, [r3, #8]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2140      	movs	r1, #64	@ 0x40
 800760c:	438a      	bics	r2, r1
 800760e:	609a      	str	r2, [r3, #8]
 8007610:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007612:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007614:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007616:	f383 8810 	msr	PRIMASK, r3
}
 800761a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2280      	movs	r2, #128	@ 0x80
 8007620:	2120      	movs	r1, #32
 8007622:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800762a:	f3ef 8310 	mrs	r3, PRIMASK
 800762e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007630:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007632:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007634:	2301      	movs	r3, #1
 8007636:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007638:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800763a:	f383 8810 	msr	PRIMASK, r3
}
 800763e:	46c0      	nop			@ (mov r8, r8)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2110      	movs	r1, #16
 800764c:	438a      	bics	r2, r1
 800764e:	601a      	str	r2, [r3, #0]
 8007650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007652:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007654:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007656:	f383 8810 	msr	PRIMASK, r3
}
 800765a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007660:	0018      	movs	r0, r3
 8007662:	f7fd fe52 	bl	800530a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2202      	movs	r2, #2
 800766a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2258      	movs	r2, #88	@ 0x58
 8007670:	5a9a      	ldrh	r2, [r3, r2]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	215a      	movs	r1, #90	@ 0x5a
 8007676:	5a5b      	ldrh	r3, [r3, r1]
 8007678:	b29b      	uxth	r3, r3
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	b29a      	uxth	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	0011      	movs	r1, r2
 8007682:	0018      	movs	r0, r3
 8007684:	f000 f8fe 	bl	8007884 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007688:	e0e0      	b.n	800784c <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2258      	movs	r2, #88	@ 0x58
 800768e:	5a9b      	ldrh	r3, [r3, r2]
 8007690:	227e      	movs	r2, #126	@ 0x7e
 8007692:	18ba      	adds	r2, r7, r2
 8007694:	8812      	ldrh	r2, [r2, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d000      	beq.n	800769c <HAL_UART_IRQHandler+0x438>
 800769a:	e0d7      	b.n	800784c <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2220      	movs	r2, #32
 80076a6:	4013      	ands	r3, r2
 80076a8:	2b20      	cmp	r3, #32
 80076aa:	d000      	beq.n	80076ae <HAL_UART_IRQHandler+0x44a>
 80076ac:	e0ce      	b.n	800784c <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2202      	movs	r2, #2
 80076b2:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2258      	movs	r2, #88	@ 0x58
 80076b8:	5a9a      	ldrh	r2, [r3, r2]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	0011      	movs	r1, r2
 80076be:	0018      	movs	r0, r3
 80076c0:	f000 f8e0 	bl	8007884 <HAL_UARTEx_RxEventCallback>
      return;
 80076c4:	e0c2      	b.n	800784c <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2258      	movs	r2, #88	@ 0x58
 80076ca:	5a99      	ldrh	r1, [r3, r2]
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	225a      	movs	r2, #90	@ 0x5a
 80076d0:	5a9b      	ldrh	r3, [r3, r2]
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	208e      	movs	r0, #142	@ 0x8e
 80076d6:	183b      	adds	r3, r7, r0
 80076d8:	1a8a      	subs	r2, r1, r2
 80076da:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	225a      	movs	r2, #90	@ 0x5a
 80076e0:	5a9b      	ldrh	r3, [r3, r2]
 80076e2:	b29b      	uxth	r3, r3
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d100      	bne.n	80076ea <HAL_UART_IRQHandler+0x486>
 80076e8:	e0b2      	b.n	8007850 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 80076ea:	183b      	adds	r3, r7, r0
 80076ec:	881b      	ldrh	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d100      	bne.n	80076f4 <HAL_UART_IRQHandler+0x490>
 80076f2:	e0ad      	b.n	8007850 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076f4:	f3ef 8310 	mrs	r3, PRIMASK
 80076f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80076fa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076fc:	2488      	movs	r4, #136	@ 0x88
 80076fe:	193a      	adds	r2, r7, r4
 8007700:	6013      	str	r3, [r2, #0]
 8007702:	2301      	movs	r3, #1
 8007704:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f383 8810 	msr	PRIMASK, r3
}
 800770c:	46c0      	nop			@ (mov r8, r8)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4951      	ldr	r1, [pc, #324]	@ (8007860 <HAL_UART_IRQHandler+0x5fc>)
 800771a:	400a      	ands	r2, r1
 800771c:	601a      	str	r2, [r3, #0]
 800771e:	193b      	adds	r3, r7, r4
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f383 8810 	msr	PRIMASK, r3
}
 800772a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772c:	f3ef 8310 	mrs	r3, PRIMASK
 8007730:	61bb      	str	r3, [r7, #24]
  return(result);
 8007732:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007734:	2484      	movs	r4, #132	@ 0x84
 8007736:	193a      	adds	r2, r7, r4
 8007738:	6013      	str	r3, [r2, #0]
 800773a:	2301      	movs	r3, #1
 800773c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	f383 8810 	msr	PRIMASK, r3
}
 8007744:	46c0      	nop			@ (mov r8, r8)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	689a      	ldr	r2, [r3, #8]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	2101      	movs	r1, #1
 8007752:	438a      	bics	r2, r1
 8007754:	609a      	str	r2, [r3, #8]
 8007756:	193b      	adds	r3, r7, r4
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800775c:	6a3b      	ldr	r3, [r7, #32]
 800775e:	f383 8810 	msr	PRIMASK, r3
}
 8007762:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2280      	movs	r2, #128	@ 0x80
 8007768:	2120      	movs	r1, #32
 800776a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007778:	f3ef 8310 	mrs	r3, PRIMASK
 800777c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007780:	2480      	movs	r4, #128	@ 0x80
 8007782:	193a      	adds	r2, r7, r4
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	2301      	movs	r3, #1
 8007788:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800778a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778c:	f383 8810 	msr	PRIMASK, r3
}
 8007790:	46c0      	nop			@ (mov r8, r8)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2110      	movs	r1, #16
 800779e:	438a      	bics	r2, r1
 80077a0:	601a      	str	r2, [r3, #0]
 80077a2:	193b      	adds	r3, r7, r4
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077aa:	f383 8810 	msr	PRIMASK, r3
}
 80077ae:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2202      	movs	r2, #2
 80077b4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077b6:	183b      	adds	r3, r7, r0
 80077b8:	881a      	ldrh	r2, [r3, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	0011      	movs	r1, r2
 80077be:	0018      	movs	r0, r3
 80077c0:	f000 f860 	bl	8007884 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077c4:	e044      	b.n	8007850 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80077c6:	23a4      	movs	r3, #164	@ 0xa4
 80077c8:	18fb      	adds	r3, r7, r3
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	2380      	movs	r3, #128	@ 0x80
 80077ce:	035b      	lsls	r3, r3, #13
 80077d0:	4013      	ands	r3, r2
 80077d2:	d010      	beq.n	80077f6 <HAL_UART_IRQHandler+0x592>
 80077d4:	239c      	movs	r3, #156	@ 0x9c
 80077d6:	18fb      	adds	r3, r7, r3
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	2380      	movs	r3, #128	@ 0x80
 80077dc:	03db      	lsls	r3, r3, #15
 80077de:	4013      	ands	r3, r2
 80077e0:	d009      	beq.n	80077f6 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2280      	movs	r2, #128	@ 0x80
 80077e8:	0352      	lsls	r2, r2, #13
 80077ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	0018      	movs	r0, r3
 80077f0:	f001 f988 	bl	8008b04 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077f4:	e02f      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80077f6:	23a4      	movs	r3, #164	@ 0xa4
 80077f8:	18fb      	adds	r3, r7, r3
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2280      	movs	r2, #128	@ 0x80
 80077fe:	4013      	ands	r3, r2
 8007800:	d00f      	beq.n	8007822 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007802:	23a0      	movs	r3, #160	@ 0xa0
 8007804:	18fb      	adds	r3, r7, r3
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2280      	movs	r2, #128	@ 0x80
 800780a:	4013      	ands	r3, r2
 800780c:	d009      	beq.n	8007822 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007812:	2b00      	cmp	r3, #0
 8007814:	d01e      	beq.n	8007854 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	0010      	movs	r0, r2
 800781e:	4798      	blx	r3
    }
    return;
 8007820:	e018      	b.n	8007854 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007822:	23a4      	movs	r3, #164	@ 0xa4
 8007824:	18fb      	adds	r3, r7, r3
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2240      	movs	r2, #64	@ 0x40
 800782a:	4013      	ands	r3, r2
 800782c:	d013      	beq.n	8007856 <HAL_UART_IRQHandler+0x5f2>
 800782e:	23a0      	movs	r3, #160	@ 0xa0
 8007830:	18fb      	adds	r3, r7, r3
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2240      	movs	r2, #64	@ 0x40
 8007836:	4013      	ands	r3, r2
 8007838:	d00d      	beq.n	8007856 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	0018      	movs	r0, r3
 800783e:	f000 ff72 	bl	8008726 <UART_EndTransmit_IT>
    return;
 8007842:	e008      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
      return;
 8007844:	46c0      	nop			@ (mov r8, r8)
 8007846:	e006      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
    return;
 8007848:	46c0      	nop			@ (mov r8, r8)
 800784a:	e004      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
      return;
 800784c:	46c0      	nop			@ (mov r8, r8)
 800784e:	e002      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
      return;
 8007850:	46c0      	nop			@ (mov r8, r8)
 8007852:	e000      	b.n	8007856 <HAL_UART_IRQHandler+0x5f2>
    return;
 8007854:	46c0      	nop			@ (mov r8, r8)
  }

}
 8007856:	46bd      	mov	sp, r7
 8007858:	b02b      	add	sp, #172	@ 0xac
 800785a:	bd90      	pop	{r4, r7, pc}
 800785c:	fffffeff 	.word	0xfffffeff
 8007860:	fffffedf 	.word	0xfffffedf

08007864 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800786c:	46c0      	nop			@ (mov r8, r8)
 800786e:	46bd      	mov	sp, r7
 8007870:	b002      	add	sp, #8
 8007872:	bd80      	pop	{r7, pc}

08007874 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	b082      	sub	sp, #8
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800787c:	46c0      	nop			@ (mov r8, r8)
 800787e:	46bd      	mov	sp, r7
 8007880:	b002      	add	sp, #8
 8007882:	bd80      	pop	{r7, pc}

08007884 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	000a      	movs	r2, r1
 800788e:	1cbb      	adds	r3, r7, #2
 8007890:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007892:	46c0      	nop			@ (mov r8, r8)
 8007894:	46bd      	mov	sp, r7
 8007896:	b002      	add	sp, #8
 8007898:	bd80      	pop	{r7, pc}
	...

0800789c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800789c:	b5b0      	push	{r4, r5, r7, lr}
 800789e:	b08e      	sub	sp, #56	@ 0x38
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078a4:	231a      	movs	r3, #26
 80078a6:	2218      	movs	r2, #24
 80078a8:	189b      	adds	r3, r3, r2
 80078aa:	19db      	adds	r3, r3, r7
 80078ac:	2200      	movs	r2, #0
 80078ae:	701a      	strb	r2, [r3, #0]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	4ab9      	ldr	r2, [pc, #740]	@ (8007b9c <UART_SetConfig+0x300>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d905      	bls.n	80078c6 <UART_SetConfig+0x2a>
 80078ba:	4ab9      	ldr	r2, [pc, #740]	@ (8007ba0 <UART_SetConfig+0x304>)
 80078bc:	4bb9      	ldr	r3, [pc, #740]	@ (8007ba4 <UART_SetConfig+0x308>)
 80078be:	0011      	movs	r1, r2
 80078c0:	0018      	movs	r0, r3
 80078c2:	f7fc f9a7 	bl	8003c14 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	689a      	ldr	r2, [r3, #8]
 80078ca:	2380      	movs	r3, #128	@ 0x80
 80078cc:	055b      	lsls	r3, r3, #21
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d00f      	beq.n	80078f2 <UART_SetConfig+0x56>
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d00b      	beq.n	80078f2 <UART_SetConfig+0x56>
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	2380      	movs	r3, #128	@ 0x80
 80078e0:	015b      	lsls	r3, r3, #5
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d005      	beq.n	80078f2 <UART_SetConfig+0x56>
 80078e6:	4ab0      	ldr	r2, [pc, #704]	@ (8007ba8 <UART_SetConfig+0x30c>)
 80078e8:	4bae      	ldr	r3, [pc, #696]	@ (8007ba4 <UART_SetConfig+0x308>)
 80078ea:	0011      	movs	r1, r2
 80078ec:	0018      	movs	r0, r3
 80078ee:	f7fc f991 	bl	8003c14 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4aad      	ldr	r2, [pc, #692]	@ (8007bac <UART_SetConfig+0x310>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d111      	bne.n	8007920 <UART_SetConfig+0x84>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d039      	beq.n	8007978 <UART_SetConfig+0xdc>
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	68da      	ldr	r2, [r3, #12]
 8007908:	2380      	movs	r3, #128	@ 0x80
 800790a:	019b      	lsls	r3, r3, #6
 800790c:	429a      	cmp	r2, r3
 800790e:	d033      	beq.n	8007978 <UART_SetConfig+0xdc>
 8007910:	23bd      	movs	r3, #189	@ 0xbd
 8007912:	011a      	lsls	r2, r3, #4
 8007914:	4ba3      	ldr	r3, [pc, #652]	@ (8007ba4 <UART_SetConfig+0x308>)
 8007916:	0011      	movs	r1, r2
 8007918:	0018      	movs	r0, r3
 800791a:	f7fc f97b 	bl	8003c14 <assert_failed>
 800791e:	e02b      	b.n	8007978 <UART_SetConfig+0xdc>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	68da      	ldr	r2, [r3, #12]
 8007924:	2380      	movs	r3, #128	@ 0x80
 8007926:	015b      	lsls	r3, r3, #5
 8007928:	429a      	cmp	r2, r3
 800792a:	d015      	beq.n	8007958 <UART_SetConfig+0xbc>
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d011      	beq.n	8007958 <UART_SetConfig+0xbc>
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	68da      	ldr	r2, [r3, #12]
 8007938:	23c0      	movs	r3, #192	@ 0xc0
 800793a:	019b      	lsls	r3, r3, #6
 800793c:	429a      	cmp	r2, r3
 800793e:	d00b      	beq.n	8007958 <UART_SetConfig+0xbc>
 8007940:	69fb      	ldr	r3, [r7, #28]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	2380      	movs	r3, #128	@ 0x80
 8007946:	019b      	lsls	r3, r3, #6
 8007948:	429a      	cmp	r2, r3
 800794a:	d005      	beq.n	8007958 <UART_SetConfig+0xbc>
 800794c:	4a98      	ldr	r2, [pc, #608]	@ (8007bb0 <UART_SetConfig+0x314>)
 800794e:	4b95      	ldr	r3, [pc, #596]	@ (8007ba4 <UART_SetConfig+0x308>)
 8007950:	0011      	movs	r1, r2
 8007952:	0018      	movs	r0, r3
 8007954:	f7fc f95e 	bl	8003c14 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00b      	beq.n	8007978 <UART_SetConfig+0xdc>
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	6a1a      	ldr	r2, [r3, #32]
 8007964:	2380      	movs	r3, #128	@ 0x80
 8007966:	011b      	lsls	r3, r3, #4
 8007968:	429a      	cmp	r2, r3
 800796a:	d005      	beq.n	8007978 <UART_SetConfig+0xdc>
 800796c:	4a91      	ldr	r2, [pc, #580]	@ (8007bb4 <UART_SetConfig+0x318>)
 800796e:	4b8d      	ldr	r3, [pc, #564]	@ (8007ba4 <UART_SetConfig+0x308>)
 8007970:	0011      	movs	r1, r2
 8007972:	0018      	movs	r0, r3
 8007974:	f7fc f94e 	bl	8003c14 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d011      	beq.n	80079a4 <UART_SetConfig+0x108>
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	691a      	ldr	r2, [r3, #16]
 8007984:	2380      	movs	r3, #128	@ 0x80
 8007986:	00db      	lsls	r3, r3, #3
 8007988:	429a      	cmp	r2, r3
 800798a:	d00b      	beq.n	80079a4 <UART_SetConfig+0x108>
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	691a      	ldr	r2, [r3, #16]
 8007990:	23c0      	movs	r3, #192	@ 0xc0
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	429a      	cmp	r2, r3
 8007996:	d005      	beq.n	80079a4 <UART_SetConfig+0x108>
 8007998:	4a87      	ldr	r2, [pc, #540]	@ (8007bb8 <UART_SetConfig+0x31c>)
 800799a:	4b82      	ldr	r3, [pc, #520]	@ (8007ba4 <UART_SetConfig+0x308>)
 800799c:	0011      	movs	r1, r2
 800799e:	0018      	movs	r0, r3
 80079a0:	f7fc f938 	bl	8003c14 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	695b      	ldr	r3, [r3, #20]
 80079a8:	220c      	movs	r2, #12
 80079aa:	4393      	bics	r3, r2
 80079ac:	d103      	bne.n	80079b6 <UART_SetConfig+0x11a>
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	695b      	ldr	r3, [r3, #20]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d105      	bne.n	80079c2 <UART_SetConfig+0x126>
 80079b6:	4a81      	ldr	r2, [pc, #516]	@ (8007bbc <UART_SetConfig+0x320>)
 80079b8:	4b7a      	ldr	r3, [pc, #488]	@ (8007ba4 <UART_SetConfig+0x308>)
 80079ba:	0011      	movs	r1, r2
 80079bc:	0018      	movs	r0, r3
 80079be:	f7fc f929 	bl	8003c14 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80079c2:	69fb      	ldr	r3, [r7, #28]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d017      	beq.n	80079fa <UART_SetConfig+0x15e>
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	699a      	ldr	r2, [r3, #24]
 80079ce:	2380      	movs	r3, #128	@ 0x80
 80079d0:	005b      	lsls	r3, r3, #1
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d011      	beq.n	80079fa <UART_SetConfig+0x15e>
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	699a      	ldr	r2, [r3, #24]
 80079da:	2380      	movs	r3, #128	@ 0x80
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	429a      	cmp	r2, r3
 80079e0:	d00b      	beq.n	80079fa <UART_SetConfig+0x15e>
 80079e2:	69fb      	ldr	r3, [r7, #28]
 80079e4:	699a      	ldr	r2, [r3, #24]
 80079e6:	23c0      	movs	r3, #192	@ 0xc0
 80079e8:	009b      	lsls	r3, r3, #2
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d005      	beq.n	80079fa <UART_SetConfig+0x15e>
 80079ee:	4a74      	ldr	r2, [pc, #464]	@ (8007bc0 <UART_SetConfig+0x324>)
 80079f0:	4b6c      	ldr	r3, [pc, #432]	@ (8007ba4 <UART_SetConfig+0x308>)
 80079f2:	0011      	movs	r1, r2
 80079f4:	0018      	movs	r0, r3
 80079f6:	f7fc f90d 	bl	8003c14 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	69db      	ldr	r3, [r3, #28]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00b      	beq.n	8007a1a <UART_SetConfig+0x17e>
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	69da      	ldr	r2, [r3, #28]
 8007a06:	2380      	movs	r3, #128	@ 0x80
 8007a08:	021b      	lsls	r3, r3, #8
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d005      	beq.n	8007a1a <UART_SetConfig+0x17e>
 8007a0e:	4a6d      	ldr	r2, [pc, #436]	@ (8007bc4 <UART_SetConfig+0x328>)
 8007a10:	4b64      	ldr	r3, [pc, #400]	@ (8007ba4 <UART_SetConfig+0x308>)
 8007a12:	0011      	movs	r1, r2
 8007a14:	0018      	movs	r0, r3
 8007a16:	f7fc f8fd 	bl	8003c14 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a1a:	69fb      	ldr	r3, [r7, #28]
 8007a1c:	689a      	ldr	r2, [r3, #8]
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	431a      	orrs	r2, r3
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	695b      	ldr	r3, [r3, #20]
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	69db      	ldr	r3, [r3, #28]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a63      	ldr	r2, [pc, #396]	@ (8007bc8 <UART_SetConfig+0x32c>)
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	0019      	movs	r1, r3
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a44:	430a      	orrs	r2, r1
 8007a46:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a48:	69fb      	ldr	r3, [r7, #28]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	4a5f      	ldr	r2, [pc, #380]	@ (8007bcc <UART_SetConfig+0x330>)
 8007a50:	4013      	ands	r3, r2
 8007a52:	0019      	movs	r1, r3
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	699b      	ldr	r3, [r3, #24]
 8007a64:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a50      	ldr	r2, [pc, #320]	@ (8007bac <UART_SetConfig+0x310>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d004      	beq.n	8007a7a <UART_SetConfig+0x1de>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a70:	69fb      	ldr	r3, [r7, #28]
 8007a72:	6a1b      	ldr	r3, [r3, #32]
 8007a74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a76:	4313      	orrs	r3, r2
 8007a78:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	4a53      	ldr	r2, [pc, #332]	@ (8007bd0 <UART_SetConfig+0x334>)
 8007a82:	4013      	ands	r3, r2
 8007a84:	0019      	movs	r1, r3
 8007a86:	69fb      	ldr	r3, [r7, #28]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007a8c:	430a      	orrs	r2, r1
 8007a8e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a4f      	ldr	r2, [pc, #316]	@ (8007bd4 <UART_SetConfig+0x338>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d131      	bne.n	8007afe <UART_SetConfig+0x262>
 8007a9a:	4b4f      	ldr	r3, [pc, #316]	@ (8007bd8 <UART_SetConfig+0x33c>)
 8007a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a9e:	2203      	movs	r2, #3
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	2b03      	cmp	r3, #3
 8007aa4:	d01d      	beq.n	8007ae2 <UART_SetConfig+0x246>
 8007aa6:	d823      	bhi.n	8007af0 <UART_SetConfig+0x254>
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d00c      	beq.n	8007ac6 <UART_SetConfig+0x22a>
 8007aac:	d820      	bhi.n	8007af0 <UART_SetConfig+0x254>
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d002      	beq.n	8007ab8 <UART_SetConfig+0x21c>
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d00e      	beq.n	8007ad4 <UART_SetConfig+0x238>
 8007ab6:	e01b      	b.n	8007af0 <UART_SetConfig+0x254>
 8007ab8:	231b      	movs	r3, #27
 8007aba:	2218      	movs	r2, #24
 8007abc:	189b      	adds	r3, r3, r2
 8007abe:	19db      	adds	r3, r3, r7
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	701a      	strb	r2, [r3, #0]
 8007ac4:	e0da      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007ac6:	231b      	movs	r3, #27
 8007ac8:	2218      	movs	r2, #24
 8007aca:	189b      	adds	r3, r3, r2
 8007acc:	19db      	adds	r3, r3, r7
 8007ace:	2202      	movs	r2, #2
 8007ad0:	701a      	strb	r2, [r3, #0]
 8007ad2:	e0d3      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007ad4:	231b      	movs	r3, #27
 8007ad6:	2218      	movs	r2, #24
 8007ad8:	189b      	adds	r3, r3, r2
 8007ada:	19db      	adds	r3, r3, r7
 8007adc:	2204      	movs	r2, #4
 8007ade:	701a      	strb	r2, [r3, #0]
 8007ae0:	e0cc      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007ae2:	231b      	movs	r3, #27
 8007ae4:	2218      	movs	r2, #24
 8007ae6:	189b      	adds	r3, r3, r2
 8007ae8:	19db      	adds	r3, r3, r7
 8007aea:	2208      	movs	r2, #8
 8007aec:	701a      	strb	r2, [r3, #0]
 8007aee:	e0c5      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007af0:	231b      	movs	r3, #27
 8007af2:	2218      	movs	r2, #24
 8007af4:	189b      	adds	r3, r3, r2
 8007af6:	19db      	adds	r3, r3, r7
 8007af8:	2210      	movs	r2, #16
 8007afa:	701a      	strb	r2, [r3, #0]
 8007afc:	e0be      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a36      	ldr	r2, [pc, #216]	@ (8007bdc <UART_SetConfig+0x340>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d131      	bne.n	8007b6c <UART_SetConfig+0x2d0>
 8007b08:	4b33      	ldr	r3, [pc, #204]	@ (8007bd8 <UART_SetConfig+0x33c>)
 8007b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b0c:	220c      	movs	r2, #12
 8007b0e:	4013      	ands	r3, r2
 8007b10:	2b0c      	cmp	r3, #12
 8007b12:	d01d      	beq.n	8007b50 <UART_SetConfig+0x2b4>
 8007b14:	d823      	bhi.n	8007b5e <UART_SetConfig+0x2c2>
 8007b16:	2b08      	cmp	r3, #8
 8007b18:	d00c      	beq.n	8007b34 <UART_SetConfig+0x298>
 8007b1a:	d820      	bhi.n	8007b5e <UART_SetConfig+0x2c2>
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <UART_SetConfig+0x28a>
 8007b20:	2b04      	cmp	r3, #4
 8007b22:	d00e      	beq.n	8007b42 <UART_SetConfig+0x2a6>
 8007b24:	e01b      	b.n	8007b5e <UART_SetConfig+0x2c2>
 8007b26:	231b      	movs	r3, #27
 8007b28:	2218      	movs	r2, #24
 8007b2a:	189b      	adds	r3, r3, r2
 8007b2c:	19db      	adds	r3, r3, r7
 8007b2e:	2200      	movs	r2, #0
 8007b30:	701a      	strb	r2, [r3, #0]
 8007b32:	e0a3      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b34:	231b      	movs	r3, #27
 8007b36:	2218      	movs	r2, #24
 8007b38:	189b      	adds	r3, r3, r2
 8007b3a:	19db      	adds	r3, r3, r7
 8007b3c:	2202      	movs	r2, #2
 8007b3e:	701a      	strb	r2, [r3, #0]
 8007b40:	e09c      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b42:	231b      	movs	r3, #27
 8007b44:	2218      	movs	r2, #24
 8007b46:	189b      	adds	r3, r3, r2
 8007b48:	19db      	adds	r3, r3, r7
 8007b4a:	2204      	movs	r2, #4
 8007b4c:	701a      	strb	r2, [r3, #0]
 8007b4e:	e095      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b50:	231b      	movs	r3, #27
 8007b52:	2218      	movs	r2, #24
 8007b54:	189b      	adds	r3, r3, r2
 8007b56:	19db      	adds	r3, r3, r7
 8007b58:	2208      	movs	r2, #8
 8007b5a:	701a      	strb	r2, [r3, #0]
 8007b5c:	e08e      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b5e:	231b      	movs	r3, #27
 8007b60:	2218      	movs	r2, #24
 8007b62:	189b      	adds	r3, r3, r2
 8007b64:	19db      	adds	r3, r3, r7
 8007b66:	2210      	movs	r2, #16
 8007b68:	701a      	strb	r2, [r3, #0]
 8007b6a:	e087      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b6c:	69fb      	ldr	r3, [r7, #28]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a1b      	ldr	r2, [pc, #108]	@ (8007be0 <UART_SetConfig+0x344>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d106      	bne.n	8007b84 <UART_SetConfig+0x2e8>
 8007b76:	231b      	movs	r3, #27
 8007b78:	2218      	movs	r2, #24
 8007b7a:	189b      	adds	r3, r3, r2
 8007b7c:	19db      	adds	r3, r3, r7
 8007b7e:	2200      	movs	r2, #0
 8007b80:	701a      	strb	r2, [r3, #0]
 8007b82:	e07b      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a16      	ldr	r2, [pc, #88]	@ (8007be4 <UART_SetConfig+0x348>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d12c      	bne.n	8007be8 <UART_SetConfig+0x34c>
 8007b8e:	231b      	movs	r3, #27
 8007b90:	2218      	movs	r2, #24
 8007b92:	189b      	adds	r3, r3, r2
 8007b94:	19db      	adds	r3, r3, r7
 8007b96:	2200      	movs	r2, #0
 8007b98:	701a      	strb	r2, [r3, #0]
 8007b9a:	e06f      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007b9c:	003d0900 	.word	0x003d0900
 8007ba0:	00000bcc 	.word	0x00000bcc
 8007ba4:	0800e0c8 	.word	0x0800e0c8
 8007ba8:	00000bcd 	.word	0x00000bcd
 8007bac:	40004800 	.word	0x40004800
 8007bb0:	00000bd4 	.word	0x00000bd4
 8007bb4:	00000bd5 	.word	0x00000bd5
 8007bb8:	00000bd8 	.word	0x00000bd8
 8007bbc:	00000bd9 	.word	0x00000bd9
 8007bc0:	00000bda 	.word	0x00000bda
 8007bc4:	00000bdb 	.word	0x00000bdb
 8007bc8:	efff69f3 	.word	0xefff69f3
 8007bcc:	ffffcfff 	.word	0xffffcfff
 8007bd0:	fffff4ff 	.word	0xfffff4ff
 8007bd4:	40013800 	.word	0x40013800
 8007bd8:	40021000 	.word	0x40021000
 8007bdc:	40004400 	.word	0x40004400
 8007be0:	40004c00 	.word	0x40004c00
 8007be4:	40005000 	.word	0x40005000
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4aba      	ldr	r2, [pc, #744]	@ (8007ed8 <UART_SetConfig+0x63c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d13e      	bne.n	8007c70 <UART_SetConfig+0x3d4>
 8007bf2:	4bba      	ldr	r3, [pc, #744]	@ (8007edc <UART_SetConfig+0x640>)
 8007bf4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007bf6:	23c0      	movs	r3, #192	@ 0xc0
 8007bf8:	011b      	lsls	r3, r3, #4
 8007bfa:	4013      	ands	r3, r2
 8007bfc:	22c0      	movs	r2, #192	@ 0xc0
 8007bfe:	0112      	lsls	r2, r2, #4
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d027      	beq.n	8007c54 <UART_SetConfig+0x3b8>
 8007c04:	22c0      	movs	r2, #192	@ 0xc0
 8007c06:	0112      	lsls	r2, r2, #4
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d82a      	bhi.n	8007c62 <UART_SetConfig+0x3c6>
 8007c0c:	2280      	movs	r2, #128	@ 0x80
 8007c0e:	0112      	lsls	r2, r2, #4
 8007c10:	4293      	cmp	r3, r2
 8007c12:	d011      	beq.n	8007c38 <UART_SetConfig+0x39c>
 8007c14:	2280      	movs	r2, #128	@ 0x80
 8007c16:	0112      	lsls	r2, r2, #4
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d822      	bhi.n	8007c62 <UART_SetConfig+0x3c6>
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d004      	beq.n	8007c2a <UART_SetConfig+0x38e>
 8007c20:	2280      	movs	r2, #128	@ 0x80
 8007c22:	00d2      	lsls	r2, r2, #3
 8007c24:	4293      	cmp	r3, r2
 8007c26:	d00e      	beq.n	8007c46 <UART_SetConfig+0x3aa>
 8007c28:	e01b      	b.n	8007c62 <UART_SetConfig+0x3c6>
 8007c2a:	231b      	movs	r3, #27
 8007c2c:	2218      	movs	r2, #24
 8007c2e:	189b      	adds	r3, r3, r2
 8007c30:	19db      	adds	r3, r3, r7
 8007c32:	2200      	movs	r2, #0
 8007c34:	701a      	strb	r2, [r3, #0]
 8007c36:	e021      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007c38:	231b      	movs	r3, #27
 8007c3a:	2218      	movs	r2, #24
 8007c3c:	189b      	adds	r3, r3, r2
 8007c3e:	19db      	adds	r3, r3, r7
 8007c40:	2202      	movs	r2, #2
 8007c42:	701a      	strb	r2, [r3, #0]
 8007c44:	e01a      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007c46:	231b      	movs	r3, #27
 8007c48:	2218      	movs	r2, #24
 8007c4a:	189b      	adds	r3, r3, r2
 8007c4c:	19db      	adds	r3, r3, r7
 8007c4e:	2204      	movs	r2, #4
 8007c50:	701a      	strb	r2, [r3, #0]
 8007c52:	e013      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007c54:	231b      	movs	r3, #27
 8007c56:	2218      	movs	r2, #24
 8007c58:	189b      	adds	r3, r3, r2
 8007c5a:	19db      	adds	r3, r3, r7
 8007c5c:	2208      	movs	r2, #8
 8007c5e:	701a      	strb	r2, [r3, #0]
 8007c60:	e00c      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007c62:	231b      	movs	r3, #27
 8007c64:	2218      	movs	r2, #24
 8007c66:	189b      	adds	r3, r3, r2
 8007c68:	19db      	adds	r3, r3, r7
 8007c6a:	2210      	movs	r2, #16
 8007c6c:	701a      	strb	r2, [r3, #0]
 8007c6e:	e005      	b.n	8007c7c <UART_SetConfig+0x3e0>
 8007c70:	231b      	movs	r3, #27
 8007c72:	2218      	movs	r2, #24
 8007c74:	189b      	adds	r3, r3, r2
 8007c76:	19db      	adds	r3, r3, r7
 8007c78:	2210      	movs	r2, #16
 8007c7a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a95      	ldr	r2, [pc, #596]	@ (8007ed8 <UART_SetConfig+0x63c>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d000      	beq.n	8007c88 <UART_SetConfig+0x3ec>
 8007c86:	e084      	b.n	8007d92 <UART_SetConfig+0x4f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c88:	231b      	movs	r3, #27
 8007c8a:	2218      	movs	r2, #24
 8007c8c:	189b      	adds	r3, r3, r2
 8007c8e:	19db      	adds	r3, r3, r7
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	2b08      	cmp	r3, #8
 8007c94:	d01d      	beq.n	8007cd2 <UART_SetConfig+0x436>
 8007c96:	dc20      	bgt.n	8007cda <UART_SetConfig+0x43e>
 8007c98:	2b04      	cmp	r3, #4
 8007c9a:	d015      	beq.n	8007cc8 <UART_SetConfig+0x42c>
 8007c9c:	dc1d      	bgt.n	8007cda <UART_SetConfig+0x43e>
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d002      	beq.n	8007ca8 <UART_SetConfig+0x40c>
 8007ca2:	2b02      	cmp	r3, #2
 8007ca4:	d005      	beq.n	8007cb2 <UART_SetConfig+0x416>
 8007ca6:	e018      	b.n	8007cda <UART_SetConfig+0x43e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ca8:	f7fe fec8 	bl	8006a3c <HAL_RCC_GetPCLK1Freq>
 8007cac:	0003      	movs	r3, r0
 8007cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cb0:	e01c      	b.n	8007cec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007cb2:	4b8a      	ldr	r3, [pc, #552]	@ (8007edc <UART_SetConfig+0x640>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2210      	movs	r2, #16
 8007cb8:	4013      	ands	r3, r2
 8007cba:	d002      	beq.n	8007cc2 <UART_SetConfig+0x426>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007cbc:	4b88      	ldr	r3, [pc, #544]	@ (8007ee0 <UART_SetConfig+0x644>)
 8007cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007cc0:	e014      	b.n	8007cec <UART_SetConfig+0x450>
          pclk = (uint32_t) HSI_VALUE;
 8007cc2:	4b88      	ldr	r3, [pc, #544]	@ (8007ee4 <UART_SetConfig+0x648>)
 8007cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cc6:	e011      	b.n	8007cec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cc8:	f7fe fe28 	bl	800691c <HAL_RCC_GetSysClockFreq>
 8007ccc:	0003      	movs	r3, r0
 8007cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cd0:	e00c      	b.n	8007cec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007cd2:	2380      	movs	r3, #128	@ 0x80
 8007cd4:	021b      	lsls	r3, r3, #8
 8007cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007cd8:	e008      	b.n	8007cec <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007cde:	231a      	movs	r3, #26
 8007ce0:	2218      	movs	r2, #24
 8007ce2:	189b      	adds	r3, r3, r2
 8007ce4:	19db      	adds	r3, r3, r7
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	701a      	strb	r2, [r3, #0]
        break;
 8007cea:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d100      	bne.n	8007cf4 <UART_SetConfig+0x458>
 8007cf2:	e12a      	b.n	8007f4a <UART_SetConfig+0x6ae>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007cf4:	69fb      	ldr	r3, [r7, #28]
 8007cf6:	685a      	ldr	r2, [r3, #4]
 8007cf8:	0013      	movs	r3, r2
 8007cfa:	005b      	lsls	r3, r3, #1
 8007cfc:	189b      	adds	r3, r3, r2
 8007cfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d305      	bcc.n	8007d10 <UART_SetConfig+0x474>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007d0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d906      	bls.n	8007d1e <UART_SetConfig+0x482>
      {
        ret = HAL_ERROR;
 8007d10:	231a      	movs	r3, #26
 8007d12:	2218      	movs	r2, #24
 8007d14:	189b      	adds	r3, r3, r2
 8007d16:	19db      	adds	r3, r3, r7
 8007d18:	2201      	movs	r2, #1
 8007d1a:	701a      	strb	r2, [r3, #0]
 8007d1c:	e115      	b.n	8007f4a <UART_SetConfig+0x6ae>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d20:	613b      	str	r3, [r7, #16]
 8007d22:	2300      	movs	r3, #0
 8007d24:	617b      	str	r3, [r7, #20]
 8007d26:	6939      	ldr	r1, [r7, #16]
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	000b      	movs	r3, r1
 8007d2c:	0e1b      	lsrs	r3, r3, #24
 8007d2e:	0010      	movs	r0, r2
 8007d30:	0205      	lsls	r5, r0, #8
 8007d32:	431d      	orrs	r5, r3
 8007d34:	000b      	movs	r3, r1
 8007d36:	021c      	lsls	r4, r3, #8
 8007d38:	69fb      	ldr	r3, [r7, #28]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	085b      	lsrs	r3, r3, #1
 8007d3e:	60bb      	str	r3, [r7, #8]
 8007d40:	2300      	movs	r3, #0
 8007d42:	60fb      	str	r3, [r7, #12]
 8007d44:	68b8      	ldr	r0, [r7, #8]
 8007d46:	68f9      	ldr	r1, [r7, #12]
 8007d48:	1900      	adds	r0, r0, r4
 8007d4a:	4169      	adcs	r1, r5
 8007d4c:	69fb      	ldr	r3, [r7, #28]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	603b      	str	r3, [r7, #0]
 8007d52:	2300      	movs	r3, #0
 8007d54:	607b      	str	r3, [r7, #4]
 8007d56:	683a      	ldr	r2, [r7, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f7f8 fbaf 	bl	80004bc <__aeabi_uldivmod>
 8007d5e:	0002      	movs	r2, r0
 8007d60:	000b      	movs	r3, r1
 8007d62:	0013      	movs	r3, r2
 8007d64:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d68:	23c0      	movs	r3, #192	@ 0xc0
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d309      	bcc.n	8007d84 <UART_SetConfig+0x4e8>
 8007d70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d72:	2380      	movs	r3, #128	@ 0x80
 8007d74:	035b      	lsls	r3, r3, #13
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d204      	bcs.n	8007d84 <UART_SetConfig+0x4e8>
        {
          huart->Instance->BRR = usartdiv;
 8007d7a:	69fb      	ldr	r3, [r7, #28]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d80:	60da      	str	r2, [r3, #12]
 8007d82:	e0e2      	b.n	8007f4a <UART_SetConfig+0x6ae>
        }
        else
        {
          ret = HAL_ERROR;
 8007d84:	231a      	movs	r3, #26
 8007d86:	2218      	movs	r2, #24
 8007d88:	189b      	adds	r3, r3, r2
 8007d8a:	19db      	adds	r3, r3, r7
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	701a      	strb	r2, [r3, #0]
 8007d90:	e0db      	b.n	8007f4a <UART_SetConfig+0x6ae>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	69da      	ldr	r2, [r3, #28]
 8007d96:	2380      	movs	r3, #128	@ 0x80
 8007d98:	021b      	lsls	r3, r3, #8
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d000      	beq.n	8007da0 <UART_SetConfig+0x504>
 8007d9e:	e070      	b.n	8007e82 <UART_SetConfig+0x5e6>
  {
    switch (clocksource)
 8007da0:	231b      	movs	r3, #27
 8007da2:	2218      	movs	r2, #24
 8007da4:	189b      	adds	r3, r3, r2
 8007da6:	19db      	adds	r3, r3, r7
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	2b08      	cmp	r3, #8
 8007dac:	d822      	bhi.n	8007df4 <UART_SetConfig+0x558>
 8007dae:	009a      	lsls	r2, r3, #2
 8007db0:	4b4d      	ldr	r3, [pc, #308]	@ (8007ee8 <UART_SetConfig+0x64c>)
 8007db2:	18d3      	adds	r3, r2, r3
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007db8:	f7fe fe40 	bl	8006a3c <HAL_RCC_GetPCLK1Freq>
 8007dbc:	0003      	movs	r3, r0
 8007dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007dc0:	e021      	b.n	8007e06 <UART_SetConfig+0x56a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007dc2:	f7fe fe51 	bl	8006a68 <HAL_RCC_GetPCLK2Freq>
 8007dc6:	0003      	movs	r3, r0
 8007dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007dca:	e01c      	b.n	8007e06 <UART_SetConfig+0x56a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007dcc:	4b43      	ldr	r3, [pc, #268]	@ (8007edc <UART_SetConfig+0x640>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2210      	movs	r2, #16
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	d002      	beq.n	8007ddc <UART_SetConfig+0x540>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007dd6:	4b42      	ldr	r3, [pc, #264]	@ (8007ee0 <UART_SetConfig+0x644>)
 8007dd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007dda:	e014      	b.n	8007e06 <UART_SetConfig+0x56a>
          pclk = (uint32_t) HSI_VALUE;
 8007ddc:	4b41      	ldr	r3, [pc, #260]	@ (8007ee4 <UART_SetConfig+0x648>)
 8007dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007de0:	e011      	b.n	8007e06 <UART_SetConfig+0x56a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007de2:	f7fe fd9b 	bl	800691c <HAL_RCC_GetSysClockFreq>
 8007de6:	0003      	movs	r3, r0
 8007de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007dea:	e00c      	b.n	8007e06 <UART_SetConfig+0x56a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dec:	2380      	movs	r3, #128	@ 0x80
 8007dee:	021b      	lsls	r3, r3, #8
 8007df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007df2:	e008      	b.n	8007e06 <UART_SetConfig+0x56a>
      default:
        pclk = 0U;
 8007df4:	2300      	movs	r3, #0
 8007df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007df8:	231a      	movs	r3, #26
 8007dfa:	2218      	movs	r2, #24
 8007dfc:	189b      	adds	r3, r3, r2
 8007dfe:	19db      	adds	r3, r3, r7
 8007e00:	2201      	movs	r2, #1
 8007e02:	701a      	strb	r2, [r3, #0]
        break;
 8007e04:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d100      	bne.n	8007e0e <UART_SetConfig+0x572>
 8007e0c:	e09d      	b.n	8007f4a <UART_SetConfig+0x6ae>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e10:	005a      	lsls	r2, r3, #1
 8007e12:	69fb      	ldr	r3, [r7, #28]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	085b      	lsrs	r3, r3, #1
 8007e18:	18d2      	adds	r2, r2, r3
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	0019      	movs	r1, r3
 8007e20:	0010      	movs	r0, r2
 8007e22:	f7f8 f997 	bl	8000154 <__udivsi3>
 8007e26:	0003      	movs	r3, r0
 8007e28:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2c:	2b0f      	cmp	r3, #15
 8007e2e:	d921      	bls.n	8007e74 <UART_SetConfig+0x5d8>
 8007e30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e32:	2380      	movs	r3, #128	@ 0x80
 8007e34:	025b      	lsls	r3, r3, #9
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d21c      	bcs.n	8007e74 <UART_SetConfig+0x5d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	200e      	movs	r0, #14
 8007e40:	2418      	movs	r4, #24
 8007e42:	1903      	adds	r3, r0, r4
 8007e44:	19db      	adds	r3, r3, r7
 8007e46:	210f      	movs	r1, #15
 8007e48:	438a      	bics	r2, r1
 8007e4a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e4e:	085b      	lsrs	r3, r3, #1
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2207      	movs	r2, #7
 8007e54:	4013      	ands	r3, r2
 8007e56:	b299      	uxth	r1, r3
 8007e58:	1903      	adds	r3, r0, r4
 8007e5a:	19db      	adds	r3, r3, r7
 8007e5c:	1902      	adds	r2, r0, r4
 8007e5e:	19d2      	adds	r2, r2, r7
 8007e60:	8812      	ldrh	r2, [r2, #0]
 8007e62:	430a      	orrs	r2, r1
 8007e64:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	1902      	adds	r2, r0, r4
 8007e6c:	19d2      	adds	r2, r2, r7
 8007e6e:	8812      	ldrh	r2, [r2, #0]
 8007e70:	60da      	str	r2, [r3, #12]
 8007e72:	e06a      	b.n	8007f4a <UART_SetConfig+0x6ae>
      }
      else
      {
        ret = HAL_ERROR;
 8007e74:	231a      	movs	r3, #26
 8007e76:	2218      	movs	r2, #24
 8007e78:	189b      	adds	r3, r3, r2
 8007e7a:	19db      	adds	r3, r3, r7
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	701a      	strb	r2, [r3, #0]
 8007e80:	e063      	b.n	8007f4a <UART_SetConfig+0x6ae>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007e82:	231b      	movs	r3, #27
 8007e84:	2218      	movs	r2, #24
 8007e86:	189b      	adds	r3, r3, r2
 8007e88:	19db      	adds	r3, r3, r7
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	2b08      	cmp	r3, #8
 8007e8e:	d82f      	bhi.n	8007ef0 <UART_SetConfig+0x654>
 8007e90:	009a      	lsls	r2, r3, #2
 8007e92:	4b16      	ldr	r3, [pc, #88]	@ (8007eec <UART_SetConfig+0x650>)
 8007e94:	18d3      	adds	r3, r2, r3
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e9a:	f7fe fdcf 	bl	8006a3c <HAL_RCC_GetPCLK1Freq>
 8007e9e:	0003      	movs	r3, r0
 8007ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ea2:	e02e      	b.n	8007f02 <UART_SetConfig+0x666>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ea4:	f7fe fde0 	bl	8006a68 <HAL_RCC_GetPCLK2Freq>
 8007ea8:	0003      	movs	r3, r0
 8007eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007eac:	e029      	b.n	8007f02 <UART_SetConfig+0x666>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007eae:	4b0b      	ldr	r3, [pc, #44]	@ (8007edc <UART_SetConfig+0x640>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	4013      	ands	r3, r2
 8007eb6:	d002      	beq.n	8007ebe <UART_SetConfig+0x622>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007eb8:	4b09      	ldr	r3, [pc, #36]	@ (8007ee0 <UART_SetConfig+0x644>)
 8007eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007ebc:	e021      	b.n	8007f02 <UART_SetConfig+0x666>
          pclk = (uint32_t) HSI_VALUE;
 8007ebe:	4b09      	ldr	r3, [pc, #36]	@ (8007ee4 <UART_SetConfig+0x648>)
 8007ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ec2:	e01e      	b.n	8007f02 <UART_SetConfig+0x666>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007ec4:	f7fe fd2a 	bl	800691c <HAL_RCC_GetSysClockFreq>
 8007ec8:	0003      	movs	r3, r0
 8007eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ecc:	e019      	b.n	8007f02 <UART_SetConfig+0x666>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ece:	2380      	movs	r3, #128	@ 0x80
 8007ed0:	021b      	lsls	r3, r3, #8
 8007ed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007ed4:	e015      	b.n	8007f02 <UART_SetConfig+0x666>
 8007ed6:	46c0      	nop			@ (mov r8, r8)
 8007ed8:	40004800 	.word	0x40004800
 8007edc:	40021000 	.word	0x40021000
 8007ee0:	003d0900 	.word	0x003d0900
 8007ee4:	00f42400 	.word	0x00f42400
 8007ee8:	0800e174 	.word	0x0800e174
 8007eec:	0800e198 	.word	0x0800e198
      default:
        pclk = 0U;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007ef4:	231a      	movs	r3, #26
 8007ef6:	2218      	movs	r2, #24
 8007ef8:	189b      	adds	r3, r3, r2
 8007efa:	19db      	adds	r3, r3, r7
 8007efc:	2201      	movs	r2, #1
 8007efe:	701a      	strb	r2, [r3, #0]
        break;
 8007f00:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8007f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d020      	beq.n	8007f4a <UART_SetConfig+0x6ae>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	085a      	lsrs	r2, r3, #1
 8007f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f10:	18d2      	adds	r2, r2, r3
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	0019      	movs	r1, r3
 8007f18:	0010      	movs	r0, r2
 8007f1a:	f7f8 f91b 	bl	8000154 <__udivsi3>
 8007f1e:	0003      	movs	r3, r0
 8007f20:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f24:	2b0f      	cmp	r3, #15
 8007f26:	d90a      	bls.n	8007f3e <UART_SetConfig+0x6a2>
 8007f28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f2a:	2380      	movs	r3, #128	@ 0x80
 8007f2c:	025b      	lsls	r3, r3, #9
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d205      	bcs.n	8007f3e <UART_SetConfig+0x6a2>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f34:	b29a      	uxth	r2, r3
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	60da      	str	r2, [r3, #12]
 8007f3c:	e005      	b.n	8007f4a <UART_SetConfig+0x6ae>
      }
      else
      {
        ret = HAL_ERROR;
 8007f3e:	231a      	movs	r3, #26
 8007f40:	2218      	movs	r2, #24
 8007f42:	189b      	adds	r3, r3, r2
 8007f44:	19db      	adds	r3, r3, r7
 8007f46:	2201      	movs	r2, #1
 8007f48:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	2200      	movs	r2, #0
 8007f54:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007f56:	231a      	movs	r3, #26
 8007f58:	2218      	movs	r2, #24
 8007f5a:	189b      	adds	r3, r3, r2
 8007f5c:	19db      	adds	r3, r3, r7
 8007f5e:	781b      	ldrb	r3, [r3, #0]
}
 8007f60:	0018      	movs	r0, r3
 8007f62:	46bd      	mov	sp, r7
 8007f64:	b00e      	add	sp, #56	@ 0x38
 8007f66:	bdb0      	pop	{r4, r5, r7, pc}

08007f68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f74:	2bff      	cmp	r3, #255	@ 0xff
 8007f76:	d905      	bls.n	8007f84 <UART_AdvFeatureConfig+0x1c>
 8007f78:	4aa7      	ldr	r2, [pc, #668]	@ (8008218 <UART_AdvFeatureConfig+0x2b0>)
 8007f7a:	4ba8      	ldr	r3, [pc, #672]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 8007f7c:	0011      	movs	r1, r2
 8007f7e:	0018      	movs	r0, r3
 8007f80:	f7fb fe48 	bl	8003c14 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f88:	2208      	movs	r2, #8
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	d01b      	beq.n	8007fc6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d00b      	beq.n	8007fae <UART_AdvFeatureConfig+0x46>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f9a:	2380      	movs	r3, #128	@ 0x80
 8007f9c:	021b      	lsls	r3, r3, #8
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d005      	beq.n	8007fae <UART_AdvFeatureConfig+0x46>
 8007fa2:	4a9f      	ldr	r2, [pc, #636]	@ (8008220 <UART_AdvFeatureConfig+0x2b8>)
 8007fa4:	4b9d      	ldr	r3, [pc, #628]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 8007fa6:	0011      	movs	r1, r2
 8007fa8:	0018      	movs	r0, r3
 8007faa:	f7fb fe33 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	4a9b      	ldr	r2, [pc, #620]	@ (8008224 <UART_AdvFeatureConfig+0x2bc>)
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	0019      	movs	r1, r3
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fca:	2201      	movs	r2, #1
 8007fcc:	4013      	ands	r3, r2
 8007fce:	d01b      	beq.n	8008008 <UART_AdvFeatureConfig+0xa0>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d00b      	beq.n	8007ff0 <UART_AdvFeatureConfig+0x88>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007fdc:	2380      	movs	r3, #128	@ 0x80
 8007fde:	029b      	lsls	r3, r3, #10
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d005      	beq.n	8007ff0 <UART_AdvFeatureConfig+0x88>
 8007fe4:	4a90      	ldr	r2, [pc, #576]	@ (8008228 <UART_AdvFeatureConfig+0x2c0>)
 8007fe6:	4b8d      	ldr	r3, [pc, #564]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 8007fe8:	0011      	movs	r1, r2
 8007fea:	0018      	movs	r0, r3
 8007fec:	f7fb fe12 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	4a8d      	ldr	r2, [pc, #564]	@ (800822c <UART_AdvFeatureConfig+0x2c4>)
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	0019      	movs	r1, r3
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	430a      	orrs	r2, r1
 8008006:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800c:	2202      	movs	r2, #2
 800800e:	4013      	ands	r3, r2
 8008010:	d01b      	beq.n	800804a <UART_AdvFeatureConfig+0xe2>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <UART_AdvFeatureConfig+0xca>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800801e:	2380      	movs	r3, #128	@ 0x80
 8008020:	025b      	lsls	r3, r3, #9
 8008022:	429a      	cmp	r2, r3
 8008024:	d005      	beq.n	8008032 <UART_AdvFeatureConfig+0xca>
 8008026:	4a82      	ldr	r2, [pc, #520]	@ (8008230 <UART_AdvFeatureConfig+0x2c8>)
 8008028:	4b7c      	ldr	r3, [pc, #496]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 800802a:	0011      	movs	r1, r2
 800802c:	0018      	movs	r0, r3
 800802e:	f7fb fdf1 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	685b      	ldr	r3, [r3, #4]
 8008038:	4a7e      	ldr	r2, [pc, #504]	@ (8008234 <UART_AdvFeatureConfig+0x2cc>)
 800803a:	4013      	ands	r3, r2
 800803c:	0019      	movs	r1, r3
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	430a      	orrs	r2, r1
 8008048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804e:	2204      	movs	r2, #4
 8008050:	4013      	ands	r3, r2
 8008052:	d01b      	beq.n	800808c <UART_AdvFeatureConfig+0x124>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00b      	beq.n	8008074 <UART_AdvFeatureConfig+0x10c>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008060:	2380      	movs	r3, #128	@ 0x80
 8008062:	02db      	lsls	r3, r3, #11
 8008064:	429a      	cmp	r2, r3
 8008066:	d005      	beq.n	8008074 <UART_AdvFeatureConfig+0x10c>
 8008068:	4a73      	ldr	r2, [pc, #460]	@ (8008238 <UART_AdvFeatureConfig+0x2d0>)
 800806a:	4b6c      	ldr	r3, [pc, #432]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 800806c:	0011      	movs	r1, r2
 800806e:	0018      	movs	r0, r3
 8008070:	f7fb fdd0 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	4a70      	ldr	r2, [pc, #448]	@ (800823c <UART_AdvFeatureConfig+0x2d4>)
 800807c:	4013      	ands	r3, r2
 800807e:	0019      	movs	r1, r3
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008090:	2210      	movs	r2, #16
 8008092:	4013      	ands	r3, r2
 8008094:	d01b      	beq.n	80080ce <UART_AdvFeatureConfig+0x166>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800809a:	2b00      	cmp	r3, #0
 800809c:	d00b      	beq.n	80080b6 <UART_AdvFeatureConfig+0x14e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080a2:	2380      	movs	r3, #128	@ 0x80
 80080a4:	015b      	lsls	r3, r3, #5
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d005      	beq.n	80080b6 <UART_AdvFeatureConfig+0x14e>
 80080aa:	4a65      	ldr	r2, [pc, #404]	@ (8008240 <UART_AdvFeatureConfig+0x2d8>)
 80080ac:	4b5b      	ldr	r3, [pc, #364]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 80080ae:	0011      	movs	r1, r2
 80080b0:	0018      	movs	r0, r3
 80080b2:	f7fb fdaf 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	4a61      	ldr	r2, [pc, #388]	@ (8008244 <UART_AdvFeatureConfig+0x2dc>)
 80080be:	4013      	ands	r3, r2
 80080c0:	0019      	movs	r1, r3
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	430a      	orrs	r2, r1
 80080cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080d2:	2220      	movs	r2, #32
 80080d4:	4013      	ands	r3, r2
 80080d6:	d01b      	beq.n	8008110 <UART_AdvFeatureConfig+0x1a8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00b      	beq.n	80080f8 <UART_AdvFeatureConfig+0x190>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080e4:	2380      	movs	r3, #128	@ 0x80
 80080e6:	019b      	lsls	r3, r3, #6
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d005      	beq.n	80080f8 <UART_AdvFeatureConfig+0x190>
 80080ec:	4a56      	ldr	r2, [pc, #344]	@ (8008248 <UART_AdvFeatureConfig+0x2e0>)
 80080ee:	4b4b      	ldr	r3, [pc, #300]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 80080f0:	0011      	movs	r1, r2
 80080f2:	0018      	movs	r0, r3
 80080f4:	f7fb fd8e 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	4a53      	ldr	r2, [pc, #332]	@ (800824c <UART_AdvFeatureConfig+0x2e4>)
 8008100:	4013      	ands	r3, r2
 8008102:	0019      	movs	r1, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	430a      	orrs	r2, r1
 800810e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008114:	2240      	movs	r2, #64	@ 0x40
 8008116:	4013      	ands	r3, r2
 8008118:	d059      	beq.n	80081ce <UART_AdvFeatureConfig+0x266>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	4a4c      	ldr	r2, [pc, #304]	@ (8008250 <UART_AdvFeatureConfig+0x2e8>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d00a      	beq.n	800813a <UART_AdvFeatureConfig+0x1d2>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4a4a      	ldr	r2, [pc, #296]	@ (8008254 <UART_AdvFeatureConfig+0x2ec>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d005      	beq.n	800813a <UART_AdvFeatureConfig+0x1d2>
 800812e:	4a4a      	ldr	r2, [pc, #296]	@ (8008258 <UART_AdvFeatureConfig+0x2f0>)
 8008130:	4b3a      	ldr	r3, [pc, #232]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 8008132:	0011      	movs	r1, r2
 8008134:	0018      	movs	r0, r3
 8008136:	f7fb fd6d 	bl	8003c14 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00b      	beq.n	800815a <UART_AdvFeatureConfig+0x1f2>
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008146:	2380      	movs	r3, #128	@ 0x80
 8008148:	035b      	lsls	r3, r3, #13
 800814a:	429a      	cmp	r2, r3
 800814c:	d005      	beq.n	800815a <UART_AdvFeatureConfig+0x1f2>
 800814e:	4a43      	ldr	r2, [pc, #268]	@ (800825c <UART_AdvFeatureConfig+0x2f4>)
 8008150:	4b32      	ldr	r3, [pc, #200]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 8008152:	0011      	movs	r1, r2
 8008154:	0018      	movs	r0, r3
 8008156:	f7fb fd5d 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	4a3f      	ldr	r2, [pc, #252]	@ (8008260 <UART_AdvFeatureConfig+0x2f8>)
 8008162:	4013      	ands	r3, r2
 8008164:	0019      	movs	r1, r3
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008176:	2380      	movs	r3, #128	@ 0x80
 8008178:	035b      	lsls	r3, r3, #13
 800817a:	429a      	cmp	r2, r3
 800817c:	d127      	bne.n	80081ce <UART_AdvFeatureConfig+0x266>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008182:	2b00      	cmp	r3, #0
 8008184:	d017      	beq.n	80081b6 <UART_AdvFeatureConfig+0x24e>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800818a:	2380      	movs	r3, #128	@ 0x80
 800818c:	039b      	lsls	r3, r3, #14
 800818e:	429a      	cmp	r2, r3
 8008190:	d011      	beq.n	80081b6 <UART_AdvFeatureConfig+0x24e>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008196:	2380      	movs	r3, #128	@ 0x80
 8008198:	03db      	lsls	r3, r3, #15
 800819a:	429a      	cmp	r2, r3
 800819c:	d00b      	beq.n	80081b6 <UART_AdvFeatureConfig+0x24e>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081a2:	23c0      	movs	r3, #192	@ 0xc0
 80081a4:	03db      	lsls	r3, r3, #15
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d005      	beq.n	80081b6 <UART_AdvFeatureConfig+0x24e>
 80081aa:	4a2e      	ldr	r2, [pc, #184]	@ (8008264 <UART_AdvFeatureConfig+0x2fc>)
 80081ac:	4b1b      	ldr	r3, [pc, #108]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 80081ae:	0011      	movs	r1, r2
 80081b0:	0018      	movs	r0, r3
 80081b2:	f7fb fd2f 	bl	8003c14 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	4a2a      	ldr	r2, [pc, #168]	@ (8008268 <UART_AdvFeatureConfig+0x300>)
 80081be:	4013      	ands	r3, r2
 80081c0:	0019      	movs	r1, r3
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	430a      	orrs	r2, r1
 80081cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d2:	2280      	movs	r2, #128	@ 0x80
 80081d4:	4013      	ands	r3, r2
 80081d6:	d01b      	beq.n	8008210 <UART_AdvFeatureConfig+0x2a8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d00b      	beq.n	80081f8 <UART_AdvFeatureConfig+0x290>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081e4:	2380      	movs	r3, #128	@ 0x80
 80081e6:	031b      	lsls	r3, r3, #12
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d005      	beq.n	80081f8 <UART_AdvFeatureConfig+0x290>
 80081ec:	4a1f      	ldr	r2, [pc, #124]	@ (800826c <UART_AdvFeatureConfig+0x304>)
 80081ee:	4b0b      	ldr	r3, [pc, #44]	@ (800821c <UART_AdvFeatureConfig+0x2b4>)
 80081f0:	0011      	movs	r1, r2
 80081f2:	0018      	movs	r0, r3
 80081f4:	f7fb fd0e 	bl	8003c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	4a1c      	ldr	r2, [pc, #112]	@ (8008270 <UART_AdvFeatureConfig+0x308>)
 8008200:	4013      	ands	r3, r2
 8008202:	0019      	movs	r1, r3
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	430a      	orrs	r2, r1
 800820e:	605a      	str	r2, [r3, #4]
  }
}
 8008210:	46c0      	nop			@ (mov r8, r8)
 8008212:	46bd      	mov	sp, r7
 8008214:	b002      	add	sp, #8
 8008216:	bd80      	pop	{r7, pc}
 8008218:	00000ca5 	.word	0x00000ca5
 800821c:	0800e0c8 	.word	0x0800e0c8
 8008220:	00000caa 	.word	0x00000caa
 8008224:	ffff7fff 	.word	0xffff7fff
 8008228:	00000cb1 	.word	0x00000cb1
 800822c:	fffdffff 	.word	0xfffdffff
 8008230:	00000cb8 	.word	0x00000cb8
 8008234:	fffeffff 	.word	0xfffeffff
 8008238:	00000cbf 	.word	0x00000cbf
 800823c:	fffbffff 	.word	0xfffbffff
 8008240:	00000cc6 	.word	0x00000cc6
 8008244:	ffffefff 	.word	0xffffefff
 8008248:	00000ccd 	.word	0x00000ccd
 800824c:	ffffdfff 	.word	0xffffdfff
 8008250:	40013800 	.word	0x40013800
 8008254:	40004400 	.word	0x40004400
 8008258:	00000cd4 	.word	0x00000cd4
 800825c:	00000cd5 	.word	0x00000cd5
 8008260:	ffefffff 	.word	0xffefffff
 8008264:	00000cda 	.word	0x00000cda
 8008268:	ff9fffff 	.word	0xff9fffff
 800826c:	00000ce2 	.word	0x00000ce2
 8008270:	fff7ffff 	.word	0xfff7ffff

08008274 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b092      	sub	sp, #72	@ 0x48
 8008278:	af02      	add	r7, sp, #8
 800827a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2284      	movs	r2, #132	@ 0x84
 8008280:	2100      	movs	r1, #0
 8008282:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008284:	f7fb ff90 	bl	80041a8 <HAL_GetTick>
 8008288:	0003      	movs	r3, r0
 800828a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2208      	movs	r2, #8
 8008294:	4013      	ands	r3, r2
 8008296:	2b08      	cmp	r3, #8
 8008298:	d12c      	bne.n	80082f4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800829a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800829c:	2280      	movs	r2, #128	@ 0x80
 800829e:	0391      	lsls	r1, r2, #14
 80082a0:	6878      	ldr	r0, [r7, #4]
 80082a2:	4a46      	ldr	r2, [pc, #280]	@ (80083bc <UART_CheckIdleState+0x148>)
 80082a4:	9200      	str	r2, [sp, #0]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f000 f88c 	bl	80083c4 <UART_WaitOnFlagUntilTimeout>
 80082ac:	1e03      	subs	r3, r0, #0
 80082ae:	d021      	beq.n	80082f4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082b0:	f3ef 8310 	mrs	r3, PRIMASK
 80082b4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80082b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80082b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082ba:	2301      	movs	r3, #1
 80082bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082c0:	f383 8810 	msr	PRIMASK, r3
}
 80082c4:	46c0      	nop			@ (mov r8, r8)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	681a      	ldr	r2, [r3, #0]
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2180      	movs	r1, #128	@ 0x80
 80082d2:	438a      	bics	r2, r1
 80082d4:	601a      	str	r2, [r3, #0]
 80082d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082dc:	f383 8810 	msr	PRIMASK, r3
}
 80082e0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2220      	movs	r2, #32
 80082e6:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2278      	movs	r2, #120	@ 0x78
 80082ec:	2100      	movs	r1, #0
 80082ee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082f0:	2303      	movs	r3, #3
 80082f2:	e05f      	b.n	80083b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	2204      	movs	r2, #4
 80082fc:	4013      	ands	r3, r2
 80082fe:	2b04      	cmp	r3, #4
 8008300:	d146      	bne.n	8008390 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008304:	2280      	movs	r2, #128	@ 0x80
 8008306:	03d1      	lsls	r1, r2, #15
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	4a2c      	ldr	r2, [pc, #176]	@ (80083bc <UART_CheckIdleState+0x148>)
 800830c:	9200      	str	r2, [sp, #0]
 800830e:	2200      	movs	r2, #0
 8008310:	f000 f858 	bl	80083c4 <UART_WaitOnFlagUntilTimeout>
 8008314:	1e03      	subs	r3, r0, #0
 8008316:	d03b      	beq.n	8008390 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008318:	f3ef 8310 	mrs	r3, PRIMASK
 800831c:	60fb      	str	r3, [r7, #12]
  return(result);
 800831e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008320:	637b      	str	r3, [r7, #52]	@ 0x34
 8008322:	2301      	movs	r3, #1
 8008324:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	f383 8810 	msr	PRIMASK, r3
}
 800832c:	46c0      	nop			@ (mov r8, r8)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	681a      	ldr	r2, [r3, #0]
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4921      	ldr	r1, [pc, #132]	@ (80083c0 <UART_CheckIdleState+0x14c>)
 800833a:	400a      	ands	r2, r1
 800833c:	601a      	str	r2, [r3, #0]
 800833e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008340:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	f383 8810 	msr	PRIMASK, r3
}
 8008348:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800834a:	f3ef 8310 	mrs	r3, PRIMASK
 800834e:	61bb      	str	r3, [r7, #24]
  return(result);
 8008350:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008352:	633b      	str	r3, [r7, #48]	@ 0x30
 8008354:	2301      	movs	r3, #1
 8008356:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	f383 8810 	msr	PRIMASK, r3
}
 800835e:	46c0      	nop			@ (mov r8, r8)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	689a      	ldr	r2, [r3, #8]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2101      	movs	r1, #1
 800836c:	438a      	bics	r2, r1
 800836e:	609a      	str	r2, [r3, #8]
 8008370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008372:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008374:	6a3b      	ldr	r3, [r7, #32]
 8008376:	f383 8810 	msr	PRIMASK, r3
}
 800837a:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2280      	movs	r2, #128	@ 0x80
 8008380:	2120      	movs	r1, #32
 8008382:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2278      	movs	r2, #120	@ 0x78
 8008388:	2100      	movs	r1, #0
 800838a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800838c:	2303      	movs	r3, #3
 800838e:	e011      	b.n	80083b4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2220      	movs	r2, #32
 8008394:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2280      	movs	r2, #128	@ 0x80
 800839a:	2120      	movs	r1, #32
 800839c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2278      	movs	r2, #120	@ 0x78
 80083ae:	2100      	movs	r1, #0
 80083b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	0018      	movs	r0, r3
 80083b6:	46bd      	mov	sp, r7
 80083b8:	b010      	add	sp, #64	@ 0x40
 80083ba:	bd80      	pop	{r7, pc}
 80083bc:	01ffffff 	.word	0x01ffffff
 80083c0:	fffffedf 	.word	0xfffffedf

080083c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	1dfb      	adds	r3, r7, #7
 80083d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083d4:	e051      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	3301      	adds	r3, #1
 80083da:	d04e      	beq.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083dc:	f7fb fee4 	bl	80041a8 <HAL_GetTick>
 80083e0:	0002      	movs	r2, r0
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d302      	bcc.n	80083f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80083ec:	69bb      	ldr	r3, [r7, #24]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80083f2:	2303      	movs	r3, #3
 80083f4:	e051      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2204      	movs	r2, #4
 80083fe:	4013      	ands	r3, r2
 8008400:	d03b      	beq.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	2b80      	cmp	r3, #128	@ 0x80
 8008406:	d038      	beq.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	2b40      	cmp	r3, #64	@ 0x40
 800840c:	d035      	beq.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	69db      	ldr	r3, [r3, #28]
 8008414:	2208      	movs	r2, #8
 8008416:	4013      	ands	r3, r2
 8008418:	2b08      	cmp	r3, #8
 800841a:	d111      	bne.n	8008440 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2208      	movs	r2, #8
 8008422:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	0018      	movs	r0, r3
 8008428:	f000 f906 	bl	8008638 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2284      	movs	r2, #132	@ 0x84
 8008430:	2108      	movs	r1, #8
 8008432:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2278      	movs	r2, #120	@ 0x78
 8008438:	2100      	movs	r1, #0
 800843a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	e02c      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	69da      	ldr	r2, [r3, #28]
 8008446:	2380      	movs	r3, #128	@ 0x80
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	401a      	ands	r2, r3
 800844c:	2380      	movs	r3, #128	@ 0x80
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	429a      	cmp	r2, r3
 8008452:	d112      	bne.n	800847a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	2280      	movs	r2, #128	@ 0x80
 800845a:	0112      	lsls	r2, r2, #4
 800845c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	0018      	movs	r0, r3
 8008462:	f000 f8e9 	bl	8008638 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2284      	movs	r2, #132	@ 0x84
 800846a:	2120      	movs	r1, #32
 800846c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2278      	movs	r2, #120	@ 0x78
 8008472:	2100      	movs	r1, #0
 8008474:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008476:	2303      	movs	r3, #3
 8008478:	e00f      	b.n	800849a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	69db      	ldr	r3, [r3, #28]
 8008480:	68ba      	ldr	r2, [r7, #8]
 8008482:	4013      	ands	r3, r2
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	1ad3      	subs	r3, r2, r3
 8008488:	425a      	negs	r2, r3
 800848a:	4153      	adcs	r3, r2
 800848c:	b2db      	uxtb	r3, r3
 800848e:	001a      	movs	r2, r3
 8008490:	1dfb      	adds	r3, r7, #7
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	429a      	cmp	r2, r3
 8008496:	d09e      	beq.n	80083d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008498:	2300      	movs	r3, #0
}
 800849a:	0018      	movs	r0, r3
 800849c:	46bd      	mov	sp, r7
 800849e:	b004      	add	sp, #16
 80084a0:	bd80      	pop	{r7, pc}
	...

080084a4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b090      	sub	sp, #64	@ 0x40
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	1dbb      	adds	r3, r7, #6
 80084b0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	68ba      	ldr	r2, [r7, #8]
 80084b6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	1dba      	adds	r2, r7, #6
 80084bc:	2158      	movs	r1, #88	@ 0x58
 80084be:	8812      	ldrh	r2, [r2, #0]
 80084c0:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	1dba      	adds	r2, r7, #6
 80084c6:	215a      	movs	r1, #90	@ 0x5a
 80084c8:	8812      	ldrh	r2, [r2, #0]
 80084ca:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2200      	movs	r2, #0
 80084d0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	689a      	ldr	r2, [r3, #8]
 80084d6:	2380      	movs	r3, #128	@ 0x80
 80084d8:	015b      	lsls	r3, r3, #5
 80084da:	429a      	cmp	r2, r3
 80084dc:	d10d      	bne.n	80084fa <UART_Start_Receive_IT+0x56>
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d104      	bne.n	80084f0 <UART_Start_Receive_IT+0x4c>
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	225c      	movs	r2, #92	@ 0x5c
 80084ea:	4950      	ldr	r1, [pc, #320]	@ (800862c <UART_Start_Receive_IT+0x188>)
 80084ec:	5299      	strh	r1, [r3, r2]
 80084ee:	e02e      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	225c      	movs	r2, #92	@ 0x5c
 80084f4:	21ff      	movs	r1, #255	@ 0xff
 80084f6:	5299      	strh	r1, [r3, r2]
 80084f8:	e029      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d10d      	bne.n	800851e <UART_Start_Receive_IT+0x7a>
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d104      	bne.n	8008514 <UART_Start_Receive_IT+0x70>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	225c      	movs	r2, #92	@ 0x5c
 800850e:	21ff      	movs	r1, #255	@ 0xff
 8008510:	5299      	strh	r1, [r3, r2]
 8008512:	e01c      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	225c      	movs	r2, #92	@ 0x5c
 8008518:	217f      	movs	r1, #127	@ 0x7f
 800851a:	5299      	strh	r1, [r3, r2]
 800851c:	e017      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	689a      	ldr	r2, [r3, #8]
 8008522:	2380      	movs	r3, #128	@ 0x80
 8008524:	055b      	lsls	r3, r3, #21
 8008526:	429a      	cmp	r2, r3
 8008528:	d10d      	bne.n	8008546 <UART_Start_Receive_IT+0xa2>
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	691b      	ldr	r3, [r3, #16]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d104      	bne.n	800853c <UART_Start_Receive_IT+0x98>
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	225c      	movs	r2, #92	@ 0x5c
 8008536:	217f      	movs	r1, #127	@ 0x7f
 8008538:	5299      	strh	r1, [r3, r2]
 800853a:	e008      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	225c      	movs	r2, #92	@ 0x5c
 8008540:	213f      	movs	r1, #63	@ 0x3f
 8008542:	5299      	strh	r1, [r3, r2]
 8008544:	e003      	b.n	800854e <UART_Start_Receive_IT+0xaa>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	225c      	movs	r2, #92	@ 0x5c
 800854a:	2100      	movs	r1, #0
 800854c:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2284      	movs	r2, #132	@ 0x84
 8008552:	2100      	movs	r1, #0
 8008554:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2280      	movs	r2, #128	@ 0x80
 800855a:	2122      	movs	r1, #34	@ 0x22
 800855c:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800855e:	f3ef 8310 	mrs	r3, PRIMASK
 8008562:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8008564:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008566:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008568:	2301      	movs	r3, #1
 800856a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800856c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856e:	f383 8810 	msr	PRIMASK, r3
}
 8008572:	46c0      	nop			@ (mov r8, r8)
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689a      	ldr	r2, [r3, #8]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2101      	movs	r1, #1
 8008580:	430a      	orrs	r2, r1
 8008582:	609a      	str	r2, [r3, #8]
 8008584:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008586:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800858a:	f383 8810 	msr	PRIMASK, r3
}
 800858e:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	689a      	ldr	r2, [r3, #8]
 8008594:	2380      	movs	r3, #128	@ 0x80
 8008596:	015b      	lsls	r3, r3, #5
 8008598:	429a      	cmp	r2, r3
 800859a:	d107      	bne.n	80085ac <UART_Start_Receive_IT+0x108>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d103      	bne.n	80085ac <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	4a22      	ldr	r2, [pc, #136]	@ (8008630 <UART_Start_Receive_IT+0x18c>)
 80085a8:	669a      	str	r2, [r3, #104]	@ 0x68
 80085aa:	e002      	b.n	80085b2 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4a21      	ldr	r2, [pc, #132]	@ (8008634 <UART_Start_Receive_IT+0x190>)
 80085b0:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d019      	beq.n	80085ee <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085ba:	f3ef 8310 	mrs	r3, PRIMASK
 80085be:	61fb      	str	r3, [r7, #28]
  return(result);
 80085c0:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80085c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085c4:	2301      	movs	r3, #1
 80085c6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	f383 8810 	msr	PRIMASK, r3
}
 80085ce:	46c0      	nop			@ (mov r8, r8)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2190      	movs	r1, #144	@ 0x90
 80085dc:	0049      	lsls	r1, r1, #1
 80085de:	430a      	orrs	r2, r1
 80085e0:	601a      	str	r2, [r3, #0]
 80085e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e8:	f383 8810 	msr	PRIMASK, r3
}
 80085ec:	e018      	b.n	8008620 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085ee:	f3ef 8310 	mrs	r3, PRIMASK
 80085f2:	613b      	str	r3, [r7, #16]
  return(result);
 80085f4:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80085f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80085f8:	2301      	movs	r3, #1
 80085fa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	f383 8810 	msr	PRIMASK, r3
}
 8008602:	46c0      	nop			@ (mov r8, r8)
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	681a      	ldr	r2, [r3, #0]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2120      	movs	r1, #32
 8008610:	430a      	orrs	r2, r1
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008616:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f383 8810 	msr	PRIMASK, r3
}
 800861e:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	0018      	movs	r0, r3
 8008624:	46bd      	mov	sp, r7
 8008626:	b010      	add	sp, #64	@ 0x40
 8008628:	bd80      	pop	{r7, pc}
 800862a:	46c0      	nop			@ (mov r8, r8)
 800862c:	000001ff 	.word	0x000001ff
 8008630:	08008941 	.word	0x08008941
 8008634:	0800877d 	.word	0x0800877d

08008638 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b08e      	sub	sp, #56	@ 0x38
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008640:	f3ef 8310 	mrs	r3, PRIMASK
 8008644:	617b      	str	r3, [r7, #20]
  return(result);
 8008646:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008648:	637b      	str	r3, [r7, #52]	@ 0x34
 800864a:	2301      	movs	r3, #1
 800864c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	f383 8810 	msr	PRIMASK, r3
}
 8008654:	46c0      	nop			@ (mov r8, r8)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4926      	ldr	r1, [pc, #152]	@ (80086fc <UART_EndRxTransfer+0xc4>)
 8008662:	400a      	ands	r2, r1
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008668:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	f383 8810 	msr	PRIMASK, r3
}
 8008670:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008672:	f3ef 8310 	mrs	r3, PRIMASK
 8008676:	623b      	str	r3, [r7, #32]
  return(result);
 8008678:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800867a:	633b      	str	r3, [r7, #48]	@ 0x30
 800867c:	2301      	movs	r3, #1
 800867e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008682:	f383 8810 	msr	PRIMASK, r3
}
 8008686:	46c0      	nop			@ (mov r8, r8)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	689a      	ldr	r2, [r3, #8]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2101      	movs	r1, #1
 8008694:	438a      	bics	r2, r1
 8008696:	609a      	str	r2, [r3, #8]
 8008698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800869c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800869e:	f383 8810 	msr	PRIMASK, r3
}
 80086a2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d118      	bne.n	80086de <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086ac:	f3ef 8310 	mrs	r3, PRIMASK
 80086b0:	60bb      	str	r3, [r7, #8]
  return(result);
 80086b2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80086b6:	2301      	movs	r3, #1
 80086b8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	f383 8810 	msr	PRIMASK, r3
}
 80086c0:	46c0      	nop			@ (mov r8, r8)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2110      	movs	r1, #16
 80086ce:	438a      	bics	r2, r1
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	f383 8810 	msr	PRIMASK, r3
}
 80086dc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2280      	movs	r2, #128	@ 0x80
 80086e2:	2120      	movs	r1, #32
 80086e4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2200      	movs	r2, #0
 80086ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80086f2:	46c0      	nop			@ (mov r8, r8)
 80086f4:	46bd      	mov	sp, r7
 80086f6:	b00e      	add	sp, #56	@ 0x38
 80086f8:	bd80      	pop	{r7, pc}
 80086fa:	46c0      	nop			@ (mov r8, r8)
 80086fc:	fffffedf 	.word	0xfffffedf

08008700 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008700:	b580      	push	{r7, lr}
 8008702:	b084      	sub	sp, #16
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	225a      	movs	r2, #90	@ 0x5a
 8008712:	2100      	movs	r1, #0
 8008714:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	0018      	movs	r0, r3
 800871a:	f7ff f8ab 	bl	8007874 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800871e:	46c0      	nop			@ (mov r8, r8)
 8008720:	46bd      	mov	sp, r7
 8008722:	b004      	add	sp, #16
 8008724:	bd80      	pop	{r7, pc}

08008726 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b086      	sub	sp, #24
 800872a:	af00      	add	r7, sp, #0
 800872c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800872e:	f3ef 8310 	mrs	r3, PRIMASK
 8008732:	60bb      	str	r3, [r7, #8]
  return(result);
 8008734:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008736:	617b      	str	r3, [r7, #20]
 8008738:	2301      	movs	r3, #1
 800873a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	f383 8810 	msr	PRIMASK, r3
}
 8008742:	46c0      	nop			@ (mov r8, r8)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2140      	movs	r1, #64	@ 0x40
 8008750:	438a      	bics	r2, r1
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	697b      	ldr	r3, [r7, #20]
 8008756:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	f383 8810 	msr	PRIMASK, r3
}
 800875e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2220      	movs	r2, #32
 8008764:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2200      	movs	r2, #0
 800876a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	0018      	movs	r0, r3
 8008770:	f7ff f878 	bl	8007864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008774:	46c0      	nop			@ (mov r8, r8)
 8008776:	46bd      	mov	sp, r7
 8008778:	b006      	add	sp, #24
 800877a:	bd80      	pop	{r7, pc}

0800877c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b094      	sub	sp, #80	@ 0x50
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008784:	204e      	movs	r0, #78	@ 0x4e
 8008786:	183b      	adds	r3, r7, r0
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	215c      	movs	r1, #92	@ 0x5c
 800878c:	5a52      	ldrh	r2, [r2, r1]
 800878e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2280      	movs	r2, #128	@ 0x80
 8008794:	589b      	ldr	r3, [r3, r2]
 8008796:	2b22      	cmp	r3, #34	@ 0x22
 8008798:	d000      	beq.n	800879c <UART_RxISR_8BIT+0x20>
 800879a:	e0bf      	b.n	800891c <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80087a2:	214c      	movs	r1, #76	@ 0x4c
 80087a4:	187b      	adds	r3, r7, r1
 80087a6:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80087a8:	187b      	adds	r3, r7, r1
 80087aa:	881b      	ldrh	r3, [r3, #0]
 80087ac:	b2da      	uxtb	r2, r3
 80087ae:	183b      	adds	r3, r7, r0
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	b2d9      	uxtb	r1, r3
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087b8:	400a      	ands	r2, r1
 80087ba:	b2d2      	uxtb	r2, r2
 80087bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087c2:	1c5a      	adds	r2, r3, #1
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	225a      	movs	r2, #90	@ 0x5a
 80087cc:	5a9b      	ldrh	r3, [r3, r2]
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	3b01      	subs	r3, #1
 80087d2:	b299      	uxth	r1, r3
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	225a      	movs	r2, #90	@ 0x5a
 80087d8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	225a      	movs	r2, #90	@ 0x5a
 80087de:	5a9b      	ldrh	r3, [r3, r2]
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d000      	beq.n	80087e8 <UART_RxISR_8BIT+0x6c>
 80087e6:	e0a1      	b.n	800892c <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80087e8:	f3ef 8310 	mrs	r3, PRIMASK
 80087ec:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087f2:	2301      	movs	r3, #1
 80087f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f8:	f383 8810 	msr	PRIMASK, r3
}
 80087fc:	46c0      	nop			@ (mov r8, r8)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	494a      	ldr	r1, [pc, #296]	@ (8008934 <UART_RxISR_8BIT+0x1b8>)
 800880a:	400a      	ands	r2, r1
 800880c:	601a      	str	r2, [r3, #0]
 800880e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008810:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008814:	f383 8810 	msr	PRIMASK, r3
}
 8008818:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800881a:	f3ef 8310 	mrs	r3, PRIMASK
 800881e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8008820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008822:	647b      	str	r3, [r7, #68]	@ 0x44
 8008824:	2301      	movs	r3, #1
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800882a:	f383 8810 	msr	PRIMASK, r3
}
 800882e:	46c0      	nop			@ (mov r8, r8)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	689a      	ldr	r2, [r3, #8]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2101      	movs	r1, #1
 800883c:	438a      	bics	r2, r1
 800883e:	609a      	str	r2, [r3, #8]
 8008840:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008842:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008846:	f383 8810 	msr	PRIMASK, r3
}
 800884a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2280      	movs	r2, #128	@ 0x80
 8008850:	2120      	movs	r1, #32
 8008852:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a34      	ldr	r2, [pc, #208]	@ (8008938 <UART_RxISR_8BIT+0x1bc>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d01f      	beq.n	80088aa <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	2380      	movs	r3, #128	@ 0x80
 8008872:	041b      	lsls	r3, r3, #16
 8008874:	4013      	ands	r3, r2
 8008876:	d018      	beq.n	80088aa <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008878:	f3ef 8310 	mrs	r3, PRIMASK
 800887c:	61bb      	str	r3, [r7, #24]
  return(result);
 800887e:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008880:	643b      	str	r3, [r7, #64]	@ 0x40
 8008882:	2301      	movs	r3, #1
 8008884:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008886:	69fb      	ldr	r3, [r7, #28]
 8008888:	f383 8810 	msr	PRIMASK, r3
}
 800888c:	46c0      	nop			@ (mov r8, r8)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4928      	ldr	r1, [pc, #160]	@ (800893c <UART_RxISR_8BIT+0x1c0>)
 800889a:	400a      	ands	r2, r1
 800889c:	601a      	str	r2, [r3, #0]
 800889e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	f383 8810 	msr	PRIMASK, r3
}
 80088a8:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d12f      	bne.n	8008912 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2200      	movs	r2, #0
 80088b6:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088b8:	f3ef 8310 	mrs	r3, PRIMASK
 80088bc:	60fb      	str	r3, [r7, #12]
  return(result);
 80088be:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088c2:	2301      	movs	r3, #1
 80088c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	f383 8810 	msr	PRIMASK, r3
}
 80088cc:	46c0      	nop			@ (mov r8, r8)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681a      	ldr	r2, [r3, #0]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2110      	movs	r1, #16
 80088da:	438a      	bics	r2, r1
 80088dc:	601a      	str	r2, [r3, #0]
 80088de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	f383 8810 	msr	PRIMASK, r3
}
 80088e8:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69db      	ldr	r3, [r3, #28]
 80088f0:	2210      	movs	r2, #16
 80088f2:	4013      	ands	r3, r2
 80088f4:	2b10      	cmp	r3, #16
 80088f6:	d103      	bne.n	8008900 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2210      	movs	r2, #16
 80088fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2258      	movs	r2, #88	@ 0x58
 8008904:	5a9a      	ldrh	r2, [r3, r2]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	0011      	movs	r1, r2
 800890a:	0018      	movs	r0, r3
 800890c:	f7fe ffba 	bl	8007884 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008910:	e00c      	b.n	800892c <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	0018      	movs	r0, r3
 8008916:	f7fa ffb5 	bl	8003884 <HAL_UART_RxCpltCallback>
}
 800891a:	e007      	b.n	800892c <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	699a      	ldr	r2, [r3, #24]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2108      	movs	r1, #8
 8008928:	430a      	orrs	r2, r1
 800892a:	619a      	str	r2, [r3, #24]
}
 800892c:	46c0      	nop			@ (mov r8, r8)
 800892e:	46bd      	mov	sp, r7
 8008930:	b014      	add	sp, #80	@ 0x50
 8008932:	bd80      	pop	{r7, pc}
 8008934:	fffffedf 	.word	0xfffffedf
 8008938:	40004800 	.word	0x40004800
 800893c:	fbffffff 	.word	0xfbffffff

08008940 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b094      	sub	sp, #80	@ 0x50
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008948:	204e      	movs	r0, #78	@ 0x4e
 800894a:	183b      	adds	r3, r7, r0
 800894c:	687a      	ldr	r2, [r7, #4]
 800894e:	215c      	movs	r1, #92	@ 0x5c
 8008950:	5a52      	ldrh	r2, [r2, r1]
 8008952:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2280      	movs	r2, #128	@ 0x80
 8008958:	589b      	ldr	r3, [r3, r2]
 800895a:	2b22      	cmp	r3, #34	@ 0x22
 800895c:	d000      	beq.n	8008960 <UART_RxISR_16BIT+0x20>
 800895e:	e0bf      	b.n	8008ae0 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008966:	214c      	movs	r1, #76	@ 0x4c
 8008968:	187b      	adds	r3, r7, r1
 800896a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008970:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8008972:	187b      	adds	r3, r7, r1
 8008974:	183a      	adds	r2, r7, r0
 8008976:	881b      	ldrh	r3, [r3, #0]
 8008978:	8812      	ldrh	r2, [r2, #0]
 800897a:	4013      	ands	r3, r2
 800897c:	b29a      	uxth	r2, r3
 800897e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008980:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008986:	1c9a      	adds	r2, r3, #2
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	225a      	movs	r2, #90	@ 0x5a
 8008990:	5a9b      	ldrh	r3, [r3, r2]
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b299      	uxth	r1, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	225a      	movs	r2, #90	@ 0x5a
 800899c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	225a      	movs	r2, #90	@ 0x5a
 80089a2:	5a9b      	ldrh	r3, [r3, r2]
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d000      	beq.n	80089ac <UART_RxISR_16BIT+0x6c>
 80089aa:	e0a1      	b.n	8008af0 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089ac:	f3ef 8310 	mrs	r3, PRIMASK
 80089b0:	623b      	str	r3, [r7, #32]
  return(result);
 80089b2:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80089b6:	2301      	movs	r3, #1
 80089b8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089bc:	f383 8810 	msr	PRIMASK, r3
}
 80089c0:	46c0      	nop			@ (mov r8, r8)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681a      	ldr	r2, [r3, #0]
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	494a      	ldr	r1, [pc, #296]	@ (8008af8 <UART_RxISR_16BIT+0x1b8>)
 80089ce:	400a      	ands	r2, r1
 80089d0:	601a      	str	r2, [r3, #0]
 80089d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d8:	f383 8810 	msr	PRIMASK, r3
}
 80089dc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089de:	f3ef 8310 	mrs	r3, PRIMASK
 80089e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 80089e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80089e8:	2301      	movs	r3, #1
 80089ea:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ee:	f383 8810 	msr	PRIMASK, r3
}
 80089f2:	46c0      	nop			@ (mov r8, r8)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689a      	ldr	r2, [r3, #8]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2101      	movs	r1, #1
 8008a00:	438a      	bics	r2, r1
 8008a02:	609a      	str	r2, [r3, #8]
 8008a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a06:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a0a:	f383 8810 	msr	PRIMASK, r3
}
 8008a0e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2280      	movs	r2, #128	@ 0x80
 8008a14:	2120      	movs	r1, #32
 8008a16:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2200      	movs	r2, #0
 8008a22:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a34      	ldr	r2, [pc, #208]	@ (8008afc <UART_RxISR_16BIT+0x1bc>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d01f      	beq.n	8008a6e <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	685a      	ldr	r2, [r3, #4]
 8008a34:	2380      	movs	r3, #128	@ 0x80
 8008a36:	041b      	lsls	r3, r3, #16
 8008a38:	4013      	ands	r3, r2
 8008a3a:	d018      	beq.n	8008a6e <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a3c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a40:	617b      	str	r3, [r7, #20]
  return(result);
 8008a42:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a46:	2301      	movs	r3, #1
 8008a48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	f383 8810 	msr	PRIMASK, r3
}
 8008a50:	46c0      	nop			@ (mov r8, r8)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	681a      	ldr	r2, [r3, #0]
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4928      	ldr	r1, [pc, #160]	@ (8008b00 <UART_RxISR_16BIT+0x1c0>)
 8008a5e:	400a      	ands	r2, r1
 8008a60:	601a      	str	r2, [r3, #0]
 8008a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	f383 8810 	msr	PRIMASK, r3
}
 8008a6c:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d12f      	bne.n	8008ad6 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a7c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a80:	60bb      	str	r3, [r7, #8]
  return(result);
 8008a82:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a84:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008a86:	2301      	movs	r3, #1
 8008a88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f383 8810 	msr	PRIMASK, r3
}
 8008a90:	46c0      	nop			@ (mov r8, r8)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	2110      	movs	r1, #16
 8008a9e:	438a      	bics	r2, r1
 8008aa0:	601a      	str	r2, [r3, #0]
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	f383 8810 	msr	PRIMASK, r3
}
 8008aac:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	2210      	movs	r2, #16
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	2b10      	cmp	r3, #16
 8008aba:	d103      	bne.n	8008ac4 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2210      	movs	r2, #16
 8008ac2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2258      	movs	r2, #88	@ 0x58
 8008ac8:	5a9a      	ldrh	r2, [r3, r2]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	0011      	movs	r1, r2
 8008ace:	0018      	movs	r0, r3
 8008ad0:	f7fe fed8 	bl	8007884 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ad4:	e00c      	b.n	8008af0 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	0018      	movs	r0, r3
 8008ada:	f7fa fed3 	bl	8003884 <HAL_UART_RxCpltCallback>
}
 8008ade:	e007      	b.n	8008af0 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	699a      	ldr	r2, [r3, #24]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2108      	movs	r1, #8
 8008aec:	430a      	orrs	r2, r1
 8008aee:	619a      	str	r2, [r3, #24]
}
 8008af0:	46c0      	nop			@ (mov r8, r8)
 8008af2:	46bd      	mov	sp, r7
 8008af4:	b014      	add	sp, #80	@ 0x50
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	fffffedf 	.word	0xfffffedf
 8008afc:	40004800 	.word	0x40004800
 8008b00:	fbffffff 	.word	0xfbffffff

08008b04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b0c:	46c0      	nop			@ (mov r8, r8)
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	b002      	add	sp, #8
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <atof>:
 8008b14:	b510      	push	{r4, lr}
 8008b16:	2100      	movs	r1, #0
 8008b18:	f000 fe20 	bl	800975c <strtod>
 8008b1c:	bd10      	pop	{r4, pc}
	...

08008b20 <sulp>:
 8008b20:	b570      	push	{r4, r5, r6, lr}
 8008b22:	0016      	movs	r6, r2
 8008b24:	000d      	movs	r5, r1
 8008b26:	f003 fe0b 	bl	800c740 <__ulp>
 8008b2a:	2e00      	cmp	r6, #0
 8008b2c:	d00d      	beq.n	8008b4a <sulp+0x2a>
 8008b2e:	236b      	movs	r3, #107	@ 0x6b
 8008b30:	006a      	lsls	r2, r5, #1
 8008b32:	0d52      	lsrs	r2, r2, #21
 8008b34:	1a9b      	subs	r3, r3, r2
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	dd07      	ble.n	8008b4a <sulp+0x2a>
 8008b3a:	2400      	movs	r4, #0
 8008b3c:	4a03      	ldr	r2, [pc, #12]	@ (8008b4c <sulp+0x2c>)
 8008b3e:	051b      	lsls	r3, r3, #20
 8008b40:	189d      	adds	r5, r3, r2
 8008b42:	002b      	movs	r3, r5
 8008b44:	0022      	movs	r2, r4
 8008b46:	f7f8 fe13 	bl	8001770 <__aeabi_dmul>
 8008b4a:	bd70      	pop	{r4, r5, r6, pc}
 8008b4c:	3ff00000 	.word	0x3ff00000

08008b50 <_strtod_l>:
 8008b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b52:	b0a3      	sub	sp, #140	@ 0x8c
 8008b54:	921b      	str	r2, [sp, #108]	@ 0x6c
 8008b56:	2200      	movs	r2, #0
 8008b58:	2600      	movs	r6, #0
 8008b5a:	2700      	movs	r7, #0
 8008b5c:	9005      	str	r0, [sp, #20]
 8008b5e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008b60:	921e      	str	r2, [sp, #120]	@ 0x78
 8008b62:	911d      	str	r1, [sp, #116]	@ 0x74
 8008b64:	780a      	ldrb	r2, [r1, #0]
 8008b66:	2a2b      	cmp	r2, #43	@ 0x2b
 8008b68:	d053      	beq.n	8008c12 <_strtod_l+0xc2>
 8008b6a:	d83f      	bhi.n	8008bec <_strtod_l+0x9c>
 8008b6c:	2a0d      	cmp	r2, #13
 8008b6e:	d839      	bhi.n	8008be4 <_strtod_l+0x94>
 8008b70:	2a08      	cmp	r2, #8
 8008b72:	d839      	bhi.n	8008be8 <_strtod_l+0x98>
 8008b74:	2a00      	cmp	r2, #0
 8008b76:	d042      	beq.n	8008bfe <_strtod_l+0xae>
 8008b78:	2200      	movs	r2, #0
 8008b7a:	9212      	str	r2, [sp, #72]	@ 0x48
 8008b7c:	2100      	movs	r1, #0
 8008b7e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 8008b80:	910c      	str	r1, [sp, #48]	@ 0x30
 8008b82:	782a      	ldrb	r2, [r5, #0]
 8008b84:	2a30      	cmp	r2, #48	@ 0x30
 8008b86:	d000      	beq.n	8008b8a <_strtod_l+0x3a>
 8008b88:	e083      	b.n	8008c92 <_strtod_l+0x142>
 8008b8a:	786a      	ldrb	r2, [r5, #1]
 8008b8c:	3120      	adds	r1, #32
 8008b8e:	438a      	bics	r2, r1
 8008b90:	2a58      	cmp	r2, #88	@ 0x58
 8008b92:	d000      	beq.n	8008b96 <_strtod_l+0x46>
 8008b94:	e073      	b.n	8008c7e <_strtod_l+0x12e>
 8008b96:	9302      	str	r3, [sp, #8]
 8008b98:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008b9a:	4a9b      	ldr	r2, [pc, #620]	@ (8008e08 <_strtod_l+0x2b8>)
 8008b9c:	9301      	str	r3, [sp, #4]
 8008b9e:	ab1e      	add	r3, sp, #120	@ 0x78
 8008ba0:	9300      	str	r3, [sp, #0]
 8008ba2:	9805      	ldr	r0, [sp, #20]
 8008ba4:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008ba6:	a91d      	add	r1, sp, #116	@ 0x74
 8008ba8:	f002 fe82 	bl	800b8b0 <__gethex>
 8008bac:	230f      	movs	r3, #15
 8008bae:	0002      	movs	r2, r0
 8008bb0:	401a      	ands	r2, r3
 8008bb2:	0004      	movs	r4, r0
 8008bb4:	9206      	str	r2, [sp, #24]
 8008bb6:	4218      	tst	r0, r3
 8008bb8:	d005      	beq.n	8008bc6 <_strtod_l+0x76>
 8008bba:	2a06      	cmp	r2, #6
 8008bbc:	d12b      	bne.n	8008c16 <_strtod_l+0xc6>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	3501      	adds	r5, #1
 8008bc2:	951d      	str	r5, [sp, #116]	@ 0x74
 8008bc4:	9312      	str	r3, [sp, #72]	@ 0x48
 8008bc6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d002      	beq.n	8008bd2 <_strtod_l+0x82>
 8008bcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008bce:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008bd0:	6013      	str	r3, [r2, #0]
 8008bd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d019      	beq.n	8008c0c <_strtod_l+0xbc>
 8008bd8:	2380      	movs	r3, #128	@ 0x80
 8008bda:	0030      	movs	r0, r6
 8008bdc:	061b      	lsls	r3, r3, #24
 8008bde:	18f9      	adds	r1, r7, r3
 8008be0:	b023      	add	sp, #140	@ 0x8c
 8008be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008be4:	2a20      	cmp	r2, #32
 8008be6:	d1c7      	bne.n	8008b78 <_strtod_l+0x28>
 8008be8:	3101      	adds	r1, #1
 8008bea:	e7ba      	b.n	8008b62 <_strtod_l+0x12>
 8008bec:	2a2d      	cmp	r2, #45	@ 0x2d
 8008bee:	d1c3      	bne.n	8008b78 <_strtod_l+0x28>
 8008bf0:	3a2c      	subs	r2, #44	@ 0x2c
 8008bf2:	9212      	str	r2, [sp, #72]	@ 0x48
 8008bf4:	1c4a      	adds	r2, r1, #1
 8008bf6:	921d      	str	r2, [sp, #116]	@ 0x74
 8008bf8:	784a      	ldrb	r2, [r1, #1]
 8008bfa:	2a00      	cmp	r2, #0
 8008bfc:	d1be      	bne.n	8008b7c <_strtod_l+0x2c>
 8008bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c00:	931d      	str	r3, [sp, #116]	@ 0x74
 8008c02:	2300      	movs	r3, #0
 8008c04:	9312      	str	r3, [sp, #72]	@ 0x48
 8008c06:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d1df      	bne.n	8008bcc <_strtod_l+0x7c>
 8008c0c:	0030      	movs	r0, r6
 8008c0e:	0039      	movs	r1, r7
 8008c10:	e7e6      	b.n	8008be0 <_strtod_l+0x90>
 8008c12:	2200      	movs	r2, #0
 8008c14:	e7ed      	b.n	8008bf2 <_strtod_l+0xa2>
 8008c16:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	d007      	beq.n	8008c2c <_strtod_l+0xdc>
 8008c1c:	2135      	movs	r1, #53	@ 0x35
 8008c1e:	a820      	add	r0, sp, #128	@ 0x80
 8008c20:	f003 fe84 	bl	800c92c <__copybits>
 8008c24:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008c26:	9805      	ldr	r0, [sp, #20]
 8008c28:	f003 fa46 	bl	800c0b8 <_Bfree>
 8008c2c:	9806      	ldr	r0, [sp, #24]
 8008c2e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8008c30:	3801      	subs	r0, #1
 8008c32:	2804      	cmp	r0, #4
 8008c34:	d806      	bhi.n	8008c44 <_strtod_l+0xf4>
 8008c36:	f7f7 fa79 	bl	800012c <__gnu_thumb1_case_uqi>
 8008c3a:	0312      	.short	0x0312
 8008c3c:	1e1c      	.short	0x1e1c
 8008c3e:	12          	.byte	0x12
 8008c3f:	00          	.byte	0x00
 8008c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008c42:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8008c44:	05e4      	lsls	r4, r4, #23
 8008c46:	d502      	bpl.n	8008c4e <_strtod_l+0xfe>
 8008c48:	2380      	movs	r3, #128	@ 0x80
 8008c4a:	061b      	lsls	r3, r3, #24
 8008c4c:	431f      	orrs	r7, r3
 8008c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8008e0c <_strtod_l+0x2bc>)
 8008c50:	423b      	tst	r3, r7
 8008c52:	d1b8      	bne.n	8008bc6 <_strtod_l+0x76>
 8008c54:	f001 fe9a 	bl	800a98c <__errno>
 8008c58:	2322      	movs	r3, #34	@ 0x22
 8008c5a:	6003      	str	r3, [r0, #0]
 8008c5c:	e7b3      	b.n	8008bc6 <_strtod_l+0x76>
 8008c5e:	496c      	ldr	r1, [pc, #432]	@ (8008e10 <_strtod_l+0x2c0>)
 8008c60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c62:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008c64:	400a      	ands	r2, r1
 8008c66:	496b      	ldr	r1, [pc, #428]	@ (8008e14 <_strtod_l+0x2c4>)
 8008c68:	185b      	adds	r3, r3, r1
 8008c6a:	051b      	lsls	r3, r3, #20
 8008c6c:	431a      	orrs	r2, r3
 8008c6e:	0017      	movs	r7, r2
 8008c70:	e7e8      	b.n	8008c44 <_strtod_l+0xf4>
 8008c72:	4f66      	ldr	r7, [pc, #408]	@ (8008e0c <_strtod_l+0x2bc>)
 8008c74:	e7e6      	b.n	8008c44 <_strtod_l+0xf4>
 8008c76:	2601      	movs	r6, #1
 8008c78:	4f67      	ldr	r7, [pc, #412]	@ (8008e18 <_strtod_l+0x2c8>)
 8008c7a:	4276      	negs	r6, r6
 8008c7c:	e7e2      	b.n	8008c44 <_strtod_l+0xf4>
 8008c7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c80:	1c5a      	adds	r2, r3, #1
 8008c82:	921d      	str	r2, [sp, #116]	@ 0x74
 8008c84:	785b      	ldrb	r3, [r3, #1]
 8008c86:	2b30      	cmp	r3, #48	@ 0x30
 8008c88:	d0f9      	beq.n	8008c7e <_strtod_l+0x12e>
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d09b      	beq.n	8008bc6 <_strtod_l+0x76>
 8008c8e:	2301      	movs	r3, #1
 8008c90:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c92:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c94:	220a      	movs	r2, #10
 8008c96:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c98:	2300      	movs	r3, #0
 8008c9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c9c:	930d      	str	r3, [sp, #52]	@ 0x34
 8008c9e:	9308      	str	r3, [sp, #32]
 8008ca0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 8008ca2:	7804      	ldrb	r4, [r0, #0]
 8008ca4:	0023      	movs	r3, r4
 8008ca6:	3b30      	subs	r3, #48	@ 0x30
 8008ca8:	b2d9      	uxtb	r1, r3
 8008caa:	2909      	cmp	r1, #9
 8008cac:	d927      	bls.n	8008cfe <_strtod_l+0x1ae>
 8008cae:	2201      	movs	r2, #1
 8008cb0:	495a      	ldr	r1, [pc, #360]	@ (8008e1c <_strtod_l+0x2cc>)
 8008cb2:	f001 fd69 	bl	800a788 <strncmp>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d033      	beq.n	8008d22 <_strtod_l+0x1d2>
 8008cba:	2000      	movs	r0, #0
 8008cbc:	0023      	movs	r3, r4
 8008cbe:	4684      	mov	ip, r0
 8008cc0:	9a08      	ldr	r2, [sp, #32]
 8008cc2:	900e      	str	r0, [sp, #56]	@ 0x38
 8008cc4:	9206      	str	r2, [sp, #24]
 8008cc6:	2220      	movs	r2, #32
 8008cc8:	0019      	movs	r1, r3
 8008cca:	4391      	bics	r1, r2
 8008ccc:	000a      	movs	r2, r1
 8008cce:	2100      	movs	r1, #0
 8008cd0:	9107      	str	r1, [sp, #28]
 8008cd2:	2a45      	cmp	r2, #69	@ 0x45
 8008cd4:	d000      	beq.n	8008cd8 <_strtod_l+0x188>
 8008cd6:	e0cb      	b.n	8008e70 <_strtod_l+0x320>
 8008cd8:	9b06      	ldr	r3, [sp, #24]
 8008cda:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008cdc:	4303      	orrs	r3, r0
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	428b      	cmp	r3, r1
 8008ce2:	d08c      	beq.n	8008bfe <_strtod_l+0xae>
 8008ce4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ce8:	3301      	adds	r3, #1
 8008cea:	931d      	str	r3, [sp, #116]	@ 0x74
 8008cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cee:	785b      	ldrb	r3, [r3, #1]
 8008cf0:	2b2b      	cmp	r3, #43	@ 0x2b
 8008cf2:	d07b      	beq.n	8008dec <_strtod_l+0x29c>
 8008cf4:	000c      	movs	r4, r1
 8008cf6:	2b2d      	cmp	r3, #45	@ 0x2d
 8008cf8:	d17e      	bne.n	8008df8 <_strtod_l+0x2a8>
 8008cfa:	2401      	movs	r4, #1
 8008cfc:	e077      	b.n	8008dee <_strtod_l+0x29e>
 8008cfe:	9908      	ldr	r1, [sp, #32]
 8008d00:	2908      	cmp	r1, #8
 8008d02:	dc09      	bgt.n	8008d18 <_strtod_l+0x1c8>
 8008d04:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008d06:	4351      	muls	r1, r2
 8008d08:	185b      	adds	r3, r3, r1
 8008d0a:	930d      	str	r3, [sp, #52]	@ 0x34
 8008d0c:	9b08      	ldr	r3, [sp, #32]
 8008d0e:	3001      	adds	r0, #1
 8008d10:	3301      	adds	r3, #1
 8008d12:	9308      	str	r3, [sp, #32]
 8008d14:	901d      	str	r0, [sp, #116]	@ 0x74
 8008d16:	e7c3      	b.n	8008ca0 <_strtod_l+0x150>
 8008d18:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8008d1a:	4355      	muls	r5, r2
 8008d1c:	195b      	adds	r3, r3, r5
 8008d1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d20:	e7f4      	b.n	8008d0c <_strtod_l+0x1bc>
 8008d22:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d24:	1c5a      	adds	r2, r3, #1
 8008d26:	921d      	str	r2, [sp, #116]	@ 0x74
 8008d28:	9a08      	ldr	r2, [sp, #32]
 8008d2a:	785b      	ldrb	r3, [r3, #1]
 8008d2c:	2a00      	cmp	r2, #0
 8008d2e:	d03e      	beq.n	8008dae <_strtod_l+0x25e>
 8008d30:	900e      	str	r0, [sp, #56]	@ 0x38
 8008d32:	9206      	str	r2, [sp, #24]
 8008d34:	001a      	movs	r2, r3
 8008d36:	3a30      	subs	r2, #48	@ 0x30
 8008d38:	2a09      	cmp	r2, #9
 8008d3a:	d912      	bls.n	8008d62 <_strtod_l+0x212>
 8008d3c:	2201      	movs	r2, #1
 8008d3e:	4694      	mov	ip, r2
 8008d40:	e7c1      	b.n	8008cc6 <_strtod_l+0x176>
 8008d42:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008d44:	3001      	adds	r0, #1
 8008d46:	1c5a      	adds	r2, r3, #1
 8008d48:	921d      	str	r2, [sp, #116]	@ 0x74
 8008d4a:	785b      	ldrb	r3, [r3, #1]
 8008d4c:	2b30      	cmp	r3, #48	@ 0x30
 8008d4e:	d0f8      	beq.n	8008d42 <_strtod_l+0x1f2>
 8008d50:	001a      	movs	r2, r3
 8008d52:	3a31      	subs	r2, #49	@ 0x31
 8008d54:	2a08      	cmp	r2, #8
 8008d56:	d844      	bhi.n	8008de2 <_strtod_l+0x292>
 8008d58:	900e      	str	r0, [sp, #56]	@ 0x38
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008d5e:	9006      	str	r0, [sp, #24]
 8008d60:	9213      	str	r2, [sp, #76]	@ 0x4c
 8008d62:	001c      	movs	r4, r3
 8008d64:	1c42      	adds	r2, r0, #1
 8008d66:	3c30      	subs	r4, #48	@ 0x30
 8008d68:	2b30      	cmp	r3, #48	@ 0x30
 8008d6a:	d01a      	beq.n	8008da2 <_strtod_l+0x252>
 8008d6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d6e:	9906      	ldr	r1, [sp, #24]
 8008d70:	189b      	adds	r3, r3, r2
 8008d72:	930e      	str	r3, [sp, #56]	@ 0x38
 8008d74:	230a      	movs	r3, #10
 8008d76:	469c      	mov	ip, r3
 8008d78:	9d06      	ldr	r5, [sp, #24]
 8008d7a:	1c4b      	adds	r3, r1, #1
 8008d7c:	1b5d      	subs	r5, r3, r5
 8008d7e:	42aa      	cmp	r2, r5
 8008d80:	dc17      	bgt.n	8008db2 <_strtod_l+0x262>
 8008d82:	43c3      	mvns	r3, r0
 8008d84:	9a06      	ldr	r2, [sp, #24]
 8008d86:	17db      	asrs	r3, r3, #31
 8008d88:	4003      	ands	r3, r0
 8008d8a:	18d1      	adds	r1, r2, r3
 8008d8c:	3201      	adds	r2, #1
 8008d8e:	18d3      	adds	r3, r2, r3
 8008d90:	9306      	str	r3, [sp, #24]
 8008d92:	2908      	cmp	r1, #8
 8008d94:	dc1c      	bgt.n	8008dd0 <_strtod_l+0x280>
 8008d96:	230a      	movs	r3, #10
 8008d98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008d9a:	4353      	muls	r3, r2
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	18e3      	adds	r3, r4, r3
 8008da0:	930d      	str	r3, [sp, #52]	@ 0x34
 8008da2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008da4:	0010      	movs	r0, r2
 8008da6:	1c59      	adds	r1, r3, #1
 8008da8:	911d      	str	r1, [sp, #116]	@ 0x74
 8008daa:	785b      	ldrb	r3, [r3, #1]
 8008dac:	e7c2      	b.n	8008d34 <_strtod_l+0x1e4>
 8008dae:	9808      	ldr	r0, [sp, #32]
 8008db0:	e7cc      	b.n	8008d4c <_strtod_l+0x1fc>
 8008db2:	2908      	cmp	r1, #8
 8008db4:	dc05      	bgt.n	8008dc2 <_strtod_l+0x272>
 8008db6:	4665      	mov	r5, ip
 8008db8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8008dba:	4369      	muls	r1, r5
 8008dbc:	910d      	str	r1, [sp, #52]	@ 0x34
 8008dbe:	0019      	movs	r1, r3
 8008dc0:	e7da      	b.n	8008d78 <_strtod_l+0x228>
 8008dc2:	2b10      	cmp	r3, #16
 8008dc4:	dcfb      	bgt.n	8008dbe <_strtod_l+0x26e>
 8008dc6:	4661      	mov	r1, ip
 8008dc8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8008dca:	434d      	muls	r5, r1
 8008dcc:	9510      	str	r5, [sp, #64]	@ 0x40
 8008dce:	e7f6      	b.n	8008dbe <_strtod_l+0x26e>
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	290f      	cmp	r1, #15
 8008dd4:	dce5      	bgt.n	8008da2 <_strtod_l+0x252>
 8008dd6:	230a      	movs	r3, #10
 8008dd8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8008dda:	435d      	muls	r5, r3
 8008ddc:	1963      	adds	r3, r4, r5
 8008dde:	9310      	str	r3, [sp, #64]	@ 0x40
 8008de0:	e7df      	b.n	8008da2 <_strtod_l+0x252>
 8008de2:	2200      	movs	r2, #0
 8008de4:	920e      	str	r2, [sp, #56]	@ 0x38
 8008de6:	9206      	str	r2, [sp, #24]
 8008de8:	3201      	adds	r2, #1
 8008dea:	e7a8      	b.n	8008d3e <_strtod_l+0x1ee>
 8008dec:	2400      	movs	r4, #0
 8008dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df0:	3302      	adds	r3, #2
 8008df2:	931d      	str	r3, [sp, #116]	@ 0x74
 8008df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df6:	789b      	ldrb	r3, [r3, #2]
 8008df8:	001a      	movs	r2, r3
 8008dfa:	3a30      	subs	r2, #48	@ 0x30
 8008dfc:	2a09      	cmp	r2, #9
 8008dfe:	d913      	bls.n	8008e28 <_strtod_l+0x2d8>
 8008e00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e02:	921d      	str	r2, [sp, #116]	@ 0x74
 8008e04:	2200      	movs	r2, #0
 8008e06:	e032      	b.n	8008e6e <_strtod_l+0x31e>
 8008e08:	0800e41c 	.word	0x0800e41c
 8008e0c:	7ff00000 	.word	0x7ff00000
 8008e10:	ffefffff 	.word	0xffefffff
 8008e14:	00000433 	.word	0x00000433
 8008e18:	7fffffff 	.word	0x7fffffff
 8008e1c:	0800e1bc 	.word	0x0800e1bc
 8008e20:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e22:	1c5a      	adds	r2, r3, #1
 8008e24:	921d      	str	r2, [sp, #116]	@ 0x74
 8008e26:	785b      	ldrb	r3, [r3, #1]
 8008e28:	2b30      	cmp	r3, #48	@ 0x30
 8008e2a:	d0f9      	beq.n	8008e20 <_strtod_l+0x2d0>
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	9207      	str	r2, [sp, #28]
 8008e30:	001a      	movs	r2, r3
 8008e32:	3a31      	subs	r2, #49	@ 0x31
 8008e34:	2a08      	cmp	r2, #8
 8008e36:	d81b      	bhi.n	8008e70 <_strtod_l+0x320>
 8008e38:	3b30      	subs	r3, #48	@ 0x30
 8008e3a:	001a      	movs	r2, r3
 8008e3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e3e:	9307      	str	r3, [sp, #28]
 8008e40:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008e42:	1c59      	adds	r1, r3, #1
 8008e44:	911d      	str	r1, [sp, #116]	@ 0x74
 8008e46:	785b      	ldrb	r3, [r3, #1]
 8008e48:	001d      	movs	r5, r3
 8008e4a:	3d30      	subs	r5, #48	@ 0x30
 8008e4c:	2d09      	cmp	r5, #9
 8008e4e:	d93a      	bls.n	8008ec6 <_strtod_l+0x376>
 8008e50:	9d07      	ldr	r5, [sp, #28]
 8008e52:	1b49      	subs	r1, r1, r5
 8008e54:	000d      	movs	r5, r1
 8008e56:	49b3      	ldr	r1, [pc, #716]	@ (8009124 <_strtod_l+0x5d4>)
 8008e58:	9107      	str	r1, [sp, #28]
 8008e5a:	2d08      	cmp	r5, #8
 8008e5c:	dc03      	bgt.n	8008e66 <_strtod_l+0x316>
 8008e5e:	9207      	str	r2, [sp, #28]
 8008e60:	428a      	cmp	r2, r1
 8008e62:	dd00      	ble.n	8008e66 <_strtod_l+0x316>
 8008e64:	9107      	str	r1, [sp, #28]
 8008e66:	2c00      	cmp	r4, #0
 8008e68:	d002      	beq.n	8008e70 <_strtod_l+0x320>
 8008e6a:	9a07      	ldr	r2, [sp, #28]
 8008e6c:	4252      	negs	r2, r2
 8008e6e:	9207      	str	r2, [sp, #28]
 8008e70:	9a06      	ldr	r2, [sp, #24]
 8008e72:	2a00      	cmp	r2, #0
 8008e74:	d14b      	bne.n	8008f0e <_strtod_l+0x3be>
 8008e76:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008e78:	4310      	orrs	r0, r2
 8008e7a:	d000      	beq.n	8008e7e <_strtod_l+0x32e>
 8008e7c:	e6a3      	b.n	8008bc6 <_strtod_l+0x76>
 8008e7e:	4662      	mov	r2, ip
 8008e80:	2a00      	cmp	r2, #0
 8008e82:	d000      	beq.n	8008e86 <_strtod_l+0x336>
 8008e84:	e6bb      	b.n	8008bfe <_strtod_l+0xae>
 8008e86:	2b69      	cmp	r3, #105	@ 0x69
 8008e88:	d025      	beq.n	8008ed6 <_strtod_l+0x386>
 8008e8a:	dc21      	bgt.n	8008ed0 <_strtod_l+0x380>
 8008e8c:	2b49      	cmp	r3, #73	@ 0x49
 8008e8e:	d022      	beq.n	8008ed6 <_strtod_l+0x386>
 8008e90:	2b4e      	cmp	r3, #78	@ 0x4e
 8008e92:	d000      	beq.n	8008e96 <_strtod_l+0x346>
 8008e94:	e6b3      	b.n	8008bfe <_strtod_l+0xae>
 8008e96:	49a4      	ldr	r1, [pc, #656]	@ (8009128 <_strtod_l+0x5d8>)
 8008e98:	a81d      	add	r0, sp, #116	@ 0x74
 8008e9a:	f002 ff3f 	bl	800bd1c <__match>
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	d100      	bne.n	8008ea4 <_strtod_l+0x354>
 8008ea2:	e6ac      	b.n	8008bfe <_strtod_l+0xae>
 8008ea4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ea6:	781b      	ldrb	r3, [r3, #0]
 8008ea8:	2b28      	cmp	r3, #40	@ 0x28
 8008eaa:	d12a      	bne.n	8008f02 <_strtod_l+0x3b2>
 8008eac:	499f      	ldr	r1, [pc, #636]	@ (800912c <_strtod_l+0x5dc>)
 8008eae:	aa20      	add	r2, sp, #128	@ 0x80
 8008eb0:	a81d      	add	r0, sp, #116	@ 0x74
 8008eb2:	f002 ff47 	bl	800bd44 <__hexnan>
 8008eb6:	2805      	cmp	r0, #5
 8008eb8:	d123      	bne.n	8008f02 <_strtod_l+0x3b2>
 8008eba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ebc:	4a9c      	ldr	r2, [pc, #624]	@ (8009130 <_strtod_l+0x5e0>)
 8008ebe:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008ec0:	431a      	orrs	r2, r3
 8008ec2:	0017      	movs	r7, r2
 8008ec4:	e67f      	b.n	8008bc6 <_strtod_l+0x76>
 8008ec6:	210a      	movs	r1, #10
 8008ec8:	434a      	muls	r2, r1
 8008eca:	18d2      	adds	r2, r2, r3
 8008ecc:	3a30      	subs	r2, #48	@ 0x30
 8008ece:	e7b7      	b.n	8008e40 <_strtod_l+0x2f0>
 8008ed0:	2b6e      	cmp	r3, #110	@ 0x6e
 8008ed2:	d0e0      	beq.n	8008e96 <_strtod_l+0x346>
 8008ed4:	e693      	b.n	8008bfe <_strtod_l+0xae>
 8008ed6:	4997      	ldr	r1, [pc, #604]	@ (8009134 <_strtod_l+0x5e4>)
 8008ed8:	a81d      	add	r0, sp, #116	@ 0x74
 8008eda:	f002 ff1f 	bl	800bd1c <__match>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d100      	bne.n	8008ee4 <_strtod_l+0x394>
 8008ee2:	e68c      	b.n	8008bfe <_strtod_l+0xae>
 8008ee4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ee6:	4994      	ldr	r1, [pc, #592]	@ (8009138 <_strtod_l+0x5e8>)
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	a81d      	add	r0, sp, #116	@ 0x74
 8008eec:	931d      	str	r3, [sp, #116]	@ 0x74
 8008eee:	f002 ff15 	bl	800bd1c <__match>
 8008ef2:	2800      	cmp	r0, #0
 8008ef4:	d102      	bne.n	8008efc <_strtod_l+0x3ac>
 8008ef6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008ef8:	3301      	adds	r3, #1
 8008efa:	931d      	str	r3, [sp, #116]	@ 0x74
 8008efc:	2600      	movs	r6, #0
 8008efe:	4f8c      	ldr	r7, [pc, #560]	@ (8009130 <_strtod_l+0x5e0>)
 8008f00:	e661      	b.n	8008bc6 <_strtod_l+0x76>
 8008f02:	488e      	ldr	r0, [pc, #568]	@ (800913c <_strtod_l+0x5ec>)
 8008f04:	f001 fd84 	bl	800aa10 <nan>
 8008f08:	0006      	movs	r6, r0
 8008f0a:	000f      	movs	r7, r1
 8008f0c:	e65b      	b.n	8008bc6 <_strtod_l+0x76>
 8008f0e:	9b07      	ldr	r3, [sp, #28]
 8008f10:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f12:	1a9b      	subs	r3, r3, r2
 8008f14:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f16:	9b08      	ldr	r3, [sp, #32]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d101      	bne.n	8008f20 <_strtod_l+0x3d0>
 8008f1c:	9b06      	ldr	r3, [sp, #24]
 8008f1e:	9308      	str	r3, [sp, #32]
 8008f20:	9c06      	ldr	r4, [sp, #24]
 8008f22:	2c10      	cmp	r4, #16
 8008f24:	dd00      	ble.n	8008f28 <_strtod_l+0x3d8>
 8008f26:	2410      	movs	r4, #16
 8008f28:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008f2a:	f7f9 fb9d 	bl	8002668 <__aeabi_ui2d>
 8008f2e:	9b06      	ldr	r3, [sp, #24]
 8008f30:	0006      	movs	r6, r0
 8008f32:	000f      	movs	r7, r1
 8008f34:	2b09      	cmp	r3, #9
 8008f36:	dc13      	bgt.n	8008f60 <_strtod_l+0x410>
 8008f38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d100      	bne.n	8008f40 <_strtod_l+0x3f0>
 8008f3e:	e642      	b.n	8008bc6 <_strtod_l+0x76>
 8008f40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	dc00      	bgt.n	8008f48 <_strtod_l+0x3f8>
 8008f46:	e07e      	b.n	8009046 <_strtod_l+0x4f6>
 8008f48:	2b16      	cmp	r3, #22
 8008f4a:	dc63      	bgt.n	8009014 <_strtod_l+0x4c4>
 8008f4c:	497c      	ldr	r1, [pc, #496]	@ (8009140 <_strtod_l+0x5f0>)
 8008f4e:	00db      	lsls	r3, r3, #3
 8008f50:	18c9      	adds	r1, r1, r3
 8008f52:	0032      	movs	r2, r6
 8008f54:	6808      	ldr	r0, [r1, #0]
 8008f56:	6849      	ldr	r1, [r1, #4]
 8008f58:	003b      	movs	r3, r7
 8008f5a:	f7f8 fc09 	bl	8001770 <__aeabi_dmul>
 8008f5e:	e7d3      	b.n	8008f08 <_strtod_l+0x3b8>
 8008f60:	0022      	movs	r2, r4
 8008f62:	4b77      	ldr	r3, [pc, #476]	@ (8009140 <_strtod_l+0x5f0>)
 8008f64:	3a09      	subs	r2, #9
 8008f66:	00d2      	lsls	r2, r2, #3
 8008f68:	189b      	adds	r3, r3, r2
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	f7f8 fbff 	bl	8001770 <__aeabi_dmul>
 8008f72:	0006      	movs	r6, r0
 8008f74:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8008f76:	000f      	movs	r7, r1
 8008f78:	f7f9 fb76 	bl	8002668 <__aeabi_ui2d>
 8008f7c:	000b      	movs	r3, r1
 8008f7e:	0002      	movs	r2, r0
 8008f80:	0039      	movs	r1, r7
 8008f82:	0030      	movs	r0, r6
 8008f84:	f7f7 fbf4 	bl	8000770 <__aeabi_dadd>
 8008f88:	9b06      	ldr	r3, [sp, #24]
 8008f8a:	0006      	movs	r6, r0
 8008f8c:	000f      	movs	r7, r1
 8008f8e:	2b0f      	cmp	r3, #15
 8008f90:	ddd2      	ble.n	8008f38 <_strtod_l+0x3e8>
 8008f92:	9b06      	ldr	r3, [sp, #24]
 8008f94:	1b1c      	subs	r4, r3, r4
 8008f96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f98:	18e4      	adds	r4, r4, r3
 8008f9a:	2c00      	cmp	r4, #0
 8008f9c:	dc00      	bgt.n	8008fa0 <_strtod_l+0x450>
 8008f9e:	e09b      	b.n	80090d8 <_strtod_l+0x588>
 8008fa0:	220f      	movs	r2, #15
 8008fa2:	0023      	movs	r3, r4
 8008fa4:	4013      	ands	r3, r2
 8008fa6:	4214      	tst	r4, r2
 8008fa8:	d00a      	beq.n	8008fc0 <_strtod_l+0x470>
 8008faa:	4965      	ldr	r1, [pc, #404]	@ (8009140 <_strtod_l+0x5f0>)
 8008fac:	00db      	lsls	r3, r3, #3
 8008fae:	18c9      	adds	r1, r1, r3
 8008fb0:	0032      	movs	r2, r6
 8008fb2:	6808      	ldr	r0, [r1, #0]
 8008fb4:	6849      	ldr	r1, [r1, #4]
 8008fb6:	003b      	movs	r3, r7
 8008fb8:	f7f8 fbda 	bl	8001770 <__aeabi_dmul>
 8008fbc:	0006      	movs	r6, r0
 8008fbe:	000f      	movs	r7, r1
 8008fc0:	230f      	movs	r3, #15
 8008fc2:	439c      	bics	r4, r3
 8008fc4:	d073      	beq.n	80090ae <_strtod_l+0x55e>
 8008fc6:	3326      	adds	r3, #38	@ 0x26
 8008fc8:	33ff      	adds	r3, #255	@ 0xff
 8008fca:	429c      	cmp	r4, r3
 8008fcc:	dd4b      	ble.n	8009066 <_strtod_l+0x516>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	9306      	str	r3, [sp, #24]
 8008fd2:	9307      	str	r3, [sp, #28]
 8008fd4:	930d      	str	r3, [sp, #52]	@ 0x34
 8008fd6:	9308      	str	r3, [sp, #32]
 8008fd8:	2322      	movs	r3, #34	@ 0x22
 8008fda:	2600      	movs	r6, #0
 8008fdc:	9a05      	ldr	r2, [sp, #20]
 8008fde:	4f54      	ldr	r7, [pc, #336]	@ (8009130 <_strtod_l+0x5e0>)
 8008fe0:	6013      	str	r3, [r2, #0]
 8008fe2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008fe4:	42b3      	cmp	r3, r6
 8008fe6:	d100      	bne.n	8008fea <_strtod_l+0x49a>
 8008fe8:	e5ed      	b.n	8008bc6 <_strtod_l+0x76>
 8008fea:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8008fec:	9805      	ldr	r0, [sp, #20]
 8008fee:	f003 f863 	bl	800c0b8 <_Bfree>
 8008ff2:	9908      	ldr	r1, [sp, #32]
 8008ff4:	9805      	ldr	r0, [sp, #20]
 8008ff6:	f003 f85f 	bl	800c0b8 <_Bfree>
 8008ffa:	9907      	ldr	r1, [sp, #28]
 8008ffc:	9805      	ldr	r0, [sp, #20]
 8008ffe:	f003 f85b 	bl	800c0b8 <_Bfree>
 8009002:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009004:	9805      	ldr	r0, [sp, #20]
 8009006:	f003 f857 	bl	800c0b8 <_Bfree>
 800900a:	9906      	ldr	r1, [sp, #24]
 800900c:	9805      	ldr	r0, [sp, #20]
 800900e:	f003 f853 	bl	800c0b8 <_Bfree>
 8009012:	e5d8      	b.n	8008bc6 <_strtod_l+0x76>
 8009014:	2325      	movs	r3, #37	@ 0x25
 8009016:	9a06      	ldr	r2, [sp, #24]
 8009018:	1a9b      	subs	r3, r3, r2
 800901a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800901c:	4293      	cmp	r3, r2
 800901e:	dbb8      	blt.n	8008f92 <_strtod_l+0x442>
 8009020:	240f      	movs	r4, #15
 8009022:	9b06      	ldr	r3, [sp, #24]
 8009024:	4d46      	ldr	r5, [pc, #280]	@ (8009140 <_strtod_l+0x5f0>)
 8009026:	1ae4      	subs	r4, r4, r3
 8009028:	00e1      	lsls	r1, r4, #3
 800902a:	1869      	adds	r1, r5, r1
 800902c:	0032      	movs	r2, r6
 800902e:	6808      	ldr	r0, [r1, #0]
 8009030:	6849      	ldr	r1, [r1, #4]
 8009032:	003b      	movs	r3, r7
 8009034:	f7f8 fb9c 	bl	8001770 <__aeabi_dmul>
 8009038:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800903a:	1b1c      	subs	r4, r3, r4
 800903c:	00e4      	lsls	r4, r4, #3
 800903e:	192d      	adds	r5, r5, r4
 8009040:	682a      	ldr	r2, [r5, #0]
 8009042:	686b      	ldr	r3, [r5, #4]
 8009044:	e789      	b.n	8008f5a <_strtod_l+0x40a>
 8009046:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009048:	3316      	adds	r3, #22
 800904a:	dba2      	blt.n	8008f92 <_strtod_l+0x442>
 800904c:	9907      	ldr	r1, [sp, #28]
 800904e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009050:	4b3b      	ldr	r3, [pc, #236]	@ (8009140 <_strtod_l+0x5f0>)
 8009052:	1a52      	subs	r2, r2, r1
 8009054:	00d2      	lsls	r2, r2, #3
 8009056:	189b      	adds	r3, r3, r2
 8009058:	0030      	movs	r0, r6
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	0039      	movs	r1, r7
 8009060:	f7f7 ff4c 	bl	8000efc <__aeabi_ddiv>
 8009064:	e750      	b.n	8008f08 <_strtod_l+0x3b8>
 8009066:	2300      	movs	r3, #0
 8009068:	0030      	movs	r0, r6
 800906a:	0039      	movs	r1, r7
 800906c:	4d35      	ldr	r5, [pc, #212]	@ (8009144 <_strtod_l+0x5f4>)
 800906e:	1124      	asrs	r4, r4, #4
 8009070:	9309      	str	r3, [sp, #36]	@ 0x24
 8009072:	2c01      	cmp	r4, #1
 8009074:	dc1e      	bgt.n	80090b4 <_strtod_l+0x564>
 8009076:	2b00      	cmp	r3, #0
 8009078:	d001      	beq.n	800907e <_strtod_l+0x52e>
 800907a:	0006      	movs	r6, r0
 800907c:	000f      	movs	r7, r1
 800907e:	4b32      	ldr	r3, [pc, #200]	@ (8009148 <_strtod_l+0x5f8>)
 8009080:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009082:	18ff      	adds	r7, r7, r3
 8009084:	4b2f      	ldr	r3, [pc, #188]	@ (8009144 <_strtod_l+0x5f4>)
 8009086:	00d5      	lsls	r5, r2, #3
 8009088:	195d      	adds	r5, r3, r5
 800908a:	0032      	movs	r2, r6
 800908c:	6828      	ldr	r0, [r5, #0]
 800908e:	6869      	ldr	r1, [r5, #4]
 8009090:	003b      	movs	r3, r7
 8009092:	f7f8 fb6d 	bl	8001770 <__aeabi_dmul>
 8009096:	4b26      	ldr	r3, [pc, #152]	@ (8009130 <_strtod_l+0x5e0>)
 8009098:	4a2c      	ldr	r2, [pc, #176]	@ (800914c <_strtod_l+0x5fc>)
 800909a:	0006      	movs	r6, r0
 800909c:	400b      	ands	r3, r1
 800909e:	4293      	cmp	r3, r2
 80090a0:	d895      	bhi.n	8008fce <_strtod_l+0x47e>
 80090a2:	4a2b      	ldr	r2, [pc, #172]	@ (8009150 <_strtod_l+0x600>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d913      	bls.n	80090d0 <_strtod_l+0x580>
 80090a8:	2601      	movs	r6, #1
 80090aa:	4f2a      	ldr	r7, [pc, #168]	@ (8009154 <_strtod_l+0x604>)
 80090ac:	4276      	negs	r6, r6
 80090ae:	2300      	movs	r3, #0
 80090b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80090b2:	e086      	b.n	80091c2 <_strtod_l+0x672>
 80090b4:	2201      	movs	r2, #1
 80090b6:	4214      	tst	r4, r2
 80090b8:	d004      	beq.n	80090c4 <_strtod_l+0x574>
 80090ba:	682a      	ldr	r2, [r5, #0]
 80090bc:	686b      	ldr	r3, [r5, #4]
 80090be:	f7f8 fb57 	bl	8001770 <__aeabi_dmul>
 80090c2:	2301      	movs	r3, #1
 80090c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80090c6:	1064      	asrs	r4, r4, #1
 80090c8:	3201      	adds	r2, #1
 80090ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80090cc:	3508      	adds	r5, #8
 80090ce:	e7d0      	b.n	8009072 <_strtod_l+0x522>
 80090d0:	23d4      	movs	r3, #212	@ 0xd4
 80090d2:	049b      	lsls	r3, r3, #18
 80090d4:	18cf      	adds	r7, r1, r3
 80090d6:	e7ea      	b.n	80090ae <_strtod_l+0x55e>
 80090d8:	2c00      	cmp	r4, #0
 80090da:	d0e8      	beq.n	80090ae <_strtod_l+0x55e>
 80090dc:	4264      	negs	r4, r4
 80090de:	230f      	movs	r3, #15
 80090e0:	0022      	movs	r2, r4
 80090e2:	401a      	ands	r2, r3
 80090e4:	421c      	tst	r4, r3
 80090e6:	d00a      	beq.n	80090fe <_strtod_l+0x5ae>
 80090e8:	4b15      	ldr	r3, [pc, #84]	@ (8009140 <_strtod_l+0x5f0>)
 80090ea:	00d2      	lsls	r2, r2, #3
 80090ec:	189b      	adds	r3, r3, r2
 80090ee:	0030      	movs	r0, r6
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	685b      	ldr	r3, [r3, #4]
 80090f4:	0039      	movs	r1, r7
 80090f6:	f7f7 ff01 	bl	8000efc <__aeabi_ddiv>
 80090fa:	0006      	movs	r6, r0
 80090fc:	000f      	movs	r7, r1
 80090fe:	1124      	asrs	r4, r4, #4
 8009100:	d0d5      	beq.n	80090ae <_strtod_l+0x55e>
 8009102:	2c1f      	cmp	r4, #31
 8009104:	dd28      	ble.n	8009158 <_strtod_l+0x608>
 8009106:	2300      	movs	r3, #0
 8009108:	9306      	str	r3, [sp, #24]
 800910a:	9307      	str	r3, [sp, #28]
 800910c:	930d      	str	r3, [sp, #52]	@ 0x34
 800910e:	9308      	str	r3, [sp, #32]
 8009110:	2322      	movs	r3, #34	@ 0x22
 8009112:	9a05      	ldr	r2, [sp, #20]
 8009114:	2600      	movs	r6, #0
 8009116:	6013      	str	r3, [r2, #0]
 8009118:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800911a:	2700      	movs	r7, #0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d000      	beq.n	8009122 <_strtod_l+0x5d2>
 8009120:	e763      	b.n	8008fea <_strtod_l+0x49a>
 8009122:	e550      	b.n	8008bc6 <_strtod_l+0x76>
 8009124:	00004e1f 	.word	0x00004e1f
 8009128:	0800e1cb 	.word	0x0800e1cb
 800912c:	0800e408 	.word	0x0800e408
 8009130:	7ff00000 	.word	0x7ff00000
 8009134:	0800e1c3 	.word	0x0800e1c3
 8009138:	0800e2ad 	.word	0x0800e2ad
 800913c:	0800e2a9 	.word	0x0800e2a9
 8009140:	0800e490 	.word	0x0800e490
 8009144:	0800e468 	.word	0x0800e468
 8009148:	fcb00000 	.word	0xfcb00000
 800914c:	7ca00000 	.word	0x7ca00000
 8009150:	7c900000 	.word	0x7c900000
 8009154:	7fefffff 	.word	0x7fefffff
 8009158:	2310      	movs	r3, #16
 800915a:	0022      	movs	r2, r4
 800915c:	401a      	ands	r2, r3
 800915e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009160:	421c      	tst	r4, r3
 8009162:	d001      	beq.n	8009168 <_strtod_l+0x618>
 8009164:	335a      	adds	r3, #90	@ 0x5a
 8009166:	9309      	str	r3, [sp, #36]	@ 0x24
 8009168:	0030      	movs	r0, r6
 800916a:	0039      	movs	r1, r7
 800916c:	2300      	movs	r3, #0
 800916e:	4dc0      	ldr	r5, [pc, #768]	@ (8009470 <_strtod_l+0x920>)
 8009170:	2201      	movs	r2, #1
 8009172:	4214      	tst	r4, r2
 8009174:	d004      	beq.n	8009180 <_strtod_l+0x630>
 8009176:	682a      	ldr	r2, [r5, #0]
 8009178:	686b      	ldr	r3, [r5, #4]
 800917a:	f7f8 faf9 	bl	8001770 <__aeabi_dmul>
 800917e:	2301      	movs	r3, #1
 8009180:	1064      	asrs	r4, r4, #1
 8009182:	3508      	adds	r5, #8
 8009184:	2c00      	cmp	r4, #0
 8009186:	d1f3      	bne.n	8009170 <_strtod_l+0x620>
 8009188:	2b00      	cmp	r3, #0
 800918a:	d001      	beq.n	8009190 <_strtod_l+0x640>
 800918c:	0006      	movs	r6, r0
 800918e:	000f      	movs	r7, r1
 8009190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009192:	2b00      	cmp	r3, #0
 8009194:	d00d      	beq.n	80091b2 <_strtod_l+0x662>
 8009196:	236b      	movs	r3, #107	@ 0x6b
 8009198:	007a      	lsls	r2, r7, #1
 800919a:	0d52      	lsrs	r2, r2, #21
 800919c:	0039      	movs	r1, r7
 800919e:	1a9b      	subs	r3, r3, r2
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	dd06      	ble.n	80091b2 <_strtod_l+0x662>
 80091a4:	2b1f      	cmp	r3, #31
 80091a6:	dd5c      	ble.n	8009262 <_strtod_l+0x712>
 80091a8:	2600      	movs	r6, #0
 80091aa:	2b34      	cmp	r3, #52	@ 0x34
 80091ac:	dd52      	ble.n	8009254 <_strtod_l+0x704>
 80091ae:	27dc      	movs	r7, #220	@ 0xdc
 80091b0:	04bf      	lsls	r7, r7, #18
 80091b2:	2200      	movs	r2, #0
 80091b4:	2300      	movs	r3, #0
 80091b6:	0030      	movs	r0, r6
 80091b8:	0039      	movs	r1, r7
 80091ba:	f7f7 f951 	bl	8000460 <__aeabi_dcmpeq>
 80091be:	2800      	cmp	r0, #0
 80091c0:	d1a1      	bne.n	8009106 <_strtod_l+0x5b6>
 80091c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091c4:	9a08      	ldr	r2, [sp, #32]
 80091c6:	9300      	str	r3, [sp, #0]
 80091c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80091ca:	9b06      	ldr	r3, [sp, #24]
 80091cc:	9805      	ldr	r0, [sp, #20]
 80091ce:	f002 ffdb 	bl	800c188 <__s2b>
 80091d2:	900d      	str	r0, [sp, #52]	@ 0x34
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d100      	bne.n	80091da <_strtod_l+0x68a>
 80091d8:	e6f9      	b.n	8008fce <_strtod_l+0x47e>
 80091da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091dc:	9907      	ldr	r1, [sp, #28]
 80091de:	43db      	mvns	r3, r3
 80091e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091e2:	17db      	asrs	r3, r3, #31
 80091e4:	1a52      	subs	r2, r2, r1
 80091e6:	9214      	str	r2, [sp, #80]	@ 0x50
 80091e8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80091ea:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80091ec:	17d2      	asrs	r2, r2, #31
 80091ee:	4011      	ands	r1, r2
 80091f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80091f2:	9114      	str	r1, [sp, #80]	@ 0x50
 80091f4:	401a      	ands	r2, r3
 80091f6:	2300      	movs	r3, #0
 80091f8:	921a      	str	r2, [sp, #104]	@ 0x68
 80091fa:	9306      	str	r3, [sp, #24]
 80091fc:	9307      	str	r3, [sp, #28]
 80091fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009200:	9805      	ldr	r0, [sp, #20]
 8009202:	6859      	ldr	r1, [r3, #4]
 8009204:	f002 ff14 	bl	800c030 <_Balloc>
 8009208:	9008      	str	r0, [sp, #32]
 800920a:	2800      	cmp	r0, #0
 800920c:	d100      	bne.n	8009210 <_strtod_l+0x6c0>
 800920e:	e6e3      	b.n	8008fd8 <_strtod_l+0x488>
 8009210:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009212:	300c      	adds	r0, #12
 8009214:	0019      	movs	r1, r3
 8009216:	691a      	ldr	r2, [r3, #16]
 8009218:	310c      	adds	r1, #12
 800921a:	3202      	adds	r2, #2
 800921c:	0092      	lsls	r2, r2, #2
 800921e:	f001 fbed 	bl	800a9fc <memcpy>
 8009222:	ab20      	add	r3, sp, #128	@ 0x80
 8009224:	9301      	str	r3, [sp, #4]
 8009226:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	0032      	movs	r2, r6
 800922c:	003b      	movs	r3, r7
 800922e:	9805      	ldr	r0, [sp, #20]
 8009230:	9610      	str	r6, [sp, #64]	@ 0x40
 8009232:	9711      	str	r7, [sp, #68]	@ 0x44
 8009234:	f003 faf0 	bl	800c818 <__d2b>
 8009238:	901e      	str	r0, [sp, #120]	@ 0x78
 800923a:	2800      	cmp	r0, #0
 800923c:	d100      	bne.n	8009240 <_strtod_l+0x6f0>
 800923e:	e6cb      	b.n	8008fd8 <_strtod_l+0x488>
 8009240:	2101      	movs	r1, #1
 8009242:	9805      	ldr	r0, [sp, #20]
 8009244:	f003 f83c 	bl	800c2c0 <__i2b>
 8009248:	9007      	str	r0, [sp, #28]
 800924a:	2800      	cmp	r0, #0
 800924c:	d10e      	bne.n	800926c <_strtod_l+0x71c>
 800924e:	2300      	movs	r3, #0
 8009250:	9307      	str	r3, [sp, #28]
 8009252:	e6c1      	b.n	8008fd8 <_strtod_l+0x488>
 8009254:	234b      	movs	r3, #75	@ 0x4b
 8009256:	1a9a      	subs	r2, r3, r2
 8009258:	3b4c      	subs	r3, #76	@ 0x4c
 800925a:	4093      	lsls	r3, r2
 800925c:	4019      	ands	r1, r3
 800925e:	000f      	movs	r7, r1
 8009260:	e7a7      	b.n	80091b2 <_strtod_l+0x662>
 8009262:	2201      	movs	r2, #1
 8009264:	4252      	negs	r2, r2
 8009266:	409a      	lsls	r2, r3
 8009268:	4016      	ands	r6, r2
 800926a:	e7a2      	b.n	80091b2 <_strtod_l+0x662>
 800926c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800926e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009270:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009272:	1ad4      	subs	r4, r2, r3
 8009274:	2b00      	cmp	r3, #0
 8009276:	db01      	blt.n	800927c <_strtod_l+0x72c>
 8009278:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800927a:	195d      	adds	r5, r3, r5
 800927c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800927e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009280:	1a5b      	subs	r3, r3, r1
 8009282:	2136      	movs	r1, #54	@ 0x36
 8009284:	189b      	adds	r3, r3, r2
 8009286:	1a8a      	subs	r2, r1, r2
 8009288:	497a      	ldr	r1, [pc, #488]	@ (8009474 <_strtod_l+0x924>)
 800928a:	2001      	movs	r0, #1
 800928c:	468c      	mov	ip, r1
 800928e:	2100      	movs	r1, #0
 8009290:	3b01      	subs	r3, #1
 8009292:	9115      	str	r1, [sp, #84]	@ 0x54
 8009294:	9016      	str	r0, [sp, #88]	@ 0x58
 8009296:	4563      	cmp	r3, ip
 8009298:	da06      	bge.n	80092a8 <_strtod_l+0x758>
 800929a:	4661      	mov	r1, ip
 800929c:	1ac9      	subs	r1, r1, r3
 800929e:	1a52      	subs	r2, r2, r1
 80092a0:	291f      	cmp	r1, #31
 80092a2:	dc3f      	bgt.n	8009324 <_strtod_l+0x7d4>
 80092a4:	4088      	lsls	r0, r1
 80092a6:	9016      	str	r0, [sp, #88]	@ 0x58
 80092a8:	18ab      	adds	r3, r5, r2
 80092aa:	930e      	str	r3, [sp, #56]	@ 0x38
 80092ac:	18a4      	adds	r4, r4, r2
 80092ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092b2:	191c      	adds	r4, r3, r4
 80092b4:	002b      	movs	r3, r5
 80092b6:	4295      	cmp	r5, r2
 80092b8:	dd00      	ble.n	80092bc <_strtod_l+0x76c>
 80092ba:	0013      	movs	r3, r2
 80092bc:	42a3      	cmp	r3, r4
 80092be:	dd00      	ble.n	80092c2 <_strtod_l+0x772>
 80092c0:	0023      	movs	r3, r4
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	dd04      	ble.n	80092d0 <_strtod_l+0x780>
 80092c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092c8:	1ae4      	subs	r4, r4, r3
 80092ca:	1ad2      	subs	r2, r2, r3
 80092cc:	920e      	str	r2, [sp, #56]	@ 0x38
 80092ce:	1aed      	subs	r5, r5, r3
 80092d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	dd16      	ble.n	8009304 <_strtod_l+0x7b4>
 80092d6:	001a      	movs	r2, r3
 80092d8:	9907      	ldr	r1, [sp, #28]
 80092da:	9805      	ldr	r0, [sp, #20]
 80092dc:	f003 f8b2 	bl	800c444 <__pow5mult>
 80092e0:	9007      	str	r0, [sp, #28]
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d0b3      	beq.n	800924e <_strtod_l+0x6fe>
 80092e6:	0001      	movs	r1, r0
 80092e8:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 80092ea:	9805      	ldr	r0, [sp, #20]
 80092ec:	f003 f800 	bl	800c2f0 <__multiply>
 80092f0:	9013      	str	r0, [sp, #76]	@ 0x4c
 80092f2:	2800      	cmp	r0, #0
 80092f4:	d100      	bne.n	80092f8 <_strtod_l+0x7a8>
 80092f6:	e66f      	b.n	8008fd8 <_strtod_l+0x488>
 80092f8:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80092fa:	9805      	ldr	r0, [sp, #20]
 80092fc:	f002 fedc 	bl	800c0b8 <_Bfree>
 8009300:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009302:	931e      	str	r3, [sp, #120]	@ 0x78
 8009304:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009306:	2b00      	cmp	r3, #0
 8009308:	dc12      	bgt.n	8009330 <_strtod_l+0x7e0>
 800930a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800930c:	2b00      	cmp	r3, #0
 800930e:	dd18      	ble.n	8009342 <_strtod_l+0x7f2>
 8009310:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009312:	9908      	ldr	r1, [sp, #32]
 8009314:	9805      	ldr	r0, [sp, #20]
 8009316:	f003 f895 	bl	800c444 <__pow5mult>
 800931a:	9008      	str	r0, [sp, #32]
 800931c:	2800      	cmp	r0, #0
 800931e:	d110      	bne.n	8009342 <_strtod_l+0x7f2>
 8009320:	2300      	movs	r3, #0
 8009322:	e658      	b.n	8008fd6 <_strtod_l+0x486>
 8009324:	4954      	ldr	r1, [pc, #336]	@ (8009478 <_strtod_l+0x928>)
 8009326:	1acb      	subs	r3, r1, r3
 8009328:	0001      	movs	r1, r0
 800932a:	4099      	lsls	r1, r3
 800932c:	9115      	str	r1, [sp, #84]	@ 0x54
 800932e:	e7ba      	b.n	80092a6 <_strtod_l+0x756>
 8009330:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009332:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009334:	9805      	ldr	r0, [sp, #20]
 8009336:	f003 f8e1 	bl	800c4fc <__lshift>
 800933a:	901e      	str	r0, [sp, #120]	@ 0x78
 800933c:	2800      	cmp	r0, #0
 800933e:	d1e4      	bne.n	800930a <_strtod_l+0x7ba>
 8009340:	e64a      	b.n	8008fd8 <_strtod_l+0x488>
 8009342:	2c00      	cmp	r4, #0
 8009344:	dd07      	ble.n	8009356 <_strtod_l+0x806>
 8009346:	0022      	movs	r2, r4
 8009348:	9908      	ldr	r1, [sp, #32]
 800934a:	9805      	ldr	r0, [sp, #20]
 800934c:	f003 f8d6 	bl	800c4fc <__lshift>
 8009350:	9008      	str	r0, [sp, #32]
 8009352:	2800      	cmp	r0, #0
 8009354:	d0e4      	beq.n	8009320 <_strtod_l+0x7d0>
 8009356:	2d00      	cmp	r5, #0
 8009358:	dd08      	ble.n	800936c <_strtod_l+0x81c>
 800935a:	002a      	movs	r2, r5
 800935c:	9907      	ldr	r1, [sp, #28]
 800935e:	9805      	ldr	r0, [sp, #20]
 8009360:	f003 f8cc 	bl	800c4fc <__lshift>
 8009364:	9007      	str	r0, [sp, #28]
 8009366:	2800      	cmp	r0, #0
 8009368:	d100      	bne.n	800936c <_strtod_l+0x81c>
 800936a:	e635      	b.n	8008fd8 <_strtod_l+0x488>
 800936c:	9a08      	ldr	r2, [sp, #32]
 800936e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8009370:	9805      	ldr	r0, [sp, #20]
 8009372:	f003 f94b 	bl	800c60c <__mdiff>
 8009376:	9006      	str	r0, [sp, #24]
 8009378:	2800      	cmp	r0, #0
 800937a:	d100      	bne.n	800937e <_strtod_l+0x82e>
 800937c:	e62c      	b.n	8008fd8 <_strtod_l+0x488>
 800937e:	68c3      	ldr	r3, [r0, #12]
 8009380:	9907      	ldr	r1, [sp, #28]
 8009382:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009384:	2300      	movs	r3, #0
 8009386:	60c3      	str	r3, [r0, #12]
 8009388:	f003 f924 	bl	800c5d4 <__mcmp>
 800938c:	2800      	cmp	r0, #0
 800938e:	da3b      	bge.n	8009408 <_strtod_l+0x8b8>
 8009390:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009392:	4333      	orrs	r3, r6
 8009394:	d167      	bne.n	8009466 <_strtod_l+0x916>
 8009396:	033b      	lsls	r3, r7, #12
 8009398:	d165      	bne.n	8009466 <_strtod_l+0x916>
 800939a:	22d6      	movs	r2, #214	@ 0xd6
 800939c:	4b37      	ldr	r3, [pc, #220]	@ (800947c <_strtod_l+0x92c>)
 800939e:	04d2      	lsls	r2, r2, #19
 80093a0:	403b      	ands	r3, r7
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d95f      	bls.n	8009466 <_strtod_l+0x916>
 80093a6:	9b06      	ldr	r3, [sp, #24]
 80093a8:	695b      	ldr	r3, [r3, #20]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d103      	bne.n	80093b6 <_strtod_l+0x866>
 80093ae:	9b06      	ldr	r3, [sp, #24]
 80093b0:	691b      	ldr	r3, [r3, #16]
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	dd57      	ble.n	8009466 <_strtod_l+0x916>
 80093b6:	9906      	ldr	r1, [sp, #24]
 80093b8:	2201      	movs	r2, #1
 80093ba:	9805      	ldr	r0, [sp, #20]
 80093bc:	f003 f89e 	bl	800c4fc <__lshift>
 80093c0:	9907      	ldr	r1, [sp, #28]
 80093c2:	9006      	str	r0, [sp, #24]
 80093c4:	f003 f906 	bl	800c5d4 <__mcmp>
 80093c8:	2800      	cmp	r0, #0
 80093ca:	dd4c      	ble.n	8009466 <_strtod_l+0x916>
 80093cc:	4b2b      	ldr	r3, [pc, #172]	@ (800947c <_strtod_l+0x92c>)
 80093ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093d0:	403b      	ands	r3, r7
 80093d2:	2a00      	cmp	r2, #0
 80093d4:	d074      	beq.n	80094c0 <_strtod_l+0x970>
 80093d6:	22d6      	movs	r2, #214	@ 0xd6
 80093d8:	04d2      	lsls	r2, r2, #19
 80093da:	4293      	cmp	r3, r2
 80093dc:	d870      	bhi.n	80094c0 <_strtod_l+0x970>
 80093de:	22dc      	movs	r2, #220	@ 0xdc
 80093e0:	0492      	lsls	r2, r2, #18
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d800      	bhi.n	80093e8 <_strtod_l+0x898>
 80093e6:	e693      	b.n	8009110 <_strtod_l+0x5c0>
 80093e8:	0030      	movs	r0, r6
 80093ea:	0039      	movs	r1, r7
 80093ec:	4b24      	ldr	r3, [pc, #144]	@ (8009480 <_strtod_l+0x930>)
 80093ee:	2200      	movs	r2, #0
 80093f0:	f7f8 f9be 	bl	8001770 <__aeabi_dmul>
 80093f4:	4b21      	ldr	r3, [pc, #132]	@ (800947c <_strtod_l+0x92c>)
 80093f6:	0006      	movs	r6, r0
 80093f8:	000f      	movs	r7, r1
 80093fa:	420b      	tst	r3, r1
 80093fc:	d000      	beq.n	8009400 <_strtod_l+0x8b0>
 80093fe:	e5f4      	b.n	8008fea <_strtod_l+0x49a>
 8009400:	2322      	movs	r3, #34	@ 0x22
 8009402:	9a05      	ldr	r2, [sp, #20]
 8009404:	6013      	str	r3, [r2, #0]
 8009406:	e5f0      	b.n	8008fea <_strtod_l+0x49a>
 8009408:	970e      	str	r7, [sp, #56]	@ 0x38
 800940a:	2800      	cmp	r0, #0
 800940c:	d175      	bne.n	80094fa <_strtod_l+0x9aa>
 800940e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009410:	033b      	lsls	r3, r7, #12
 8009412:	0b1b      	lsrs	r3, r3, #12
 8009414:	2a00      	cmp	r2, #0
 8009416:	d039      	beq.n	800948c <_strtod_l+0x93c>
 8009418:	4a1a      	ldr	r2, [pc, #104]	@ (8009484 <_strtod_l+0x934>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d138      	bne.n	8009490 <_strtod_l+0x940>
 800941e:	2101      	movs	r1, #1
 8009420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009422:	4249      	negs	r1, r1
 8009424:	0032      	movs	r2, r6
 8009426:	0008      	movs	r0, r1
 8009428:	2b00      	cmp	r3, #0
 800942a:	d00b      	beq.n	8009444 <_strtod_l+0x8f4>
 800942c:	24d4      	movs	r4, #212	@ 0xd4
 800942e:	4b13      	ldr	r3, [pc, #76]	@ (800947c <_strtod_l+0x92c>)
 8009430:	0008      	movs	r0, r1
 8009432:	403b      	ands	r3, r7
 8009434:	04e4      	lsls	r4, r4, #19
 8009436:	42a3      	cmp	r3, r4
 8009438:	d804      	bhi.n	8009444 <_strtod_l+0x8f4>
 800943a:	306c      	adds	r0, #108	@ 0x6c
 800943c:	0d1b      	lsrs	r3, r3, #20
 800943e:	1ac3      	subs	r3, r0, r3
 8009440:	4099      	lsls	r1, r3
 8009442:	0008      	movs	r0, r1
 8009444:	4282      	cmp	r2, r0
 8009446:	d123      	bne.n	8009490 <_strtod_l+0x940>
 8009448:	4b0f      	ldr	r3, [pc, #60]	@ (8009488 <_strtod_l+0x938>)
 800944a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800944c:	4299      	cmp	r1, r3
 800944e:	d102      	bne.n	8009456 <_strtod_l+0x906>
 8009450:	3201      	adds	r2, #1
 8009452:	d100      	bne.n	8009456 <_strtod_l+0x906>
 8009454:	e5c0      	b.n	8008fd8 <_strtod_l+0x488>
 8009456:	4b09      	ldr	r3, [pc, #36]	@ (800947c <_strtod_l+0x92c>)
 8009458:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800945a:	2600      	movs	r6, #0
 800945c:	401a      	ands	r2, r3
 800945e:	0013      	movs	r3, r2
 8009460:	2280      	movs	r2, #128	@ 0x80
 8009462:	0352      	lsls	r2, r2, #13
 8009464:	189f      	adds	r7, r3, r2
 8009466:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1bd      	bne.n	80093e8 <_strtod_l+0x898>
 800946c:	e5bd      	b.n	8008fea <_strtod_l+0x49a>
 800946e:	46c0      	nop			@ (mov r8, r8)
 8009470:	0800e430 	.word	0x0800e430
 8009474:	fffffc02 	.word	0xfffffc02
 8009478:	fffffbe2 	.word	0xfffffbe2
 800947c:	7ff00000 	.word	0x7ff00000
 8009480:	39500000 	.word	0x39500000
 8009484:	000fffff 	.word	0x000fffff
 8009488:	7fefffff 	.word	0x7fefffff
 800948c:	4333      	orrs	r3, r6
 800948e:	d09d      	beq.n	80093cc <_strtod_l+0x87c>
 8009490:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009492:	2b00      	cmp	r3, #0
 8009494:	d01c      	beq.n	80094d0 <_strtod_l+0x980>
 8009496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009498:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800949a:	4213      	tst	r3, r2
 800949c:	d0e3      	beq.n	8009466 <_strtod_l+0x916>
 800949e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80094a0:	0030      	movs	r0, r6
 80094a2:	0039      	movs	r1, r7
 80094a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d016      	beq.n	80094d8 <_strtod_l+0x988>
 80094aa:	f7ff fb39 	bl	8008b20 <sulp>
 80094ae:	0002      	movs	r2, r0
 80094b0:	000b      	movs	r3, r1
 80094b2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80094b4:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80094b6:	f7f7 f95b 	bl	8000770 <__aeabi_dadd>
 80094ba:	0006      	movs	r6, r0
 80094bc:	000f      	movs	r7, r1
 80094be:	e7d2      	b.n	8009466 <_strtod_l+0x916>
 80094c0:	2601      	movs	r6, #1
 80094c2:	4a92      	ldr	r2, [pc, #584]	@ (800970c <_strtod_l+0xbbc>)
 80094c4:	4276      	negs	r6, r6
 80094c6:	189b      	adds	r3, r3, r2
 80094c8:	4a91      	ldr	r2, [pc, #580]	@ (8009710 <_strtod_l+0xbc0>)
 80094ca:	431a      	orrs	r2, r3
 80094cc:	0017      	movs	r7, r2
 80094ce:	e7ca      	b.n	8009466 <_strtod_l+0x916>
 80094d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80094d2:	4233      	tst	r3, r6
 80094d4:	d0c7      	beq.n	8009466 <_strtod_l+0x916>
 80094d6:	e7e2      	b.n	800949e <_strtod_l+0x94e>
 80094d8:	f7ff fb22 	bl	8008b20 <sulp>
 80094dc:	0002      	movs	r2, r0
 80094de:	000b      	movs	r3, r1
 80094e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80094e2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80094e4:	f7f8 fc2a 	bl	8001d3c <__aeabi_dsub>
 80094e8:	2200      	movs	r2, #0
 80094ea:	2300      	movs	r3, #0
 80094ec:	0006      	movs	r6, r0
 80094ee:	000f      	movs	r7, r1
 80094f0:	f7f6 ffb6 	bl	8000460 <__aeabi_dcmpeq>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	d0b6      	beq.n	8009466 <_strtod_l+0x916>
 80094f8:	e60a      	b.n	8009110 <_strtod_l+0x5c0>
 80094fa:	9907      	ldr	r1, [sp, #28]
 80094fc:	9806      	ldr	r0, [sp, #24]
 80094fe:	f003 f9eb 	bl	800c8d8 <__ratio>
 8009502:	2380      	movs	r3, #128	@ 0x80
 8009504:	2200      	movs	r2, #0
 8009506:	05db      	lsls	r3, r3, #23
 8009508:	0004      	movs	r4, r0
 800950a:	000d      	movs	r5, r1
 800950c:	f7f6 ffb8 	bl	8000480 <__aeabi_dcmple>
 8009510:	2800      	cmp	r0, #0
 8009512:	d06c      	beq.n	80095ee <_strtod_l+0xa9e>
 8009514:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d177      	bne.n	800960a <_strtod_l+0xaba>
 800951a:	2e00      	cmp	r6, #0
 800951c:	d157      	bne.n	80095ce <_strtod_l+0xa7e>
 800951e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009520:	031b      	lsls	r3, r3, #12
 8009522:	d15a      	bne.n	80095da <_strtod_l+0xa8a>
 8009524:	2200      	movs	r2, #0
 8009526:	0020      	movs	r0, r4
 8009528:	0029      	movs	r1, r5
 800952a:	4b7a      	ldr	r3, [pc, #488]	@ (8009714 <_strtod_l+0xbc4>)
 800952c:	f7f6 ff9e 	bl	800046c <__aeabi_dcmplt>
 8009530:	2800      	cmp	r0, #0
 8009532:	d159      	bne.n	80095e8 <_strtod_l+0xa98>
 8009534:	0020      	movs	r0, r4
 8009536:	0029      	movs	r1, r5
 8009538:	2200      	movs	r2, #0
 800953a:	4b77      	ldr	r3, [pc, #476]	@ (8009718 <_strtod_l+0xbc8>)
 800953c:	f7f8 f918 	bl	8001770 <__aeabi_dmul>
 8009540:	0004      	movs	r4, r0
 8009542:	000d      	movs	r5, r1
 8009544:	2380      	movs	r3, #128	@ 0x80
 8009546:	061b      	lsls	r3, r3, #24
 8009548:	18eb      	adds	r3, r5, r3
 800954a:	940a      	str	r4, [sp, #40]	@ 0x28
 800954c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800954e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009550:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009552:	9216      	str	r2, [sp, #88]	@ 0x58
 8009554:	9317      	str	r3, [sp, #92]	@ 0x5c
 8009556:	4a71      	ldr	r2, [pc, #452]	@ (800971c <_strtod_l+0xbcc>)
 8009558:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800955a:	4013      	ands	r3, r2
 800955c:	9315      	str	r3, [sp, #84]	@ 0x54
 800955e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009560:	4b6f      	ldr	r3, [pc, #444]	@ (8009720 <_strtod_l+0xbd0>)
 8009562:	429a      	cmp	r2, r3
 8009564:	d000      	beq.n	8009568 <_strtod_l+0xa18>
 8009566:	e087      	b.n	8009678 <_strtod_l+0xb28>
 8009568:	4a6e      	ldr	r2, [pc, #440]	@ (8009724 <_strtod_l+0xbd4>)
 800956a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800956c:	4694      	mov	ip, r2
 800956e:	4463      	add	r3, ip
 8009570:	001f      	movs	r7, r3
 8009572:	0030      	movs	r0, r6
 8009574:	0019      	movs	r1, r3
 8009576:	f003 f8e3 	bl	800c740 <__ulp>
 800957a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800957c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800957e:	f7f8 f8f7 	bl	8001770 <__aeabi_dmul>
 8009582:	0032      	movs	r2, r6
 8009584:	003b      	movs	r3, r7
 8009586:	f7f7 f8f3 	bl	8000770 <__aeabi_dadd>
 800958a:	4a64      	ldr	r2, [pc, #400]	@ (800971c <_strtod_l+0xbcc>)
 800958c:	4b66      	ldr	r3, [pc, #408]	@ (8009728 <_strtod_l+0xbd8>)
 800958e:	0006      	movs	r6, r0
 8009590:	400a      	ands	r2, r1
 8009592:	429a      	cmp	r2, r3
 8009594:	d940      	bls.n	8009618 <_strtod_l+0xac8>
 8009596:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009598:	4a64      	ldr	r2, [pc, #400]	@ (800972c <_strtod_l+0xbdc>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d103      	bne.n	80095a6 <_strtod_l+0xa56>
 800959e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80095a0:	3301      	adds	r3, #1
 80095a2:	d100      	bne.n	80095a6 <_strtod_l+0xa56>
 80095a4:	e518      	b.n	8008fd8 <_strtod_l+0x488>
 80095a6:	2601      	movs	r6, #1
 80095a8:	4f60      	ldr	r7, [pc, #384]	@ (800972c <_strtod_l+0xbdc>)
 80095aa:	4276      	negs	r6, r6
 80095ac:	991e      	ldr	r1, [sp, #120]	@ 0x78
 80095ae:	9805      	ldr	r0, [sp, #20]
 80095b0:	f002 fd82 	bl	800c0b8 <_Bfree>
 80095b4:	9908      	ldr	r1, [sp, #32]
 80095b6:	9805      	ldr	r0, [sp, #20]
 80095b8:	f002 fd7e 	bl	800c0b8 <_Bfree>
 80095bc:	9907      	ldr	r1, [sp, #28]
 80095be:	9805      	ldr	r0, [sp, #20]
 80095c0:	f002 fd7a 	bl	800c0b8 <_Bfree>
 80095c4:	9906      	ldr	r1, [sp, #24]
 80095c6:	9805      	ldr	r0, [sp, #20]
 80095c8:	f002 fd76 	bl	800c0b8 <_Bfree>
 80095cc:	e617      	b.n	80091fe <_strtod_l+0x6ae>
 80095ce:	2e01      	cmp	r6, #1
 80095d0:	d103      	bne.n	80095da <_strtod_l+0xa8a>
 80095d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d100      	bne.n	80095da <_strtod_l+0xa8a>
 80095d8:	e59a      	b.n	8009110 <_strtod_l+0x5c0>
 80095da:	2300      	movs	r3, #0
 80095dc:	4c54      	ldr	r4, [pc, #336]	@ (8009730 <_strtod_l+0xbe0>)
 80095de:	4d4d      	ldr	r5, [pc, #308]	@ (8009714 <_strtod_l+0xbc4>)
 80095e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80095e4:	2400      	movs	r4, #0
 80095e6:	e7b2      	b.n	800954e <_strtod_l+0x9fe>
 80095e8:	2400      	movs	r4, #0
 80095ea:	4d4b      	ldr	r5, [pc, #300]	@ (8009718 <_strtod_l+0xbc8>)
 80095ec:	e7aa      	b.n	8009544 <_strtod_l+0x9f4>
 80095ee:	0020      	movs	r0, r4
 80095f0:	0029      	movs	r1, r5
 80095f2:	4b49      	ldr	r3, [pc, #292]	@ (8009718 <_strtod_l+0xbc8>)
 80095f4:	2200      	movs	r2, #0
 80095f6:	f7f8 f8bb 	bl	8001770 <__aeabi_dmul>
 80095fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80095fc:	0004      	movs	r4, r0
 80095fe:	000d      	movs	r5, r1
 8009600:	2b00      	cmp	r3, #0
 8009602:	d09f      	beq.n	8009544 <_strtod_l+0x9f4>
 8009604:	940a      	str	r4, [sp, #40]	@ 0x28
 8009606:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009608:	e7a1      	b.n	800954e <_strtod_l+0x9fe>
 800960a:	2300      	movs	r3, #0
 800960c:	4c41      	ldr	r4, [pc, #260]	@ (8009714 <_strtod_l+0xbc4>)
 800960e:	0025      	movs	r5, r4
 8009610:	930a      	str	r3, [sp, #40]	@ 0x28
 8009612:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009614:	001c      	movs	r4, r3
 8009616:	e79a      	b.n	800954e <_strtod_l+0x9fe>
 8009618:	23d4      	movs	r3, #212	@ 0xd4
 800961a:	049b      	lsls	r3, r3, #18
 800961c:	18cf      	adds	r7, r1, r3
 800961e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009620:	9710      	str	r7, [sp, #64]	@ 0x40
 8009622:	2b00      	cmp	r3, #0
 8009624:	d1c2      	bne.n	80095ac <_strtod_l+0xa5c>
 8009626:	4b3d      	ldr	r3, [pc, #244]	@ (800971c <_strtod_l+0xbcc>)
 8009628:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800962a:	403b      	ands	r3, r7
 800962c:	429a      	cmp	r2, r3
 800962e:	d1bd      	bne.n	80095ac <_strtod_l+0xa5c>
 8009630:	0020      	movs	r0, r4
 8009632:	0029      	movs	r1, r5
 8009634:	f7f6 ff80 	bl	8000538 <__aeabi_d2lz>
 8009638:	f7f6 ffb8 	bl	80005ac <__aeabi_l2d>
 800963c:	0002      	movs	r2, r0
 800963e:	000b      	movs	r3, r1
 8009640:	0020      	movs	r0, r4
 8009642:	0029      	movs	r1, r5
 8009644:	f7f8 fb7a 	bl	8001d3c <__aeabi_dsub>
 8009648:	033c      	lsls	r4, r7, #12
 800964a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800964c:	0b24      	lsrs	r4, r4, #12
 800964e:	4334      	orrs	r4, r6
 8009650:	900e      	str	r0, [sp, #56]	@ 0x38
 8009652:	910f      	str	r1, [sp, #60]	@ 0x3c
 8009654:	4a37      	ldr	r2, [pc, #220]	@ (8009734 <_strtod_l+0xbe4>)
 8009656:	431c      	orrs	r4, r3
 8009658:	d052      	beq.n	8009700 <_strtod_l+0xbb0>
 800965a:	4b37      	ldr	r3, [pc, #220]	@ (8009738 <_strtod_l+0xbe8>)
 800965c:	f7f6 ff06 	bl	800046c <__aeabi_dcmplt>
 8009660:	2800      	cmp	r0, #0
 8009662:	d000      	beq.n	8009666 <_strtod_l+0xb16>
 8009664:	e4c1      	b.n	8008fea <_strtod_l+0x49a>
 8009666:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009668:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800966a:	4a34      	ldr	r2, [pc, #208]	@ (800973c <_strtod_l+0xbec>)
 800966c:	4b2a      	ldr	r3, [pc, #168]	@ (8009718 <_strtod_l+0xbc8>)
 800966e:	f7f6 ff11 	bl	8000494 <__aeabi_dcmpgt>
 8009672:	2800      	cmp	r0, #0
 8009674:	d09a      	beq.n	80095ac <_strtod_l+0xa5c>
 8009676:	e4b8      	b.n	8008fea <_strtod_l+0x49a>
 8009678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800967a:	2b00      	cmp	r3, #0
 800967c:	d02a      	beq.n	80096d4 <_strtod_l+0xb84>
 800967e:	23d4      	movs	r3, #212	@ 0xd4
 8009680:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009682:	04db      	lsls	r3, r3, #19
 8009684:	429a      	cmp	r2, r3
 8009686:	d825      	bhi.n	80096d4 <_strtod_l+0xb84>
 8009688:	0020      	movs	r0, r4
 800968a:	0029      	movs	r1, r5
 800968c:	4a2c      	ldr	r2, [pc, #176]	@ (8009740 <_strtod_l+0xbf0>)
 800968e:	4b2d      	ldr	r3, [pc, #180]	@ (8009744 <_strtod_l+0xbf4>)
 8009690:	f7f6 fef6 	bl	8000480 <__aeabi_dcmple>
 8009694:	2800      	cmp	r0, #0
 8009696:	d016      	beq.n	80096c6 <_strtod_l+0xb76>
 8009698:	0020      	movs	r0, r4
 800969a:	0029      	movs	r1, r5
 800969c:	f7f6 ff2e 	bl	80004fc <__aeabi_d2uiz>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d100      	bne.n	80096a6 <_strtod_l+0xb56>
 80096a4:	3001      	adds	r0, #1
 80096a6:	f7f8 ffdf 	bl	8002668 <__aeabi_ui2d>
 80096aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80096ac:	0004      	movs	r4, r0
 80096ae:	000d      	movs	r5, r1
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d122      	bne.n	80096fa <_strtod_l+0xbaa>
 80096b4:	2380      	movs	r3, #128	@ 0x80
 80096b6:	061b      	lsls	r3, r3, #24
 80096b8:	18cb      	adds	r3, r1, r3
 80096ba:	9018      	str	r0, [sp, #96]	@ 0x60
 80096bc:	9319      	str	r3, [sp, #100]	@ 0x64
 80096be:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80096c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096c2:	9216      	str	r2, [sp, #88]	@ 0x58
 80096c4:	9317      	str	r3, [sp, #92]	@ 0x5c
 80096c6:	22d6      	movs	r2, #214	@ 0xd6
 80096c8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80096ca:	04d2      	lsls	r2, r2, #19
 80096cc:	189b      	adds	r3, r3, r2
 80096ce:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80096d0:	1a9b      	subs	r3, r3, r2
 80096d2:	9317      	str	r3, [sp, #92]	@ 0x5c
 80096d4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80096d6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80096d8:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 80096da:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 80096dc:	f003 f830 	bl	800c740 <__ulp>
 80096e0:	0002      	movs	r2, r0
 80096e2:	000b      	movs	r3, r1
 80096e4:	0030      	movs	r0, r6
 80096e6:	0039      	movs	r1, r7
 80096e8:	f7f8 f842 	bl	8001770 <__aeabi_dmul>
 80096ec:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80096ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80096f0:	f7f7 f83e 	bl	8000770 <__aeabi_dadd>
 80096f4:	0006      	movs	r6, r0
 80096f6:	000f      	movs	r7, r1
 80096f8:	e791      	b.n	800961e <_strtod_l+0xace>
 80096fa:	9418      	str	r4, [sp, #96]	@ 0x60
 80096fc:	9519      	str	r5, [sp, #100]	@ 0x64
 80096fe:	e7de      	b.n	80096be <_strtod_l+0xb6e>
 8009700:	4b11      	ldr	r3, [pc, #68]	@ (8009748 <_strtod_l+0xbf8>)
 8009702:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8009704:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009706:	f7f6 feb1 	bl	800046c <__aeabi_dcmplt>
 800970a:	e7b2      	b.n	8009672 <_strtod_l+0xb22>
 800970c:	fff00000 	.word	0xfff00000
 8009710:	000fffff 	.word	0x000fffff
 8009714:	3ff00000 	.word	0x3ff00000
 8009718:	3fe00000 	.word	0x3fe00000
 800971c:	7ff00000 	.word	0x7ff00000
 8009720:	7fe00000 	.word	0x7fe00000
 8009724:	fcb00000 	.word	0xfcb00000
 8009728:	7c9fffff 	.word	0x7c9fffff
 800972c:	7fefffff 	.word	0x7fefffff
 8009730:	bff00000 	.word	0xbff00000
 8009734:	94a03595 	.word	0x94a03595
 8009738:	3fdfffff 	.word	0x3fdfffff
 800973c:	35afe535 	.word	0x35afe535
 8009740:	ffc00000 	.word	0xffc00000
 8009744:	41dfffff 	.word	0x41dfffff
 8009748:	3fcfffff 	.word	0x3fcfffff

0800974c <_strtod_r>:
 800974c:	b510      	push	{r4, lr}
 800974e:	4b02      	ldr	r3, [pc, #8]	@ (8009758 <_strtod_r+0xc>)
 8009750:	f7ff f9fe 	bl	8008b50 <_strtod_l>
 8009754:	bd10      	pop	{r4, pc}
 8009756:	46c0      	nop			@ (mov r8, r8)
 8009758:	2000001c 	.word	0x2000001c

0800975c <strtod>:
 800975c:	b510      	push	{r4, lr}
 800975e:	4c04      	ldr	r4, [pc, #16]	@ (8009770 <strtod+0x14>)
 8009760:	000a      	movs	r2, r1
 8009762:	0001      	movs	r1, r0
 8009764:	4b03      	ldr	r3, [pc, #12]	@ (8009774 <strtod+0x18>)
 8009766:	6820      	ldr	r0, [r4, #0]
 8009768:	f7ff f9f2 	bl	8008b50 <_strtod_l>
 800976c:	bd10      	pop	{r4, pc}
 800976e:	46c0      	nop			@ (mov r8, r8)
 8009770:	20000188 	.word	0x20000188
 8009774:	2000001c 	.word	0x2000001c

08009778 <__cvt>:
 8009778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800977a:	001f      	movs	r7, r3
 800977c:	2300      	movs	r3, #0
 800977e:	0016      	movs	r6, r2
 8009780:	b08b      	sub	sp, #44	@ 0x2c
 8009782:	429f      	cmp	r7, r3
 8009784:	da04      	bge.n	8009790 <__cvt+0x18>
 8009786:	2180      	movs	r1, #128	@ 0x80
 8009788:	0609      	lsls	r1, r1, #24
 800978a:	187b      	adds	r3, r7, r1
 800978c:	001f      	movs	r7, r3
 800978e:	232d      	movs	r3, #45	@ 0x2d
 8009790:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009792:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009794:	7013      	strb	r3, [r2, #0]
 8009796:	2320      	movs	r3, #32
 8009798:	2203      	movs	r2, #3
 800979a:	439d      	bics	r5, r3
 800979c:	2d46      	cmp	r5, #70	@ 0x46
 800979e:	d007      	beq.n	80097b0 <__cvt+0x38>
 80097a0:	002b      	movs	r3, r5
 80097a2:	3b45      	subs	r3, #69	@ 0x45
 80097a4:	4259      	negs	r1, r3
 80097a6:	414b      	adcs	r3, r1
 80097a8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80097aa:	3a01      	subs	r2, #1
 80097ac:	18cb      	adds	r3, r1, r3
 80097ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80097b0:	ab09      	add	r3, sp, #36	@ 0x24
 80097b2:	9304      	str	r3, [sp, #16]
 80097b4:	ab08      	add	r3, sp, #32
 80097b6:	9303      	str	r3, [sp, #12]
 80097b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80097ba:	9200      	str	r2, [sp, #0]
 80097bc:	9302      	str	r3, [sp, #8]
 80097be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097c0:	0032      	movs	r2, r6
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	003b      	movs	r3, r7
 80097c6:	f001 f9d1 	bl	800ab6c <_dtoa_r>
 80097ca:	0004      	movs	r4, r0
 80097cc:	2d47      	cmp	r5, #71	@ 0x47
 80097ce:	d11b      	bne.n	8009808 <__cvt+0x90>
 80097d0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097d2:	07db      	lsls	r3, r3, #31
 80097d4:	d511      	bpl.n	80097fa <__cvt+0x82>
 80097d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80097d8:	18c3      	adds	r3, r0, r3
 80097da:	9307      	str	r3, [sp, #28]
 80097dc:	2200      	movs	r2, #0
 80097de:	2300      	movs	r3, #0
 80097e0:	0030      	movs	r0, r6
 80097e2:	0039      	movs	r1, r7
 80097e4:	f7f6 fe3c 	bl	8000460 <__aeabi_dcmpeq>
 80097e8:	2800      	cmp	r0, #0
 80097ea:	d001      	beq.n	80097f0 <__cvt+0x78>
 80097ec:	9b07      	ldr	r3, [sp, #28]
 80097ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80097f0:	2230      	movs	r2, #48	@ 0x30
 80097f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097f4:	9907      	ldr	r1, [sp, #28]
 80097f6:	428b      	cmp	r3, r1
 80097f8:	d320      	bcc.n	800983c <__cvt+0xc4>
 80097fa:	0020      	movs	r0, r4
 80097fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097fe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009800:	1b1b      	subs	r3, r3, r4
 8009802:	6013      	str	r3, [r2, #0]
 8009804:	b00b      	add	sp, #44	@ 0x2c
 8009806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009808:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800980a:	18c3      	adds	r3, r0, r3
 800980c:	9307      	str	r3, [sp, #28]
 800980e:	2d46      	cmp	r5, #70	@ 0x46
 8009810:	d1e4      	bne.n	80097dc <__cvt+0x64>
 8009812:	7803      	ldrb	r3, [r0, #0]
 8009814:	2b30      	cmp	r3, #48	@ 0x30
 8009816:	d10c      	bne.n	8009832 <__cvt+0xba>
 8009818:	2200      	movs	r2, #0
 800981a:	2300      	movs	r3, #0
 800981c:	0030      	movs	r0, r6
 800981e:	0039      	movs	r1, r7
 8009820:	f7f6 fe1e 	bl	8000460 <__aeabi_dcmpeq>
 8009824:	2800      	cmp	r0, #0
 8009826:	d104      	bne.n	8009832 <__cvt+0xba>
 8009828:	2301      	movs	r3, #1
 800982a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800982c:	1a9b      	subs	r3, r3, r2
 800982e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009830:	6013      	str	r3, [r2, #0]
 8009832:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009834:	9a07      	ldr	r2, [sp, #28]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	18d3      	adds	r3, r2, r3
 800983a:	e7ce      	b.n	80097da <__cvt+0x62>
 800983c:	1c59      	adds	r1, r3, #1
 800983e:	9109      	str	r1, [sp, #36]	@ 0x24
 8009840:	701a      	strb	r2, [r3, #0]
 8009842:	e7d6      	b.n	80097f2 <__cvt+0x7a>

08009844 <__exponent>:
 8009844:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009846:	232b      	movs	r3, #43	@ 0x2b
 8009848:	b085      	sub	sp, #20
 800984a:	0005      	movs	r5, r0
 800984c:	1e0c      	subs	r4, r1, #0
 800984e:	7002      	strb	r2, [r0, #0]
 8009850:	da01      	bge.n	8009856 <__exponent+0x12>
 8009852:	424c      	negs	r4, r1
 8009854:	3302      	adds	r3, #2
 8009856:	706b      	strb	r3, [r5, #1]
 8009858:	2c09      	cmp	r4, #9
 800985a:	dd2c      	ble.n	80098b6 <__exponent+0x72>
 800985c:	ab02      	add	r3, sp, #8
 800985e:	1dde      	adds	r6, r3, #7
 8009860:	0020      	movs	r0, r4
 8009862:	210a      	movs	r1, #10
 8009864:	f7f6 fde6 	bl	8000434 <__aeabi_idivmod>
 8009868:	0037      	movs	r7, r6
 800986a:	3130      	adds	r1, #48	@ 0x30
 800986c:	3e01      	subs	r6, #1
 800986e:	0020      	movs	r0, r4
 8009870:	7031      	strb	r1, [r6, #0]
 8009872:	210a      	movs	r1, #10
 8009874:	9401      	str	r4, [sp, #4]
 8009876:	f7f6 fcf7 	bl	8000268 <__divsi3>
 800987a:	9b01      	ldr	r3, [sp, #4]
 800987c:	0004      	movs	r4, r0
 800987e:	2b63      	cmp	r3, #99	@ 0x63
 8009880:	dcee      	bgt.n	8009860 <__exponent+0x1c>
 8009882:	1eba      	subs	r2, r7, #2
 8009884:	1ca8      	adds	r0, r5, #2
 8009886:	0001      	movs	r1, r0
 8009888:	0013      	movs	r3, r2
 800988a:	3430      	adds	r4, #48	@ 0x30
 800988c:	7014      	strb	r4, [r2, #0]
 800988e:	ac02      	add	r4, sp, #8
 8009890:	3407      	adds	r4, #7
 8009892:	429c      	cmp	r4, r3
 8009894:	d80a      	bhi.n	80098ac <__exponent+0x68>
 8009896:	2300      	movs	r3, #0
 8009898:	4294      	cmp	r4, r2
 800989a:	d303      	bcc.n	80098a4 <__exponent+0x60>
 800989c:	3309      	adds	r3, #9
 800989e:	aa02      	add	r2, sp, #8
 80098a0:	189b      	adds	r3, r3, r2
 80098a2:	1bdb      	subs	r3, r3, r7
 80098a4:	18c0      	adds	r0, r0, r3
 80098a6:	1b40      	subs	r0, r0, r5
 80098a8:	b005      	add	sp, #20
 80098aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098ac:	781c      	ldrb	r4, [r3, #0]
 80098ae:	3301      	adds	r3, #1
 80098b0:	700c      	strb	r4, [r1, #0]
 80098b2:	3101      	adds	r1, #1
 80098b4:	e7eb      	b.n	800988e <__exponent+0x4a>
 80098b6:	2330      	movs	r3, #48	@ 0x30
 80098b8:	18e4      	adds	r4, r4, r3
 80098ba:	70ab      	strb	r3, [r5, #2]
 80098bc:	1d28      	adds	r0, r5, #4
 80098be:	70ec      	strb	r4, [r5, #3]
 80098c0:	e7f1      	b.n	80098a6 <__exponent+0x62>
	...

080098c4 <_printf_float>:
 80098c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098c6:	b097      	sub	sp, #92	@ 0x5c
 80098c8:	000d      	movs	r5, r1
 80098ca:	920a      	str	r2, [sp, #40]	@ 0x28
 80098cc:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 80098ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098d0:	9009      	str	r0, [sp, #36]	@ 0x24
 80098d2:	f001 f809 	bl	800a8e8 <_localeconv_r>
 80098d6:	6803      	ldr	r3, [r0, #0]
 80098d8:	0018      	movs	r0, r3
 80098da:	930d      	str	r3, [sp, #52]	@ 0x34
 80098dc:	f7f6 fc1e 	bl	800011c <strlen>
 80098e0:	2300      	movs	r3, #0
 80098e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80098e4:	9314      	str	r3, [sp, #80]	@ 0x50
 80098e6:	7e2b      	ldrb	r3, [r5, #24]
 80098e8:	2207      	movs	r2, #7
 80098ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80098ec:	682b      	ldr	r3, [r5, #0]
 80098ee:	930e      	str	r3, [sp, #56]	@ 0x38
 80098f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80098f2:	6823      	ldr	r3, [r4, #0]
 80098f4:	05c9      	lsls	r1, r1, #23
 80098f6:	d545      	bpl.n	8009984 <_printf_float+0xc0>
 80098f8:	189b      	adds	r3, r3, r2
 80098fa:	4393      	bics	r3, r2
 80098fc:	001a      	movs	r2, r3
 80098fe:	3208      	adds	r2, #8
 8009900:	6022      	str	r2, [r4, #0]
 8009902:	2201      	movs	r2, #1
 8009904:	681e      	ldr	r6, [r3, #0]
 8009906:	685f      	ldr	r7, [r3, #4]
 8009908:	007b      	lsls	r3, r7, #1
 800990a:	085b      	lsrs	r3, r3, #1
 800990c:	9311      	str	r3, [sp, #68]	@ 0x44
 800990e:	9610      	str	r6, [sp, #64]	@ 0x40
 8009910:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009912:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009914:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009916:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009918:	4ba7      	ldr	r3, [pc, #668]	@ (8009bb8 <_printf_float+0x2f4>)
 800991a:	4252      	negs	r2, r2
 800991c:	f7f8 fe18 	bl	8002550 <__aeabi_dcmpun>
 8009920:	2800      	cmp	r0, #0
 8009922:	d131      	bne.n	8009988 <_printf_float+0xc4>
 8009924:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009926:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009928:	2201      	movs	r2, #1
 800992a:	4ba3      	ldr	r3, [pc, #652]	@ (8009bb8 <_printf_float+0x2f4>)
 800992c:	4252      	negs	r2, r2
 800992e:	f7f6 fda7 	bl	8000480 <__aeabi_dcmple>
 8009932:	2800      	cmp	r0, #0
 8009934:	d128      	bne.n	8009988 <_printf_float+0xc4>
 8009936:	2200      	movs	r2, #0
 8009938:	2300      	movs	r3, #0
 800993a:	0030      	movs	r0, r6
 800993c:	0039      	movs	r1, r7
 800993e:	f7f6 fd95 	bl	800046c <__aeabi_dcmplt>
 8009942:	2800      	cmp	r0, #0
 8009944:	d003      	beq.n	800994e <_printf_float+0x8a>
 8009946:	002b      	movs	r3, r5
 8009948:	222d      	movs	r2, #45	@ 0x2d
 800994a:	3343      	adds	r3, #67	@ 0x43
 800994c:	701a      	strb	r2, [r3, #0]
 800994e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009950:	4f9a      	ldr	r7, [pc, #616]	@ (8009bbc <_printf_float+0x2f8>)
 8009952:	2b47      	cmp	r3, #71	@ 0x47
 8009954:	d800      	bhi.n	8009958 <_printf_float+0x94>
 8009956:	4f9a      	ldr	r7, [pc, #616]	@ (8009bc0 <_printf_float+0x2fc>)
 8009958:	2303      	movs	r3, #3
 800995a:	2400      	movs	r4, #0
 800995c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800995e:	612b      	str	r3, [r5, #16]
 8009960:	3301      	adds	r3, #1
 8009962:	439a      	bics	r2, r3
 8009964:	602a      	str	r2, [r5, #0]
 8009966:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009968:	0029      	movs	r1, r5
 800996a:	9300      	str	r3, [sp, #0]
 800996c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800996e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009970:	aa15      	add	r2, sp, #84	@ 0x54
 8009972:	f000 f9e5 	bl	8009d40 <_printf_common>
 8009976:	3001      	adds	r0, #1
 8009978:	d000      	beq.n	800997c <_printf_float+0xb8>
 800997a:	e09e      	b.n	8009aba <_printf_float+0x1f6>
 800997c:	2001      	movs	r0, #1
 800997e:	4240      	negs	r0, r0
 8009980:	b017      	add	sp, #92	@ 0x5c
 8009982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009984:	3307      	adds	r3, #7
 8009986:	e7b8      	b.n	80098fa <_printf_float+0x36>
 8009988:	0032      	movs	r2, r6
 800998a:	003b      	movs	r3, r7
 800998c:	0030      	movs	r0, r6
 800998e:	0039      	movs	r1, r7
 8009990:	f7f8 fdde 	bl	8002550 <__aeabi_dcmpun>
 8009994:	2800      	cmp	r0, #0
 8009996:	d00b      	beq.n	80099b0 <_printf_float+0xec>
 8009998:	2f00      	cmp	r7, #0
 800999a:	da03      	bge.n	80099a4 <_printf_float+0xe0>
 800999c:	002b      	movs	r3, r5
 800999e:	222d      	movs	r2, #45	@ 0x2d
 80099a0:	3343      	adds	r3, #67	@ 0x43
 80099a2:	701a      	strb	r2, [r3, #0]
 80099a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099a6:	4f87      	ldr	r7, [pc, #540]	@ (8009bc4 <_printf_float+0x300>)
 80099a8:	2b47      	cmp	r3, #71	@ 0x47
 80099aa:	d8d5      	bhi.n	8009958 <_printf_float+0x94>
 80099ac:	4f86      	ldr	r7, [pc, #536]	@ (8009bc8 <_printf_float+0x304>)
 80099ae:	e7d3      	b.n	8009958 <_printf_float+0x94>
 80099b0:	2220      	movs	r2, #32
 80099b2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80099b4:	686b      	ldr	r3, [r5, #4]
 80099b6:	4394      	bics	r4, r2
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	d146      	bne.n	8009a4a <_printf_float+0x186>
 80099bc:	3307      	adds	r3, #7
 80099be:	606b      	str	r3, [r5, #4]
 80099c0:	2380      	movs	r3, #128	@ 0x80
 80099c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099c4:	00db      	lsls	r3, r3, #3
 80099c6:	4313      	orrs	r3, r2
 80099c8:	2200      	movs	r2, #0
 80099ca:	602b      	str	r3, [r5, #0]
 80099cc:	9206      	str	r2, [sp, #24]
 80099ce:	aa14      	add	r2, sp, #80	@ 0x50
 80099d0:	9205      	str	r2, [sp, #20]
 80099d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80099d4:	a90a      	add	r1, sp, #40	@ 0x28
 80099d6:	9204      	str	r2, [sp, #16]
 80099d8:	aa13      	add	r2, sp, #76	@ 0x4c
 80099da:	9203      	str	r2, [sp, #12]
 80099dc:	2223      	movs	r2, #35	@ 0x23
 80099de:	1852      	adds	r2, r2, r1
 80099e0:	9202      	str	r2, [sp, #8]
 80099e2:	9301      	str	r3, [sp, #4]
 80099e4:	686b      	ldr	r3, [r5, #4]
 80099e6:	0032      	movs	r2, r6
 80099e8:	9300      	str	r3, [sp, #0]
 80099ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099ec:	003b      	movs	r3, r7
 80099ee:	f7ff fec3 	bl	8009778 <__cvt>
 80099f2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80099f4:	0007      	movs	r7, r0
 80099f6:	2c47      	cmp	r4, #71	@ 0x47
 80099f8:	d12d      	bne.n	8009a56 <_printf_float+0x192>
 80099fa:	1cd3      	adds	r3, r2, #3
 80099fc:	db02      	blt.n	8009a04 <_printf_float+0x140>
 80099fe:	686b      	ldr	r3, [r5, #4]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	dd47      	ble.n	8009a94 <_printf_float+0x1d0>
 8009a04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a06:	3b02      	subs	r3, #2
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a0c:	0028      	movs	r0, r5
 8009a0e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009a10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a12:	3901      	subs	r1, #1
 8009a14:	3050      	adds	r0, #80	@ 0x50
 8009a16:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009a18:	f7ff ff14 	bl	8009844 <__exponent>
 8009a1c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009a1e:	0004      	movs	r4, r0
 8009a20:	1813      	adds	r3, r2, r0
 8009a22:	612b      	str	r3, [r5, #16]
 8009a24:	2a01      	cmp	r2, #1
 8009a26:	dc02      	bgt.n	8009a2e <_printf_float+0x16a>
 8009a28:	682a      	ldr	r2, [r5, #0]
 8009a2a:	07d2      	lsls	r2, r2, #31
 8009a2c:	d501      	bpl.n	8009a32 <_printf_float+0x16e>
 8009a2e:	3301      	adds	r3, #1
 8009a30:	612b      	str	r3, [r5, #16]
 8009a32:	2323      	movs	r3, #35	@ 0x23
 8009a34:	aa0a      	add	r2, sp, #40	@ 0x28
 8009a36:	189b      	adds	r3, r3, r2
 8009a38:	781b      	ldrb	r3, [r3, #0]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d100      	bne.n	8009a40 <_printf_float+0x17c>
 8009a3e:	e792      	b.n	8009966 <_printf_float+0xa2>
 8009a40:	002b      	movs	r3, r5
 8009a42:	222d      	movs	r2, #45	@ 0x2d
 8009a44:	3343      	adds	r3, #67	@ 0x43
 8009a46:	701a      	strb	r2, [r3, #0]
 8009a48:	e78d      	b.n	8009966 <_printf_float+0xa2>
 8009a4a:	2c47      	cmp	r4, #71	@ 0x47
 8009a4c:	d1b8      	bne.n	80099c0 <_printf_float+0xfc>
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d1b6      	bne.n	80099c0 <_printf_float+0xfc>
 8009a52:	3301      	adds	r3, #1
 8009a54:	e7b3      	b.n	80099be <_printf_float+0xfa>
 8009a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a58:	2b65      	cmp	r3, #101	@ 0x65
 8009a5a:	d9d7      	bls.n	8009a0c <_printf_float+0x148>
 8009a5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009a5e:	2b66      	cmp	r3, #102	@ 0x66
 8009a60:	d11a      	bne.n	8009a98 <_printf_float+0x1d4>
 8009a62:	686b      	ldr	r3, [r5, #4]
 8009a64:	2a00      	cmp	r2, #0
 8009a66:	dd09      	ble.n	8009a7c <_printf_float+0x1b8>
 8009a68:	612a      	str	r2, [r5, #16]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d102      	bne.n	8009a74 <_printf_float+0x1b0>
 8009a6e:	6829      	ldr	r1, [r5, #0]
 8009a70:	07c9      	lsls	r1, r1, #31
 8009a72:	d50b      	bpl.n	8009a8c <_printf_float+0x1c8>
 8009a74:	3301      	adds	r3, #1
 8009a76:	189b      	adds	r3, r3, r2
 8009a78:	612b      	str	r3, [r5, #16]
 8009a7a:	e007      	b.n	8009a8c <_printf_float+0x1c8>
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d103      	bne.n	8009a88 <_printf_float+0x1c4>
 8009a80:	2201      	movs	r2, #1
 8009a82:	6829      	ldr	r1, [r5, #0]
 8009a84:	4211      	tst	r1, r2
 8009a86:	d000      	beq.n	8009a8a <_printf_float+0x1c6>
 8009a88:	1c9a      	adds	r2, r3, #2
 8009a8a:	612a      	str	r2, [r5, #16]
 8009a8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009a8e:	2400      	movs	r4, #0
 8009a90:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009a92:	e7ce      	b.n	8009a32 <_printf_float+0x16e>
 8009a94:	2367      	movs	r3, #103	@ 0x67
 8009a96:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a98:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009a9a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009a9c:	4299      	cmp	r1, r3
 8009a9e:	db06      	blt.n	8009aae <_printf_float+0x1ea>
 8009aa0:	682b      	ldr	r3, [r5, #0]
 8009aa2:	6129      	str	r1, [r5, #16]
 8009aa4:	07db      	lsls	r3, r3, #31
 8009aa6:	d5f1      	bpl.n	8009a8c <_printf_float+0x1c8>
 8009aa8:	3101      	adds	r1, #1
 8009aaa:	6129      	str	r1, [r5, #16]
 8009aac:	e7ee      	b.n	8009a8c <_printf_float+0x1c8>
 8009aae:	2201      	movs	r2, #1
 8009ab0:	2900      	cmp	r1, #0
 8009ab2:	dce0      	bgt.n	8009a76 <_printf_float+0x1b2>
 8009ab4:	1892      	adds	r2, r2, r2
 8009ab6:	1a52      	subs	r2, r2, r1
 8009ab8:	e7dd      	b.n	8009a76 <_printf_float+0x1b2>
 8009aba:	682a      	ldr	r2, [r5, #0]
 8009abc:	0553      	lsls	r3, r2, #21
 8009abe:	d408      	bmi.n	8009ad2 <_printf_float+0x20e>
 8009ac0:	692b      	ldr	r3, [r5, #16]
 8009ac2:	003a      	movs	r2, r7
 8009ac4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ac8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009aca:	47a0      	blx	r4
 8009acc:	3001      	adds	r0, #1
 8009ace:	d129      	bne.n	8009b24 <_printf_float+0x260>
 8009ad0:	e754      	b.n	800997c <_printf_float+0xb8>
 8009ad2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009ad4:	2b65      	cmp	r3, #101	@ 0x65
 8009ad6:	d800      	bhi.n	8009ada <_printf_float+0x216>
 8009ad8:	e0db      	b.n	8009c92 <_printf_float+0x3ce>
 8009ada:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009adc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009ade:	2200      	movs	r2, #0
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	f7f6 fcbd 	bl	8000460 <__aeabi_dcmpeq>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	d033      	beq.n	8009b52 <_printf_float+0x28e>
 8009aea:	2301      	movs	r3, #1
 8009aec:	4a37      	ldr	r2, [pc, #220]	@ (8009bcc <_printf_float+0x308>)
 8009aee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009af0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009af2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009af4:	47a0      	blx	r4
 8009af6:	3001      	adds	r0, #1
 8009af8:	d100      	bne.n	8009afc <_printf_float+0x238>
 8009afa:	e73f      	b.n	800997c <_printf_float+0xb8>
 8009afc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009afe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b00:	42b3      	cmp	r3, r6
 8009b02:	db02      	blt.n	8009b0a <_printf_float+0x246>
 8009b04:	682b      	ldr	r3, [r5, #0]
 8009b06:	07db      	lsls	r3, r3, #31
 8009b08:	d50c      	bpl.n	8009b24 <_printf_float+0x260>
 8009b0a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b0e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b14:	47a0      	blx	r4
 8009b16:	2400      	movs	r4, #0
 8009b18:	3001      	adds	r0, #1
 8009b1a:	d100      	bne.n	8009b1e <_printf_float+0x25a>
 8009b1c:	e72e      	b.n	800997c <_printf_float+0xb8>
 8009b1e:	1e73      	subs	r3, r6, #1
 8009b20:	42a3      	cmp	r3, r4
 8009b22:	dc0a      	bgt.n	8009b3a <_printf_float+0x276>
 8009b24:	682b      	ldr	r3, [r5, #0]
 8009b26:	079b      	lsls	r3, r3, #30
 8009b28:	d500      	bpl.n	8009b2c <_printf_float+0x268>
 8009b2a:	e106      	b.n	8009d3a <_printf_float+0x476>
 8009b2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009b2e:	68e8      	ldr	r0, [r5, #12]
 8009b30:	4298      	cmp	r0, r3
 8009b32:	db00      	blt.n	8009b36 <_printf_float+0x272>
 8009b34:	e724      	b.n	8009980 <_printf_float+0xbc>
 8009b36:	0018      	movs	r0, r3
 8009b38:	e722      	b.n	8009980 <_printf_float+0xbc>
 8009b3a:	002a      	movs	r2, r5
 8009b3c:	2301      	movs	r3, #1
 8009b3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b40:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b42:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009b44:	321a      	adds	r2, #26
 8009b46:	47b8      	blx	r7
 8009b48:	3001      	adds	r0, #1
 8009b4a:	d100      	bne.n	8009b4e <_printf_float+0x28a>
 8009b4c:	e716      	b.n	800997c <_printf_float+0xb8>
 8009b4e:	3401      	adds	r4, #1
 8009b50:	e7e5      	b.n	8009b1e <_printf_float+0x25a>
 8009b52:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	dc3b      	bgt.n	8009bd0 <_printf_float+0x30c>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	4a1c      	ldr	r2, [pc, #112]	@ (8009bcc <_printf_float+0x308>)
 8009b5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b60:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009b62:	47a0      	blx	r4
 8009b64:	3001      	adds	r0, #1
 8009b66:	d100      	bne.n	8009b6a <_printf_float+0x2a6>
 8009b68:	e708      	b.n	800997c <_printf_float+0xb8>
 8009b6a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8009b6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b6e:	4333      	orrs	r3, r6
 8009b70:	d102      	bne.n	8009b78 <_printf_float+0x2b4>
 8009b72:	682b      	ldr	r3, [r5, #0]
 8009b74:	07db      	lsls	r3, r3, #31
 8009b76:	d5d5      	bpl.n	8009b24 <_printf_float+0x260>
 8009b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b7a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b80:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009b82:	47a0      	blx	r4
 8009b84:	2300      	movs	r3, #0
 8009b86:	3001      	adds	r0, #1
 8009b88:	d100      	bne.n	8009b8c <_printf_float+0x2c8>
 8009b8a:	e6f7      	b.n	800997c <_printf_float+0xb8>
 8009b8c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b8e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009b90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b92:	425b      	negs	r3, r3
 8009b94:	4293      	cmp	r3, r2
 8009b96:	dc01      	bgt.n	8009b9c <_printf_float+0x2d8>
 8009b98:	0033      	movs	r3, r6
 8009b9a:	e792      	b.n	8009ac2 <_printf_float+0x1fe>
 8009b9c:	002a      	movs	r2, r5
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ba2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ba4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009ba6:	321a      	adds	r2, #26
 8009ba8:	47a0      	blx	r4
 8009baa:	3001      	adds	r0, #1
 8009bac:	d100      	bne.n	8009bb0 <_printf_float+0x2ec>
 8009bae:	e6e5      	b.n	800997c <_printf_float+0xb8>
 8009bb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	e7ea      	b.n	8009b8c <_printf_float+0x2c8>
 8009bb6:	46c0      	nop			@ (mov r8, r8)
 8009bb8:	7fefffff 	.word	0x7fefffff
 8009bbc:	0800e1c2 	.word	0x0800e1c2
 8009bc0:	0800e1be 	.word	0x0800e1be
 8009bc4:	0800e1ca 	.word	0x0800e1ca
 8009bc8:	0800e1c6 	.word	0x0800e1c6
 8009bcc:	0800e400 	.word	0x0800e400
 8009bd0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009bd2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009bd4:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bd6:	429e      	cmp	r6, r3
 8009bd8:	dd00      	ble.n	8009bdc <_printf_float+0x318>
 8009bda:	001e      	movs	r6, r3
 8009bdc:	2e00      	cmp	r6, #0
 8009bde:	dc31      	bgt.n	8009c44 <_printf_float+0x380>
 8009be0:	43f3      	mvns	r3, r6
 8009be2:	2400      	movs	r4, #0
 8009be4:	17db      	asrs	r3, r3, #31
 8009be6:	4033      	ands	r3, r6
 8009be8:	930e      	str	r3, [sp, #56]	@ 0x38
 8009bea:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8009bec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bee:	1af3      	subs	r3, r6, r3
 8009bf0:	42a3      	cmp	r3, r4
 8009bf2:	dc30      	bgt.n	8009c56 <_printf_float+0x392>
 8009bf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009bf6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	dc38      	bgt.n	8009c6e <_printf_float+0x3aa>
 8009bfc:	682b      	ldr	r3, [r5, #0]
 8009bfe:	07db      	lsls	r3, r3, #31
 8009c00:	d435      	bmi.n	8009c6e <_printf_float+0x3aa>
 8009c02:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8009c04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c06:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009c08:	1b9b      	subs	r3, r3, r6
 8009c0a:	1b14      	subs	r4, r2, r4
 8009c0c:	429c      	cmp	r4, r3
 8009c0e:	dd00      	ble.n	8009c12 <_printf_float+0x34e>
 8009c10:	001c      	movs	r4, r3
 8009c12:	2c00      	cmp	r4, #0
 8009c14:	dc34      	bgt.n	8009c80 <_printf_float+0x3bc>
 8009c16:	43e3      	mvns	r3, r4
 8009c18:	2600      	movs	r6, #0
 8009c1a:	17db      	asrs	r3, r3, #31
 8009c1c:	401c      	ands	r4, r3
 8009c1e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	1b1b      	subs	r3, r3, r4
 8009c26:	42b3      	cmp	r3, r6
 8009c28:	dc00      	bgt.n	8009c2c <_printf_float+0x368>
 8009c2a:	e77b      	b.n	8009b24 <_printf_float+0x260>
 8009c2c:	002a      	movs	r2, r5
 8009c2e:	2301      	movs	r3, #1
 8009c30:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c34:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009c36:	321a      	adds	r2, #26
 8009c38:	47b8      	blx	r7
 8009c3a:	3001      	adds	r0, #1
 8009c3c:	d100      	bne.n	8009c40 <_printf_float+0x37c>
 8009c3e:	e69d      	b.n	800997c <_printf_float+0xb8>
 8009c40:	3601      	adds	r6, #1
 8009c42:	e7ec      	b.n	8009c1e <_printf_float+0x35a>
 8009c44:	0033      	movs	r3, r6
 8009c46:	003a      	movs	r2, r7
 8009c48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c4c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009c4e:	47a0      	blx	r4
 8009c50:	3001      	adds	r0, #1
 8009c52:	d1c5      	bne.n	8009be0 <_printf_float+0x31c>
 8009c54:	e692      	b.n	800997c <_printf_float+0xb8>
 8009c56:	002a      	movs	r2, r5
 8009c58:	2301      	movs	r3, #1
 8009c5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c5c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c5e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009c60:	321a      	adds	r2, #26
 8009c62:	47b0      	blx	r6
 8009c64:	3001      	adds	r0, #1
 8009c66:	d100      	bne.n	8009c6a <_printf_float+0x3a6>
 8009c68:	e688      	b.n	800997c <_printf_float+0xb8>
 8009c6a:	3401      	adds	r4, #1
 8009c6c:	e7bd      	b.n	8009bea <_printf_float+0x326>
 8009c6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c70:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009c72:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c74:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c76:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009c78:	47a0      	blx	r4
 8009c7a:	3001      	adds	r0, #1
 8009c7c:	d1c1      	bne.n	8009c02 <_printf_float+0x33e>
 8009c7e:	e67d      	b.n	800997c <_printf_float+0xb8>
 8009c80:	19ba      	adds	r2, r7, r6
 8009c82:	0023      	movs	r3, r4
 8009c84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009c86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c88:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009c8a:	47b0      	blx	r6
 8009c8c:	3001      	adds	r0, #1
 8009c8e:	d1c2      	bne.n	8009c16 <_printf_float+0x352>
 8009c90:	e674      	b.n	800997c <_printf_float+0xb8>
 8009c92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009c94:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	dc02      	bgt.n	8009ca0 <_printf_float+0x3dc>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	421a      	tst	r2, r3
 8009c9e:	d039      	beq.n	8009d14 <_printf_float+0x450>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	003a      	movs	r2, r7
 8009ca4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ca6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ca8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009caa:	47b0      	blx	r6
 8009cac:	3001      	adds	r0, #1
 8009cae:	d100      	bne.n	8009cb2 <_printf_float+0x3ee>
 8009cb0:	e664      	b.n	800997c <_printf_float+0xb8>
 8009cb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009cb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cb8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cba:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009cbc:	47b0      	blx	r6
 8009cbe:	3001      	adds	r0, #1
 8009cc0:	d100      	bne.n	8009cc4 <_printf_float+0x400>
 8009cc2:	e65b      	b.n	800997c <_printf_float+0xb8>
 8009cc4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8009cc6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8009cc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cca:	2200      	movs	r2, #0
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	930c      	str	r3, [sp, #48]	@ 0x30
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	f7f6 fbc5 	bl	8000460 <__aeabi_dcmpeq>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d11a      	bne.n	8009d10 <_printf_float+0x44c>
 8009cda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cdc:	1c7a      	adds	r2, r7, #1
 8009cde:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ce0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ce2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009ce4:	47b0      	blx	r6
 8009ce6:	3001      	adds	r0, #1
 8009ce8:	d10e      	bne.n	8009d08 <_printf_float+0x444>
 8009cea:	e647      	b.n	800997c <_printf_float+0xb8>
 8009cec:	002a      	movs	r2, r5
 8009cee:	2301      	movs	r3, #1
 8009cf0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009cf4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009cf6:	321a      	adds	r2, #26
 8009cf8:	47b8      	blx	r7
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d100      	bne.n	8009d00 <_printf_float+0x43c>
 8009cfe:	e63d      	b.n	800997c <_printf_float+0xb8>
 8009d00:	3601      	adds	r6, #1
 8009d02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d04:	429e      	cmp	r6, r3
 8009d06:	dbf1      	blt.n	8009cec <_printf_float+0x428>
 8009d08:	002a      	movs	r2, r5
 8009d0a:	0023      	movs	r3, r4
 8009d0c:	3250      	adds	r2, #80	@ 0x50
 8009d0e:	e6d9      	b.n	8009ac4 <_printf_float+0x200>
 8009d10:	2600      	movs	r6, #0
 8009d12:	e7f6      	b.n	8009d02 <_printf_float+0x43e>
 8009d14:	003a      	movs	r2, r7
 8009d16:	e7e2      	b.n	8009cde <_printf_float+0x41a>
 8009d18:	002a      	movs	r2, r5
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009d1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d20:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009d22:	3219      	adds	r2, #25
 8009d24:	47b0      	blx	r6
 8009d26:	3001      	adds	r0, #1
 8009d28:	d100      	bne.n	8009d2c <_printf_float+0x468>
 8009d2a:	e627      	b.n	800997c <_printf_float+0xb8>
 8009d2c:	3401      	adds	r4, #1
 8009d2e:	68eb      	ldr	r3, [r5, #12]
 8009d30:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009d32:	1a9b      	subs	r3, r3, r2
 8009d34:	42a3      	cmp	r3, r4
 8009d36:	dcef      	bgt.n	8009d18 <_printf_float+0x454>
 8009d38:	e6f8      	b.n	8009b2c <_printf_float+0x268>
 8009d3a:	2400      	movs	r4, #0
 8009d3c:	e7f7      	b.n	8009d2e <_printf_float+0x46a>
 8009d3e:	46c0      	nop			@ (mov r8, r8)

08009d40 <_printf_common>:
 8009d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d42:	0016      	movs	r6, r2
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	688a      	ldr	r2, [r1, #8]
 8009d48:	690b      	ldr	r3, [r1, #16]
 8009d4a:	000c      	movs	r4, r1
 8009d4c:	9000      	str	r0, [sp, #0]
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	da00      	bge.n	8009d54 <_printf_common+0x14>
 8009d52:	0013      	movs	r3, r2
 8009d54:	0022      	movs	r2, r4
 8009d56:	6033      	str	r3, [r6, #0]
 8009d58:	3243      	adds	r2, #67	@ 0x43
 8009d5a:	7812      	ldrb	r2, [r2, #0]
 8009d5c:	2a00      	cmp	r2, #0
 8009d5e:	d001      	beq.n	8009d64 <_printf_common+0x24>
 8009d60:	3301      	adds	r3, #1
 8009d62:	6033      	str	r3, [r6, #0]
 8009d64:	6823      	ldr	r3, [r4, #0]
 8009d66:	069b      	lsls	r3, r3, #26
 8009d68:	d502      	bpl.n	8009d70 <_printf_common+0x30>
 8009d6a:	6833      	ldr	r3, [r6, #0]
 8009d6c:	3302      	adds	r3, #2
 8009d6e:	6033      	str	r3, [r6, #0]
 8009d70:	6822      	ldr	r2, [r4, #0]
 8009d72:	2306      	movs	r3, #6
 8009d74:	0015      	movs	r5, r2
 8009d76:	401d      	ands	r5, r3
 8009d78:	421a      	tst	r2, r3
 8009d7a:	d027      	beq.n	8009dcc <_printf_common+0x8c>
 8009d7c:	0023      	movs	r3, r4
 8009d7e:	3343      	adds	r3, #67	@ 0x43
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	1e5a      	subs	r2, r3, #1
 8009d84:	4193      	sbcs	r3, r2
 8009d86:	6822      	ldr	r2, [r4, #0]
 8009d88:	0692      	lsls	r2, r2, #26
 8009d8a:	d430      	bmi.n	8009dee <_printf_common+0xae>
 8009d8c:	0022      	movs	r2, r4
 8009d8e:	9901      	ldr	r1, [sp, #4]
 8009d90:	9800      	ldr	r0, [sp, #0]
 8009d92:	9d08      	ldr	r5, [sp, #32]
 8009d94:	3243      	adds	r2, #67	@ 0x43
 8009d96:	47a8      	blx	r5
 8009d98:	3001      	adds	r0, #1
 8009d9a:	d025      	beq.n	8009de8 <_printf_common+0xa8>
 8009d9c:	2206      	movs	r2, #6
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	2500      	movs	r5, #0
 8009da2:	4013      	ands	r3, r2
 8009da4:	2b04      	cmp	r3, #4
 8009da6:	d105      	bne.n	8009db4 <_printf_common+0x74>
 8009da8:	6833      	ldr	r3, [r6, #0]
 8009daa:	68e5      	ldr	r5, [r4, #12]
 8009dac:	1aed      	subs	r5, r5, r3
 8009dae:	43eb      	mvns	r3, r5
 8009db0:	17db      	asrs	r3, r3, #31
 8009db2:	401d      	ands	r5, r3
 8009db4:	68a3      	ldr	r3, [r4, #8]
 8009db6:	6922      	ldr	r2, [r4, #16]
 8009db8:	4293      	cmp	r3, r2
 8009dba:	dd01      	ble.n	8009dc0 <_printf_common+0x80>
 8009dbc:	1a9b      	subs	r3, r3, r2
 8009dbe:	18ed      	adds	r5, r5, r3
 8009dc0:	2600      	movs	r6, #0
 8009dc2:	42b5      	cmp	r5, r6
 8009dc4:	d120      	bne.n	8009e08 <_printf_common+0xc8>
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	e010      	b.n	8009dec <_printf_common+0xac>
 8009dca:	3501      	adds	r5, #1
 8009dcc:	68e3      	ldr	r3, [r4, #12]
 8009dce:	6832      	ldr	r2, [r6, #0]
 8009dd0:	1a9b      	subs	r3, r3, r2
 8009dd2:	42ab      	cmp	r3, r5
 8009dd4:	ddd2      	ble.n	8009d7c <_printf_common+0x3c>
 8009dd6:	0022      	movs	r2, r4
 8009dd8:	2301      	movs	r3, #1
 8009dda:	9901      	ldr	r1, [sp, #4]
 8009ddc:	9800      	ldr	r0, [sp, #0]
 8009dde:	9f08      	ldr	r7, [sp, #32]
 8009de0:	3219      	adds	r2, #25
 8009de2:	47b8      	blx	r7
 8009de4:	3001      	adds	r0, #1
 8009de6:	d1f0      	bne.n	8009dca <_printf_common+0x8a>
 8009de8:	2001      	movs	r0, #1
 8009dea:	4240      	negs	r0, r0
 8009dec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009dee:	2030      	movs	r0, #48	@ 0x30
 8009df0:	18e1      	adds	r1, r4, r3
 8009df2:	3143      	adds	r1, #67	@ 0x43
 8009df4:	7008      	strb	r0, [r1, #0]
 8009df6:	0021      	movs	r1, r4
 8009df8:	1c5a      	adds	r2, r3, #1
 8009dfa:	3145      	adds	r1, #69	@ 0x45
 8009dfc:	7809      	ldrb	r1, [r1, #0]
 8009dfe:	18a2      	adds	r2, r4, r2
 8009e00:	3243      	adds	r2, #67	@ 0x43
 8009e02:	3302      	adds	r3, #2
 8009e04:	7011      	strb	r1, [r2, #0]
 8009e06:	e7c1      	b.n	8009d8c <_printf_common+0x4c>
 8009e08:	0022      	movs	r2, r4
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	9901      	ldr	r1, [sp, #4]
 8009e0e:	9800      	ldr	r0, [sp, #0]
 8009e10:	9f08      	ldr	r7, [sp, #32]
 8009e12:	321a      	adds	r2, #26
 8009e14:	47b8      	blx	r7
 8009e16:	3001      	adds	r0, #1
 8009e18:	d0e6      	beq.n	8009de8 <_printf_common+0xa8>
 8009e1a:	3601      	adds	r6, #1
 8009e1c:	e7d1      	b.n	8009dc2 <_printf_common+0x82>
	...

08009e20 <_printf_i>:
 8009e20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e22:	b08b      	sub	sp, #44	@ 0x2c
 8009e24:	9206      	str	r2, [sp, #24]
 8009e26:	000a      	movs	r2, r1
 8009e28:	3243      	adds	r2, #67	@ 0x43
 8009e2a:	9307      	str	r3, [sp, #28]
 8009e2c:	9005      	str	r0, [sp, #20]
 8009e2e:	9203      	str	r2, [sp, #12]
 8009e30:	7e0a      	ldrb	r2, [r1, #24]
 8009e32:	000c      	movs	r4, r1
 8009e34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e36:	2a78      	cmp	r2, #120	@ 0x78
 8009e38:	d809      	bhi.n	8009e4e <_printf_i+0x2e>
 8009e3a:	2a62      	cmp	r2, #98	@ 0x62
 8009e3c:	d80b      	bhi.n	8009e56 <_printf_i+0x36>
 8009e3e:	2a00      	cmp	r2, #0
 8009e40:	d100      	bne.n	8009e44 <_printf_i+0x24>
 8009e42:	e0ba      	b.n	8009fba <_printf_i+0x19a>
 8009e44:	497a      	ldr	r1, [pc, #488]	@ (800a030 <_printf_i+0x210>)
 8009e46:	9104      	str	r1, [sp, #16]
 8009e48:	2a58      	cmp	r2, #88	@ 0x58
 8009e4a:	d100      	bne.n	8009e4e <_printf_i+0x2e>
 8009e4c:	e08e      	b.n	8009f6c <_printf_i+0x14c>
 8009e4e:	0025      	movs	r5, r4
 8009e50:	3542      	adds	r5, #66	@ 0x42
 8009e52:	702a      	strb	r2, [r5, #0]
 8009e54:	e022      	b.n	8009e9c <_printf_i+0x7c>
 8009e56:	0010      	movs	r0, r2
 8009e58:	3863      	subs	r0, #99	@ 0x63
 8009e5a:	2815      	cmp	r0, #21
 8009e5c:	d8f7      	bhi.n	8009e4e <_printf_i+0x2e>
 8009e5e:	f7f6 f96f 	bl	8000140 <__gnu_thumb1_case_shi>
 8009e62:	0016      	.short	0x0016
 8009e64:	fff6001f 	.word	0xfff6001f
 8009e68:	fff6fff6 	.word	0xfff6fff6
 8009e6c:	001ffff6 	.word	0x001ffff6
 8009e70:	fff6fff6 	.word	0xfff6fff6
 8009e74:	fff6fff6 	.word	0xfff6fff6
 8009e78:	0036009f 	.word	0x0036009f
 8009e7c:	fff6007e 	.word	0xfff6007e
 8009e80:	00b0fff6 	.word	0x00b0fff6
 8009e84:	0036fff6 	.word	0x0036fff6
 8009e88:	fff6fff6 	.word	0xfff6fff6
 8009e8c:	0082      	.short	0x0082
 8009e8e:	0025      	movs	r5, r4
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	3542      	adds	r5, #66	@ 0x42
 8009e94:	1d11      	adds	r1, r2, #4
 8009e96:	6019      	str	r1, [r3, #0]
 8009e98:	6813      	ldr	r3, [r2, #0]
 8009e9a:	702b      	strb	r3, [r5, #0]
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e09e      	b.n	8009fde <_printf_i+0x1be>
 8009ea0:	6818      	ldr	r0, [r3, #0]
 8009ea2:	6809      	ldr	r1, [r1, #0]
 8009ea4:	1d02      	adds	r2, r0, #4
 8009ea6:	060d      	lsls	r5, r1, #24
 8009ea8:	d50b      	bpl.n	8009ec2 <_printf_i+0xa2>
 8009eaa:	6806      	ldr	r6, [r0, #0]
 8009eac:	601a      	str	r2, [r3, #0]
 8009eae:	2e00      	cmp	r6, #0
 8009eb0:	da03      	bge.n	8009eba <_printf_i+0x9a>
 8009eb2:	232d      	movs	r3, #45	@ 0x2d
 8009eb4:	9a03      	ldr	r2, [sp, #12]
 8009eb6:	4276      	negs	r6, r6
 8009eb8:	7013      	strb	r3, [r2, #0]
 8009eba:	4b5d      	ldr	r3, [pc, #372]	@ (800a030 <_printf_i+0x210>)
 8009ebc:	270a      	movs	r7, #10
 8009ebe:	9304      	str	r3, [sp, #16]
 8009ec0:	e018      	b.n	8009ef4 <_printf_i+0xd4>
 8009ec2:	6806      	ldr	r6, [r0, #0]
 8009ec4:	601a      	str	r2, [r3, #0]
 8009ec6:	0649      	lsls	r1, r1, #25
 8009ec8:	d5f1      	bpl.n	8009eae <_printf_i+0x8e>
 8009eca:	b236      	sxth	r6, r6
 8009ecc:	e7ef      	b.n	8009eae <_printf_i+0x8e>
 8009ece:	6808      	ldr	r0, [r1, #0]
 8009ed0:	6819      	ldr	r1, [r3, #0]
 8009ed2:	c940      	ldmia	r1!, {r6}
 8009ed4:	0605      	lsls	r5, r0, #24
 8009ed6:	d402      	bmi.n	8009ede <_printf_i+0xbe>
 8009ed8:	0640      	lsls	r0, r0, #25
 8009eda:	d500      	bpl.n	8009ede <_printf_i+0xbe>
 8009edc:	b2b6      	uxth	r6, r6
 8009ede:	6019      	str	r1, [r3, #0]
 8009ee0:	4b53      	ldr	r3, [pc, #332]	@ (800a030 <_printf_i+0x210>)
 8009ee2:	270a      	movs	r7, #10
 8009ee4:	9304      	str	r3, [sp, #16]
 8009ee6:	2a6f      	cmp	r2, #111	@ 0x6f
 8009ee8:	d100      	bne.n	8009eec <_printf_i+0xcc>
 8009eea:	3f02      	subs	r7, #2
 8009eec:	0023      	movs	r3, r4
 8009eee:	2200      	movs	r2, #0
 8009ef0:	3343      	adds	r3, #67	@ 0x43
 8009ef2:	701a      	strb	r2, [r3, #0]
 8009ef4:	6863      	ldr	r3, [r4, #4]
 8009ef6:	60a3      	str	r3, [r4, #8]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	db06      	blt.n	8009f0a <_printf_i+0xea>
 8009efc:	2104      	movs	r1, #4
 8009efe:	6822      	ldr	r2, [r4, #0]
 8009f00:	9d03      	ldr	r5, [sp, #12]
 8009f02:	438a      	bics	r2, r1
 8009f04:	6022      	str	r2, [r4, #0]
 8009f06:	4333      	orrs	r3, r6
 8009f08:	d00c      	beq.n	8009f24 <_printf_i+0x104>
 8009f0a:	9d03      	ldr	r5, [sp, #12]
 8009f0c:	0030      	movs	r0, r6
 8009f0e:	0039      	movs	r1, r7
 8009f10:	f7f6 f9a6 	bl	8000260 <__aeabi_uidivmod>
 8009f14:	9b04      	ldr	r3, [sp, #16]
 8009f16:	3d01      	subs	r5, #1
 8009f18:	5c5b      	ldrb	r3, [r3, r1]
 8009f1a:	702b      	strb	r3, [r5, #0]
 8009f1c:	0033      	movs	r3, r6
 8009f1e:	0006      	movs	r6, r0
 8009f20:	429f      	cmp	r7, r3
 8009f22:	d9f3      	bls.n	8009f0c <_printf_i+0xec>
 8009f24:	2f08      	cmp	r7, #8
 8009f26:	d109      	bne.n	8009f3c <_printf_i+0x11c>
 8009f28:	6823      	ldr	r3, [r4, #0]
 8009f2a:	07db      	lsls	r3, r3, #31
 8009f2c:	d506      	bpl.n	8009f3c <_printf_i+0x11c>
 8009f2e:	6862      	ldr	r2, [r4, #4]
 8009f30:	6923      	ldr	r3, [r4, #16]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	dc02      	bgt.n	8009f3c <_printf_i+0x11c>
 8009f36:	2330      	movs	r3, #48	@ 0x30
 8009f38:	3d01      	subs	r5, #1
 8009f3a:	702b      	strb	r3, [r5, #0]
 8009f3c:	9b03      	ldr	r3, [sp, #12]
 8009f3e:	1b5b      	subs	r3, r3, r5
 8009f40:	6123      	str	r3, [r4, #16]
 8009f42:	9b07      	ldr	r3, [sp, #28]
 8009f44:	0021      	movs	r1, r4
 8009f46:	9300      	str	r3, [sp, #0]
 8009f48:	9805      	ldr	r0, [sp, #20]
 8009f4a:	9b06      	ldr	r3, [sp, #24]
 8009f4c:	aa09      	add	r2, sp, #36	@ 0x24
 8009f4e:	f7ff fef7 	bl	8009d40 <_printf_common>
 8009f52:	3001      	adds	r0, #1
 8009f54:	d148      	bne.n	8009fe8 <_printf_i+0x1c8>
 8009f56:	2001      	movs	r0, #1
 8009f58:	4240      	negs	r0, r0
 8009f5a:	b00b      	add	sp, #44	@ 0x2c
 8009f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f5e:	2220      	movs	r2, #32
 8009f60:	6809      	ldr	r1, [r1, #0]
 8009f62:	430a      	orrs	r2, r1
 8009f64:	6022      	str	r2, [r4, #0]
 8009f66:	2278      	movs	r2, #120	@ 0x78
 8009f68:	4932      	ldr	r1, [pc, #200]	@ (800a034 <_printf_i+0x214>)
 8009f6a:	9104      	str	r1, [sp, #16]
 8009f6c:	0021      	movs	r1, r4
 8009f6e:	3145      	adds	r1, #69	@ 0x45
 8009f70:	700a      	strb	r2, [r1, #0]
 8009f72:	6819      	ldr	r1, [r3, #0]
 8009f74:	6822      	ldr	r2, [r4, #0]
 8009f76:	c940      	ldmia	r1!, {r6}
 8009f78:	0610      	lsls	r0, r2, #24
 8009f7a:	d402      	bmi.n	8009f82 <_printf_i+0x162>
 8009f7c:	0650      	lsls	r0, r2, #25
 8009f7e:	d500      	bpl.n	8009f82 <_printf_i+0x162>
 8009f80:	b2b6      	uxth	r6, r6
 8009f82:	6019      	str	r1, [r3, #0]
 8009f84:	07d3      	lsls	r3, r2, #31
 8009f86:	d502      	bpl.n	8009f8e <_printf_i+0x16e>
 8009f88:	2320      	movs	r3, #32
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	6023      	str	r3, [r4, #0]
 8009f8e:	2e00      	cmp	r6, #0
 8009f90:	d001      	beq.n	8009f96 <_printf_i+0x176>
 8009f92:	2710      	movs	r7, #16
 8009f94:	e7aa      	b.n	8009eec <_printf_i+0xcc>
 8009f96:	2220      	movs	r2, #32
 8009f98:	6823      	ldr	r3, [r4, #0]
 8009f9a:	4393      	bics	r3, r2
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	e7f8      	b.n	8009f92 <_printf_i+0x172>
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	680d      	ldr	r5, [r1, #0]
 8009fa4:	1d10      	adds	r0, r2, #4
 8009fa6:	6949      	ldr	r1, [r1, #20]
 8009fa8:	6018      	str	r0, [r3, #0]
 8009faa:	6813      	ldr	r3, [r2, #0]
 8009fac:	062e      	lsls	r6, r5, #24
 8009fae:	d501      	bpl.n	8009fb4 <_printf_i+0x194>
 8009fb0:	6019      	str	r1, [r3, #0]
 8009fb2:	e002      	b.n	8009fba <_printf_i+0x19a>
 8009fb4:	066d      	lsls	r5, r5, #25
 8009fb6:	d5fb      	bpl.n	8009fb0 <_printf_i+0x190>
 8009fb8:	8019      	strh	r1, [r3, #0]
 8009fba:	2300      	movs	r3, #0
 8009fbc:	9d03      	ldr	r5, [sp, #12]
 8009fbe:	6123      	str	r3, [r4, #16]
 8009fc0:	e7bf      	b.n	8009f42 <_printf_i+0x122>
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	1d11      	adds	r1, r2, #4
 8009fc6:	6019      	str	r1, [r3, #0]
 8009fc8:	6815      	ldr	r5, [r2, #0]
 8009fca:	2100      	movs	r1, #0
 8009fcc:	0028      	movs	r0, r5
 8009fce:	6862      	ldr	r2, [r4, #4]
 8009fd0:	f000 fd09 	bl	800a9e6 <memchr>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	d001      	beq.n	8009fdc <_printf_i+0x1bc>
 8009fd8:	1b40      	subs	r0, r0, r5
 8009fda:	6060      	str	r0, [r4, #4]
 8009fdc:	6863      	ldr	r3, [r4, #4]
 8009fde:	6123      	str	r3, [r4, #16]
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	9a03      	ldr	r2, [sp, #12]
 8009fe4:	7013      	strb	r3, [r2, #0]
 8009fe6:	e7ac      	b.n	8009f42 <_printf_i+0x122>
 8009fe8:	002a      	movs	r2, r5
 8009fea:	6923      	ldr	r3, [r4, #16]
 8009fec:	9906      	ldr	r1, [sp, #24]
 8009fee:	9805      	ldr	r0, [sp, #20]
 8009ff0:	9d07      	ldr	r5, [sp, #28]
 8009ff2:	47a8      	blx	r5
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	d0ae      	beq.n	8009f56 <_printf_i+0x136>
 8009ff8:	6823      	ldr	r3, [r4, #0]
 8009ffa:	079b      	lsls	r3, r3, #30
 8009ffc:	d415      	bmi.n	800a02a <_printf_i+0x20a>
 8009ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a000:	68e0      	ldr	r0, [r4, #12]
 800a002:	4298      	cmp	r0, r3
 800a004:	daa9      	bge.n	8009f5a <_printf_i+0x13a>
 800a006:	0018      	movs	r0, r3
 800a008:	e7a7      	b.n	8009f5a <_printf_i+0x13a>
 800a00a:	0022      	movs	r2, r4
 800a00c:	2301      	movs	r3, #1
 800a00e:	9906      	ldr	r1, [sp, #24]
 800a010:	9805      	ldr	r0, [sp, #20]
 800a012:	9e07      	ldr	r6, [sp, #28]
 800a014:	3219      	adds	r2, #25
 800a016:	47b0      	blx	r6
 800a018:	3001      	adds	r0, #1
 800a01a:	d09c      	beq.n	8009f56 <_printf_i+0x136>
 800a01c:	3501      	adds	r5, #1
 800a01e:	68e3      	ldr	r3, [r4, #12]
 800a020:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a022:	1a9b      	subs	r3, r3, r2
 800a024:	42ab      	cmp	r3, r5
 800a026:	dcf0      	bgt.n	800a00a <_printf_i+0x1ea>
 800a028:	e7e9      	b.n	8009ffe <_printf_i+0x1de>
 800a02a:	2500      	movs	r5, #0
 800a02c:	e7f7      	b.n	800a01e <_printf_i+0x1fe>
 800a02e:	46c0      	nop			@ (mov r8, r8)
 800a030:	0800e1ce 	.word	0x0800e1ce
 800a034:	0800e1df 	.word	0x0800e1df

0800a038 <_scanf_float>:
 800a038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a03a:	b08b      	sub	sp, #44	@ 0x2c
 800a03c:	0016      	movs	r6, r2
 800a03e:	9003      	str	r0, [sp, #12]
 800a040:	22ae      	movs	r2, #174	@ 0xae
 800a042:	2000      	movs	r0, #0
 800a044:	9307      	str	r3, [sp, #28]
 800a046:	688b      	ldr	r3, [r1, #8]
 800a048:	000c      	movs	r4, r1
 800a04a:	1e59      	subs	r1, r3, #1
 800a04c:	0052      	lsls	r2, r2, #1
 800a04e:	9006      	str	r0, [sp, #24]
 800a050:	4291      	cmp	r1, r2
 800a052:	d905      	bls.n	800a060 <_scanf_float+0x28>
 800a054:	3b5e      	subs	r3, #94	@ 0x5e
 800a056:	3bff      	subs	r3, #255	@ 0xff
 800a058:	9306      	str	r3, [sp, #24]
 800a05a:	235e      	movs	r3, #94	@ 0x5e
 800a05c:	33ff      	adds	r3, #255	@ 0xff
 800a05e:	60a3      	str	r3, [r4, #8]
 800a060:	23f0      	movs	r3, #240	@ 0xf0
 800a062:	6822      	ldr	r2, [r4, #0]
 800a064:	00db      	lsls	r3, r3, #3
 800a066:	4313      	orrs	r3, r2
 800a068:	6023      	str	r3, [r4, #0]
 800a06a:	0023      	movs	r3, r4
 800a06c:	2500      	movs	r5, #0
 800a06e:	331c      	adds	r3, #28
 800a070:	001f      	movs	r7, r3
 800a072:	9304      	str	r3, [sp, #16]
 800a074:	9502      	str	r5, [sp, #8]
 800a076:	9509      	str	r5, [sp, #36]	@ 0x24
 800a078:	9508      	str	r5, [sp, #32]
 800a07a:	9501      	str	r5, [sp, #4]
 800a07c:	9505      	str	r5, [sp, #20]
 800a07e:	68a2      	ldr	r2, [r4, #8]
 800a080:	2a00      	cmp	r2, #0
 800a082:	d00a      	beq.n	800a09a <_scanf_float+0x62>
 800a084:	6833      	ldr	r3, [r6, #0]
 800a086:	781b      	ldrb	r3, [r3, #0]
 800a088:	2b4e      	cmp	r3, #78	@ 0x4e
 800a08a:	d844      	bhi.n	800a116 <_scanf_float+0xde>
 800a08c:	0018      	movs	r0, r3
 800a08e:	2b40      	cmp	r3, #64	@ 0x40
 800a090:	d82c      	bhi.n	800a0ec <_scanf_float+0xb4>
 800a092:	382b      	subs	r0, #43	@ 0x2b
 800a094:	b2c1      	uxtb	r1, r0
 800a096:	290e      	cmp	r1, #14
 800a098:	d92a      	bls.n	800a0f0 <_scanf_float+0xb8>
 800a09a:	9b01      	ldr	r3, [sp, #4]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d003      	beq.n	800a0a8 <_scanf_float+0x70>
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	4aa6      	ldr	r2, [pc, #664]	@ (800a33c <_scanf_float+0x304>)
 800a0a4:	4013      	ands	r3, r2
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	9b02      	ldr	r3, [sp, #8]
 800a0aa:	3b01      	subs	r3, #1
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d900      	bls.n	800a0b2 <_scanf_float+0x7a>
 800a0b0:	e0fe      	b.n	800a2b0 <_scanf_float+0x278>
 800a0b2:	25be      	movs	r5, #190	@ 0xbe
 800a0b4:	006d      	lsls	r5, r5, #1
 800a0b6:	9b04      	ldr	r3, [sp, #16]
 800a0b8:	429f      	cmp	r7, r3
 800a0ba:	d900      	bls.n	800a0be <_scanf_float+0x86>
 800a0bc:	e0ee      	b.n	800a29c <_scanf_float+0x264>
 800a0be:	2001      	movs	r0, #1
 800a0c0:	b00b      	add	sp, #44	@ 0x2c
 800a0c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0c4:	0018      	movs	r0, r3
 800a0c6:	3861      	subs	r0, #97	@ 0x61
 800a0c8:	280d      	cmp	r0, #13
 800a0ca:	d8e6      	bhi.n	800a09a <_scanf_float+0x62>
 800a0cc:	f7f6 f838 	bl	8000140 <__gnu_thumb1_case_shi>
 800a0d0:	ffe50089 	.word	0xffe50089
 800a0d4:	ffe5ffe5 	.word	0xffe5ffe5
 800a0d8:	00a700bb 	.word	0x00a700bb
 800a0dc:	ffe5ffe5 	.word	0xffe5ffe5
 800a0e0:	ffe5008f 	.word	0xffe5008f
 800a0e4:	ffe5ffe5 	.word	0xffe5ffe5
 800a0e8:	006bffe5 	.word	0x006bffe5
 800a0ec:	3841      	subs	r0, #65	@ 0x41
 800a0ee:	e7eb      	b.n	800a0c8 <_scanf_float+0x90>
 800a0f0:	280e      	cmp	r0, #14
 800a0f2:	d8d2      	bhi.n	800a09a <_scanf_float+0x62>
 800a0f4:	f7f6 f824 	bl	8000140 <__gnu_thumb1_case_shi>
 800a0f8:	ffd1004f 	.word	0xffd1004f
 800a0fc:	009d004f 	.word	0x009d004f
 800a100:	0021ffd1 	.word	0x0021ffd1
 800a104:	00410041 	.word	0x00410041
 800a108:	00410041 	.word	0x00410041
 800a10c:	00410041 	.word	0x00410041
 800a110:	00410041 	.word	0x00410041
 800a114:	0041      	.short	0x0041
 800a116:	2b6e      	cmp	r3, #110	@ 0x6e
 800a118:	d80a      	bhi.n	800a130 <_scanf_float+0xf8>
 800a11a:	2b60      	cmp	r3, #96	@ 0x60
 800a11c:	d8d2      	bhi.n	800a0c4 <_scanf_float+0x8c>
 800a11e:	2b54      	cmp	r3, #84	@ 0x54
 800a120:	d100      	bne.n	800a124 <_scanf_float+0xec>
 800a122:	e081      	b.n	800a228 <_scanf_float+0x1f0>
 800a124:	2b59      	cmp	r3, #89	@ 0x59
 800a126:	d1b8      	bne.n	800a09a <_scanf_float+0x62>
 800a128:	2d07      	cmp	r5, #7
 800a12a:	d1b6      	bne.n	800a09a <_scanf_float+0x62>
 800a12c:	2508      	movs	r5, #8
 800a12e:	e02f      	b.n	800a190 <_scanf_float+0x158>
 800a130:	2b74      	cmp	r3, #116	@ 0x74
 800a132:	d079      	beq.n	800a228 <_scanf_float+0x1f0>
 800a134:	2b79      	cmp	r3, #121	@ 0x79
 800a136:	d0f7      	beq.n	800a128 <_scanf_float+0xf0>
 800a138:	e7af      	b.n	800a09a <_scanf_float+0x62>
 800a13a:	6821      	ldr	r1, [r4, #0]
 800a13c:	05c8      	lsls	r0, r1, #23
 800a13e:	d51c      	bpl.n	800a17a <_scanf_float+0x142>
 800a140:	2380      	movs	r3, #128	@ 0x80
 800a142:	4399      	bics	r1, r3
 800a144:	9b01      	ldr	r3, [sp, #4]
 800a146:	6021      	str	r1, [r4, #0]
 800a148:	3301      	adds	r3, #1
 800a14a:	9301      	str	r3, [sp, #4]
 800a14c:	9b06      	ldr	r3, [sp, #24]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d003      	beq.n	800a15a <_scanf_float+0x122>
 800a152:	3b01      	subs	r3, #1
 800a154:	3201      	adds	r2, #1
 800a156:	9306      	str	r3, [sp, #24]
 800a158:	60a2      	str	r2, [r4, #8]
 800a15a:	68a3      	ldr	r3, [r4, #8]
 800a15c:	3b01      	subs	r3, #1
 800a15e:	60a3      	str	r3, [r4, #8]
 800a160:	6923      	ldr	r3, [r4, #16]
 800a162:	3301      	adds	r3, #1
 800a164:	6123      	str	r3, [r4, #16]
 800a166:	6873      	ldr	r3, [r6, #4]
 800a168:	3b01      	subs	r3, #1
 800a16a:	6073      	str	r3, [r6, #4]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	dc00      	bgt.n	800a172 <_scanf_float+0x13a>
 800a170:	e08a      	b.n	800a288 <_scanf_float+0x250>
 800a172:	6833      	ldr	r3, [r6, #0]
 800a174:	3301      	adds	r3, #1
 800a176:	6033      	str	r3, [r6, #0]
 800a178:	e781      	b.n	800a07e <_scanf_float+0x46>
 800a17a:	9a02      	ldr	r2, [sp, #8]
 800a17c:	1951      	adds	r1, r2, r5
 800a17e:	2900      	cmp	r1, #0
 800a180:	d000      	beq.n	800a184 <_scanf_float+0x14c>
 800a182:	e78a      	b.n	800a09a <_scanf_float+0x62>
 800a184:	000d      	movs	r5, r1
 800a186:	6822      	ldr	r2, [r4, #0]
 800a188:	486d      	ldr	r0, [pc, #436]	@ (800a340 <_scanf_float+0x308>)
 800a18a:	9102      	str	r1, [sp, #8]
 800a18c:	4002      	ands	r2, r0
 800a18e:	6022      	str	r2, [r4, #0]
 800a190:	703b      	strb	r3, [r7, #0]
 800a192:	3701      	adds	r7, #1
 800a194:	e7e1      	b.n	800a15a <_scanf_float+0x122>
 800a196:	2180      	movs	r1, #128	@ 0x80
 800a198:	6822      	ldr	r2, [r4, #0]
 800a19a:	420a      	tst	r2, r1
 800a19c:	d100      	bne.n	800a1a0 <_scanf_float+0x168>
 800a19e:	e77c      	b.n	800a09a <_scanf_float+0x62>
 800a1a0:	438a      	bics	r2, r1
 800a1a2:	6022      	str	r2, [r4, #0]
 800a1a4:	e7f4      	b.n	800a190 <_scanf_float+0x158>
 800a1a6:	9a02      	ldr	r2, [sp, #8]
 800a1a8:	2a00      	cmp	r2, #0
 800a1aa:	d10f      	bne.n	800a1cc <_scanf_float+0x194>
 800a1ac:	9a01      	ldr	r2, [sp, #4]
 800a1ae:	2a00      	cmp	r2, #0
 800a1b0:	d10f      	bne.n	800a1d2 <_scanf_float+0x19a>
 800a1b2:	6822      	ldr	r2, [r4, #0]
 800a1b4:	21e0      	movs	r1, #224	@ 0xe0
 800a1b6:	0010      	movs	r0, r2
 800a1b8:	00c9      	lsls	r1, r1, #3
 800a1ba:	4008      	ands	r0, r1
 800a1bc:	4288      	cmp	r0, r1
 800a1be:	d108      	bne.n	800a1d2 <_scanf_float+0x19a>
 800a1c0:	4960      	ldr	r1, [pc, #384]	@ (800a344 <_scanf_float+0x30c>)
 800a1c2:	400a      	ands	r2, r1
 800a1c4:	6022      	str	r2, [r4, #0]
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	9202      	str	r2, [sp, #8]
 800a1ca:	e7e1      	b.n	800a190 <_scanf_float+0x158>
 800a1cc:	9a02      	ldr	r2, [sp, #8]
 800a1ce:	2a02      	cmp	r2, #2
 800a1d0:	d058      	beq.n	800a284 <_scanf_float+0x24c>
 800a1d2:	2d01      	cmp	r5, #1
 800a1d4:	d002      	beq.n	800a1dc <_scanf_float+0x1a4>
 800a1d6:	2d04      	cmp	r5, #4
 800a1d8:	d000      	beq.n	800a1dc <_scanf_float+0x1a4>
 800a1da:	e75e      	b.n	800a09a <_scanf_float+0x62>
 800a1dc:	3501      	adds	r5, #1
 800a1de:	b2ed      	uxtb	r5, r5
 800a1e0:	e7d6      	b.n	800a190 <_scanf_float+0x158>
 800a1e2:	9a02      	ldr	r2, [sp, #8]
 800a1e4:	2a01      	cmp	r2, #1
 800a1e6:	d000      	beq.n	800a1ea <_scanf_float+0x1b2>
 800a1e8:	e757      	b.n	800a09a <_scanf_float+0x62>
 800a1ea:	2202      	movs	r2, #2
 800a1ec:	e7ec      	b.n	800a1c8 <_scanf_float+0x190>
 800a1ee:	2d00      	cmp	r5, #0
 800a1f0:	d110      	bne.n	800a214 <_scanf_float+0x1dc>
 800a1f2:	9a01      	ldr	r2, [sp, #4]
 800a1f4:	2a00      	cmp	r2, #0
 800a1f6:	d000      	beq.n	800a1fa <_scanf_float+0x1c2>
 800a1f8:	e752      	b.n	800a0a0 <_scanf_float+0x68>
 800a1fa:	6822      	ldr	r2, [r4, #0]
 800a1fc:	21e0      	movs	r1, #224	@ 0xe0
 800a1fe:	0010      	movs	r0, r2
 800a200:	00c9      	lsls	r1, r1, #3
 800a202:	4008      	ands	r0, r1
 800a204:	4288      	cmp	r0, r1
 800a206:	d000      	beq.n	800a20a <_scanf_float+0x1d2>
 800a208:	e11b      	b.n	800a442 <_scanf_float+0x40a>
 800a20a:	494e      	ldr	r1, [pc, #312]	@ (800a344 <_scanf_float+0x30c>)
 800a20c:	3501      	adds	r5, #1
 800a20e:	400a      	ands	r2, r1
 800a210:	6022      	str	r2, [r4, #0]
 800a212:	e7bd      	b.n	800a190 <_scanf_float+0x158>
 800a214:	21fd      	movs	r1, #253	@ 0xfd
 800a216:	1eea      	subs	r2, r5, #3
 800a218:	420a      	tst	r2, r1
 800a21a:	d0df      	beq.n	800a1dc <_scanf_float+0x1a4>
 800a21c:	e73d      	b.n	800a09a <_scanf_float+0x62>
 800a21e:	2d02      	cmp	r5, #2
 800a220:	d000      	beq.n	800a224 <_scanf_float+0x1ec>
 800a222:	e73a      	b.n	800a09a <_scanf_float+0x62>
 800a224:	2503      	movs	r5, #3
 800a226:	e7b3      	b.n	800a190 <_scanf_float+0x158>
 800a228:	2d06      	cmp	r5, #6
 800a22a:	d000      	beq.n	800a22e <_scanf_float+0x1f6>
 800a22c:	e735      	b.n	800a09a <_scanf_float+0x62>
 800a22e:	2507      	movs	r5, #7
 800a230:	e7ae      	b.n	800a190 <_scanf_float+0x158>
 800a232:	6822      	ldr	r2, [r4, #0]
 800a234:	0591      	lsls	r1, r2, #22
 800a236:	d400      	bmi.n	800a23a <_scanf_float+0x202>
 800a238:	e72f      	b.n	800a09a <_scanf_float+0x62>
 800a23a:	4943      	ldr	r1, [pc, #268]	@ (800a348 <_scanf_float+0x310>)
 800a23c:	400a      	ands	r2, r1
 800a23e:	6022      	str	r2, [r4, #0]
 800a240:	9a01      	ldr	r2, [sp, #4]
 800a242:	9205      	str	r2, [sp, #20]
 800a244:	e7a4      	b.n	800a190 <_scanf_float+0x158>
 800a246:	21a0      	movs	r1, #160	@ 0xa0
 800a248:	2080      	movs	r0, #128	@ 0x80
 800a24a:	6822      	ldr	r2, [r4, #0]
 800a24c:	00c9      	lsls	r1, r1, #3
 800a24e:	4011      	ands	r1, r2
 800a250:	00c0      	lsls	r0, r0, #3
 800a252:	4281      	cmp	r1, r0
 800a254:	d006      	beq.n	800a264 <_scanf_float+0x22c>
 800a256:	4202      	tst	r2, r0
 800a258:	d100      	bne.n	800a25c <_scanf_float+0x224>
 800a25a:	e71e      	b.n	800a09a <_scanf_float+0x62>
 800a25c:	9901      	ldr	r1, [sp, #4]
 800a25e:	2900      	cmp	r1, #0
 800a260:	d100      	bne.n	800a264 <_scanf_float+0x22c>
 800a262:	e0ee      	b.n	800a442 <_scanf_float+0x40a>
 800a264:	0591      	lsls	r1, r2, #22
 800a266:	d404      	bmi.n	800a272 <_scanf_float+0x23a>
 800a268:	9901      	ldr	r1, [sp, #4]
 800a26a:	9805      	ldr	r0, [sp, #20]
 800a26c:	9709      	str	r7, [sp, #36]	@ 0x24
 800a26e:	1a09      	subs	r1, r1, r0
 800a270:	9108      	str	r1, [sp, #32]
 800a272:	4934      	ldr	r1, [pc, #208]	@ (800a344 <_scanf_float+0x30c>)
 800a274:	400a      	ands	r2, r1
 800a276:	21c0      	movs	r1, #192	@ 0xc0
 800a278:	0049      	lsls	r1, r1, #1
 800a27a:	430a      	orrs	r2, r1
 800a27c:	6022      	str	r2, [r4, #0]
 800a27e:	2200      	movs	r2, #0
 800a280:	9201      	str	r2, [sp, #4]
 800a282:	e785      	b.n	800a190 <_scanf_float+0x158>
 800a284:	2203      	movs	r2, #3
 800a286:	e79f      	b.n	800a1c8 <_scanf_float+0x190>
 800a288:	23c0      	movs	r3, #192	@ 0xc0
 800a28a:	005b      	lsls	r3, r3, #1
 800a28c:	0031      	movs	r1, r6
 800a28e:	58e3      	ldr	r3, [r4, r3]
 800a290:	9803      	ldr	r0, [sp, #12]
 800a292:	4798      	blx	r3
 800a294:	2800      	cmp	r0, #0
 800a296:	d100      	bne.n	800a29a <_scanf_float+0x262>
 800a298:	e6f1      	b.n	800a07e <_scanf_float+0x46>
 800a29a:	e6fe      	b.n	800a09a <_scanf_float+0x62>
 800a29c:	3f01      	subs	r7, #1
 800a29e:	5963      	ldr	r3, [r4, r5]
 800a2a0:	0032      	movs	r2, r6
 800a2a2:	7839      	ldrb	r1, [r7, #0]
 800a2a4:	9803      	ldr	r0, [sp, #12]
 800a2a6:	4798      	blx	r3
 800a2a8:	6923      	ldr	r3, [r4, #16]
 800a2aa:	3b01      	subs	r3, #1
 800a2ac:	6123      	str	r3, [r4, #16]
 800a2ae:	e702      	b.n	800a0b6 <_scanf_float+0x7e>
 800a2b0:	1e6b      	subs	r3, r5, #1
 800a2b2:	2b06      	cmp	r3, #6
 800a2b4:	d80e      	bhi.n	800a2d4 <_scanf_float+0x29c>
 800a2b6:	9702      	str	r7, [sp, #8]
 800a2b8:	2d02      	cmp	r5, #2
 800a2ba:	d920      	bls.n	800a2fe <_scanf_float+0x2c6>
 800a2bc:	1beb      	subs	r3, r5, r7
 800a2be:	b2db      	uxtb	r3, r3
 800a2c0:	9306      	str	r3, [sp, #24]
 800a2c2:	9b02      	ldr	r3, [sp, #8]
 800a2c4:	9a06      	ldr	r2, [sp, #24]
 800a2c6:	189b      	adds	r3, r3, r2
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b03      	cmp	r3, #3
 800a2cc:	d127      	bne.n	800a31e <_scanf_float+0x2e6>
 800a2ce:	3d03      	subs	r5, #3
 800a2d0:	b2ed      	uxtb	r5, r5
 800a2d2:	1b7f      	subs	r7, r7, r5
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	05da      	lsls	r2, r3, #23
 800a2d8:	d553      	bpl.n	800a382 <_scanf_float+0x34a>
 800a2da:	055b      	lsls	r3, r3, #21
 800a2dc:	d536      	bpl.n	800a34c <_scanf_float+0x314>
 800a2de:	25be      	movs	r5, #190	@ 0xbe
 800a2e0:	006d      	lsls	r5, r5, #1
 800a2e2:	9b04      	ldr	r3, [sp, #16]
 800a2e4:	429f      	cmp	r7, r3
 800a2e6:	d800      	bhi.n	800a2ea <_scanf_float+0x2b2>
 800a2e8:	e6e9      	b.n	800a0be <_scanf_float+0x86>
 800a2ea:	3f01      	subs	r7, #1
 800a2ec:	5963      	ldr	r3, [r4, r5]
 800a2ee:	0032      	movs	r2, r6
 800a2f0:	7839      	ldrb	r1, [r7, #0]
 800a2f2:	9803      	ldr	r0, [sp, #12]
 800a2f4:	4798      	blx	r3
 800a2f6:	6923      	ldr	r3, [r4, #16]
 800a2f8:	3b01      	subs	r3, #1
 800a2fa:	6123      	str	r3, [r4, #16]
 800a2fc:	e7f1      	b.n	800a2e2 <_scanf_float+0x2aa>
 800a2fe:	25be      	movs	r5, #190	@ 0xbe
 800a300:	006d      	lsls	r5, r5, #1
 800a302:	9b04      	ldr	r3, [sp, #16]
 800a304:	429f      	cmp	r7, r3
 800a306:	d800      	bhi.n	800a30a <_scanf_float+0x2d2>
 800a308:	e6d9      	b.n	800a0be <_scanf_float+0x86>
 800a30a:	3f01      	subs	r7, #1
 800a30c:	5963      	ldr	r3, [r4, r5]
 800a30e:	0032      	movs	r2, r6
 800a310:	7839      	ldrb	r1, [r7, #0]
 800a312:	9803      	ldr	r0, [sp, #12]
 800a314:	4798      	blx	r3
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	3b01      	subs	r3, #1
 800a31a:	6123      	str	r3, [r4, #16]
 800a31c:	e7f1      	b.n	800a302 <_scanf_float+0x2ca>
 800a31e:	9b02      	ldr	r3, [sp, #8]
 800a320:	0032      	movs	r2, r6
 800a322:	3b01      	subs	r3, #1
 800a324:	7819      	ldrb	r1, [r3, #0]
 800a326:	9302      	str	r3, [sp, #8]
 800a328:	23be      	movs	r3, #190	@ 0xbe
 800a32a:	005b      	lsls	r3, r3, #1
 800a32c:	58e3      	ldr	r3, [r4, r3]
 800a32e:	9803      	ldr	r0, [sp, #12]
 800a330:	4798      	blx	r3
 800a332:	6923      	ldr	r3, [r4, #16]
 800a334:	3b01      	subs	r3, #1
 800a336:	6123      	str	r3, [r4, #16]
 800a338:	e7c3      	b.n	800a2c2 <_scanf_float+0x28a>
 800a33a:	46c0      	nop			@ (mov r8, r8)
 800a33c:	fffffeff 	.word	0xfffffeff
 800a340:	fffffe7f 	.word	0xfffffe7f
 800a344:	fffff87f 	.word	0xfffff87f
 800a348:	fffffd7f 	.word	0xfffffd7f
 800a34c:	6923      	ldr	r3, [r4, #16]
 800a34e:	1e7d      	subs	r5, r7, #1
 800a350:	7829      	ldrb	r1, [r5, #0]
 800a352:	3b01      	subs	r3, #1
 800a354:	6123      	str	r3, [r4, #16]
 800a356:	2965      	cmp	r1, #101	@ 0x65
 800a358:	d00c      	beq.n	800a374 <_scanf_float+0x33c>
 800a35a:	2945      	cmp	r1, #69	@ 0x45
 800a35c:	d00a      	beq.n	800a374 <_scanf_float+0x33c>
 800a35e:	23be      	movs	r3, #190	@ 0xbe
 800a360:	005b      	lsls	r3, r3, #1
 800a362:	58e3      	ldr	r3, [r4, r3]
 800a364:	0032      	movs	r2, r6
 800a366:	9803      	ldr	r0, [sp, #12]
 800a368:	4798      	blx	r3
 800a36a:	6923      	ldr	r3, [r4, #16]
 800a36c:	1ebd      	subs	r5, r7, #2
 800a36e:	3b01      	subs	r3, #1
 800a370:	7829      	ldrb	r1, [r5, #0]
 800a372:	6123      	str	r3, [r4, #16]
 800a374:	23be      	movs	r3, #190	@ 0xbe
 800a376:	005b      	lsls	r3, r3, #1
 800a378:	0032      	movs	r2, r6
 800a37a:	58e3      	ldr	r3, [r4, r3]
 800a37c:	9803      	ldr	r0, [sp, #12]
 800a37e:	4798      	blx	r3
 800a380:	002f      	movs	r7, r5
 800a382:	6821      	ldr	r1, [r4, #0]
 800a384:	2310      	movs	r3, #16
 800a386:	000a      	movs	r2, r1
 800a388:	401a      	ands	r2, r3
 800a38a:	4219      	tst	r1, r3
 800a38c:	d001      	beq.n	800a392 <_scanf_float+0x35a>
 800a38e:	2000      	movs	r0, #0
 800a390:	e696      	b.n	800a0c0 <_scanf_float+0x88>
 800a392:	21c0      	movs	r1, #192	@ 0xc0
 800a394:	703a      	strb	r2, [r7, #0]
 800a396:	6823      	ldr	r3, [r4, #0]
 800a398:	00c9      	lsls	r1, r1, #3
 800a39a:	400b      	ands	r3, r1
 800a39c:	2180      	movs	r1, #128	@ 0x80
 800a39e:	00c9      	lsls	r1, r1, #3
 800a3a0:	428b      	cmp	r3, r1
 800a3a2:	d126      	bne.n	800a3f2 <_scanf_float+0x3ba>
 800a3a4:	9b05      	ldr	r3, [sp, #20]
 800a3a6:	9a01      	ldr	r2, [sp, #4]
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d00c      	beq.n	800a3c6 <_scanf_float+0x38e>
 800a3ac:	1a9a      	subs	r2, r3, r2
 800a3ae:	0023      	movs	r3, r4
 800a3b0:	3370      	adds	r3, #112	@ 0x70
 800a3b2:	33ff      	adds	r3, #255	@ 0xff
 800a3b4:	429f      	cmp	r7, r3
 800a3b6:	d302      	bcc.n	800a3be <_scanf_float+0x386>
 800a3b8:	0027      	movs	r7, r4
 800a3ba:	376f      	adds	r7, #111	@ 0x6f
 800a3bc:	37ff      	adds	r7, #255	@ 0xff
 800a3be:	0038      	movs	r0, r7
 800a3c0:	4921      	ldr	r1, [pc, #132]	@ (800a448 <_scanf_float+0x410>)
 800a3c2:	f000 f93f 	bl	800a644 <siprintf>
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	9904      	ldr	r1, [sp, #16]
 800a3ca:	9803      	ldr	r0, [sp, #12]
 800a3cc:	f7ff f9be 	bl	800974c <_strtod_r>
 800a3d0:	9b07      	ldr	r3, [sp, #28]
 800a3d2:	6822      	ldr	r2, [r4, #0]
 800a3d4:	0006      	movs	r6, r0
 800a3d6:	000f      	movs	r7, r1
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	0791      	lsls	r1, r2, #30
 800a3dc:	d516      	bpl.n	800a40c <_scanf_float+0x3d4>
 800a3de:	9907      	ldr	r1, [sp, #28]
 800a3e0:	1d1a      	adds	r2, r3, #4
 800a3e2:	600a      	str	r2, [r1, #0]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	601e      	str	r6, [r3, #0]
 800a3e8:	605f      	str	r7, [r3, #4]
 800a3ea:	68e3      	ldr	r3, [r4, #12]
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	60e3      	str	r3, [r4, #12]
 800a3f0:	e7cd      	b.n	800a38e <_scanf_float+0x356>
 800a3f2:	9b08      	ldr	r3, [sp, #32]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d0e6      	beq.n	800a3c6 <_scanf_float+0x38e>
 800a3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3fa:	9803      	ldr	r0, [sp, #12]
 800a3fc:	1c59      	adds	r1, r3, #1
 800a3fe:	230a      	movs	r3, #10
 800a400:	f002 fb62 	bl	800cac8 <_strtol_r>
 800a404:	9b08      	ldr	r3, [sp, #32]
 800a406:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 800a408:	1ac2      	subs	r2, r0, r3
 800a40a:	e7d0      	b.n	800a3ae <_scanf_float+0x376>
 800a40c:	1d19      	adds	r1, r3, #4
 800a40e:	0752      	lsls	r2, r2, #29
 800a410:	d502      	bpl.n	800a418 <_scanf_float+0x3e0>
 800a412:	9a07      	ldr	r2, [sp, #28]
 800a414:	6011      	str	r1, [r2, #0]
 800a416:	e7e5      	b.n	800a3e4 <_scanf_float+0x3ac>
 800a418:	9a07      	ldr	r2, [sp, #28]
 800a41a:	0030      	movs	r0, r6
 800a41c:	6011      	str	r1, [r2, #0]
 800a41e:	681d      	ldr	r5, [r3, #0]
 800a420:	0032      	movs	r2, r6
 800a422:	003b      	movs	r3, r7
 800a424:	0039      	movs	r1, r7
 800a426:	f7f8 f893 	bl	8002550 <__aeabi_dcmpun>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d004      	beq.n	800a438 <_scanf_float+0x400>
 800a42e:	4807      	ldr	r0, [pc, #28]	@ (800a44c <_scanf_float+0x414>)
 800a430:	f000 faf4 	bl	800aa1c <nanf>
 800a434:	6028      	str	r0, [r5, #0]
 800a436:	e7d8      	b.n	800a3ea <_scanf_float+0x3b2>
 800a438:	0030      	movs	r0, r6
 800a43a:	0039      	movs	r1, r7
 800a43c:	f7f8 f980 	bl	8002740 <__aeabi_d2f>
 800a440:	e7f8      	b.n	800a434 <_scanf_float+0x3fc>
 800a442:	2300      	movs	r3, #0
 800a444:	9301      	str	r3, [sp, #4]
 800a446:	e62f      	b.n	800a0a8 <_scanf_float+0x70>
 800a448:	0800e1f0 	.word	0x0800e1f0
 800a44c:	0800e2a9 	.word	0x0800e2a9

0800a450 <std>:
 800a450:	2300      	movs	r3, #0
 800a452:	b510      	push	{r4, lr}
 800a454:	0004      	movs	r4, r0
 800a456:	6003      	str	r3, [r0, #0]
 800a458:	6043      	str	r3, [r0, #4]
 800a45a:	6083      	str	r3, [r0, #8]
 800a45c:	8181      	strh	r1, [r0, #12]
 800a45e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a460:	81c2      	strh	r2, [r0, #14]
 800a462:	6103      	str	r3, [r0, #16]
 800a464:	6143      	str	r3, [r0, #20]
 800a466:	6183      	str	r3, [r0, #24]
 800a468:	0019      	movs	r1, r3
 800a46a:	2208      	movs	r2, #8
 800a46c:	305c      	adds	r0, #92	@ 0x5c
 800a46e:	f000 f983 	bl	800a778 <memset>
 800a472:	4b0b      	ldr	r3, [pc, #44]	@ (800a4a0 <std+0x50>)
 800a474:	6224      	str	r4, [r4, #32]
 800a476:	6263      	str	r3, [r4, #36]	@ 0x24
 800a478:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a4 <std+0x54>)
 800a47a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a47c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4a8 <std+0x58>)
 800a47e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a480:	4b0a      	ldr	r3, [pc, #40]	@ (800a4ac <std+0x5c>)
 800a482:	6323      	str	r3, [r4, #48]	@ 0x30
 800a484:	4b0a      	ldr	r3, [pc, #40]	@ (800a4b0 <std+0x60>)
 800a486:	429c      	cmp	r4, r3
 800a488:	d005      	beq.n	800a496 <std+0x46>
 800a48a:	4b0a      	ldr	r3, [pc, #40]	@ (800a4b4 <std+0x64>)
 800a48c:	429c      	cmp	r4, r3
 800a48e:	d002      	beq.n	800a496 <std+0x46>
 800a490:	4b09      	ldr	r3, [pc, #36]	@ (800a4b8 <std+0x68>)
 800a492:	429c      	cmp	r4, r3
 800a494:	d103      	bne.n	800a49e <std+0x4e>
 800a496:	0020      	movs	r0, r4
 800a498:	3058      	adds	r0, #88	@ 0x58
 800a49a:	f000 faa1 	bl	800a9e0 <__retarget_lock_init_recursive>
 800a49e:	bd10      	pop	{r4, pc}
 800a4a0:	0800a6dd 	.word	0x0800a6dd
 800a4a4:	0800a709 	.word	0x0800a709
 800a4a8:	0800a741 	.word	0x0800a741
 800a4ac:	0800a76d 	.word	0x0800a76d
 800a4b0:	200005b0 	.word	0x200005b0
 800a4b4:	20000618 	.word	0x20000618
 800a4b8:	20000680 	.word	0x20000680

0800a4bc <stdio_exit_handler>:
 800a4bc:	b510      	push	{r4, lr}
 800a4be:	4a03      	ldr	r2, [pc, #12]	@ (800a4cc <stdio_exit_handler+0x10>)
 800a4c0:	4903      	ldr	r1, [pc, #12]	@ (800a4d0 <stdio_exit_handler+0x14>)
 800a4c2:	4804      	ldr	r0, [pc, #16]	@ (800a4d4 <stdio_exit_handler+0x18>)
 800a4c4:	f000 f86c 	bl	800a5a0 <_fwalk_sglue>
 800a4c8:	bd10      	pop	{r4, pc}
 800a4ca:	46c0      	nop			@ (mov r8, r8)
 800a4cc:	20000010 	.word	0x20000010
 800a4d0:	0800d4f5 	.word	0x0800d4f5
 800a4d4:	2000018c 	.word	0x2000018c

0800a4d8 <cleanup_stdio>:
 800a4d8:	6841      	ldr	r1, [r0, #4]
 800a4da:	4b0b      	ldr	r3, [pc, #44]	@ (800a508 <cleanup_stdio+0x30>)
 800a4dc:	b510      	push	{r4, lr}
 800a4de:	0004      	movs	r4, r0
 800a4e0:	4299      	cmp	r1, r3
 800a4e2:	d001      	beq.n	800a4e8 <cleanup_stdio+0x10>
 800a4e4:	f003 f806 	bl	800d4f4 <_fflush_r>
 800a4e8:	68a1      	ldr	r1, [r4, #8]
 800a4ea:	4b08      	ldr	r3, [pc, #32]	@ (800a50c <cleanup_stdio+0x34>)
 800a4ec:	4299      	cmp	r1, r3
 800a4ee:	d002      	beq.n	800a4f6 <cleanup_stdio+0x1e>
 800a4f0:	0020      	movs	r0, r4
 800a4f2:	f002 ffff 	bl	800d4f4 <_fflush_r>
 800a4f6:	68e1      	ldr	r1, [r4, #12]
 800a4f8:	4b05      	ldr	r3, [pc, #20]	@ (800a510 <cleanup_stdio+0x38>)
 800a4fa:	4299      	cmp	r1, r3
 800a4fc:	d002      	beq.n	800a504 <cleanup_stdio+0x2c>
 800a4fe:	0020      	movs	r0, r4
 800a500:	f002 fff8 	bl	800d4f4 <_fflush_r>
 800a504:	bd10      	pop	{r4, pc}
 800a506:	46c0      	nop			@ (mov r8, r8)
 800a508:	200005b0 	.word	0x200005b0
 800a50c:	20000618 	.word	0x20000618
 800a510:	20000680 	.word	0x20000680

0800a514 <global_stdio_init.part.0>:
 800a514:	b510      	push	{r4, lr}
 800a516:	4b09      	ldr	r3, [pc, #36]	@ (800a53c <global_stdio_init.part.0+0x28>)
 800a518:	4a09      	ldr	r2, [pc, #36]	@ (800a540 <global_stdio_init.part.0+0x2c>)
 800a51a:	2104      	movs	r1, #4
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	4809      	ldr	r0, [pc, #36]	@ (800a544 <global_stdio_init.part.0+0x30>)
 800a520:	2200      	movs	r2, #0
 800a522:	f7ff ff95 	bl	800a450 <std>
 800a526:	2201      	movs	r2, #1
 800a528:	2109      	movs	r1, #9
 800a52a:	4807      	ldr	r0, [pc, #28]	@ (800a548 <global_stdio_init.part.0+0x34>)
 800a52c:	f7ff ff90 	bl	800a450 <std>
 800a530:	2202      	movs	r2, #2
 800a532:	2112      	movs	r1, #18
 800a534:	4805      	ldr	r0, [pc, #20]	@ (800a54c <global_stdio_init.part.0+0x38>)
 800a536:	f7ff ff8b 	bl	800a450 <std>
 800a53a:	bd10      	pop	{r4, pc}
 800a53c:	200006e8 	.word	0x200006e8
 800a540:	0800a4bd 	.word	0x0800a4bd
 800a544:	200005b0 	.word	0x200005b0
 800a548:	20000618 	.word	0x20000618
 800a54c:	20000680 	.word	0x20000680

0800a550 <__sfp_lock_acquire>:
 800a550:	b510      	push	{r4, lr}
 800a552:	4802      	ldr	r0, [pc, #8]	@ (800a55c <__sfp_lock_acquire+0xc>)
 800a554:	f000 fa45 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800a558:	bd10      	pop	{r4, pc}
 800a55a:	46c0      	nop			@ (mov r8, r8)
 800a55c:	200006f1 	.word	0x200006f1

0800a560 <__sfp_lock_release>:
 800a560:	b510      	push	{r4, lr}
 800a562:	4802      	ldr	r0, [pc, #8]	@ (800a56c <__sfp_lock_release+0xc>)
 800a564:	f000 fa3e 	bl	800a9e4 <__retarget_lock_release_recursive>
 800a568:	bd10      	pop	{r4, pc}
 800a56a:	46c0      	nop			@ (mov r8, r8)
 800a56c:	200006f1 	.word	0x200006f1

0800a570 <__sinit>:
 800a570:	b510      	push	{r4, lr}
 800a572:	0004      	movs	r4, r0
 800a574:	f7ff ffec 	bl	800a550 <__sfp_lock_acquire>
 800a578:	6a23      	ldr	r3, [r4, #32]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d002      	beq.n	800a584 <__sinit+0x14>
 800a57e:	f7ff ffef 	bl	800a560 <__sfp_lock_release>
 800a582:	bd10      	pop	{r4, pc}
 800a584:	4b04      	ldr	r3, [pc, #16]	@ (800a598 <__sinit+0x28>)
 800a586:	6223      	str	r3, [r4, #32]
 800a588:	4b04      	ldr	r3, [pc, #16]	@ (800a59c <__sinit+0x2c>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1f6      	bne.n	800a57e <__sinit+0xe>
 800a590:	f7ff ffc0 	bl	800a514 <global_stdio_init.part.0>
 800a594:	e7f3      	b.n	800a57e <__sinit+0xe>
 800a596:	46c0      	nop			@ (mov r8, r8)
 800a598:	0800a4d9 	.word	0x0800a4d9
 800a59c:	200006e8 	.word	0x200006e8

0800a5a0 <_fwalk_sglue>:
 800a5a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5a2:	0014      	movs	r4, r2
 800a5a4:	2600      	movs	r6, #0
 800a5a6:	9000      	str	r0, [sp, #0]
 800a5a8:	9101      	str	r1, [sp, #4]
 800a5aa:	68a5      	ldr	r5, [r4, #8]
 800a5ac:	6867      	ldr	r7, [r4, #4]
 800a5ae:	3f01      	subs	r7, #1
 800a5b0:	d504      	bpl.n	800a5bc <_fwalk_sglue+0x1c>
 800a5b2:	6824      	ldr	r4, [r4, #0]
 800a5b4:	2c00      	cmp	r4, #0
 800a5b6:	d1f8      	bne.n	800a5aa <_fwalk_sglue+0xa>
 800a5b8:	0030      	movs	r0, r6
 800a5ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a5bc:	89ab      	ldrh	r3, [r5, #12]
 800a5be:	2b01      	cmp	r3, #1
 800a5c0:	d908      	bls.n	800a5d4 <_fwalk_sglue+0x34>
 800a5c2:	220e      	movs	r2, #14
 800a5c4:	5eab      	ldrsh	r3, [r5, r2]
 800a5c6:	3301      	adds	r3, #1
 800a5c8:	d004      	beq.n	800a5d4 <_fwalk_sglue+0x34>
 800a5ca:	0029      	movs	r1, r5
 800a5cc:	9800      	ldr	r0, [sp, #0]
 800a5ce:	9b01      	ldr	r3, [sp, #4]
 800a5d0:	4798      	blx	r3
 800a5d2:	4306      	orrs	r6, r0
 800a5d4:	3568      	adds	r5, #104	@ 0x68
 800a5d6:	e7ea      	b.n	800a5ae <_fwalk_sglue+0xe>

0800a5d8 <sniprintf>:
 800a5d8:	b40c      	push	{r2, r3}
 800a5da:	b530      	push	{r4, r5, lr}
 800a5dc:	4b18      	ldr	r3, [pc, #96]	@ (800a640 <sniprintf+0x68>)
 800a5de:	000c      	movs	r4, r1
 800a5e0:	681d      	ldr	r5, [r3, #0]
 800a5e2:	b09d      	sub	sp, #116	@ 0x74
 800a5e4:	2900      	cmp	r1, #0
 800a5e6:	da08      	bge.n	800a5fa <sniprintf+0x22>
 800a5e8:	238b      	movs	r3, #139	@ 0x8b
 800a5ea:	2001      	movs	r0, #1
 800a5ec:	602b      	str	r3, [r5, #0]
 800a5ee:	4240      	negs	r0, r0
 800a5f0:	b01d      	add	sp, #116	@ 0x74
 800a5f2:	bc30      	pop	{r4, r5}
 800a5f4:	bc08      	pop	{r3}
 800a5f6:	b002      	add	sp, #8
 800a5f8:	4718      	bx	r3
 800a5fa:	2382      	movs	r3, #130	@ 0x82
 800a5fc:	466a      	mov	r2, sp
 800a5fe:	009b      	lsls	r3, r3, #2
 800a600:	8293      	strh	r3, [r2, #20]
 800a602:	2300      	movs	r3, #0
 800a604:	9002      	str	r0, [sp, #8]
 800a606:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a608:	9006      	str	r0, [sp, #24]
 800a60a:	4299      	cmp	r1, r3
 800a60c:	d000      	beq.n	800a610 <sniprintf+0x38>
 800a60e:	1e4b      	subs	r3, r1, #1
 800a610:	9304      	str	r3, [sp, #16]
 800a612:	9307      	str	r3, [sp, #28]
 800a614:	2301      	movs	r3, #1
 800a616:	466a      	mov	r2, sp
 800a618:	425b      	negs	r3, r3
 800a61a:	82d3      	strh	r3, [r2, #22]
 800a61c:	0028      	movs	r0, r5
 800a61e:	ab21      	add	r3, sp, #132	@ 0x84
 800a620:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a622:	a902      	add	r1, sp, #8
 800a624:	9301      	str	r3, [sp, #4]
 800a626:	f002 fac1 	bl	800cbac <_svfiprintf_r>
 800a62a:	1c43      	adds	r3, r0, #1
 800a62c:	da01      	bge.n	800a632 <sniprintf+0x5a>
 800a62e:	238b      	movs	r3, #139	@ 0x8b
 800a630:	602b      	str	r3, [r5, #0]
 800a632:	2c00      	cmp	r4, #0
 800a634:	d0dc      	beq.n	800a5f0 <sniprintf+0x18>
 800a636:	2200      	movs	r2, #0
 800a638:	9b02      	ldr	r3, [sp, #8]
 800a63a:	701a      	strb	r2, [r3, #0]
 800a63c:	e7d8      	b.n	800a5f0 <sniprintf+0x18>
 800a63e:	46c0      	nop			@ (mov r8, r8)
 800a640:	20000188 	.word	0x20000188

0800a644 <siprintf>:
 800a644:	b40e      	push	{r1, r2, r3}
 800a646:	b510      	push	{r4, lr}
 800a648:	2400      	movs	r4, #0
 800a64a:	490c      	ldr	r1, [pc, #48]	@ (800a67c <siprintf+0x38>)
 800a64c:	b09d      	sub	sp, #116	@ 0x74
 800a64e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a650:	9002      	str	r0, [sp, #8]
 800a652:	9006      	str	r0, [sp, #24]
 800a654:	9107      	str	r1, [sp, #28]
 800a656:	9104      	str	r1, [sp, #16]
 800a658:	4809      	ldr	r0, [pc, #36]	@ (800a680 <siprintf+0x3c>)
 800a65a:	490a      	ldr	r1, [pc, #40]	@ (800a684 <siprintf+0x40>)
 800a65c:	cb04      	ldmia	r3!, {r2}
 800a65e:	9105      	str	r1, [sp, #20]
 800a660:	6800      	ldr	r0, [r0, #0]
 800a662:	a902      	add	r1, sp, #8
 800a664:	9301      	str	r3, [sp, #4]
 800a666:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a668:	f002 faa0 	bl	800cbac <_svfiprintf_r>
 800a66c:	9b02      	ldr	r3, [sp, #8]
 800a66e:	701c      	strb	r4, [r3, #0]
 800a670:	b01d      	add	sp, #116	@ 0x74
 800a672:	bc10      	pop	{r4}
 800a674:	bc08      	pop	{r3}
 800a676:	b003      	add	sp, #12
 800a678:	4718      	bx	r3
 800a67a:	46c0      	nop			@ (mov r8, r8)
 800a67c:	7fffffff 	.word	0x7fffffff
 800a680:	20000188 	.word	0x20000188
 800a684:	ffff0208 	.word	0xffff0208

0800a688 <siscanf>:
 800a688:	b40e      	push	{r1, r2, r3}
 800a68a:	b570      	push	{r4, r5, r6, lr}
 800a68c:	2381      	movs	r3, #129	@ 0x81
 800a68e:	b09d      	sub	sp, #116	@ 0x74
 800a690:	466a      	mov	r2, sp
 800a692:	2500      	movs	r5, #0
 800a694:	ac21      	add	r4, sp, #132	@ 0x84
 800a696:	009b      	lsls	r3, r3, #2
 800a698:	cc40      	ldmia	r4!, {r6}
 800a69a:	8293      	strh	r3, [r2, #20]
 800a69c:	951b      	str	r5, [sp, #108]	@ 0x6c
 800a69e:	9002      	str	r0, [sp, #8]
 800a6a0:	9006      	str	r0, [sp, #24]
 800a6a2:	f7f5 fd3b 	bl	800011c <strlen>
 800a6a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a6d4 <siscanf+0x4c>)
 800a6a8:	466a      	mov	r2, sp
 800a6aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	9003      	str	r0, [sp, #12]
 800a6b0:	9007      	str	r0, [sp, #28]
 800a6b2:	4809      	ldr	r0, [pc, #36]	@ (800a6d8 <siscanf+0x50>)
 800a6b4:	425b      	negs	r3, r3
 800a6b6:	82d3      	strh	r3, [r2, #22]
 800a6b8:	a902      	add	r1, sp, #8
 800a6ba:	0023      	movs	r3, r4
 800a6bc:	0032      	movs	r2, r6
 800a6be:	6800      	ldr	r0, [r0, #0]
 800a6c0:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a6c2:	9514      	str	r5, [sp, #80]	@ 0x50
 800a6c4:	9401      	str	r4, [sp, #4]
 800a6c6:	f002 fbcb 	bl	800ce60 <__ssvfiscanf_r>
 800a6ca:	b01d      	add	sp, #116	@ 0x74
 800a6cc:	bc70      	pop	{r4, r5, r6}
 800a6ce:	bc08      	pop	{r3}
 800a6d0:	b003      	add	sp, #12
 800a6d2:	4718      	bx	r3
 800a6d4:	0800a705 	.word	0x0800a705
 800a6d8:	20000188 	.word	0x20000188

0800a6dc <__sread>:
 800a6dc:	b570      	push	{r4, r5, r6, lr}
 800a6de:	000c      	movs	r4, r1
 800a6e0:	250e      	movs	r5, #14
 800a6e2:	5f49      	ldrsh	r1, [r1, r5]
 800a6e4:	f000 f92a 	bl	800a93c <_read_r>
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	db03      	blt.n	800a6f4 <__sread+0x18>
 800a6ec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a6ee:	181b      	adds	r3, r3, r0
 800a6f0:	6563      	str	r3, [r4, #84]	@ 0x54
 800a6f2:	bd70      	pop	{r4, r5, r6, pc}
 800a6f4:	89a3      	ldrh	r3, [r4, #12]
 800a6f6:	4a02      	ldr	r2, [pc, #8]	@ (800a700 <__sread+0x24>)
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	81a3      	strh	r3, [r4, #12]
 800a6fc:	e7f9      	b.n	800a6f2 <__sread+0x16>
 800a6fe:	46c0      	nop			@ (mov r8, r8)
 800a700:	ffffefff 	.word	0xffffefff

0800a704 <__seofread>:
 800a704:	2000      	movs	r0, #0
 800a706:	4770      	bx	lr

0800a708 <__swrite>:
 800a708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a70a:	001f      	movs	r7, r3
 800a70c:	898b      	ldrh	r3, [r1, #12]
 800a70e:	0005      	movs	r5, r0
 800a710:	000c      	movs	r4, r1
 800a712:	0016      	movs	r6, r2
 800a714:	05db      	lsls	r3, r3, #23
 800a716:	d505      	bpl.n	800a724 <__swrite+0x1c>
 800a718:	230e      	movs	r3, #14
 800a71a:	5ec9      	ldrsh	r1, [r1, r3]
 800a71c:	2200      	movs	r2, #0
 800a71e:	2302      	movs	r3, #2
 800a720:	f000 f8f8 	bl	800a914 <_lseek_r>
 800a724:	89a3      	ldrh	r3, [r4, #12]
 800a726:	4a05      	ldr	r2, [pc, #20]	@ (800a73c <__swrite+0x34>)
 800a728:	0028      	movs	r0, r5
 800a72a:	4013      	ands	r3, r2
 800a72c:	81a3      	strh	r3, [r4, #12]
 800a72e:	0032      	movs	r2, r6
 800a730:	230e      	movs	r3, #14
 800a732:	5ee1      	ldrsh	r1, [r4, r3]
 800a734:	003b      	movs	r3, r7
 800a736:	f000 f915 	bl	800a964 <_write_r>
 800a73a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a73c:	ffffefff 	.word	0xffffefff

0800a740 <__sseek>:
 800a740:	b570      	push	{r4, r5, r6, lr}
 800a742:	000c      	movs	r4, r1
 800a744:	250e      	movs	r5, #14
 800a746:	5f49      	ldrsh	r1, [r1, r5]
 800a748:	f000 f8e4 	bl	800a914 <_lseek_r>
 800a74c:	89a3      	ldrh	r3, [r4, #12]
 800a74e:	1c42      	adds	r2, r0, #1
 800a750:	d103      	bne.n	800a75a <__sseek+0x1a>
 800a752:	4a05      	ldr	r2, [pc, #20]	@ (800a768 <__sseek+0x28>)
 800a754:	4013      	ands	r3, r2
 800a756:	81a3      	strh	r3, [r4, #12]
 800a758:	bd70      	pop	{r4, r5, r6, pc}
 800a75a:	2280      	movs	r2, #128	@ 0x80
 800a75c:	0152      	lsls	r2, r2, #5
 800a75e:	4313      	orrs	r3, r2
 800a760:	81a3      	strh	r3, [r4, #12]
 800a762:	6560      	str	r0, [r4, #84]	@ 0x54
 800a764:	e7f8      	b.n	800a758 <__sseek+0x18>
 800a766:	46c0      	nop			@ (mov r8, r8)
 800a768:	ffffefff 	.word	0xffffefff

0800a76c <__sclose>:
 800a76c:	b510      	push	{r4, lr}
 800a76e:	230e      	movs	r3, #14
 800a770:	5ec9      	ldrsh	r1, [r1, r3]
 800a772:	f000 f8bd 	bl	800a8f0 <_close_r>
 800a776:	bd10      	pop	{r4, pc}

0800a778 <memset>:
 800a778:	0003      	movs	r3, r0
 800a77a:	1882      	adds	r2, r0, r2
 800a77c:	4293      	cmp	r3, r2
 800a77e:	d100      	bne.n	800a782 <memset+0xa>
 800a780:	4770      	bx	lr
 800a782:	7019      	strb	r1, [r3, #0]
 800a784:	3301      	adds	r3, #1
 800a786:	e7f9      	b.n	800a77c <memset+0x4>

0800a788 <strncmp>:
 800a788:	b530      	push	{r4, r5, lr}
 800a78a:	0005      	movs	r5, r0
 800a78c:	1e10      	subs	r0, r2, #0
 800a78e:	d00b      	beq.n	800a7a8 <strncmp+0x20>
 800a790:	2400      	movs	r4, #0
 800a792:	3a01      	subs	r2, #1
 800a794:	5d2b      	ldrb	r3, [r5, r4]
 800a796:	5d08      	ldrb	r0, [r1, r4]
 800a798:	4283      	cmp	r3, r0
 800a79a:	d104      	bne.n	800a7a6 <strncmp+0x1e>
 800a79c:	4294      	cmp	r4, r2
 800a79e:	d002      	beq.n	800a7a6 <strncmp+0x1e>
 800a7a0:	3401      	adds	r4, #1
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d1f6      	bne.n	800a794 <strncmp+0xc>
 800a7a6:	1a18      	subs	r0, r3, r0
 800a7a8:	bd30      	pop	{r4, r5, pc}

0800a7aa <strncpy>:
 800a7aa:	0003      	movs	r3, r0
 800a7ac:	b530      	push	{r4, r5, lr}
 800a7ae:	001d      	movs	r5, r3
 800a7b0:	2a00      	cmp	r2, #0
 800a7b2:	d006      	beq.n	800a7c2 <strncpy+0x18>
 800a7b4:	780c      	ldrb	r4, [r1, #0]
 800a7b6:	3a01      	subs	r2, #1
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	702c      	strb	r4, [r5, #0]
 800a7bc:	3101      	adds	r1, #1
 800a7be:	2c00      	cmp	r4, #0
 800a7c0:	d1f5      	bne.n	800a7ae <strncpy+0x4>
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	189a      	adds	r2, r3, r2
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d100      	bne.n	800a7cc <strncpy+0x22>
 800a7ca:	bd30      	pop	{r4, r5, pc}
 800a7cc:	7019      	strb	r1, [r3, #0]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	e7f9      	b.n	800a7c6 <strncpy+0x1c>

0800a7d2 <strrchr>:
 800a7d2:	b570      	push	{r4, r5, r6, lr}
 800a7d4:	2400      	movs	r4, #0
 800a7d6:	b2cd      	uxtb	r5, r1
 800a7d8:	b2c9      	uxtb	r1, r1
 800a7da:	42a1      	cmp	r1, r4
 800a7dc:	d106      	bne.n	800a7ec <strrchr+0x1a>
 800a7de:	0029      	movs	r1, r5
 800a7e0:	f002 ff4e 	bl	800d680 <strchr>
 800a7e4:	0004      	movs	r4, r0
 800a7e6:	e006      	b.n	800a7f6 <strrchr+0x24>
 800a7e8:	001c      	movs	r4, r3
 800a7ea:	1c58      	adds	r0, r3, #1
 800a7ec:	0029      	movs	r1, r5
 800a7ee:	f002 ff47 	bl	800d680 <strchr>
 800a7f2:	1e03      	subs	r3, r0, #0
 800a7f4:	d1f8      	bne.n	800a7e8 <strrchr+0x16>
 800a7f6:	0020      	movs	r0, r4
 800a7f8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7fc <strtok>:
 800a7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7fe:	4b16      	ldr	r3, [pc, #88]	@ (800a858 <strtok+0x5c>)
 800a800:	0005      	movs	r5, r0
 800a802:	681f      	ldr	r7, [r3, #0]
 800a804:	000e      	movs	r6, r1
 800a806:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800a808:	2c00      	cmp	r4, #0
 800a80a:	d11d      	bne.n	800a848 <strtok+0x4c>
 800a80c:	2050      	movs	r0, #80	@ 0x50
 800a80e:	f001 fb41 	bl	800be94 <malloc>
 800a812:	1e02      	subs	r2, r0, #0
 800a814:	6478      	str	r0, [r7, #68]	@ 0x44
 800a816:	d104      	bne.n	800a822 <strtok+0x26>
 800a818:	215b      	movs	r1, #91	@ 0x5b
 800a81a:	4b10      	ldr	r3, [pc, #64]	@ (800a85c <strtok+0x60>)
 800a81c:	4810      	ldr	r0, [pc, #64]	@ (800a860 <strtok+0x64>)
 800a81e:	f000 f901 	bl	800aa24 <__assert_func>
 800a822:	6004      	str	r4, [r0, #0]
 800a824:	6044      	str	r4, [r0, #4]
 800a826:	6084      	str	r4, [r0, #8]
 800a828:	60c4      	str	r4, [r0, #12]
 800a82a:	6104      	str	r4, [r0, #16]
 800a82c:	6144      	str	r4, [r0, #20]
 800a82e:	6184      	str	r4, [r0, #24]
 800a830:	6284      	str	r4, [r0, #40]	@ 0x28
 800a832:	62c4      	str	r4, [r0, #44]	@ 0x2c
 800a834:	6304      	str	r4, [r0, #48]	@ 0x30
 800a836:	6344      	str	r4, [r0, #52]	@ 0x34
 800a838:	6384      	str	r4, [r0, #56]	@ 0x38
 800a83a:	63c4      	str	r4, [r0, #60]	@ 0x3c
 800a83c:	6404      	str	r4, [r0, #64]	@ 0x40
 800a83e:	6444      	str	r4, [r0, #68]	@ 0x44
 800a840:	6484      	str	r4, [r0, #72]	@ 0x48
 800a842:	64c4      	str	r4, [r0, #76]	@ 0x4c
 800a844:	7704      	strb	r4, [r0, #28]
 800a846:	6244      	str	r4, [r0, #36]	@ 0x24
 800a848:	0031      	movs	r1, r6
 800a84a:	0028      	movs	r0, r5
 800a84c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a84e:	2301      	movs	r3, #1
 800a850:	f000 f808 	bl	800a864 <__strtok_r>
 800a854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a856:	46c0      	nop			@ (mov r8, r8)
 800a858:	20000188 	.word	0x20000188
 800a85c:	0800e1f5 	.word	0x0800e1f5
 800a860:	0800e20c 	.word	0x0800e20c

0800a864 <__strtok_r>:
 800a864:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a866:	1e04      	subs	r4, r0, #0
 800a868:	d102      	bne.n	800a870 <__strtok_r+0xc>
 800a86a:	6814      	ldr	r4, [r2, #0]
 800a86c:	2c00      	cmp	r4, #0
 800a86e:	d009      	beq.n	800a884 <__strtok_r+0x20>
 800a870:	0020      	movs	r0, r4
 800a872:	000e      	movs	r6, r1
 800a874:	7805      	ldrb	r5, [r0, #0]
 800a876:	3401      	adds	r4, #1
 800a878:	7837      	ldrb	r7, [r6, #0]
 800a87a:	2f00      	cmp	r7, #0
 800a87c:	d104      	bne.n	800a888 <__strtok_r+0x24>
 800a87e:	2d00      	cmp	r5, #0
 800a880:	d10d      	bne.n	800a89e <__strtok_r+0x3a>
 800a882:	6015      	str	r5, [r2, #0]
 800a884:	2000      	movs	r0, #0
 800a886:	e006      	b.n	800a896 <__strtok_r+0x32>
 800a888:	3601      	adds	r6, #1
 800a88a:	42bd      	cmp	r5, r7
 800a88c:	d1f4      	bne.n	800a878 <__strtok_r+0x14>
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d1ee      	bne.n	800a870 <__strtok_r+0xc>
 800a892:	6014      	str	r4, [r2, #0]
 800a894:	7003      	strb	r3, [r0, #0]
 800a896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a898:	3301      	adds	r3, #1
 800a89a:	2d00      	cmp	r5, #0
 800a89c:	d103      	bne.n	800a8a6 <__strtok_r+0x42>
 800a89e:	0026      	movs	r6, r4
 800a8a0:	000b      	movs	r3, r1
 800a8a2:	7837      	ldrb	r7, [r6, #0]
 800a8a4:	3401      	adds	r4, #1
 800a8a6:	781d      	ldrb	r5, [r3, #0]
 800a8a8:	42af      	cmp	r7, r5
 800a8aa:	d1f5      	bne.n	800a898 <__strtok_r+0x34>
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	0019      	movs	r1, r3
 800a8b0:	429f      	cmp	r7, r3
 800a8b2:	d001      	beq.n	800a8b8 <__strtok_r+0x54>
 800a8b4:	0023      	movs	r3, r4
 800a8b6:	7031      	strb	r1, [r6, #0]
 800a8b8:	6013      	str	r3, [r2, #0]
 800a8ba:	e7ec      	b.n	800a896 <__strtok_r+0x32>

0800a8bc <strstr>:
 800a8bc:	780a      	ldrb	r2, [r1, #0]
 800a8be:	b530      	push	{r4, r5, lr}
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	d10c      	bne.n	800a8de <strstr+0x22>
 800a8c4:	bd30      	pop	{r4, r5, pc}
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d108      	bne.n	800a8dc <strstr+0x20>
 800a8ca:	2301      	movs	r3, #1
 800a8cc:	5ccc      	ldrb	r4, [r1, r3]
 800a8ce:	2c00      	cmp	r4, #0
 800a8d0:	d0f8      	beq.n	800a8c4 <strstr+0x8>
 800a8d2:	5cc5      	ldrb	r5, [r0, r3]
 800a8d4:	42a5      	cmp	r5, r4
 800a8d6:	d101      	bne.n	800a8dc <strstr+0x20>
 800a8d8:	3301      	adds	r3, #1
 800a8da:	e7f7      	b.n	800a8cc <strstr+0x10>
 800a8dc:	3001      	adds	r0, #1
 800a8de:	7803      	ldrb	r3, [r0, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d1f0      	bne.n	800a8c6 <strstr+0xa>
 800a8e4:	0018      	movs	r0, r3
 800a8e6:	e7ed      	b.n	800a8c4 <strstr+0x8>

0800a8e8 <_localeconv_r>:
 800a8e8:	4800      	ldr	r0, [pc, #0]	@ (800a8ec <_localeconv_r+0x4>)
 800a8ea:	4770      	bx	lr
 800a8ec:	2000010c 	.word	0x2000010c

0800a8f0 <_close_r>:
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	b570      	push	{r4, r5, r6, lr}
 800a8f4:	4d06      	ldr	r5, [pc, #24]	@ (800a910 <_close_r+0x20>)
 800a8f6:	0004      	movs	r4, r0
 800a8f8:	0008      	movs	r0, r1
 800a8fa:	602b      	str	r3, [r5, #0]
 800a8fc:	f7f9 fb5c 	bl	8003fb8 <_close>
 800a900:	1c43      	adds	r3, r0, #1
 800a902:	d103      	bne.n	800a90c <_close_r+0x1c>
 800a904:	682b      	ldr	r3, [r5, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d000      	beq.n	800a90c <_close_r+0x1c>
 800a90a:	6023      	str	r3, [r4, #0]
 800a90c:	bd70      	pop	{r4, r5, r6, pc}
 800a90e:	46c0      	nop			@ (mov r8, r8)
 800a910:	200006ec 	.word	0x200006ec

0800a914 <_lseek_r>:
 800a914:	b570      	push	{r4, r5, r6, lr}
 800a916:	0004      	movs	r4, r0
 800a918:	0008      	movs	r0, r1
 800a91a:	0011      	movs	r1, r2
 800a91c:	001a      	movs	r2, r3
 800a91e:	2300      	movs	r3, #0
 800a920:	4d05      	ldr	r5, [pc, #20]	@ (800a938 <_lseek_r+0x24>)
 800a922:	602b      	str	r3, [r5, #0]
 800a924:	f7f9 fb69 	bl	8003ffa <_lseek>
 800a928:	1c43      	adds	r3, r0, #1
 800a92a:	d103      	bne.n	800a934 <_lseek_r+0x20>
 800a92c:	682b      	ldr	r3, [r5, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d000      	beq.n	800a934 <_lseek_r+0x20>
 800a932:	6023      	str	r3, [r4, #0]
 800a934:	bd70      	pop	{r4, r5, r6, pc}
 800a936:	46c0      	nop			@ (mov r8, r8)
 800a938:	200006ec 	.word	0x200006ec

0800a93c <_read_r>:
 800a93c:	b570      	push	{r4, r5, r6, lr}
 800a93e:	0004      	movs	r4, r0
 800a940:	0008      	movs	r0, r1
 800a942:	0011      	movs	r1, r2
 800a944:	001a      	movs	r2, r3
 800a946:	2300      	movs	r3, #0
 800a948:	4d05      	ldr	r5, [pc, #20]	@ (800a960 <_read_r+0x24>)
 800a94a:	602b      	str	r3, [r5, #0]
 800a94c:	f7f9 fafb 	bl	8003f46 <_read>
 800a950:	1c43      	adds	r3, r0, #1
 800a952:	d103      	bne.n	800a95c <_read_r+0x20>
 800a954:	682b      	ldr	r3, [r5, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d000      	beq.n	800a95c <_read_r+0x20>
 800a95a:	6023      	str	r3, [r4, #0]
 800a95c:	bd70      	pop	{r4, r5, r6, pc}
 800a95e:	46c0      	nop			@ (mov r8, r8)
 800a960:	200006ec 	.word	0x200006ec

0800a964 <_write_r>:
 800a964:	b570      	push	{r4, r5, r6, lr}
 800a966:	0004      	movs	r4, r0
 800a968:	0008      	movs	r0, r1
 800a96a:	0011      	movs	r1, r2
 800a96c:	001a      	movs	r2, r3
 800a96e:	2300      	movs	r3, #0
 800a970:	4d05      	ldr	r5, [pc, #20]	@ (800a988 <_write_r+0x24>)
 800a972:	602b      	str	r3, [r5, #0]
 800a974:	f7f9 fb04 	bl	8003f80 <_write>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d103      	bne.n	800a984 <_write_r+0x20>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d000      	beq.n	800a984 <_write_r+0x20>
 800a982:	6023      	str	r3, [r4, #0]
 800a984:	bd70      	pop	{r4, r5, r6, pc}
 800a986:	46c0      	nop			@ (mov r8, r8)
 800a988:	200006ec 	.word	0x200006ec

0800a98c <__errno>:
 800a98c:	4b01      	ldr	r3, [pc, #4]	@ (800a994 <__errno+0x8>)
 800a98e:	6818      	ldr	r0, [r3, #0]
 800a990:	4770      	bx	lr
 800a992:	46c0      	nop			@ (mov r8, r8)
 800a994:	20000188 	.word	0x20000188

0800a998 <__libc_init_array>:
 800a998:	b570      	push	{r4, r5, r6, lr}
 800a99a:	2600      	movs	r6, #0
 800a99c:	4c0c      	ldr	r4, [pc, #48]	@ (800a9d0 <__libc_init_array+0x38>)
 800a99e:	4d0d      	ldr	r5, [pc, #52]	@ (800a9d4 <__libc_init_array+0x3c>)
 800a9a0:	1b64      	subs	r4, r4, r5
 800a9a2:	10a4      	asrs	r4, r4, #2
 800a9a4:	42a6      	cmp	r6, r4
 800a9a6:	d109      	bne.n	800a9bc <__libc_init_array+0x24>
 800a9a8:	2600      	movs	r6, #0
 800a9aa:	f003 fa39 	bl	800de20 <_init>
 800a9ae:	4c0a      	ldr	r4, [pc, #40]	@ (800a9d8 <__libc_init_array+0x40>)
 800a9b0:	4d0a      	ldr	r5, [pc, #40]	@ (800a9dc <__libc_init_array+0x44>)
 800a9b2:	1b64      	subs	r4, r4, r5
 800a9b4:	10a4      	asrs	r4, r4, #2
 800a9b6:	42a6      	cmp	r6, r4
 800a9b8:	d105      	bne.n	800a9c6 <__libc_init_array+0x2e>
 800a9ba:	bd70      	pop	{r4, r5, r6, pc}
 800a9bc:	00b3      	lsls	r3, r6, #2
 800a9be:	58eb      	ldr	r3, [r5, r3]
 800a9c0:	4798      	blx	r3
 800a9c2:	3601      	adds	r6, #1
 800a9c4:	e7ee      	b.n	800a9a4 <__libc_init_array+0xc>
 800a9c6:	00b3      	lsls	r3, r6, #2
 800a9c8:	58eb      	ldr	r3, [r5, r3]
 800a9ca:	4798      	blx	r3
 800a9cc:	3601      	adds	r6, #1
 800a9ce:	e7f2      	b.n	800a9b6 <__libc_init_array+0x1e>
 800a9d0:	0800e664 	.word	0x0800e664
 800a9d4:	0800e664 	.word	0x0800e664
 800a9d8:	0800e668 	.word	0x0800e668
 800a9dc:	0800e664 	.word	0x0800e664

0800a9e0 <__retarget_lock_init_recursive>:
 800a9e0:	4770      	bx	lr

0800a9e2 <__retarget_lock_acquire_recursive>:
 800a9e2:	4770      	bx	lr

0800a9e4 <__retarget_lock_release_recursive>:
 800a9e4:	4770      	bx	lr

0800a9e6 <memchr>:
 800a9e6:	b2c9      	uxtb	r1, r1
 800a9e8:	1882      	adds	r2, r0, r2
 800a9ea:	4290      	cmp	r0, r2
 800a9ec:	d101      	bne.n	800a9f2 <memchr+0xc>
 800a9ee:	2000      	movs	r0, #0
 800a9f0:	4770      	bx	lr
 800a9f2:	7803      	ldrb	r3, [r0, #0]
 800a9f4:	428b      	cmp	r3, r1
 800a9f6:	d0fb      	beq.n	800a9f0 <memchr+0xa>
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	e7f6      	b.n	800a9ea <memchr+0x4>

0800a9fc <memcpy>:
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	b510      	push	{r4, lr}
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d100      	bne.n	800aa06 <memcpy+0xa>
 800aa04:	bd10      	pop	{r4, pc}
 800aa06:	5ccc      	ldrb	r4, [r1, r3]
 800aa08:	54c4      	strb	r4, [r0, r3]
 800aa0a:	3301      	adds	r3, #1
 800aa0c:	e7f8      	b.n	800aa00 <memcpy+0x4>
	...

0800aa10 <nan>:
 800aa10:	2000      	movs	r0, #0
 800aa12:	4901      	ldr	r1, [pc, #4]	@ (800aa18 <nan+0x8>)
 800aa14:	4770      	bx	lr
 800aa16:	46c0      	nop			@ (mov r8, r8)
 800aa18:	7ff80000 	.word	0x7ff80000

0800aa1c <nanf>:
 800aa1c:	4800      	ldr	r0, [pc, #0]	@ (800aa20 <nanf+0x4>)
 800aa1e:	4770      	bx	lr
 800aa20:	7fc00000 	.word	0x7fc00000

0800aa24 <__assert_func>:
 800aa24:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800aa26:	0014      	movs	r4, r2
 800aa28:	001a      	movs	r2, r3
 800aa2a:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <__assert_func+0x2c>)
 800aa2c:	0005      	movs	r5, r0
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	000e      	movs	r6, r1
 800aa32:	68d8      	ldr	r0, [r3, #12]
 800aa34:	4b07      	ldr	r3, [pc, #28]	@ (800aa54 <__assert_func+0x30>)
 800aa36:	2c00      	cmp	r4, #0
 800aa38:	d101      	bne.n	800aa3e <__assert_func+0x1a>
 800aa3a:	4b07      	ldr	r3, [pc, #28]	@ (800aa58 <__assert_func+0x34>)
 800aa3c:	001c      	movs	r4, r3
 800aa3e:	4907      	ldr	r1, [pc, #28]	@ (800aa5c <__assert_func+0x38>)
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	9402      	str	r4, [sp, #8]
 800aa44:	002b      	movs	r3, r5
 800aa46:	9600      	str	r6, [sp, #0]
 800aa48:	f002 fd80 	bl	800d54c <fiprintf>
 800aa4c:	f002 fe38 	bl	800d6c0 <abort>
 800aa50:	20000188 	.word	0x20000188
 800aa54:	0800e26e 	.word	0x0800e26e
 800aa58:	0800e2a9 	.word	0x0800e2a9
 800aa5c:	0800e27b 	.word	0x0800e27b

0800aa60 <quorem>:
 800aa60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa62:	6903      	ldr	r3, [r0, #16]
 800aa64:	690c      	ldr	r4, [r1, #16]
 800aa66:	b089      	sub	sp, #36	@ 0x24
 800aa68:	9003      	str	r0, [sp, #12]
 800aa6a:	9106      	str	r1, [sp, #24]
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	42a3      	cmp	r3, r4
 800aa70:	db63      	blt.n	800ab3a <quorem+0xda>
 800aa72:	000b      	movs	r3, r1
 800aa74:	3c01      	subs	r4, #1
 800aa76:	3314      	adds	r3, #20
 800aa78:	00a5      	lsls	r5, r4, #2
 800aa7a:	9304      	str	r3, [sp, #16]
 800aa7c:	195b      	adds	r3, r3, r5
 800aa7e:	9305      	str	r3, [sp, #20]
 800aa80:	9b03      	ldr	r3, [sp, #12]
 800aa82:	3314      	adds	r3, #20
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	195d      	adds	r5, r3, r5
 800aa88:	9b05      	ldr	r3, [sp, #20]
 800aa8a:	682f      	ldr	r7, [r5, #0]
 800aa8c:	681e      	ldr	r6, [r3, #0]
 800aa8e:	0038      	movs	r0, r7
 800aa90:	3601      	adds	r6, #1
 800aa92:	0031      	movs	r1, r6
 800aa94:	f7f5 fb5e 	bl	8000154 <__udivsi3>
 800aa98:	9002      	str	r0, [sp, #8]
 800aa9a:	42b7      	cmp	r7, r6
 800aa9c:	d327      	bcc.n	800aaee <quorem+0x8e>
 800aa9e:	9b04      	ldr	r3, [sp, #16]
 800aaa0:	2700      	movs	r7, #0
 800aaa2:	469c      	mov	ip, r3
 800aaa4:	9e01      	ldr	r6, [sp, #4]
 800aaa6:	9707      	str	r7, [sp, #28]
 800aaa8:	4662      	mov	r2, ip
 800aaaa:	ca08      	ldmia	r2!, {r3}
 800aaac:	6830      	ldr	r0, [r6, #0]
 800aaae:	4694      	mov	ip, r2
 800aab0:	9a02      	ldr	r2, [sp, #8]
 800aab2:	b299      	uxth	r1, r3
 800aab4:	4351      	muls	r1, r2
 800aab6:	0c1b      	lsrs	r3, r3, #16
 800aab8:	4353      	muls	r3, r2
 800aaba:	19c9      	adds	r1, r1, r7
 800aabc:	0c0a      	lsrs	r2, r1, #16
 800aabe:	189b      	adds	r3, r3, r2
 800aac0:	b289      	uxth	r1, r1
 800aac2:	b282      	uxth	r2, r0
 800aac4:	1a52      	subs	r2, r2, r1
 800aac6:	9907      	ldr	r1, [sp, #28]
 800aac8:	0c1f      	lsrs	r7, r3, #16
 800aaca:	1852      	adds	r2, r2, r1
 800aacc:	0c00      	lsrs	r0, r0, #16
 800aace:	b29b      	uxth	r3, r3
 800aad0:	1411      	asrs	r1, r2, #16
 800aad2:	1ac3      	subs	r3, r0, r3
 800aad4:	185b      	adds	r3, r3, r1
 800aad6:	1419      	asrs	r1, r3, #16
 800aad8:	b292      	uxth	r2, r2
 800aada:	041b      	lsls	r3, r3, #16
 800aadc:	431a      	orrs	r2, r3
 800aade:	9b05      	ldr	r3, [sp, #20]
 800aae0:	9107      	str	r1, [sp, #28]
 800aae2:	c604      	stmia	r6!, {r2}
 800aae4:	4563      	cmp	r3, ip
 800aae6:	d2df      	bcs.n	800aaa8 <quorem+0x48>
 800aae8:	682b      	ldr	r3, [r5, #0]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d02b      	beq.n	800ab46 <quorem+0xe6>
 800aaee:	9906      	ldr	r1, [sp, #24]
 800aaf0:	9803      	ldr	r0, [sp, #12]
 800aaf2:	f001 fd6f 	bl	800c5d4 <__mcmp>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	db1e      	blt.n	800ab38 <quorem+0xd8>
 800aafa:	2600      	movs	r6, #0
 800aafc:	9d01      	ldr	r5, [sp, #4]
 800aafe:	9904      	ldr	r1, [sp, #16]
 800ab00:	c901      	ldmia	r1!, {r0}
 800ab02:	682b      	ldr	r3, [r5, #0]
 800ab04:	b287      	uxth	r7, r0
 800ab06:	b29a      	uxth	r2, r3
 800ab08:	1bd2      	subs	r2, r2, r7
 800ab0a:	1992      	adds	r2, r2, r6
 800ab0c:	0c00      	lsrs	r0, r0, #16
 800ab0e:	0c1b      	lsrs	r3, r3, #16
 800ab10:	1a1b      	subs	r3, r3, r0
 800ab12:	1410      	asrs	r0, r2, #16
 800ab14:	181b      	adds	r3, r3, r0
 800ab16:	141e      	asrs	r6, r3, #16
 800ab18:	b292      	uxth	r2, r2
 800ab1a:	041b      	lsls	r3, r3, #16
 800ab1c:	431a      	orrs	r2, r3
 800ab1e:	9b05      	ldr	r3, [sp, #20]
 800ab20:	c504      	stmia	r5!, {r2}
 800ab22:	428b      	cmp	r3, r1
 800ab24:	d2ec      	bcs.n	800ab00 <quorem+0xa0>
 800ab26:	9a01      	ldr	r2, [sp, #4]
 800ab28:	00a3      	lsls	r3, r4, #2
 800ab2a:	18d3      	adds	r3, r2, r3
 800ab2c:	681a      	ldr	r2, [r3, #0]
 800ab2e:	2a00      	cmp	r2, #0
 800ab30:	d014      	beq.n	800ab5c <quorem+0xfc>
 800ab32:	9b02      	ldr	r3, [sp, #8]
 800ab34:	3301      	adds	r3, #1
 800ab36:	9302      	str	r3, [sp, #8]
 800ab38:	9802      	ldr	r0, [sp, #8]
 800ab3a:	b009      	add	sp, #36	@ 0x24
 800ab3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab3e:	682b      	ldr	r3, [r5, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d104      	bne.n	800ab4e <quorem+0xee>
 800ab44:	3c01      	subs	r4, #1
 800ab46:	9b01      	ldr	r3, [sp, #4]
 800ab48:	3d04      	subs	r5, #4
 800ab4a:	42ab      	cmp	r3, r5
 800ab4c:	d3f7      	bcc.n	800ab3e <quorem+0xde>
 800ab4e:	9b03      	ldr	r3, [sp, #12]
 800ab50:	611c      	str	r4, [r3, #16]
 800ab52:	e7cc      	b.n	800aaee <quorem+0x8e>
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	2a00      	cmp	r2, #0
 800ab58:	d104      	bne.n	800ab64 <quorem+0x104>
 800ab5a:	3c01      	subs	r4, #1
 800ab5c:	9a01      	ldr	r2, [sp, #4]
 800ab5e:	3b04      	subs	r3, #4
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d3f7      	bcc.n	800ab54 <quorem+0xf4>
 800ab64:	9b03      	ldr	r3, [sp, #12]
 800ab66:	611c      	str	r4, [r3, #16]
 800ab68:	e7e3      	b.n	800ab32 <quorem+0xd2>
	...

0800ab6c <_dtoa_r>:
 800ab6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab6e:	0014      	movs	r4, r2
 800ab70:	001d      	movs	r5, r3
 800ab72:	69c6      	ldr	r6, [r0, #28]
 800ab74:	b09d      	sub	sp, #116	@ 0x74
 800ab76:	940a      	str	r4, [sp, #40]	@ 0x28
 800ab78:	950b      	str	r5, [sp, #44]	@ 0x2c
 800ab7a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800ab7c:	9003      	str	r0, [sp, #12]
 800ab7e:	2e00      	cmp	r6, #0
 800ab80:	d10f      	bne.n	800aba2 <_dtoa_r+0x36>
 800ab82:	2010      	movs	r0, #16
 800ab84:	f001 f986 	bl	800be94 <malloc>
 800ab88:	9b03      	ldr	r3, [sp, #12]
 800ab8a:	1e02      	subs	r2, r0, #0
 800ab8c:	61d8      	str	r0, [r3, #28]
 800ab8e:	d104      	bne.n	800ab9a <_dtoa_r+0x2e>
 800ab90:	21ef      	movs	r1, #239	@ 0xef
 800ab92:	4bc7      	ldr	r3, [pc, #796]	@ (800aeb0 <_dtoa_r+0x344>)
 800ab94:	48c7      	ldr	r0, [pc, #796]	@ (800aeb4 <_dtoa_r+0x348>)
 800ab96:	f7ff ff45 	bl	800aa24 <__assert_func>
 800ab9a:	6046      	str	r6, [r0, #4]
 800ab9c:	6086      	str	r6, [r0, #8]
 800ab9e:	6006      	str	r6, [r0, #0]
 800aba0:	60c6      	str	r6, [r0, #12]
 800aba2:	9b03      	ldr	r3, [sp, #12]
 800aba4:	69db      	ldr	r3, [r3, #28]
 800aba6:	6819      	ldr	r1, [r3, #0]
 800aba8:	2900      	cmp	r1, #0
 800abaa:	d00b      	beq.n	800abc4 <_dtoa_r+0x58>
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	2301      	movs	r3, #1
 800abb0:	4093      	lsls	r3, r2
 800abb2:	604a      	str	r2, [r1, #4]
 800abb4:	608b      	str	r3, [r1, #8]
 800abb6:	9803      	ldr	r0, [sp, #12]
 800abb8:	f001 fa7e 	bl	800c0b8 <_Bfree>
 800abbc:	2200      	movs	r2, #0
 800abbe:	9b03      	ldr	r3, [sp, #12]
 800abc0:	69db      	ldr	r3, [r3, #28]
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	2d00      	cmp	r5, #0
 800abc6:	da1e      	bge.n	800ac06 <_dtoa_r+0x9a>
 800abc8:	2301      	movs	r3, #1
 800abca:	603b      	str	r3, [r7, #0]
 800abcc:	006b      	lsls	r3, r5, #1
 800abce:	085b      	lsrs	r3, r3, #1
 800abd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abd2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800abd4:	4bb8      	ldr	r3, [pc, #736]	@ (800aeb8 <_dtoa_r+0x34c>)
 800abd6:	4ab8      	ldr	r2, [pc, #736]	@ (800aeb8 <_dtoa_r+0x34c>)
 800abd8:	403b      	ands	r3, r7
 800abda:	4293      	cmp	r3, r2
 800abdc:	d116      	bne.n	800ac0c <_dtoa_r+0xa0>
 800abde:	4bb7      	ldr	r3, [pc, #732]	@ (800aebc <_dtoa_r+0x350>)
 800abe0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800abe2:	6013      	str	r3, [r2, #0]
 800abe4:	033b      	lsls	r3, r7, #12
 800abe6:	0b1b      	lsrs	r3, r3, #12
 800abe8:	4323      	orrs	r3, r4
 800abea:	d101      	bne.n	800abf0 <_dtoa_r+0x84>
 800abec:	f000 fd80 	bl	800b6f0 <_dtoa_r+0xb84>
 800abf0:	4bb3      	ldr	r3, [pc, #716]	@ (800aec0 <_dtoa_r+0x354>)
 800abf2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800abf4:	9308      	str	r3, [sp, #32]
 800abf6:	2a00      	cmp	r2, #0
 800abf8:	d002      	beq.n	800ac00 <_dtoa_r+0x94>
 800abfa:	4bb2      	ldr	r3, [pc, #712]	@ (800aec4 <_dtoa_r+0x358>)
 800abfc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800abfe:	6013      	str	r3, [r2, #0]
 800ac00:	9808      	ldr	r0, [sp, #32]
 800ac02:	b01d      	add	sp, #116	@ 0x74
 800ac04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac06:	2300      	movs	r3, #0
 800ac08:	603b      	str	r3, [r7, #0]
 800ac0a:	e7e2      	b.n	800abd2 <_dtoa_r+0x66>
 800ac0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ac0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac10:	9212      	str	r2, [sp, #72]	@ 0x48
 800ac12:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ac14:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ac16:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ac18:	2200      	movs	r2, #0
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	f7f5 fc20 	bl	8000460 <__aeabi_dcmpeq>
 800ac20:	1e06      	subs	r6, r0, #0
 800ac22:	d00b      	beq.n	800ac3c <_dtoa_r+0xd0>
 800ac24:	2301      	movs	r3, #1
 800ac26:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ac28:	6013      	str	r3, [r2, #0]
 800ac2a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d002      	beq.n	800ac36 <_dtoa_r+0xca>
 800ac30:	4ba5      	ldr	r3, [pc, #660]	@ (800aec8 <_dtoa_r+0x35c>)
 800ac32:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ac34:	6013      	str	r3, [r2, #0]
 800ac36:	4ba5      	ldr	r3, [pc, #660]	@ (800aecc <_dtoa_r+0x360>)
 800ac38:	9308      	str	r3, [sp, #32]
 800ac3a:	e7e1      	b.n	800ac00 <_dtoa_r+0x94>
 800ac3c:	ab1a      	add	r3, sp, #104	@ 0x68
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ac42:	9300      	str	r3, [sp, #0]
 800ac44:	9803      	ldr	r0, [sp, #12]
 800ac46:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ac48:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac4a:	f001 fde5 	bl	800c818 <__d2b>
 800ac4e:	007a      	lsls	r2, r7, #1
 800ac50:	9005      	str	r0, [sp, #20]
 800ac52:	0d52      	lsrs	r2, r2, #21
 800ac54:	d100      	bne.n	800ac58 <_dtoa_r+0xec>
 800ac56:	e07b      	b.n	800ad50 <_dtoa_r+0x1e4>
 800ac58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ac5a:	9618      	str	r6, [sp, #96]	@ 0x60
 800ac5c:	0319      	lsls	r1, r3, #12
 800ac5e:	4b9c      	ldr	r3, [pc, #624]	@ (800aed0 <_dtoa_r+0x364>)
 800ac60:	0b09      	lsrs	r1, r1, #12
 800ac62:	430b      	orrs	r3, r1
 800ac64:	499b      	ldr	r1, [pc, #620]	@ (800aed4 <_dtoa_r+0x368>)
 800ac66:	1857      	adds	r7, r2, r1
 800ac68:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ac6a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ac6c:	0019      	movs	r1, r3
 800ac6e:	2200      	movs	r2, #0
 800ac70:	4b99      	ldr	r3, [pc, #612]	@ (800aed8 <_dtoa_r+0x36c>)
 800ac72:	f7f7 f863 	bl	8001d3c <__aeabi_dsub>
 800ac76:	4a99      	ldr	r2, [pc, #612]	@ (800aedc <_dtoa_r+0x370>)
 800ac78:	4b99      	ldr	r3, [pc, #612]	@ (800aee0 <_dtoa_r+0x374>)
 800ac7a:	f7f6 fd79 	bl	8001770 <__aeabi_dmul>
 800ac7e:	4a99      	ldr	r2, [pc, #612]	@ (800aee4 <_dtoa_r+0x378>)
 800ac80:	4b99      	ldr	r3, [pc, #612]	@ (800aee8 <_dtoa_r+0x37c>)
 800ac82:	f7f5 fd75 	bl	8000770 <__aeabi_dadd>
 800ac86:	0004      	movs	r4, r0
 800ac88:	0038      	movs	r0, r7
 800ac8a:	000d      	movs	r5, r1
 800ac8c:	f7f7 fcbe 	bl	800260c <__aeabi_i2d>
 800ac90:	4a96      	ldr	r2, [pc, #600]	@ (800aeec <_dtoa_r+0x380>)
 800ac92:	4b97      	ldr	r3, [pc, #604]	@ (800aef0 <_dtoa_r+0x384>)
 800ac94:	f7f6 fd6c 	bl	8001770 <__aeabi_dmul>
 800ac98:	0002      	movs	r2, r0
 800ac9a:	000b      	movs	r3, r1
 800ac9c:	0020      	movs	r0, r4
 800ac9e:	0029      	movs	r1, r5
 800aca0:	f7f5 fd66 	bl	8000770 <__aeabi_dadd>
 800aca4:	0004      	movs	r4, r0
 800aca6:	000d      	movs	r5, r1
 800aca8:	f7f7 fc74 	bl	8002594 <__aeabi_d2iz>
 800acac:	2200      	movs	r2, #0
 800acae:	9004      	str	r0, [sp, #16]
 800acb0:	2300      	movs	r3, #0
 800acb2:	0020      	movs	r0, r4
 800acb4:	0029      	movs	r1, r5
 800acb6:	f7f5 fbd9 	bl	800046c <__aeabi_dcmplt>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d00b      	beq.n	800acd6 <_dtoa_r+0x16a>
 800acbe:	9804      	ldr	r0, [sp, #16]
 800acc0:	f7f7 fca4 	bl	800260c <__aeabi_i2d>
 800acc4:	002b      	movs	r3, r5
 800acc6:	0022      	movs	r2, r4
 800acc8:	f7f5 fbca 	bl	8000460 <__aeabi_dcmpeq>
 800accc:	4243      	negs	r3, r0
 800acce:	4158      	adcs	r0, r3
 800acd0:	9b04      	ldr	r3, [sp, #16]
 800acd2:	1a1b      	subs	r3, r3, r0
 800acd4:	9304      	str	r3, [sp, #16]
 800acd6:	2301      	movs	r3, #1
 800acd8:	9315      	str	r3, [sp, #84]	@ 0x54
 800acda:	9b04      	ldr	r3, [sp, #16]
 800acdc:	2b16      	cmp	r3, #22
 800acde:	d810      	bhi.n	800ad02 <_dtoa_r+0x196>
 800ace0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ace2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ace4:	9a04      	ldr	r2, [sp, #16]
 800ace6:	4b83      	ldr	r3, [pc, #524]	@ (800aef4 <_dtoa_r+0x388>)
 800ace8:	00d2      	lsls	r2, r2, #3
 800acea:	189b      	adds	r3, r3, r2
 800acec:	681a      	ldr	r2, [r3, #0]
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	f7f5 fbbc 	bl	800046c <__aeabi_dcmplt>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	d047      	beq.n	800ad88 <_dtoa_r+0x21c>
 800acf8:	9b04      	ldr	r3, [sp, #16]
 800acfa:	3b01      	subs	r3, #1
 800acfc:	9304      	str	r3, [sp, #16]
 800acfe:	2300      	movs	r3, #0
 800ad00:	9315      	str	r3, [sp, #84]	@ 0x54
 800ad02:	2200      	movs	r2, #0
 800ad04:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800ad06:	9206      	str	r2, [sp, #24]
 800ad08:	1bdb      	subs	r3, r3, r7
 800ad0a:	1e5a      	subs	r2, r3, #1
 800ad0c:	d53e      	bpl.n	800ad8c <_dtoa_r+0x220>
 800ad0e:	2201      	movs	r2, #1
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	9306      	str	r3, [sp, #24]
 800ad14:	2300      	movs	r3, #0
 800ad16:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad18:	9b04      	ldr	r3, [sp, #16]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	db38      	blt.n	800ad90 <_dtoa_r+0x224>
 800ad1e:	9a04      	ldr	r2, [sp, #16]
 800ad20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ad22:	4694      	mov	ip, r2
 800ad24:	4463      	add	r3, ip
 800ad26:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad28:	2300      	movs	r3, #0
 800ad2a:	9214      	str	r2, [sp, #80]	@ 0x50
 800ad2c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad2e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ad30:	2401      	movs	r4, #1
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	d862      	bhi.n	800adfc <_dtoa_r+0x290>
 800ad36:	2b05      	cmp	r3, #5
 800ad38:	dd02      	ble.n	800ad40 <_dtoa_r+0x1d4>
 800ad3a:	2400      	movs	r4, #0
 800ad3c:	3b04      	subs	r3, #4
 800ad3e:	9322      	str	r3, [sp, #136]	@ 0x88
 800ad40:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ad42:	1e98      	subs	r0, r3, #2
 800ad44:	2803      	cmp	r0, #3
 800ad46:	d863      	bhi.n	800ae10 <_dtoa_r+0x2a4>
 800ad48:	f7f5 f9f0 	bl	800012c <__gnu_thumb1_case_uqi>
 800ad4c:	2b385654 	.word	0x2b385654
 800ad50:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ad52:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800ad54:	18f6      	adds	r6, r6, r3
 800ad56:	4b68      	ldr	r3, [pc, #416]	@ (800aef8 <_dtoa_r+0x38c>)
 800ad58:	18f2      	adds	r2, r6, r3
 800ad5a:	2a20      	cmp	r2, #32
 800ad5c:	dd0f      	ble.n	800ad7e <_dtoa_r+0x212>
 800ad5e:	2340      	movs	r3, #64	@ 0x40
 800ad60:	1a9b      	subs	r3, r3, r2
 800ad62:	409f      	lsls	r7, r3
 800ad64:	4b65      	ldr	r3, [pc, #404]	@ (800aefc <_dtoa_r+0x390>)
 800ad66:	0038      	movs	r0, r7
 800ad68:	18f3      	adds	r3, r6, r3
 800ad6a:	40dc      	lsrs	r4, r3
 800ad6c:	4320      	orrs	r0, r4
 800ad6e:	f7f7 fc7b 	bl	8002668 <__aeabi_ui2d>
 800ad72:	2201      	movs	r2, #1
 800ad74:	4b62      	ldr	r3, [pc, #392]	@ (800af00 <_dtoa_r+0x394>)
 800ad76:	1e77      	subs	r7, r6, #1
 800ad78:	18cb      	adds	r3, r1, r3
 800ad7a:	9218      	str	r2, [sp, #96]	@ 0x60
 800ad7c:	e776      	b.n	800ac6c <_dtoa_r+0x100>
 800ad7e:	2320      	movs	r3, #32
 800ad80:	0020      	movs	r0, r4
 800ad82:	1a9b      	subs	r3, r3, r2
 800ad84:	4098      	lsls	r0, r3
 800ad86:	e7f2      	b.n	800ad6e <_dtoa_r+0x202>
 800ad88:	9015      	str	r0, [sp, #84]	@ 0x54
 800ad8a:	e7ba      	b.n	800ad02 <_dtoa_r+0x196>
 800ad8c:	920d      	str	r2, [sp, #52]	@ 0x34
 800ad8e:	e7c3      	b.n	800ad18 <_dtoa_r+0x1ac>
 800ad90:	9b06      	ldr	r3, [sp, #24]
 800ad92:	9a04      	ldr	r2, [sp, #16]
 800ad94:	1a9b      	subs	r3, r3, r2
 800ad96:	9306      	str	r3, [sp, #24]
 800ad98:	4253      	negs	r3, r2
 800ad9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	9314      	str	r3, [sp, #80]	@ 0x50
 800ada0:	e7c5      	b.n	800ad2e <_dtoa_r+0x1c2>
 800ada2:	2301      	movs	r3, #1
 800ada4:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ada6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ada8:	4694      	mov	ip, r2
 800adaa:	9b04      	ldr	r3, [sp, #16]
 800adac:	4463      	add	r3, ip
 800adae:	930e      	str	r3, [sp, #56]	@ 0x38
 800adb0:	3301      	adds	r3, #1
 800adb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	dc08      	bgt.n	800adca <_dtoa_r+0x25e>
 800adb8:	2301      	movs	r3, #1
 800adba:	e006      	b.n	800adca <_dtoa_r+0x25e>
 800adbc:	2301      	movs	r3, #1
 800adbe:	9310      	str	r3, [sp, #64]	@ 0x40
 800adc0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	dd28      	ble.n	800ae18 <_dtoa_r+0x2ac>
 800adc6:	930e      	str	r3, [sp, #56]	@ 0x38
 800adc8:	9309      	str	r3, [sp, #36]	@ 0x24
 800adca:	9a03      	ldr	r2, [sp, #12]
 800adcc:	2100      	movs	r1, #0
 800adce:	69d0      	ldr	r0, [r2, #28]
 800add0:	2204      	movs	r2, #4
 800add2:	0015      	movs	r5, r2
 800add4:	3514      	adds	r5, #20
 800add6:	429d      	cmp	r5, r3
 800add8:	d923      	bls.n	800ae22 <_dtoa_r+0x2b6>
 800adda:	6041      	str	r1, [r0, #4]
 800addc:	9803      	ldr	r0, [sp, #12]
 800adde:	f001 f927 	bl	800c030 <_Balloc>
 800ade2:	9008      	str	r0, [sp, #32]
 800ade4:	2800      	cmp	r0, #0
 800ade6:	d11f      	bne.n	800ae28 <_dtoa_r+0x2bc>
 800ade8:	21b0      	movs	r1, #176	@ 0xb0
 800adea:	4b46      	ldr	r3, [pc, #280]	@ (800af04 <_dtoa_r+0x398>)
 800adec:	4831      	ldr	r0, [pc, #196]	@ (800aeb4 <_dtoa_r+0x348>)
 800adee:	9a08      	ldr	r2, [sp, #32]
 800adf0:	31ff      	adds	r1, #255	@ 0xff
 800adf2:	e6d0      	b.n	800ab96 <_dtoa_r+0x2a>
 800adf4:	2300      	movs	r3, #0
 800adf6:	e7e2      	b.n	800adbe <_dtoa_r+0x252>
 800adf8:	2300      	movs	r3, #0
 800adfa:	e7d3      	b.n	800ada4 <_dtoa_r+0x238>
 800adfc:	2300      	movs	r3, #0
 800adfe:	9410      	str	r4, [sp, #64]	@ 0x40
 800ae00:	9322      	str	r3, [sp, #136]	@ 0x88
 800ae02:	3b01      	subs	r3, #1
 800ae04:	2200      	movs	r2, #0
 800ae06:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae08:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae0a:	3313      	adds	r3, #19
 800ae0c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ae0e:	e7dc      	b.n	800adca <_dtoa_r+0x25e>
 800ae10:	2301      	movs	r3, #1
 800ae12:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae14:	3b02      	subs	r3, #2
 800ae16:	e7f5      	b.n	800ae04 <_dtoa_r+0x298>
 800ae18:	2301      	movs	r3, #1
 800ae1a:	001a      	movs	r2, r3
 800ae1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae20:	e7f4      	b.n	800ae0c <_dtoa_r+0x2a0>
 800ae22:	3101      	adds	r1, #1
 800ae24:	0052      	lsls	r2, r2, #1
 800ae26:	e7d4      	b.n	800add2 <_dtoa_r+0x266>
 800ae28:	9b03      	ldr	r3, [sp, #12]
 800ae2a:	9a08      	ldr	r2, [sp, #32]
 800ae2c:	69db      	ldr	r3, [r3, #28]
 800ae2e:	601a      	str	r2, [r3, #0]
 800ae30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae32:	2b0e      	cmp	r3, #14
 800ae34:	d900      	bls.n	800ae38 <_dtoa_r+0x2cc>
 800ae36:	e0d6      	b.n	800afe6 <_dtoa_r+0x47a>
 800ae38:	2c00      	cmp	r4, #0
 800ae3a:	d100      	bne.n	800ae3e <_dtoa_r+0x2d2>
 800ae3c:	e0d3      	b.n	800afe6 <_dtoa_r+0x47a>
 800ae3e:	9b04      	ldr	r3, [sp, #16]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	dd63      	ble.n	800af0c <_dtoa_r+0x3a0>
 800ae44:	210f      	movs	r1, #15
 800ae46:	9a04      	ldr	r2, [sp, #16]
 800ae48:	4b2a      	ldr	r3, [pc, #168]	@ (800aef4 <_dtoa_r+0x388>)
 800ae4a:	400a      	ands	r2, r1
 800ae4c:	00d2      	lsls	r2, r2, #3
 800ae4e:	189b      	adds	r3, r3, r2
 800ae50:	681e      	ldr	r6, [r3, #0]
 800ae52:	685f      	ldr	r7, [r3, #4]
 800ae54:	9b04      	ldr	r3, [sp, #16]
 800ae56:	2402      	movs	r4, #2
 800ae58:	111d      	asrs	r5, r3, #4
 800ae5a:	05db      	lsls	r3, r3, #23
 800ae5c:	d50a      	bpl.n	800ae74 <_dtoa_r+0x308>
 800ae5e:	4b2a      	ldr	r3, [pc, #168]	@ (800af08 <_dtoa_r+0x39c>)
 800ae60:	400d      	ands	r5, r1
 800ae62:	6a1a      	ldr	r2, [r3, #32]
 800ae64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae66:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ae68:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ae6a:	f7f6 f847 	bl	8000efc <__aeabi_ddiv>
 800ae6e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae70:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ae72:	3401      	adds	r4, #1
 800ae74:	4b24      	ldr	r3, [pc, #144]	@ (800af08 <_dtoa_r+0x39c>)
 800ae76:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae78:	2d00      	cmp	r5, #0
 800ae7a:	d108      	bne.n	800ae8e <_dtoa_r+0x322>
 800ae7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae7e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae80:	0032      	movs	r2, r6
 800ae82:	003b      	movs	r3, r7
 800ae84:	f7f6 f83a 	bl	8000efc <__aeabi_ddiv>
 800ae88:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae8a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ae8c:	e059      	b.n	800af42 <_dtoa_r+0x3d6>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	421d      	tst	r5, r3
 800ae92:	d009      	beq.n	800aea8 <_dtoa_r+0x33c>
 800ae94:	18e4      	adds	r4, r4, r3
 800ae96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae98:	0030      	movs	r0, r6
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	685b      	ldr	r3, [r3, #4]
 800ae9e:	0039      	movs	r1, r7
 800aea0:	f7f6 fc66 	bl	8001770 <__aeabi_dmul>
 800aea4:	0006      	movs	r6, r0
 800aea6:	000f      	movs	r7, r1
 800aea8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aeaa:	106d      	asrs	r5, r5, #1
 800aeac:	3308      	adds	r3, #8
 800aeae:	e7e2      	b.n	800ae76 <_dtoa_r+0x30a>
 800aeb0:	0800e1f5 	.word	0x0800e1f5
 800aeb4:	0800e2b7 	.word	0x0800e2b7
 800aeb8:	7ff00000 	.word	0x7ff00000
 800aebc:	0000270f 	.word	0x0000270f
 800aec0:	0800e2b3 	.word	0x0800e2b3
 800aec4:	0800e2b6 	.word	0x0800e2b6
 800aec8:	0800e401 	.word	0x0800e401
 800aecc:	0800e400 	.word	0x0800e400
 800aed0:	3ff00000 	.word	0x3ff00000
 800aed4:	fffffc01 	.word	0xfffffc01
 800aed8:	3ff80000 	.word	0x3ff80000
 800aedc:	636f4361 	.word	0x636f4361
 800aee0:	3fd287a7 	.word	0x3fd287a7
 800aee4:	8b60c8b3 	.word	0x8b60c8b3
 800aee8:	3fc68a28 	.word	0x3fc68a28
 800aeec:	509f79fb 	.word	0x509f79fb
 800aef0:	3fd34413 	.word	0x3fd34413
 800aef4:	0800e490 	.word	0x0800e490
 800aef8:	00000432 	.word	0x00000432
 800aefc:	00000412 	.word	0x00000412
 800af00:	fe100000 	.word	0xfe100000
 800af04:	0800e30f 	.word	0x0800e30f
 800af08:	0800e468 	.word	0x0800e468
 800af0c:	9b04      	ldr	r3, [sp, #16]
 800af0e:	2402      	movs	r4, #2
 800af10:	2b00      	cmp	r3, #0
 800af12:	d016      	beq.n	800af42 <_dtoa_r+0x3d6>
 800af14:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800af16:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800af18:	220f      	movs	r2, #15
 800af1a:	425d      	negs	r5, r3
 800af1c:	402a      	ands	r2, r5
 800af1e:	4bd5      	ldr	r3, [pc, #852]	@ (800b274 <_dtoa_r+0x708>)
 800af20:	00d2      	lsls	r2, r2, #3
 800af22:	189b      	adds	r3, r3, r2
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	f7f6 fc22 	bl	8001770 <__aeabi_dmul>
 800af2c:	2701      	movs	r7, #1
 800af2e:	2300      	movs	r3, #0
 800af30:	900a      	str	r0, [sp, #40]	@ 0x28
 800af32:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af34:	4ed0      	ldr	r6, [pc, #832]	@ (800b278 <_dtoa_r+0x70c>)
 800af36:	112d      	asrs	r5, r5, #4
 800af38:	2d00      	cmp	r5, #0
 800af3a:	d000      	beq.n	800af3e <_dtoa_r+0x3d2>
 800af3c:	e095      	b.n	800b06a <_dtoa_r+0x4fe>
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d1a2      	bne.n	800ae88 <_dtoa_r+0x31c>
 800af42:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800af44:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800af46:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d100      	bne.n	800af4e <_dtoa_r+0x3e2>
 800af4c:	e098      	b.n	800b080 <_dtoa_r+0x514>
 800af4e:	2200      	movs	r2, #0
 800af50:	0030      	movs	r0, r6
 800af52:	0039      	movs	r1, r7
 800af54:	4bc9      	ldr	r3, [pc, #804]	@ (800b27c <_dtoa_r+0x710>)
 800af56:	f7f5 fa89 	bl	800046c <__aeabi_dcmplt>
 800af5a:	2800      	cmp	r0, #0
 800af5c:	d100      	bne.n	800af60 <_dtoa_r+0x3f4>
 800af5e:	e08f      	b.n	800b080 <_dtoa_r+0x514>
 800af60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af62:	2b00      	cmp	r3, #0
 800af64:	d100      	bne.n	800af68 <_dtoa_r+0x3fc>
 800af66:	e08b      	b.n	800b080 <_dtoa_r+0x514>
 800af68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	dd37      	ble.n	800afde <_dtoa_r+0x472>
 800af6e:	9b04      	ldr	r3, [sp, #16]
 800af70:	2200      	movs	r2, #0
 800af72:	3b01      	subs	r3, #1
 800af74:	930c      	str	r3, [sp, #48]	@ 0x30
 800af76:	0030      	movs	r0, r6
 800af78:	4bc1      	ldr	r3, [pc, #772]	@ (800b280 <_dtoa_r+0x714>)
 800af7a:	0039      	movs	r1, r7
 800af7c:	f7f6 fbf8 	bl	8001770 <__aeabi_dmul>
 800af80:	900a      	str	r0, [sp, #40]	@ 0x28
 800af82:	910b      	str	r1, [sp, #44]	@ 0x2c
 800af84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af86:	3401      	adds	r4, #1
 800af88:	0020      	movs	r0, r4
 800af8a:	9311      	str	r3, [sp, #68]	@ 0x44
 800af8c:	f7f7 fb3e 	bl	800260c <__aeabi_i2d>
 800af90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af94:	f7f6 fbec 	bl	8001770 <__aeabi_dmul>
 800af98:	4bba      	ldr	r3, [pc, #744]	@ (800b284 <_dtoa_r+0x718>)
 800af9a:	2200      	movs	r2, #0
 800af9c:	f7f5 fbe8 	bl	8000770 <__aeabi_dadd>
 800afa0:	4bb9      	ldr	r3, [pc, #740]	@ (800b288 <_dtoa_r+0x71c>)
 800afa2:	0006      	movs	r6, r0
 800afa4:	18cf      	adds	r7, r1, r3
 800afa6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d16d      	bne.n	800b088 <_dtoa_r+0x51c>
 800afac:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800afae:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800afb0:	2200      	movs	r2, #0
 800afb2:	4bb6      	ldr	r3, [pc, #728]	@ (800b28c <_dtoa_r+0x720>)
 800afb4:	f7f6 fec2 	bl	8001d3c <__aeabi_dsub>
 800afb8:	0032      	movs	r2, r6
 800afba:	003b      	movs	r3, r7
 800afbc:	0004      	movs	r4, r0
 800afbe:	000d      	movs	r5, r1
 800afc0:	f7f5 fa68 	bl	8000494 <__aeabi_dcmpgt>
 800afc4:	2800      	cmp	r0, #0
 800afc6:	d000      	beq.n	800afca <_dtoa_r+0x45e>
 800afc8:	e2b6      	b.n	800b538 <_dtoa_r+0x9cc>
 800afca:	2180      	movs	r1, #128	@ 0x80
 800afcc:	0609      	lsls	r1, r1, #24
 800afce:	187b      	adds	r3, r7, r1
 800afd0:	0032      	movs	r2, r6
 800afd2:	0020      	movs	r0, r4
 800afd4:	0029      	movs	r1, r5
 800afd6:	f7f5 fa49 	bl	800046c <__aeabi_dcmplt>
 800afda:	2800      	cmp	r0, #0
 800afdc:	d128      	bne.n	800b030 <_dtoa_r+0x4c4>
 800afde:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800afe0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800afe2:	930a      	str	r3, [sp, #40]	@ 0x28
 800afe4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800afe6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800afe8:	2b00      	cmp	r3, #0
 800afea:	da00      	bge.n	800afee <_dtoa_r+0x482>
 800afec:	e174      	b.n	800b2d8 <_dtoa_r+0x76c>
 800afee:	9a04      	ldr	r2, [sp, #16]
 800aff0:	2a0e      	cmp	r2, #14
 800aff2:	dd00      	ble.n	800aff6 <_dtoa_r+0x48a>
 800aff4:	e170      	b.n	800b2d8 <_dtoa_r+0x76c>
 800aff6:	4b9f      	ldr	r3, [pc, #636]	@ (800b274 <_dtoa_r+0x708>)
 800aff8:	00d2      	lsls	r2, r2, #3
 800affa:	189b      	adds	r3, r3, r2
 800affc:	685c      	ldr	r4, [r3, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	9306      	str	r3, [sp, #24]
 800b002:	9407      	str	r4, [sp, #28]
 800b004:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b006:	2b00      	cmp	r3, #0
 800b008:	db00      	blt.n	800b00c <_dtoa_r+0x4a0>
 800b00a:	e0e7      	b.n	800b1dc <_dtoa_r+0x670>
 800b00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b00e:	2b00      	cmp	r3, #0
 800b010:	dd00      	ble.n	800b014 <_dtoa_r+0x4a8>
 800b012:	e0e3      	b.n	800b1dc <_dtoa_r+0x670>
 800b014:	d10c      	bne.n	800b030 <_dtoa_r+0x4c4>
 800b016:	9806      	ldr	r0, [sp, #24]
 800b018:	9907      	ldr	r1, [sp, #28]
 800b01a:	2200      	movs	r2, #0
 800b01c:	4b9b      	ldr	r3, [pc, #620]	@ (800b28c <_dtoa_r+0x720>)
 800b01e:	f7f6 fba7 	bl	8001770 <__aeabi_dmul>
 800b022:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b024:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b026:	f7f5 fa3f 	bl	80004a8 <__aeabi_dcmpge>
 800b02a:	2800      	cmp	r0, #0
 800b02c:	d100      	bne.n	800b030 <_dtoa_r+0x4c4>
 800b02e:	e286      	b.n	800b53e <_dtoa_r+0x9d2>
 800b030:	2600      	movs	r6, #0
 800b032:	0037      	movs	r7, r6
 800b034:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b036:	9c08      	ldr	r4, [sp, #32]
 800b038:	43db      	mvns	r3, r3
 800b03a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b03c:	9704      	str	r7, [sp, #16]
 800b03e:	2700      	movs	r7, #0
 800b040:	0031      	movs	r1, r6
 800b042:	9803      	ldr	r0, [sp, #12]
 800b044:	f001 f838 	bl	800c0b8 <_Bfree>
 800b048:	9b04      	ldr	r3, [sp, #16]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d100      	bne.n	800b050 <_dtoa_r+0x4e4>
 800b04e:	e0bb      	b.n	800b1c8 <_dtoa_r+0x65c>
 800b050:	2f00      	cmp	r7, #0
 800b052:	d005      	beq.n	800b060 <_dtoa_r+0x4f4>
 800b054:	429f      	cmp	r7, r3
 800b056:	d003      	beq.n	800b060 <_dtoa_r+0x4f4>
 800b058:	0039      	movs	r1, r7
 800b05a:	9803      	ldr	r0, [sp, #12]
 800b05c:	f001 f82c 	bl	800c0b8 <_Bfree>
 800b060:	9904      	ldr	r1, [sp, #16]
 800b062:	9803      	ldr	r0, [sp, #12]
 800b064:	f001 f828 	bl	800c0b8 <_Bfree>
 800b068:	e0ae      	b.n	800b1c8 <_dtoa_r+0x65c>
 800b06a:	423d      	tst	r5, r7
 800b06c:	d005      	beq.n	800b07a <_dtoa_r+0x50e>
 800b06e:	6832      	ldr	r2, [r6, #0]
 800b070:	6873      	ldr	r3, [r6, #4]
 800b072:	f7f6 fb7d 	bl	8001770 <__aeabi_dmul>
 800b076:	003b      	movs	r3, r7
 800b078:	3401      	adds	r4, #1
 800b07a:	106d      	asrs	r5, r5, #1
 800b07c:	3608      	adds	r6, #8
 800b07e:	e75b      	b.n	800af38 <_dtoa_r+0x3cc>
 800b080:	9b04      	ldr	r3, [sp, #16]
 800b082:	930c      	str	r3, [sp, #48]	@ 0x30
 800b084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b086:	e77f      	b.n	800af88 <_dtoa_r+0x41c>
 800b088:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b08a:	4b7a      	ldr	r3, [pc, #488]	@ (800b274 <_dtoa_r+0x708>)
 800b08c:	3a01      	subs	r2, #1
 800b08e:	00d2      	lsls	r2, r2, #3
 800b090:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b092:	189b      	adds	r3, r3, r2
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	2900      	cmp	r1, #0
 800b09a:	d04c      	beq.n	800b136 <_dtoa_r+0x5ca>
 800b09c:	2000      	movs	r0, #0
 800b09e:	497c      	ldr	r1, [pc, #496]	@ (800b290 <_dtoa_r+0x724>)
 800b0a0:	f7f5 ff2c 	bl	8000efc <__aeabi_ddiv>
 800b0a4:	0032      	movs	r2, r6
 800b0a6:	003b      	movs	r3, r7
 800b0a8:	f7f6 fe48 	bl	8001d3c <__aeabi_dsub>
 800b0ac:	9a08      	ldr	r2, [sp, #32]
 800b0ae:	0006      	movs	r6, r0
 800b0b0:	4694      	mov	ip, r2
 800b0b2:	000f      	movs	r7, r1
 800b0b4:	9b08      	ldr	r3, [sp, #32]
 800b0b6:	9316      	str	r3, [sp, #88]	@ 0x58
 800b0b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b0ba:	4463      	add	r3, ip
 800b0bc:	9311      	str	r3, [sp, #68]	@ 0x44
 800b0be:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b0c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0c2:	f7f7 fa67 	bl	8002594 <__aeabi_d2iz>
 800b0c6:	0005      	movs	r5, r0
 800b0c8:	f7f7 faa0 	bl	800260c <__aeabi_i2d>
 800b0cc:	0002      	movs	r2, r0
 800b0ce:	000b      	movs	r3, r1
 800b0d0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b0d2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0d4:	f7f6 fe32 	bl	8001d3c <__aeabi_dsub>
 800b0d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b0da:	3530      	adds	r5, #48	@ 0x30
 800b0dc:	1c5c      	adds	r4, r3, #1
 800b0de:	701d      	strb	r5, [r3, #0]
 800b0e0:	0032      	movs	r2, r6
 800b0e2:	003b      	movs	r3, r7
 800b0e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b0e6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b0e8:	f7f5 f9c0 	bl	800046c <__aeabi_dcmplt>
 800b0ec:	2800      	cmp	r0, #0
 800b0ee:	d16b      	bne.n	800b1c8 <_dtoa_r+0x65c>
 800b0f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	4961      	ldr	r1, [pc, #388]	@ (800b27c <_dtoa_r+0x710>)
 800b0f8:	f7f6 fe20 	bl	8001d3c <__aeabi_dsub>
 800b0fc:	0032      	movs	r2, r6
 800b0fe:	003b      	movs	r3, r7
 800b100:	f7f5 f9b4 	bl	800046c <__aeabi_dcmplt>
 800b104:	2800      	cmp	r0, #0
 800b106:	d000      	beq.n	800b10a <_dtoa_r+0x59e>
 800b108:	e0c6      	b.n	800b298 <_dtoa_r+0x72c>
 800b10a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b10c:	42a3      	cmp	r3, r4
 800b10e:	d100      	bne.n	800b112 <_dtoa_r+0x5a6>
 800b110:	e765      	b.n	800afde <_dtoa_r+0x472>
 800b112:	2200      	movs	r2, #0
 800b114:	0030      	movs	r0, r6
 800b116:	0039      	movs	r1, r7
 800b118:	4b59      	ldr	r3, [pc, #356]	@ (800b280 <_dtoa_r+0x714>)
 800b11a:	f7f6 fb29 	bl	8001770 <__aeabi_dmul>
 800b11e:	2200      	movs	r2, #0
 800b120:	0006      	movs	r6, r0
 800b122:	000f      	movs	r7, r1
 800b124:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b126:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b128:	4b55      	ldr	r3, [pc, #340]	@ (800b280 <_dtoa_r+0x714>)
 800b12a:	f7f6 fb21 	bl	8001770 <__aeabi_dmul>
 800b12e:	9416      	str	r4, [sp, #88]	@ 0x58
 800b130:	900a      	str	r0, [sp, #40]	@ 0x28
 800b132:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b134:	e7c3      	b.n	800b0be <_dtoa_r+0x552>
 800b136:	0030      	movs	r0, r6
 800b138:	0039      	movs	r1, r7
 800b13a:	f7f6 fb19 	bl	8001770 <__aeabi_dmul>
 800b13e:	9d08      	ldr	r5, [sp, #32]
 800b140:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b142:	002b      	movs	r3, r5
 800b144:	4694      	mov	ip, r2
 800b146:	9016      	str	r0, [sp, #88]	@ 0x58
 800b148:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b14a:	4463      	add	r3, ip
 800b14c:	9319      	str	r3, [sp, #100]	@ 0x64
 800b14e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b150:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b152:	f7f7 fa1f 	bl	8002594 <__aeabi_d2iz>
 800b156:	0004      	movs	r4, r0
 800b158:	f7f7 fa58 	bl	800260c <__aeabi_i2d>
 800b15c:	000b      	movs	r3, r1
 800b15e:	0002      	movs	r2, r0
 800b160:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b162:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b164:	f7f6 fdea 	bl	8001d3c <__aeabi_dsub>
 800b168:	3430      	adds	r4, #48	@ 0x30
 800b16a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b16c:	702c      	strb	r4, [r5, #0]
 800b16e:	3501      	adds	r5, #1
 800b170:	0006      	movs	r6, r0
 800b172:	000f      	movs	r7, r1
 800b174:	42ab      	cmp	r3, r5
 800b176:	d12a      	bne.n	800b1ce <_dtoa_r+0x662>
 800b178:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b17a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b17c:	9b08      	ldr	r3, [sp, #32]
 800b17e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800b180:	469c      	mov	ip, r3
 800b182:	2200      	movs	r2, #0
 800b184:	4b42      	ldr	r3, [pc, #264]	@ (800b290 <_dtoa_r+0x724>)
 800b186:	4464      	add	r4, ip
 800b188:	f7f5 faf2 	bl	8000770 <__aeabi_dadd>
 800b18c:	0002      	movs	r2, r0
 800b18e:	000b      	movs	r3, r1
 800b190:	0030      	movs	r0, r6
 800b192:	0039      	movs	r1, r7
 800b194:	f7f5 f97e 	bl	8000494 <__aeabi_dcmpgt>
 800b198:	2800      	cmp	r0, #0
 800b19a:	d000      	beq.n	800b19e <_dtoa_r+0x632>
 800b19c:	e07c      	b.n	800b298 <_dtoa_r+0x72c>
 800b19e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b1a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1a2:	2000      	movs	r0, #0
 800b1a4:	493a      	ldr	r1, [pc, #232]	@ (800b290 <_dtoa_r+0x724>)
 800b1a6:	f7f6 fdc9 	bl	8001d3c <__aeabi_dsub>
 800b1aa:	0002      	movs	r2, r0
 800b1ac:	000b      	movs	r3, r1
 800b1ae:	0030      	movs	r0, r6
 800b1b0:	0039      	movs	r1, r7
 800b1b2:	f7f5 f95b 	bl	800046c <__aeabi_dcmplt>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	d100      	bne.n	800b1bc <_dtoa_r+0x650>
 800b1ba:	e710      	b.n	800afde <_dtoa_r+0x472>
 800b1bc:	0023      	movs	r3, r4
 800b1be:	3c01      	subs	r4, #1
 800b1c0:	7822      	ldrb	r2, [r4, #0]
 800b1c2:	2a30      	cmp	r2, #48	@ 0x30
 800b1c4:	d0fa      	beq.n	800b1bc <_dtoa_r+0x650>
 800b1c6:	001c      	movs	r4, r3
 800b1c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b1ca:	9304      	str	r3, [sp, #16]
 800b1cc:	e042      	b.n	800b254 <_dtoa_r+0x6e8>
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	4b2b      	ldr	r3, [pc, #172]	@ (800b280 <_dtoa_r+0x714>)
 800b1d2:	f7f6 facd 	bl	8001770 <__aeabi_dmul>
 800b1d6:	900a      	str	r0, [sp, #40]	@ 0x28
 800b1d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1da:	e7b8      	b.n	800b14e <_dtoa_r+0x5e2>
 800b1dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1de:	9d08      	ldr	r5, [sp, #32]
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	195b      	adds	r3, r3, r5
 800b1e4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b1e6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b1e8:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1ea:	9a06      	ldr	r2, [sp, #24]
 800b1ec:	9b07      	ldr	r3, [sp, #28]
 800b1ee:	0030      	movs	r0, r6
 800b1f0:	0039      	movs	r1, r7
 800b1f2:	f7f5 fe83 	bl	8000efc <__aeabi_ddiv>
 800b1f6:	f7f7 f9cd 	bl	8002594 <__aeabi_d2iz>
 800b1fa:	9009      	str	r0, [sp, #36]	@ 0x24
 800b1fc:	f7f7 fa06 	bl	800260c <__aeabi_i2d>
 800b200:	9a06      	ldr	r2, [sp, #24]
 800b202:	9b07      	ldr	r3, [sp, #28]
 800b204:	f7f6 fab4 	bl	8001770 <__aeabi_dmul>
 800b208:	0002      	movs	r2, r0
 800b20a:	000b      	movs	r3, r1
 800b20c:	0030      	movs	r0, r6
 800b20e:	0039      	movs	r1, r7
 800b210:	f7f6 fd94 	bl	8001d3c <__aeabi_dsub>
 800b214:	002b      	movs	r3, r5
 800b216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b218:	3501      	adds	r5, #1
 800b21a:	3230      	adds	r2, #48	@ 0x30
 800b21c:	701a      	strb	r2, [r3, #0]
 800b21e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b220:	002c      	movs	r4, r5
 800b222:	429a      	cmp	r2, r3
 800b224:	d14b      	bne.n	800b2be <_dtoa_r+0x752>
 800b226:	0002      	movs	r2, r0
 800b228:	000b      	movs	r3, r1
 800b22a:	f7f5 faa1 	bl	8000770 <__aeabi_dadd>
 800b22e:	9a06      	ldr	r2, [sp, #24]
 800b230:	9b07      	ldr	r3, [sp, #28]
 800b232:	0006      	movs	r6, r0
 800b234:	000f      	movs	r7, r1
 800b236:	f7f5 f92d 	bl	8000494 <__aeabi_dcmpgt>
 800b23a:	2800      	cmp	r0, #0
 800b23c:	d12a      	bne.n	800b294 <_dtoa_r+0x728>
 800b23e:	9a06      	ldr	r2, [sp, #24]
 800b240:	9b07      	ldr	r3, [sp, #28]
 800b242:	0030      	movs	r0, r6
 800b244:	0039      	movs	r1, r7
 800b246:	f7f5 f90b 	bl	8000460 <__aeabi_dcmpeq>
 800b24a:	2800      	cmp	r0, #0
 800b24c:	d002      	beq.n	800b254 <_dtoa_r+0x6e8>
 800b24e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b250:	07dd      	lsls	r5, r3, #31
 800b252:	d41f      	bmi.n	800b294 <_dtoa_r+0x728>
 800b254:	9905      	ldr	r1, [sp, #20]
 800b256:	9803      	ldr	r0, [sp, #12]
 800b258:	f000 ff2e 	bl	800c0b8 <_Bfree>
 800b25c:	2300      	movs	r3, #0
 800b25e:	7023      	strb	r3, [r4, #0]
 800b260:	9b04      	ldr	r3, [sp, #16]
 800b262:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b264:	3301      	adds	r3, #1
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d100      	bne.n	800b270 <_dtoa_r+0x704>
 800b26e:	e4c7      	b.n	800ac00 <_dtoa_r+0x94>
 800b270:	601c      	str	r4, [r3, #0]
 800b272:	e4c5      	b.n	800ac00 <_dtoa_r+0x94>
 800b274:	0800e490 	.word	0x0800e490
 800b278:	0800e468 	.word	0x0800e468
 800b27c:	3ff00000 	.word	0x3ff00000
 800b280:	40240000 	.word	0x40240000
 800b284:	401c0000 	.word	0x401c0000
 800b288:	fcc00000 	.word	0xfcc00000
 800b28c:	40140000 	.word	0x40140000
 800b290:	3fe00000 	.word	0x3fe00000
 800b294:	9b04      	ldr	r3, [sp, #16]
 800b296:	930c      	str	r3, [sp, #48]	@ 0x30
 800b298:	0023      	movs	r3, r4
 800b29a:	001c      	movs	r4, r3
 800b29c:	3b01      	subs	r3, #1
 800b29e:	781a      	ldrb	r2, [r3, #0]
 800b2a0:	2a39      	cmp	r2, #57	@ 0x39
 800b2a2:	d108      	bne.n	800b2b6 <_dtoa_r+0x74a>
 800b2a4:	9a08      	ldr	r2, [sp, #32]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d1f7      	bne.n	800b29a <_dtoa_r+0x72e>
 800b2aa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b2ac:	9908      	ldr	r1, [sp, #32]
 800b2ae:	3201      	adds	r2, #1
 800b2b0:	920c      	str	r2, [sp, #48]	@ 0x30
 800b2b2:	2230      	movs	r2, #48	@ 0x30
 800b2b4:	700a      	strb	r2, [r1, #0]
 800b2b6:	781a      	ldrb	r2, [r3, #0]
 800b2b8:	3201      	adds	r2, #1
 800b2ba:	701a      	strb	r2, [r3, #0]
 800b2bc:	e784      	b.n	800b1c8 <_dtoa_r+0x65c>
 800b2be:	2200      	movs	r2, #0
 800b2c0:	4bc6      	ldr	r3, [pc, #792]	@ (800b5dc <_dtoa_r+0xa70>)
 800b2c2:	f7f6 fa55 	bl	8001770 <__aeabi_dmul>
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	0006      	movs	r6, r0
 800b2cc:	000f      	movs	r7, r1
 800b2ce:	f7f5 f8c7 	bl	8000460 <__aeabi_dcmpeq>
 800b2d2:	2800      	cmp	r0, #0
 800b2d4:	d089      	beq.n	800b1ea <_dtoa_r+0x67e>
 800b2d6:	e7bd      	b.n	800b254 <_dtoa_r+0x6e8>
 800b2d8:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b2da:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b2dc:	9c06      	ldr	r4, [sp, #24]
 800b2de:	2f00      	cmp	r7, #0
 800b2e0:	d014      	beq.n	800b30c <_dtoa_r+0x7a0>
 800b2e2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b2e4:	2a01      	cmp	r2, #1
 800b2e6:	dd00      	ble.n	800b2ea <_dtoa_r+0x77e>
 800b2e8:	e0e4      	b.n	800b4b4 <_dtoa_r+0x948>
 800b2ea:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b2ec:	2a00      	cmp	r2, #0
 800b2ee:	d100      	bne.n	800b2f2 <_dtoa_r+0x786>
 800b2f0:	e0da      	b.n	800b4a8 <_dtoa_r+0x93c>
 800b2f2:	4abb      	ldr	r2, [pc, #748]	@ (800b5e0 <_dtoa_r+0xa74>)
 800b2f4:	189b      	adds	r3, r3, r2
 800b2f6:	9a06      	ldr	r2, [sp, #24]
 800b2f8:	2101      	movs	r1, #1
 800b2fa:	18d2      	adds	r2, r2, r3
 800b2fc:	9206      	str	r2, [sp, #24]
 800b2fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b300:	9803      	ldr	r0, [sp, #12]
 800b302:	18d3      	adds	r3, r2, r3
 800b304:	930d      	str	r3, [sp, #52]	@ 0x34
 800b306:	f000 ffdb 	bl	800c2c0 <__i2b>
 800b30a:	0007      	movs	r7, r0
 800b30c:	2c00      	cmp	r4, #0
 800b30e:	d00e      	beq.n	800b32e <_dtoa_r+0x7c2>
 800b310:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b312:	2b00      	cmp	r3, #0
 800b314:	dd0b      	ble.n	800b32e <_dtoa_r+0x7c2>
 800b316:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b318:	0023      	movs	r3, r4
 800b31a:	4294      	cmp	r4, r2
 800b31c:	dd00      	ble.n	800b320 <_dtoa_r+0x7b4>
 800b31e:	0013      	movs	r3, r2
 800b320:	9a06      	ldr	r2, [sp, #24]
 800b322:	1ae4      	subs	r4, r4, r3
 800b324:	1ad2      	subs	r2, r2, r3
 800b326:	9206      	str	r2, [sp, #24]
 800b328:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b32a:	1ad3      	subs	r3, r2, r3
 800b32c:	930d      	str	r3, [sp, #52]	@ 0x34
 800b32e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b330:	2b00      	cmp	r3, #0
 800b332:	d021      	beq.n	800b378 <_dtoa_r+0x80c>
 800b334:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b336:	2b00      	cmp	r3, #0
 800b338:	d100      	bne.n	800b33c <_dtoa_r+0x7d0>
 800b33a:	e0d3      	b.n	800b4e4 <_dtoa_r+0x978>
 800b33c:	9e05      	ldr	r6, [sp, #20]
 800b33e:	2d00      	cmp	r5, #0
 800b340:	d014      	beq.n	800b36c <_dtoa_r+0x800>
 800b342:	0039      	movs	r1, r7
 800b344:	002a      	movs	r2, r5
 800b346:	9803      	ldr	r0, [sp, #12]
 800b348:	f001 f87c 	bl	800c444 <__pow5mult>
 800b34c:	9a05      	ldr	r2, [sp, #20]
 800b34e:	0001      	movs	r1, r0
 800b350:	0007      	movs	r7, r0
 800b352:	9803      	ldr	r0, [sp, #12]
 800b354:	f000 ffcc 	bl	800c2f0 <__multiply>
 800b358:	0006      	movs	r6, r0
 800b35a:	9905      	ldr	r1, [sp, #20]
 800b35c:	9803      	ldr	r0, [sp, #12]
 800b35e:	f000 feab 	bl	800c0b8 <_Bfree>
 800b362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b364:	9605      	str	r6, [sp, #20]
 800b366:	1b5b      	subs	r3, r3, r5
 800b368:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b36a:	d005      	beq.n	800b378 <_dtoa_r+0x80c>
 800b36c:	0031      	movs	r1, r6
 800b36e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b370:	9803      	ldr	r0, [sp, #12]
 800b372:	f001 f867 	bl	800c444 <__pow5mult>
 800b376:	9005      	str	r0, [sp, #20]
 800b378:	2101      	movs	r1, #1
 800b37a:	9803      	ldr	r0, [sp, #12]
 800b37c:	f000 ffa0 	bl	800c2c0 <__i2b>
 800b380:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b382:	0006      	movs	r6, r0
 800b384:	2b00      	cmp	r3, #0
 800b386:	d100      	bne.n	800b38a <_dtoa_r+0x81e>
 800b388:	e1bc      	b.n	800b704 <_dtoa_r+0xb98>
 800b38a:	001a      	movs	r2, r3
 800b38c:	0001      	movs	r1, r0
 800b38e:	9803      	ldr	r0, [sp, #12]
 800b390:	f001 f858 	bl	800c444 <__pow5mult>
 800b394:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b396:	0006      	movs	r6, r0
 800b398:	2500      	movs	r5, #0
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	dc16      	bgt.n	800b3cc <_dtoa_r+0x860>
 800b39e:	2500      	movs	r5, #0
 800b3a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3a2:	42ab      	cmp	r3, r5
 800b3a4:	d10e      	bne.n	800b3c4 <_dtoa_r+0x858>
 800b3a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3a8:	031b      	lsls	r3, r3, #12
 800b3aa:	42ab      	cmp	r3, r5
 800b3ac:	d10a      	bne.n	800b3c4 <_dtoa_r+0x858>
 800b3ae:	4b8d      	ldr	r3, [pc, #564]	@ (800b5e4 <_dtoa_r+0xa78>)
 800b3b0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b3b2:	4213      	tst	r3, r2
 800b3b4:	d006      	beq.n	800b3c4 <_dtoa_r+0x858>
 800b3b6:	9b06      	ldr	r3, [sp, #24]
 800b3b8:	3501      	adds	r5, #1
 800b3ba:	3301      	adds	r3, #1
 800b3bc:	9306      	str	r3, [sp, #24]
 800b3be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3c6:	2001      	movs	r0, #1
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d008      	beq.n	800b3de <_dtoa_r+0x872>
 800b3cc:	6933      	ldr	r3, [r6, #16]
 800b3ce:	3303      	adds	r3, #3
 800b3d0:	009b      	lsls	r3, r3, #2
 800b3d2:	18f3      	adds	r3, r6, r3
 800b3d4:	6858      	ldr	r0, [r3, #4]
 800b3d6:	f000 ff23 	bl	800c220 <__hi0bits>
 800b3da:	2320      	movs	r3, #32
 800b3dc:	1a18      	subs	r0, r3, r0
 800b3de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3e0:	1818      	adds	r0, r3, r0
 800b3e2:	0002      	movs	r2, r0
 800b3e4:	231f      	movs	r3, #31
 800b3e6:	401a      	ands	r2, r3
 800b3e8:	4218      	tst	r0, r3
 800b3ea:	d100      	bne.n	800b3ee <_dtoa_r+0x882>
 800b3ec:	e081      	b.n	800b4f2 <_dtoa_r+0x986>
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	1a9b      	subs	r3, r3, r2
 800b3f2:	2b04      	cmp	r3, #4
 800b3f4:	dd79      	ble.n	800b4ea <_dtoa_r+0x97e>
 800b3f6:	231c      	movs	r3, #28
 800b3f8:	1a9b      	subs	r3, r3, r2
 800b3fa:	9a06      	ldr	r2, [sp, #24]
 800b3fc:	18e4      	adds	r4, r4, r3
 800b3fe:	18d2      	adds	r2, r2, r3
 800b400:	9206      	str	r2, [sp, #24]
 800b402:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b404:	18d3      	adds	r3, r2, r3
 800b406:	930d      	str	r3, [sp, #52]	@ 0x34
 800b408:	9b06      	ldr	r3, [sp, #24]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	dd05      	ble.n	800b41a <_dtoa_r+0x8ae>
 800b40e:	001a      	movs	r2, r3
 800b410:	9905      	ldr	r1, [sp, #20]
 800b412:	9803      	ldr	r0, [sp, #12]
 800b414:	f001 f872 	bl	800c4fc <__lshift>
 800b418:	9005      	str	r0, [sp, #20]
 800b41a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	dd05      	ble.n	800b42c <_dtoa_r+0x8c0>
 800b420:	0031      	movs	r1, r6
 800b422:	001a      	movs	r2, r3
 800b424:	9803      	ldr	r0, [sp, #12]
 800b426:	f001 f869 	bl	800c4fc <__lshift>
 800b42a:	0006      	movs	r6, r0
 800b42c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d061      	beq.n	800b4f6 <_dtoa_r+0x98a>
 800b432:	0031      	movs	r1, r6
 800b434:	9805      	ldr	r0, [sp, #20]
 800b436:	f001 f8cd 	bl	800c5d4 <__mcmp>
 800b43a:	2800      	cmp	r0, #0
 800b43c:	da5b      	bge.n	800b4f6 <_dtoa_r+0x98a>
 800b43e:	9b04      	ldr	r3, [sp, #16]
 800b440:	220a      	movs	r2, #10
 800b442:	3b01      	subs	r3, #1
 800b444:	930c      	str	r3, [sp, #48]	@ 0x30
 800b446:	9905      	ldr	r1, [sp, #20]
 800b448:	2300      	movs	r3, #0
 800b44a:	9803      	ldr	r0, [sp, #12]
 800b44c:	f000 fe58 	bl	800c100 <__multadd>
 800b450:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b452:	9005      	str	r0, [sp, #20]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d100      	bne.n	800b45a <_dtoa_r+0x8ee>
 800b458:	e15b      	b.n	800b712 <_dtoa_r+0xba6>
 800b45a:	2300      	movs	r3, #0
 800b45c:	0039      	movs	r1, r7
 800b45e:	220a      	movs	r2, #10
 800b460:	9803      	ldr	r0, [sp, #12]
 800b462:	f000 fe4d 	bl	800c100 <__multadd>
 800b466:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b468:	0007      	movs	r7, r0
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	dc4d      	bgt.n	800b50a <_dtoa_r+0x99e>
 800b46e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b470:	2b02      	cmp	r3, #2
 800b472:	dd46      	ble.n	800b502 <_dtoa_r+0x996>
 800b474:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b476:	2b00      	cmp	r3, #0
 800b478:	d000      	beq.n	800b47c <_dtoa_r+0x910>
 800b47a:	e5db      	b.n	800b034 <_dtoa_r+0x4c8>
 800b47c:	0031      	movs	r1, r6
 800b47e:	2205      	movs	r2, #5
 800b480:	9803      	ldr	r0, [sp, #12]
 800b482:	f000 fe3d 	bl	800c100 <__multadd>
 800b486:	0006      	movs	r6, r0
 800b488:	0001      	movs	r1, r0
 800b48a:	9805      	ldr	r0, [sp, #20]
 800b48c:	f001 f8a2 	bl	800c5d4 <__mcmp>
 800b490:	2800      	cmp	r0, #0
 800b492:	dc00      	bgt.n	800b496 <_dtoa_r+0x92a>
 800b494:	e5ce      	b.n	800b034 <_dtoa_r+0x4c8>
 800b496:	9b08      	ldr	r3, [sp, #32]
 800b498:	9a08      	ldr	r2, [sp, #32]
 800b49a:	1c5c      	adds	r4, r3, #1
 800b49c:	2331      	movs	r3, #49	@ 0x31
 800b49e:	7013      	strb	r3, [r2, #0]
 800b4a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b4a6:	e5c9      	b.n	800b03c <_dtoa_r+0x4d0>
 800b4a8:	2336      	movs	r3, #54	@ 0x36
 800b4aa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b4ac:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b4ae:	1a9b      	subs	r3, r3, r2
 800b4b0:	9c06      	ldr	r4, [sp, #24]
 800b4b2:	e720      	b.n	800b2f6 <_dtoa_r+0x78a>
 800b4b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b6:	1e5d      	subs	r5, r3, #1
 800b4b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4ba:	42ab      	cmp	r3, r5
 800b4bc:	db08      	blt.n	800b4d0 <_dtoa_r+0x964>
 800b4be:	1b5d      	subs	r5, r3, r5
 800b4c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	daf4      	bge.n	800b4b0 <_dtoa_r+0x944>
 800b4c6:	9b06      	ldr	r3, [sp, #24]
 800b4c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4ca:	1a9c      	subs	r4, r3, r2
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	e712      	b.n	800b2f6 <_dtoa_r+0x78a>
 800b4d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4d2:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4d4:	1aeb      	subs	r3, r5, r3
 800b4d6:	18d3      	adds	r3, r2, r3
 800b4d8:	9314      	str	r3, [sp, #80]	@ 0x50
 800b4da:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b4dc:	9c06      	ldr	r4, [sp, #24]
 800b4de:	2500      	movs	r5, #0
 800b4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e2:	e708      	b.n	800b2f6 <_dtoa_r+0x78a>
 800b4e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b4e6:	9905      	ldr	r1, [sp, #20]
 800b4e8:	e742      	b.n	800b370 <_dtoa_r+0x804>
 800b4ea:	2b04      	cmp	r3, #4
 800b4ec:	d08c      	beq.n	800b408 <_dtoa_r+0x89c>
 800b4ee:	331c      	adds	r3, #28
 800b4f0:	e783      	b.n	800b3fa <_dtoa_r+0x88e>
 800b4f2:	0013      	movs	r3, r2
 800b4f4:	e7fb      	b.n	800b4ee <_dtoa_r+0x982>
 800b4f6:	9b04      	ldr	r3, [sp, #16]
 800b4f8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b4fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4fc:	930e      	str	r3, [sp, #56]	@ 0x38
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	ddb5      	ble.n	800b46e <_dtoa_r+0x902>
 800b502:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b504:	2b00      	cmp	r3, #0
 800b506:	d100      	bne.n	800b50a <_dtoa_r+0x99e>
 800b508:	e107      	b.n	800b71a <_dtoa_r+0xbae>
 800b50a:	2c00      	cmp	r4, #0
 800b50c:	dd05      	ble.n	800b51a <_dtoa_r+0x9ae>
 800b50e:	0039      	movs	r1, r7
 800b510:	0022      	movs	r2, r4
 800b512:	9803      	ldr	r0, [sp, #12]
 800b514:	f000 fff2 	bl	800c4fc <__lshift>
 800b518:	0007      	movs	r7, r0
 800b51a:	9704      	str	r7, [sp, #16]
 800b51c:	2d00      	cmp	r5, #0
 800b51e:	d020      	beq.n	800b562 <_dtoa_r+0x9f6>
 800b520:	6879      	ldr	r1, [r7, #4]
 800b522:	9803      	ldr	r0, [sp, #12]
 800b524:	f000 fd84 	bl	800c030 <_Balloc>
 800b528:	1e04      	subs	r4, r0, #0
 800b52a:	d10c      	bne.n	800b546 <_dtoa_r+0x9da>
 800b52c:	0022      	movs	r2, r4
 800b52e:	4b2e      	ldr	r3, [pc, #184]	@ (800b5e8 <_dtoa_r+0xa7c>)
 800b530:	482e      	ldr	r0, [pc, #184]	@ (800b5ec <_dtoa_r+0xa80>)
 800b532:	492f      	ldr	r1, [pc, #188]	@ (800b5f0 <_dtoa_r+0xa84>)
 800b534:	f7ff fb2f 	bl	800ab96 <_dtoa_r+0x2a>
 800b538:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b53a:	0037      	movs	r7, r6
 800b53c:	e7ab      	b.n	800b496 <_dtoa_r+0x92a>
 800b53e:	9b04      	ldr	r3, [sp, #16]
 800b540:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b542:	930c      	str	r3, [sp, #48]	@ 0x30
 800b544:	e7f9      	b.n	800b53a <_dtoa_r+0x9ce>
 800b546:	0039      	movs	r1, r7
 800b548:	693a      	ldr	r2, [r7, #16]
 800b54a:	310c      	adds	r1, #12
 800b54c:	3202      	adds	r2, #2
 800b54e:	0092      	lsls	r2, r2, #2
 800b550:	300c      	adds	r0, #12
 800b552:	f7ff fa53 	bl	800a9fc <memcpy>
 800b556:	2201      	movs	r2, #1
 800b558:	0021      	movs	r1, r4
 800b55a:	9803      	ldr	r0, [sp, #12]
 800b55c:	f000 ffce 	bl	800c4fc <__lshift>
 800b560:	9004      	str	r0, [sp, #16]
 800b562:	9b08      	ldr	r3, [sp, #32]
 800b564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b566:	9306      	str	r3, [sp, #24]
 800b568:	3b01      	subs	r3, #1
 800b56a:	189b      	adds	r3, r3, r2
 800b56c:	2201      	movs	r2, #1
 800b56e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b572:	4013      	ands	r3, r2
 800b574:	930e      	str	r3, [sp, #56]	@ 0x38
 800b576:	0031      	movs	r1, r6
 800b578:	9805      	ldr	r0, [sp, #20]
 800b57a:	f7ff fa71 	bl	800aa60 <quorem>
 800b57e:	0039      	movs	r1, r7
 800b580:	0005      	movs	r5, r0
 800b582:	900a      	str	r0, [sp, #40]	@ 0x28
 800b584:	9805      	ldr	r0, [sp, #20]
 800b586:	f001 f825 	bl	800c5d4 <__mcmp>
 800b58a:	9a04      	ldr	r2, [sp, #16]
 800b58c:	900d      	str	r0, [sp, #52]	@ 0x34
 800b58e:	0031      	movs	r1, r6
 800b590:	9803      	ldr	r0, [sp, #12]
 800b592:	f001 f83b 	bl	800c60c <__mdiff>
 800b596:	2201      	movs	r2, #1
 800b598:	68c3      	ldr	r3, [r0, #12]
 800b59a:	0004      	movs	r4, r0
 800b59c:	3530      	adds	r5, #48	@ 0x30
 800b59e:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d104      	bne.n	800b5ae <_dtoa_r+0xa42>
 800b5a4:	0001      	movs	r1, r0
 800b5a6:	9805      	ldr	r0, [sp, #20]
 800b5a8:	f001 f814 	bl	800c5d4 <__mcmp>
 800b5ac:	9009      	str	r0, [sp, #36]	@ 0x24
 800b5ae:	0021      	movs	r1, r4
 800b5b0:	9803      	ldr	r0, [sp, #12]
 800b5b2:	f000 fd81 	bl	800c0b8 <_Bfree>
 800b5b6:	9b06      	ldr	r3, [sp, #24]
 800b5b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b5ba:	1c5c      	adds	r4, r3, #1
 800b5bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5c2:	4313      	orrs	r3, r2
 800b5c4:	d116      	bne.n	800b5f4 <_dtoa_r+0xa88>
 800b5c6:	2d39      	cmp	r5, #57	@ 0x39
 800b5c8:	d02f      	beq.n	800b62a <_dtoa_r+0xabe>
 800b5ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	dd01      	ble.n	800b5d4 <_dtoa_r+0xa68>
 800b5d0:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b5d2:	3531      	adds	r5, #49	@ 0x31
 800b5d4:	9b06      	ldr	r3, [sp, #24]
 800b5d6:	701d      	strb	r5, [r3, #0]
 800b5d8:	e532      	b.n	800b040 <_dtoa_r+0x4d4>
 800b5da:	46c0      	nop			@ (mov r8, r8)
 800b5dc:	40240000 	.word	0x40240000
 800b5e0:	00000433 	.word	0x00000433
 800b5e4:	7ff00000 	.word	0x7ff00000
 800b5e8:	0800e30f 	.word	0x0800e30f
 800b5ec:	0800e2b7 	.word	0x0800e2b7
 800b5f0:	000002ef 	.word	0x000002ef
 800b5f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	db04      	blt.n	800b604 <_dtoa_r+0xa98>
 800b5fa:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b5fc:	4313      	orrs	r3, r2
 800b5fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b600:	4313      	orrs	r3, r2
 800b602:	d11e      	bne.n	800b642 <_dtoa_r+0xad6>
 800b604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b606:	2b00      	cmp	r3, #0
 800b608:	dde4      	ble.n	800b5d4 <_dtoa_r+0xa68>
 800b60a:	9905      	ldr	r1, [sp, #20]
 800b60c:	2201      	movs	r2, #1
 800b60e:	9803      	ldr	r0, [sp, #12]
 800b610:	f000 ff74 	bl	800c4fc <__lshift>
 800b614:	0031      	movs	r1, r6
 800b616:	9005      	str	r0, [sp, #20]
 800b618:	f000 ffdc 	bl	800c5d4 <__mcmp>
 800b61c:	2800      	cmp	r0, #0
 800b61e:	dc02      	bgt.n	800b626 <_dtoa_r+0xaba>
 800b620:	d1d8      	bne.n	800b5d4 <_dtoa_r+0xa68>
 800b622:	07eb      	lsls	r3, r5, #31
 800b624:	d5d6      	bpl.n	800b5d4 <_dtoa_r+0xa68>
 800b626:	2d39      	cmp	r5, #57	@ 0x39
 800b628:	d1d2      	bne.n	800b5d0 <_dtoa_r+0xa64>
 800b62a:	2339      	movs	r3, #57	@ 0x39
 800b62c:	9a06      	ldr	r2, [sp, #24]
 800b62e:	7013      	strb	r3, [r2, #0]
 800b630:	0023      	movs	r3, r4
 800b632:	001c      	movs	r4, r3
 800b634:	3b01      	subs	r3, #1
 800b636:	781a      	ldrb	r2, [r3, #0]
 800b638:	2a39      	cmp	r2, #57	@ 0x39
 800b63a:	d050      	beq.n	800b6de <_dtoa_r+0xb72>
 800b63c:	3201      	adds	r2, #1
 800b63e:	701a      	strb	r2, [r3, #0]
 800b640:	e4fe      	b.n	800b040 <_dtoa_r+0x4d4>
 800b642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b644:	2b00      	cmp	r3, #0
 800b646:	dd03      	ble.n	800b650 <_dtoa_r+0xae4>
 800b648:	2d39      	cmp	r5, #57	@ 0x39
 800b64a:	d0ee      	beq.n	800b62a <_dtoa_r+0xabe>
 800b64c:	3501      	adds	r5, #1
 800b64e:	e7c1      	b.n	800b5d4 <_dtoa_r+0xa68>
 800b650:	9b06      	ldr	r3, [sp, #24]
 800b652:	9a06      	ldr	r2, [sp, #24]
 800b654:	701d      	strb	r5, [r3, #0]
 800b656:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b658:	4293      	cmp	r3, r2
 800b65a:	d02b      	beq.n	800b6b4 <_dtoa_r+0xb48>
 800b65c:	2300      	movs	r3, #0
 800b65e:	220a      	movs	r2, #10
 800b660:	9905      	ldr	r1, [sp, #20]
 800b662:	9803      	ldr	r0, [sp, #12]
 800b664:	f000 fd4c 	bl	800c100 <__multadd>
 800b668:	9b04      	ldr	r3, [sp, #16]
 800b66a:	9005      	str	r0, [sp, #20]
 800b66c:	429f      	cmp	r7, r3
 800b66e:	d109      	bne.n	800b684 <_dtoa_r+0xb18>
 800b670:	0039      	movs	r1, r7
 800b672:	2300      	movs	r3, #0
 800b674:	220a      	movs	r2, #10
 800b676:	9803      	ldr	r0, [sp, #12]
 800b678:	f000 fd42 	bl	800c100 <__multadd>
 800b67c:	0007      	movs	r7, r0
 800b67e:	9004      	str	r0, [sp, #16]
 800b680:	9406      	str	r4, [sp, #24]
 800b682:	e778      	b.n	800b576 <_dtoa_r+0xa0a>
 800b684:	0039      	movs	r1, r7
 800b686:	2300      	movs	r3, #0
 800b688:	220a      	movs	r2, #10
 800b68a:	9803      	ldr	r0, [sp, #12]
 800b68c:	f000 fd38 	bl	800c100 <__multadd>
 800b690:	2300      	movs	r3, #0
 800b692:	0007      	movs	r7, r0
 800b694:	220a      	movs	r2, #10
 800b696:	9904      	ldr	r1, [sp, #16]
 800b698:	9803      	ldr	r0, [sp, #12]
 800b69a:	f000 fd31 	bl	800c100 <__multadd>
 800b69e:	9004      	str	r0, [sp, #16]
 800b6a0:	e7ee      	b.n	800b680 <_dtoa_r+0xb14>
 800b6a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6a4:	2401      	movs	r4, #1
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	dd00      	ble.n	800b6ac <_dtoa_r+0xb40>
 800b6aa:	001c      	movs	r4, r3
 800b6ac:	9704      	str	r7, [sp, #16]
 800b6ae:	2700      	movs	r7, #0
 800b6b0:	9b08      	ldr	r3, [sp, #32]
 800b6b2:	191c      	adds	r4, r3, r4
 800b6b4:	9905      	ldr	r1, [sp, #20]
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	9803      	ldr	r0, [sp, #12]
 800b6ba:	f000 ff1f 	bl	800c4fc <__lshift>
 800b6be:	0031      	movs	r1, r6
 800b6c0:	9005      	str	r0, [sp, #20]
 800b6c2:	f000 ff87 	bl	800c5d4 <__mcmp>
 800b6c6:	2800      	cmp	r0, #0
 800b6c8:	dcb2      	bgt.n	800b630 <_dtoa_r+0xac4>
 800b6ca:	d101      	bne.n	800b6d0 <_dtoa_r+0xb64>
 800b6cc:	07ed      	lsls	r5, r5, #31
 800b6ce:	d4af      	bmi.n	800b630 <_dtoa_r+0xac4>
 800b6d0:	0023      	movs	r3, r4
 800b6d2:	001c      	movs	r4, r3
 800b6d4:	3b01      	subs	r3, #1
 800b6d6:	781a      	ldrb	r2, [r3, #0]
 800b6d8:	2a30      	cmp	r2, #48	@ 0x30
 800b6da:	d0fa      	beq.n	800b6d2 <_dtoa_r+0xb66>
 800b6dc:	e4b0      	b.n	800b040 <_dtoa_r+0x4d4>
 800b6de:	9a08      	ldr	r2, [sp, #32]
 800b6e0:	429a      	cmp	r2, r3
 800b6e2:	d1a6      	bne.n	800b632 <_dtoa_r+0xac6>
 800b6e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6e6:	3301      	adds	r3, #1
 800b6e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6ea:	2331      	movs	r3, #49	@ 0x31
 800b6ec:	7013      	strb	r3, [r2, #0]
 800b6ee:	e4a7      	b.n	800b040 <_dtoa_r+0x4d4>
 800b6f0:	4b14      	ldr	r3, [pc, #80]	@ (800b744 <_dtoa_r+0xbd8>)
 800b6f2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b6f4:	9308      	str	r3, [sp, #32]
 800b6f6:	4b14      	ldr	r3, [pc, #80]	@ (800b748 <_dtoa_r+0xbdc>)
 800b6f8:	2a00      	cmp	r2, #0
 800b6fa:	d001      	beq.n	800b700 <_dtoa_r+0xb94>
 800b6fc:	f7ff fa7e 	bl	800abfc <_dtoa_r+0x90>
 800b700:	f7ff fa7e 	bl	800ac00 <_dtoa_r+0x94>
 800b704:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b706:	2b01      	cmp	r3, #1
 800b708:	dc00      	bgt.n	800b70c <_dtoa_r+0xba0>
 800b70a:	e648      	b.n	800b39e <_dtoa_r+0x832>
 800b70c:	2001      	movs	r0, #1
 800b70e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b710:	e665      	b.n	800b3de <_dtoa_r+0x872>
 800b712:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b714:	2b00      	cmp	r3, #0
 800b716:	dc00      	bgt.n	800b71a <_dtoa_r+0xbae>
 800b718:	e6a9      	b.n	800b46e <_dtoa_r+0x902>
 800b71a:	2400      	movs	r4, #0
 800b71c:	0031      	movs	r1, r6
 800b71e:	9805      	ldr	r0, [sp, #20]
 800b720:	f7ff f99e 	bl	800aa60 <quorem>
 800b724:	9b08      	ldr	r3, [sp, #32]
 800b726:	3030      	adds	r0, #48	@ 0x30
 800b728:	5518      	strb	r0, [r3, r4]
 800b72a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b72c:	3401      	adds	r4, #1
 800b72e:	0005      	movs	r5, r0
 800b730:	42a3      	cmp	r3, r4
 800b732:	ddb6      	ble.n	800b6a2 <_dtoa_r+0xb36>
 800b734:	2300      	movs	r3, #0
 800b736:	220a      	movs	r2, #10
 800b738:	9905      	ldr	r1, [sp, #20]
 800b73a:	9803      	ldr	r0, [sp, #12]
 800b73c:	f000 fce0 	bl	800c100 <__multadd>
 800b740:	9005      	str	r0, [sp, #20]
 800b742:	e7eb      	b.n	800b71c <_dtoa_r+0xbb0>
 800b744:	0800e2aa 	.word	0x0800e2aa
 800b748:	0800e2b2 	.word	0x0800e2b2

0800b74c <_free_r>:
 800b74c:	b570      	push	{r4, r5, r6, lr}
 800b74e:	0005      	movs	r5, r0
 800b750:	1e0c      	subs	r4, r1, #0
 800b752:	d010      	beq.n	800b776 <_free_r+0x2a>
 800b754:	3c04      	subs	r4, #4
 800b756:	6823      	ldr	r3, [r4, #0]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	da00      	bge.n	800b75e <_free_r+0x12>
 800b75c:	18e4      	adds	r4, r4, r3
 800b75e:	0028      	movs	r0, r5
 800b760:	f000 fc56 	bl	800c010 <__malloc_lock>
 800b764:	4a1d      	ldr	r2, [pc, #116]	@ (800b7dc <_free_r+0x90>)
 800b766:	6813      	ldr	r3, [r2, #0]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d105      	bne.n	800b778 <_free_r+0x2c>
 800b76c:	6063      	str	r3, [r4, #4]
 800b76e:	6014      	str	r4, [r2, #0]
 800b770:	0028      	movs	r0, r5
 800b772:	f000 fc55 	bl	800c020 <__malloc_unlock>
 800b776:	bd70      	pop	{r4, r5, r6, pc}
 800b778:	42a3      	cmp	r3, r4
 800b77a:	d908      	bls.n	800b78e <_free_r+0x42>
 800b77c:	6820      	ldr	r0, [r4, #0]
 800b77e:	1821      	adds	r1, r4, r0
 800b780:	428b      	cmp	r3, r1
 800b782:	d1f3      	bne.n	800b76c <_free_r+0x20>
 800b784:	6819      	ldr	r1, [r3, #0]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	1809      	adds	r1, r1, r0
 800b78a:	6021      	str	r1, [r4, #0]
 800b78c:	e7ee      	b.n	800b76c <_free_r+0x20>
 800b78e:	001a      	movs	r2, r3
 800b790:	685b      	ldr	r3, [r3, #4]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d001      	beq.n	800b79a <_free_r+0x4e>
 800b796:	42a3      	cmp	r3, r4
 800b798:	d9f9      	bls.n	800b78e <_free_r+0x42>
 800b79a:	6811      	ldr	r1, [r2, #0]
 800b79c:	1850      	adds	r0, r2, r1
 800b79e:	42a0      	cmp	r0, r4
 800b7a0:	d10b      	bne.n	800b7ba <_free_r+0x6e>
 800b7a2:	6820      	ldr	r0, [r4, #0]
 800b7a4:	1809      	adds	r1, r1, r0
 800b7a6:	1850      	adds	r0, r2, r1
 800b7a8:	6011      	str	r1, [r2, #0]
 800b7aa:	4283      	cmp	r3, r0
 800b7ac:	d1e0      	bne.n	800b770 <_free_r+0x24>
 800b7ae:	6818      	ldr	r0, [r3, #0]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	1841      	adds	r1, r0, r1
 800b7b4:	6011      	str	r1, [r2, #0]
 800b7b6:	6053      	str	r3, [r2, #4]
 800b7b8:	e7da      	b.n	800b770 <_free_r+0x24>
 800b7ba:	42a0      	cmp	r0, r4
 800b7bc:	d902      	bls.n	800b7c4 <_free_r+0x78>
 800b7be:	230c      	movs	r3, #12
 800b7c0:	602b      	str	r3, [r5, #0]
 800b7c2:	e7d5      	b.n	800b770 <_free_r+0x24>
 800b7c4:	6820      	ldr	r0, [r4, #0]
 800b7c6:	1821      	adds	r1, r4, r0
 800b7c8:	428b      	cmp	r3, r1
 800b7ca:	d103      	bne.n	800b7d4 <_free_r+0x88>
 800b7cc:	6819      	ldr	r1, [r3, #0]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	1809      	adds	r1, r1, r0
 800b7d2:	6021      	str	r1, [r4, #0]
 800b7d4:	6063      	str	r3, [r4, #4]
 800b7d6:	6054      	str	r4, [r2, #4]
 800b7d8:	e7ca      	b.n	800b770 <_free_r+0x24>
 800b7da:	46c0      	nop			@ (mov r8, r8)
 800b7dc:	200006f8 	.word	0x200006f8

0800b7e0 <rshift>:
 800b7e0:	0002      	movs	r2, r0
 800b7e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7e4:	6904      	ldr	r4, [r0, #16]
 800b7e6:	b085      	sub	sp, #20
 800b7e8:	3214      	adds	r2, #20
 800b7ea:	114b      	asrs	r3, r1, #5
 800b7ec:	0016      	movs	r6, r2
 800b7ee:	9302      	str	r3, [sp, #8]
 800b7f0:	429c      	cmp	r4, r3
 800b7f2:	dd31      	ble.n	800b858 <rshift+0x78>
 800b7f4:	261f      	movs	r6, #31
 800b7f6:	000f      	movs	r7, r1
 800b7f8:	009b      	lsls	r3, r3, #2
 800b7fa:	00a5      	lsls	r5, r4, #2
 800b7fc:	18d3      	adds	r3, r2, r3
 800b7fe:	4037      	ands	r7, r6
 800b800:	1955      	adds	r5, r2, r5
 800b802:	9300      	str	r3, [sp, #0]
 800b804:	9701      	str	r7, [sp, #4]
 800b806:	4231      	tst	r1, r6
 800b808:	d10d      	bne.n	800b826 <rshift+0x46>
 800b80a:	0016      	movs	r6, r2
 800b80c:	0019      	movs	r1, r3
 800b80e:	428d      	cmp	r5, r1
 800b810:	d836      	bhi.n	800b880 <rshift+0xa0>
 800b812:	9b00      	ldr	r3, [sp, #0]
 800b814:	2600      	movs	r6, #0
 800b816:	3b03      	subs	r3, #3
 800b818:	429d      	cmp	r5, r3
 800b81a:	d302      	bcc.n	800b822 <rshift+0x42>
 800b81c:	9b02      	ldr	r3, [sp, #8]
 800b81e:	1ae4      	subs	r4, r4, r3
 800b820:	00a6      	lsls	r6, r4, #2
 800b822:	1996      	adds	r6, r2, r6
 800b824:	e018      	b.n	800b858 <rshift+0x78>
 800b826:	2120      	movs	r1, #32
 800b828:	9e01      	ldr	r6, [sp, #4]
 800b82a:	9f01      	ldr	r7, [sp, #4]
 800b82c:	1b89      	subs	r1, r1, r6
 800b82e:	9e00      	ldr	r6, [sp, #0]
 800b830:	9103      	str	r1, [sp, #12]
 800b832:	ce02      	ldmia	r6!, {r1}
 800b834:	4694      	mov	ip, r2
 800b836:	40f9      	lsrs	r1, r7
 800b838:	42b5      	cmp	r5, r6
 800b83a:	d816      	bhi.n	800b86a <rshift+0x8a>
 800b83c:	9b00      	ldr	r3, [sp, #0]
 800b83e:	2600      	movs	r6, #0
 800b840:	3301      	adds	r3, #1
 800b842:	429d      	cmp	r5, r3
 800b844:	d303      	bcc.n	800b84e <rshift+0x6e>
 800b846:	9b02      	ldr	r3, [sp, #8]
 800b848:	1ae4      	subs	r4, r4, r3
 800b84a:	00a6      	lsls	r6, r4, #2
 800b84c:	3e04      	subs	r6, #4
 800b84e:	1996      	adds	r6, r2, r6
 800b850:	6031      	str	r1, [r6, #0]
 800b852:	2900      	cmp	r1, #0
 800b854:	d000      	beq.n	800b858 <rshift+0x78>
 800b856:	3604      	adds	r6, #4
 800b858:	1ab1      	subs	r1, r6, r2
 800b85a:	1089      	asrs	r1, r1, #2
 800b85c:	6101      	str	r1, [r0, #16]
 800b85e:	4296      	cmp	r6, r2
 800b860:	d101      	bne.n	800b866 <rshift+0x86>
 800b862:	2300      	movs	r3, #0
 800b864:	6143      	str	r3, [r0, #20]
 800b866:	b005      	add	sp, #20
 800b868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b86a:	6837      	ldr	r7, [r6, #0]
 800b86c:	9b03      	ldr	r3, [sp, #12]
 800b86e:	409f      	lsls	r7, r3
 800b870:	430f      	orrs	r7, r1
 800b872:	4661      	mov	r1, ip
 800b874:	c180      	stmia	r1!, {r7}
 800b876:	468c      	mov	ip, r1
 800b878:	9b01      	ldr	r3, [sp, #4]
 800b87a:	ce02      	ldmia	r6!, {r1}
 800b87c:	40d9      	lsrs	r1, r3
 800b87e:	e7db      	b.n	800b838 <rshift+0x58>
 800b880:	c980      	ldmia	r1!, {r7}
 800b882:	c680      	stmia	r6!, {r7}
 800b884:	e7c3      	b.n	800b80e <rshift+0x2e>

0800b886 <__hexdig_fun>:
 800b886:	0002      	movs	r2, r0
 800b888:	3a30      	subs	r2, #48	@ 0x30
 800b88a:	0003      	movs	r3, r0
 800b88c:	2a09      	cmp	r2, #9
 800b88e:	d802      	bhi.n	800b896 <__hexdig_fun+0x10>
 800b890:	3b20      	subs	r3, #32
 800b892:	b2d8      	uxtb	r0, r3
 800b894:	4770      	bx	lr
 800b896:	0002      	movs	r2, r0
 800b898:	3a61      	subs	r2, #97	@ 0x61
 800b89a:	2a05      	cmp	r2, #5
 800b89c:	d801      	bhi.n	800b8a2 <__hexdig_fun+0x1c>
 800b89e:	3b47      	subs	r3, #71	@ 0x47
 800b8a0:	e7f7      	b.n	800b892 <__hexdig_fun+0xc>
 800b8a2:	001a      	movs	r2, r3
 800b8a4:	3a41      	subs	r2, #65	@ 0x41
 800b8a6:	2000      	movs	r0, #0
 800b8a8:	2a05      	cmp	r2, #5
 800b8aa:	d8f3      	bhi.n	800b894 <__hexdig_fun+0xe>
 800b8ac:	3b27      	subs	r3, #39	@ 0x27
 800b8ae:	e7f0      	b.n	800b892 <__hexdig_fun+0xc>

0800b8b0 <__gethex>:
 800b8b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8b2:	b089      	sub	sp, #36	@ 0x24
 800b8b4:	9307      	str	r3, [sp, #28]
 800b8b6:	680b      	ldr	r3, [r1, #0]
 800b8b8:	9201      	str	r2, [sp, #4]
 800b8ba:	9003      	str	r0, [sp, #12]
 800b8bc:	9106      	str	r1, [sp, #24]
 800b8be:	1c9a      	adds	r2, r3, #2
 800b8c0:	0011      	movs	r1, r2
 800b8c2:	3201      	adds	r2, #1
 800b8c4:	1e50      	subs	r0, r2, #1
 800b8c6:	7800      	ldrb	r0, [r0, #0]
 800b8c8:	2830      	cmp	r0, #48	@ 0x30
 800b8ca:	d0f9      	beq.n	800b8c0 <__gethex+0x10>
 800b8cc:	1acb      	subs	r3, r1, r3
 800b8ce:	3b02      	subs	r3, #2
 800b8d0:	9305      	str	r3, [sp, #20]
 800b8d2:	9100      	str	r1, [sp, #0]
 800b8d4:	f7ff ffd7 	bl	800b886 <__hexdig_fun>
 800b8d8:	2300      	movs	r3, #0
 800b8da:	001d      	movs	r5, r3
 800b8dc:	9302      	str	r3, [sp, #8]
 800b8de:	4298      	cmp	r0, r3
 800b8e0:	d11e      	bne.n	800b920 <__gethex+0x70>
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	49a6      	ldr	r1, [pc, #664]	@ (800bb80 <__gethex+0x2d0>)
 800b8e6:	9800      	ldr	r0, [sp, #0]
 800b8e8:	f7fe ff4e 	bl	800a788 <strncmp>
 800b8ec:	0007      	movs	r7, r0
 800b8ee:	42a8      	cmp	r0, r5
 800b8f0:	d000      	beq.n	800b8f4 <__gethex+0x44>
 800b8f2:	e06a      	b.n	800b9ca <__gethex+0x11a>
 800b8f4:	9b00      	ldr	r3, [sp, #0]
 800b8f6:	7858      	ldrb	r0, [r3, #1]
 800b8f8:	1c5c      	adds	r4, r3, #1
 800b8fa:	f7ff ffc4 	bl	800b886 <__hexdig_fun>
 800b8fe:	2301      	movs	r3, #1
 800b900:	9302      	str	r3, [sp, #8]
 800b902:	42a8      	cmp	r0, r5
 800b904:	d02f      	beq.n	800b966 <__gethex+0xb6>
 800b906:	9400      	str	r4, [sp, #0]
 800b908:	9b00      	ldr	r3, [sp, #0]
 800b90a:	7818      	ldrb	r0, [r3, #0]
 800b90c:	2830      	cmp	r0, #48	@ 0x30
 800b90e:	d009      	beq.n	800b924 <__gethex+0x74>
 800b910:	f7ff ffb9 	bl	800b886 <__hexdig_fun>
 800b914:	4242      	negs	r2, r0
 800b916:	4142      	adcs	r2, r0
 800b918:	2301      	movs	r3, #1
 800b91a:	0025      	movs	r5, r4
 800b91c:	9202      	str	r2, [sp, #8]
 800b91e:	9305      	str	r3, [sp, #20]
 800b920:	9c00      	ldr	r4, [sp, #0]
 800b922:	e004      	b.n	800b92e <__gethex+0x7e>
 800b924:	9b00      	ldr	r3, [sp, #0]
 800b926:	3301      	adds	r3, #1
 800b928:	9300      	str	r3, [sp, #0]
 800b92a:	e7ed      	b.n	800b908 <__gethex+0x58>
 800b92c:	3401      	adds	r4, #1
 800b92e:	7820      	ldrb	r0, [r4, #0]
 800b930:	f7ff ffa9 	bl	800b886 <__hexdig_fun>
 800b934:	1e07      	subs	r7, r0, #0
 800b936:	d1f9      	bne.n	800b92c <__gethex+0x7c>
 800b938:	2201      	movs	r2, #1
 800b93a:	0020      	movs	r0, r4
 800b93c:	4990      	ldr	r1, [pc, #576]	@ (800bb80 <__gethex+0x2d0>)
 800b93e:	f7fe ff23 	bl	800a788 <strncmp>
 800b942:	2800      	cmp	r0, #0
 800b944:	d10d      	bne.n	800b962 <__gethex+0xb2>
 800b946:	2d00      	cmp	r5, #0
 800b948:	d106      	bne.n	800b958 <__gethex+0xa8>
 800b94a:	3401      	adds	r4, #1
 800b94c:	0025      	movs	r5, r4
 800b94e:	7820      	ldrb	r0, [r4, #0]
 800b950:	f7ff ff99 	bl	800b886 <__hexdig_fun>
 800b954:	2800      	cmp	r0, #0
 800b956:	d102      	bne.n	800b95e <__gethex+0xae>
 800b958:	1b2d      	subs	r5, r5, r4
 800b95a:	00af      	lsls	r7, r5, #2
 800b95c:	e003      	b.n	800b966 <__gethex+0xb6>
 800b95e:	3401      	adds	r4, #1
 800b960:	e7f5      	b.n	800b94e <__gethex+0x9e>
 800b962:	2d00      	cmp	r5, #0
 800b964:	d1f8      	bne.n	800b958 <__gethex+0xa8>
 800b966:	2220      	movs	r2, #32
 800b968:	7823      	ldrb	r3, [r4, #0]
 800b96a:	0026      	movs	r6, r4
 800b96c:	4393      	bics	r3, r2
 800b96e:	2b50      	cmp	r3, #80	@ 0x50
 800b970:	d11d      	bne.n	800b9ae <__gethex+0xfe>
 800b972:	7863      	ldrb	r3, [r4, #1]
 800b974:	2b2b      	cmp	r3, #43	@ 0x2b
 800b976:	d02d      	beq.n	800b9d4 <__gethex+0x124>
 800b978:	2b2d      	cmp	r3, #45	@ 0x2d
 800b97a:	d02f      	beq.n	800b9dc <__gethex+0x12c>
 800b97c:	2300      	movs	r3, #0
 800b97e:	1c66      	adds	r6, r4, #1
 800b980:	9304      	str	r3, [sp, #16]
 800b982:	7830      	ldrb	r0, [r6, #0]
 800b984:	f7ff ff7f 	bl	800b886 <__hexdig_fun>
 800b988:	1e43      	subs	r3, r0, #1
 800b98a:	b2db      	uxtb	r3, r3
 800b98c:	0005      	movs	r5, r0
 800b98e:	2b18      	cmp	r3, #24
 800b990:	d82a      	bhi.n	800b9e8 <__gethex+0x138>
 800b992:	7870      	ldrb	r0, [r6, #1]
 800b994:	f7ff ff77 	bl	800b886 <__hexdig_fun>
 800b998:	1e43      	subs	r3, r0, #1
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	3601      	adds	r6, #1
 800b99e:	3d10      	subs	r5, #16
 800b9a0:	2b18      	cmp	r3, #24
 800b9a2:	d91d      	bls.n	800b9e0 <__gethex+0x130>
 800b9a4:	9b04      	ldr	r3, [sp, #16]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d000      	beq.n	800b9ac <__gethex+0xfc>
 800b9aa:	426d      	negs	r5, r5
 800b9ac:	197f      	adds	r7, r7, r5
 800b9ae:	9b06      	ldr	r3, [sp, #24]
 800b9b0:	601e      	str	r6, [r3, #0]
 800b9b2:	9b02      	ldr	r3, [sp, #8]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d019      	beq.n	800b9ec <__gethex+0x13c>
 800b9b8:	9b05      	ldr	r3, [sp, #20]
 800b9ba:	2606      	movs	r6, #6
 800b9bc:	425a      	negs	r2, r3
 800b9be:	4153      	adcs	r3, r2
 800b9c0:	425b      	negs	r3, r3
 800b9c2:	401e      	ands	r6, r3
 800b9c4:	0030      	movs	r0, r6
 800b9c6:	b009      	add	sp, #36	@ 0x24
 800b9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9ca:	2301      	movs	r3, #1
 800b9cc:	2700      	movs	r7, #0
 800b9ce:	9c00      	ldr	r4, [sp, #0]
 800b9d0:	9302      	str	r3, [sp, #8]
 800b9d2:	e7c8      	b.n	800b966 <__gethex+0xb6>
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	9304      	str	r3, [sp, #16]
 800b9d8:	1ca6      	adds	r6, r4, #2
 800b9da:	e7d2      	b.n	800b982 <__gethex+0xd2>
 800b9dc:	2301      	movs	r3, #1
 800b9de:	e7fa      	b.n	800b9d6 <__gethex+0x126>
 800b9e0:	230a      	movs	r3, #10
 800b9e2:	435d      	muls	r5, r3
 800b9e4:	182d      	adds	r5, r5, r0
 800b9e6:	e7d4      	b.n	800b992 <__gethex+0xe2>
 800b9e8:	0026      	movs	r6, r4
 800b9ea:	e7e0      	b.n	800b9ae <__gethex+0xfe>
 800b9ec:	9b00      	ldr	r3, [sp, #0]
 800b9ee:	9902      	ldr	r1, [sp, #8]
 800b9f0:	1ae3      	subs	r3, r4, r3
 800b9f2:	3b01      	subs	r3, #1
 800b9f4:	2b07      	cmp	r3, #7
 800b9f6:	dc0a      	bgt.n	800ba0e <__gethex+0x15e>
 800b9f8:	9803      	ldr	r0, [sp, #12]
 800b9fa:	f000 fb19 	bl	800c030 <_Balloc>
 800b9fe:	1e05      	subs	r5, r0, #0
 800ba00:	d108      	bne.n	800ba14 <__gethex+0x164>
 800ba02:	002a      	movs	r2, r5
 800ba04:	21e4      	movs	r1, #228	@ 0xe4
 800ba06:	4b5f      	ldr	r3, [pc, #380]	@ (800bb84 <__gethex+0x2d4>)
 800ba08:	485f      	ldr	r0, [pc, #380]	@ (800bb88 <__gethex+0x2d8>)
 800ba0a:	f7ff f80b 	bl	800aa24 <__assert_func>
 800ba0e:	3101      	adds	r1, #1
 800ba10:	105b      	asrs	r3, r3, #1
 800ba12:	e7ef      	b.n	800b9f4 <__gethex+0x144>
 800ba14:	0003      	movs	r3, r0
 800ba16:	3314      	adds	r3, #20
 800ba18:	9302      	str	r3, [sp, #8]
 800ba1a:	9305      	str	r3, [sp, #20]
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	001e      	movs	r6, r3
 800ba20:	9304      	str	r3, [sp, #16]
 800ba22:	9b00      	ldr	r3, [sp, #0]
 800ba24:	42a3      	cmp	r3, r4
 800ba26:	d338      	bcc.n	800ba9a <__gethex+0x1ea>
 800ba28:	9c05      	ldr	r4, [sp, #20]
 800ba2a:	9b02      	ldr	r3, [sp, #8]
 800ba2c:	c440      	stmia	r4!, {r6}
 800ba2e:	1ae4      	subs	r4, r4, r3
 800ba30:	10a4      	asrs	r4, r4, #2
 800ba32:	0030      	movs	r0, r6
 800ba34:	612c      	str	r4, [r5, #16]
 800ba36:	f000 fbf3 	bl	800c220 <__hi0bits>
 800ba3a:	9b01      	ldr	r3, [sp, #4]
 800ba3c:	0164      	lsls	r4, r4, #5
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	1a26      	subs	r6, r4, r0
 800ba42:	9300      	str	r3, [sp, #0]
 800ba44:	429e      	cmp	r6, r3
 800ba46:	dd52      	ble.n	800baee <__gethex+0x23e>
 800ba48:	1af6      	subs	r6, r6, r3
 800ba4a:	0031      	movs	r1, r6
 800ba4c:	0028      	movs	r0, r5
 800ba4e:	f000 ff8e 	bl	800c96e <__any_on>
 800ba52:	1e04      	subs	r4, r0, #0
 800ba54:	d00f      	beq.n	800ba76 <__gethex+0x1c6>
 800ba56:	2401      	movs	r4, #1
 800ba58:	211f      	movs	r1, #31
 800ba5a:	0020      	movs	r0, r4
 800ba5c:	1e73      	subs	r3, r6, #1
 800ba5e:	4019      	ands	r1, r3
 800ba60:	4088      	lsls	r0, r1
 800ba62:	0001      	movs	r1, r0
 800ba64:	115a      	asrs	r2, r3, #5
 800ba66:	9802      	ldr	r0, [sp, #8]
 800ba68:	0092      	lsls	r2, r2, #2
 800ba6a:	5812      	ldr	r2, [r2, r0]
 800ba6c:	420a      	tst	r2, r1
 800ba6e:	d002      	beq.n	800ba76 <__gethex+0x1c6>
 800ba70:	42a3      	cmp	r3, r4
 800ba72:	dc34      	bgt.n	800bade <__gethex+0x22e>
 800ba74:	2402      	movs	r4, #2
 800ba76:	0031      	movs	r1, r6
 800ba78:	0028      	movs	r0, r5
 800ba7a:	f7ff feb1 	bl	800b7e0 <rshift>
 800ba7e:	19bf      	adds	r7, r7, r6
 800ba80:	9b01      	ldr	r3, [sp, #4]
 800ba82:	689b      	ldr	r3, [r3, #8]
 800ba84:	42bb      	cmp	r3, r7
 800ba86:	da42      	bge.n	800bb0e <__gethex+0x25e>
 800ba88:	0029      	movs	r1, r5
 800ba8a:	9803      	ldr	r0, [sp, #12]
 800ba8c:	f000 fb14 	bl	800c0b8 <_Bfree>
 800ba90:	2300      	movs	r3, #0
 800ba92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba94:	26a3      	movs	r6, #163	@ 0xa3
 800ba96:	6013      	str	r3, [r2, #0]
 800ba98:	e794      	b.n	800b9c4 <__gethex+0x114>
 800ba9a:	3c01      	subs	r4, #1
 800ba9c:	7823      	ldrb	r3, [r4, #0]
 800ba9e:	2b2e      	cmp	r3, #46	@ 0x2e
 800baa0:	d012      	beq.n	800bac8 <__gethex+0x218>
 800baa2:	9b04      	ldr	r3, [sp, #16]
 800baa4:	2b20      	cmp	r3, #32
 800baa6:	d104      	bne.n	800bab2 <__gethex+0x202>
 800baa8:	9b05      	ldr	r3, [sp, #20]
 800baaa:	c340      	stmia	r3!, {r6}
 800baac:	2600      	movs	r6, #0
 800baae:	9305      	str	r3, [sp, #20]
 800bab0:	9604      	str	r6, [sp, #16]
 800bab2:	7820      	ldrb	r0, [r4, #0]
 800bab4:	f7ff fee7 	bl	800b886 <__hexdig_fun>
 800bab8:	230f      	movs	r3, #15
 800baba:	4018      	ands	r0, r3
 800babc:	9b04      	ldr	r3, [sp, #16]
 800babe:	4098      	lsls	r0, r3
 800bac0:	3304      	adds	r3, #4
 800bac2:	4306      	orrs	r6, r0
 800bac4:	9304      	str	r3, [sp, #16]
 800bac6:	e7ac      	b.n	800ba22 <__gethex+0x172>
 800bac8:	9b00      	ldr	r3, [sp, #0]
 800baca:	42a3      	cmp	r3, r4
 800bacc:	d8e9      	bhi.n	800baa2 <__gethex+0x1f2>
 800bace:	2201      	movs	r2, #1
 800bad0:	0020      	movs	r0, r4
 800bad2:	492b      	ldr	r1, [pc, #172]	@ (800bb80 <__gethex+0x2d0>)
 800bad4:	f7fe fe58 	bl	800a788 <strncmp>
 800bad8:	2800      	cmp	r0, #0
 800bada:	d1e2      	bne.n	800baa2 <__gethex+0x1f2>
 800badc:	e7a1      	b.n	800ba22 <__gethex+0x172>
 800bade:	0028      	movs	r0, r5
 800bae0:	1eb1      	subs	r1, r6, #2
 800bae2:	f000 ff44 	bl	800c96e <__any_on>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d0c4      	beq.n	800ba74 <__gethex+0x1c4>
 800baea:	2403      	movs	r4, #3
 800baec:	e7c3      	b.n	800ba76 <__gethex+0x1c6>
 800baee:	9b00      	ldr	r3, [sp, #0]
 800baf0:	2400      	movs	r4, #0
 800baf2:	429e      	cmp	r6, r3
 800baf4:	dac4      	bge.n	800ba80 <__gethex+0x1d0>
 800baf6:	1b9e      	subs	r6, r3, r6
 800baf8:	0029      	movs	r1, r5
 800bafa:	0032      	movs	r2, r6
 800bafc:	9803      	ldr	r0, [sp, #12]
 800bafe:	f000 fcfd 	bl	800c4fc <__lshift>
 800bb02:	0003      	movs	r3, r0
 800bb04:	3314      	adds	r3, #20
 800bb06:	0005      	movs	r5, r0
 800bb08:	1bbf      	subs	r7, r7, r6
 800bb0a:	9302      	str	r3, [sp, #8]
 800bb0c:	e7b8      	b.n	800ba80 <__gethex+0x1d0>
 800bb0e:	9b01      	ldr	r3, [sp, #4]
 800bb10:	685e      	ldr	r6, [r3, #4]
 800bb12:	42be      	cmp	r6, r7
 800bb14:	dd6f      	ble.n	800bbf6 <__gethex+0x346>
 800bb16:	9b00      	ldr	r3, [sp, #0]
 800bb18:	1bf6      	subs	r6, r6, r7
 800bb1a:	42b3      	cmp	r3, r6
 800bb1c:	dc36      	bgt.n	800bb8c <__gethex+0x2dc>
 800bb1e:	9b01      	ldr	r3, [sp, #4]
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	2b02      	cmp	r3, #2
 800bb24:	d024      	beq.n	800bb70 <__gethex+0x2c0>
 800bb26:	2b03      	cmp	r3, #3
 800bb28:	d026      	beq.n	800bb78 <__gethex+0x2c8>
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d117      	bne.n	800bb5e <__gethex+0x2ae>
 800bb2e:	9b00      	ldr	r3, [sp, #0]
 800bb30:	42b3      	cmp	r3, r6
 800bb32:	d114      	bne.n	800bb5e <__gethex+0x2ae>
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	d10b      	bne.n	800bb50 <__gethex+0x2a0>
 800bb38:	9b01      	ldr	r3, [sp, #4]
 800bb3a:	9a07      	ldr	r2, [sp, #28]
 800bb3c:	685b      	ldr	r3, [r3, #4]
 800bb3e:	2662      	movs	r6, #98	@ 0x62
 800bb40:	6013      	str	r3, [r2, #0]
 800bb42:	2301      	movs	r3, #1
 800bb44:	9a02      	ldr	r2, [sp, #8]
 800bb46:	612b      	str	r3, [r5, #16]
 800bb48:	6013      	str	r3, [r2, #0]
 800bb4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb4c:	601d      	str	r5, [r3, #0]
 800bb4e:	e739      	b.n	800b9c4 <__gethex+0x114>
 800bb50:	9900      	ldr	r1, [sp, #0]
 800bb52:	0028      	movs	r0, r5
 800bb54:	3901      	subs	r1, #1
 800bb56:	f000 ff0a 	bl	800c96e <__any_on>
 800bb5a:	2800      	cmp	r0, #0
 800bb5c:	d1ec      	bne.n	800bb38 <__gethex+0x288>
 800bb5e:	0029      	movs	r1, r5
 800bb60:	9803      	ldr	r0, [sp, #12]
 800bb62:	f000 faa9 	bl	800c0b8 <_Bfree>
 800bb66:	2300      	movs	r3, #0
 800bb68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb6a:	2650      	movs	r6, #80	@ 0x50
 800bb6c:	6013      	str	r3, [r2, #0]
 800bb6e:	e729      	b.n	800b9c4 <__gethex+0x114>
 800bb70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d1f3      	bne.n	800bb5e <__gethex+0x2ae>
 800bb76:	e7df      	b.n	800bb38 <__gethex+0x288>
 800bb78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d1dc      	bne.n	800bb38 <__gethex+0x288>
 800bb7e:	e7ee      	b.n	800bb5e <__gethex+0x2ae>
 800bb80:	0800e1bc 	.word	0x0800e1bc
 800bb84:	0800e30f 	.word	0x0800e30f
 800bb88:	0800e320 	.word	0x0800e320
 800bb8c:	1e77      	subs	r7, r6, #1
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	d12f      	bne.n	800bbf2 <__gethex+0x342>
 800bb92:	2f00      	cmp	r7, #0
 800bb94:	d004      	beq.n	800bba0 <__gethex+0x2f0>
 800bb96:	0039      	movs	r1, r7
 800bb98:	0028      	movs	r0, r5
 800bb9a:	f000 fee8 	bl	800c96e <__any_on>
 800bb9e:	0004      	movs	r4, r0
 800bba0:	231f      	movs	r3, #31
 800bba2:	117a      	asrs	r2, r7, #5
 800bba4:	401f      	ands	r7, r3
 800bba6:	3b1e      	subs	r3, #30
 800bba8:	40bb      	lsls	r3, r7
 800bbaa:	9902      	ldr	r1, [sp, #8]
 800bbac:	0092      	lsls	r2, r2, #2
 800bbae:	5852      	ldr	r2, [r2, r1]
 800bbb0:	421a      	tst	r2, r3
 800bbb2:	d001      	beq.n	800bbb8 <__gethex+0x308>
 800bbb4:	2302      	movs	r3, #2
 800bbb6:	431c      	orrs	r4, r3
 800bbb8:	9b00      	ldr	r3, [sp, #0]
 800bbba:	0031      	movs	r1, r6
 800bbbc:	1b9b      	subs	r3, r3, r6
 800bbbe:	2602      	movs	r6, #2
 800bbc0:	0028      	movs	r0, r5
 800bbc2:	9300      	str	r3, [sp, #0]
 800bbc4:	f7ff fe0c 	bl	800b7e0 <rshift>
 800bbc8:	9b01      	ldr	r3, [sp, #4]
 800bbca:	685f      	ldr	r7, [r3, #4]
 800bbcc:	2c00      	cmp	r4, #0
 800bbce:	d03f      	beq.n	800bc50 <__gethex+0x3a0>
 800bbd0:	9b01      	ldr	r3, [sp, #4]
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	2b02      	cmp	r3, #2
 800bbd6:	d010      	beq.n	800bbfa <__gethex+0x34a>
 800bbd8:	2b03      	cmp	r3, #3
 800bbda:	d012      	beq.n	800bc02 <__gethex+0x352>
 800bbdc:	2b01      	cmp	r3, #1
 800bbde:	d106      	bne.n	800bbee <__gethex+0x33e>
 800bbe0:	07a2      	lsls	r2, r4, #30
 800bbe2:	d504      	bpl.n	800bbee <__gethex+0x33e>
 800bbe4:	9a02      	ldr	r2, [sp, #8]
 800bbe6:	6812      	ldr	r2, [r2, #0]
 800bbe8:	4314      	orrs	r4, r2
 800bbea:	421c      	tst	r4, r3
 800bbec:	d10c      	bne.n	800bc08 <__gethex+0x358>
 800bbee:	2310      	movs	r3, #16
 800bbf0:	e02d      	b.n	800bc4e <__gethex+0x39e>
 800bbf2:	2401      	movs	r4, #1
 800bbf4:	e7d4      	b.n	800bba0 <__gethex+0x2f0>
 800bbf6:	2601      	movs	r6, #1
 800bbf8:	e7e8      	b.n	800bbcc <__gethex+0x31c>
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800bbfe:	1a9b      	subs	r3, r3, r2
 800bc00:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bc02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d0f2      	beq.n	800bbee <__gethex+0x33e>
 800bc08:	692b      	ldr	r3, [r5, #16]
 800bc0a:	2000      	movs	r0, #0
 800bc0c:	9302      	str	r3, [sp, #8]
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	9304      	str	r3, [sp, #16]
 800bc12:	002b      	movs	r3, r5
 800bc14:	9a04      	ldr	r2, [sp, #16]
 800bc16:	3314      	adds	r3, #20
 800bc18:	1899      	adds	r1, r3, r2
 800bc1a:	681a      	ldr	r2, [r3, #0]
 800bc1c:	1c54      	adds	r4, r2, #1
 800bc1e:	d01c      	beq.n	800bc5a <__gethex+0x3aa>
 800bc20:	3201      	adds	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
 800bc24:	002b      	movs	r3, r5
 800bc26:	3314      	adds	r3, #20
 800bc28:	2e02      	cmp	r6, #2
 800bc2a:	d13f      	bne.n	800bcac <__gethex+0x3fc>
 800bc2c:	9a01      	ldr	r2, [sp, #4]
 800bc2e:	9900      	ldr	r1, [sp, #0]
 800bc30:	6812      	ldr	r2, [r2, #0]
 800bc32:	3a01      	subs	r2, #1
 800bc34:	428a      	cmp	r2, r1
 800bc36:	d109      	bne.n	800bc4c <__gethex+0x39c>
 800bc38:	000a      	movs	r2, r1
 800bc3a:	201f      	movs	r0, #31
 800bc3c:	4010      	ands	r0, r2
 800bc3e:	2201      	movs	r2, #1
 800bc40:	4082      	lsls	r2, r0
 800bc42:	1149      	asrs	r1, r1, #5
 800bc44:	0089      	lsls	r1, r1, #2
 800bc46:	58cb      	ldr	r3, [r1, r3]
 800bc48:	4213      	tst	r3, r2
 800bc4a:	d13d      	bne.n	800bcc8 <__gethex+0x418>
 800bc4c:	2320      	movs	r3, #32
 800bc4e:	431e      	orrs	r6, r3
 800bc50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc52:	601d      	str	r5, [r3, #0]
 800bc54:	9b07      	ldr	r3, [sp, #28]
 800bc56:	601f      	str	r7, [r3, #0]
 800bc58:	e6b4      	b.n	800b9c4 <__gethex+0x114>
 800bc5a:	c301      	stmia	r3!, {r0}
 800bc5c:	4299      	cmp	r1, r3
 800bc5e:	d8dc      	bhi.n	800bc1a <__gethex+0x36a>
 800bc60:	68ab      	ldr	r3, [r5, #8]
 800bc62:	9a02      	ldr	r2, [sp, #8]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	db18      	blt.n	800bc9a <__gethex+0x3ea>
 800bc68:	6869      	ldr	r1, [r5, #4]
 800bc6a:	9803      	ldr	r0, [sp, #12]
 800bc6c:	3101      	adds	r1, #1
 800bc6e:	f000 f9df 	bl	800c030 <_Balloc>
 800bc72:	1e04      	subs	r4, r0, #0
 800bc74:	d104      	bne.n	800bc80 <__gethex+0x3d0>
 800bc76:	0022      	movs	r2, r4
 800bc78:	2184      	movs	r1, #132	@ 0x84
 800bc7a:	4b1d      	ldr	r3, [pc, #116]	@ (800bcf0 <__gethex+0x440>)
 800bc7c:	481d      	ldr	r0, [pc, #116]	@ (800bcf4 <__gethex+0x444>)
 800bc7e:	e6c4      	b.n	800ba0a <__gethex+0x15a>
 800bc80:	0029      	movs	r1, r5
 800bc82:	692a      	ldr	r2, [r5, #16]
 800bc84:	310c      	adds	r1, #12
 800bc86:	3202      	adds	r2, #2
 800bc88:	0092      	lsls	r2, r2, #2
 800bc8a:	300c      	adds	r0, #12
 800bc8c:	f7fe feb6 	bl	800a9fc <memcpy>
 800bc90:	0029      	movs	r1, r5
 800bc92:	9803      	ldr	r0, [sp, #12]
 800bc94:	f000 fa10 	bl	800c0b8 <_Bfree>
 800bc98:	0025      	movs	r5, r4
 800bc9a:	692b      	ldr	r3, [r5, #16]
 800bc9c:	1c5a      	adds	r2, r3, #1
 800bc9e:	612a      	str	r2, [r5, #16]
 800bca0:	2201      	movs	r2, #1
 800bca2:	3304      	adds	r3, #4
 800bca4:	009b      	lsls	r3, r3, #2
 800bca6:	18eb      	adds	r3, r5, r3
 800bca8:	605a      	str	r2, [r3, #4]
 800bcaa:	e7bb      	b.n	800bc24 <__gethex+0x374>
 800bcac:	692a      	ldr	r2, [r5, #16]
 800bcae:	9902      	ldr	r1, [sp, #8]
 800bcb0:	428a      	cmp	r2, r1
 800bcb2:	dd0b      	ble.n	800bccc <__gethex+0x41c>
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	0028      	movs	r0, r5
 800bcb8:	f7ff fd92 	bl	800b7e0 <rshift>
 800bcbc:	9b01      	ldr	r3, [sp, #4]
 800bcbe:	3701      	adds	r7, #1
 800bcc0:	689b      	ldr	r3, [r3, #8]
 800bcc2:	42bb      	cmp	r3, r7
 800bcc4:	da00      	bge.n	800bcc8 <__gethex+0x418>
 800bcc6:	e6df      	b.n	800ba88 <__gethex+0x1d8>
 800bcc8:	2601      	movs	r6, #1
 800bcca:	e7bf      	b.n	800bc4c <__gethex+0x39c>
 800bccc:	221f      	movs	r2, #31
 800bcce:	9c00      	ldr	r4, [sp, #0]
 800bcd0:	9900      	ldr	r1, [sp, #0]
 800bcd2:	4014      	ands	r4, r2
 800bcd4:	4211      	tst	r1, r2
 800bcd6:	d0f7      	beq.n	800bcc8 <__gethex+0x418>
 800bcd8:	9a04      	ldr	r2, [sp, #16]
 800bcda:	189b      	adds	r3, r3, r2
 800bcdc:	3b04      	subs	r3, #4
 800bcde:	6818      	ldr	r0, [r3, #0]
 800bce0:	f000 fa9e 	bl	800c220 <__hi0bits>
 800bce4:	2320      	movs	r3, #32
 800bce6:	1b1b      	subs	r3, r3, r4
 800bce8:	4298      	cmp	r0, r3
 800bcea:	dbe3      	blt.n	800bcb4 <__gethex+0x404>
 800bcec:	e7ec      	b.n	800bcc8 <__gethex+0x418>
 800bcee:	46c0      	nop			@ (mov r8, r8)
 800bcf0:	0800e30f 	.word	0x0800e30f
 800bcf4:	0800e320 	.word	0x0800e320

0800bcf8 <L_shift>:
 800bcf8:	2308      	movs	r3, #8
 800bcfa:	b570      	push	{r4, r5, r6, lr}
 800bcfc:	2520      	movs	r5, #32
 800bcfe:	1a9a      	subs	r2, r3, r2
 800bd00:	0092      	lsls	r2, r2, #2
 800bd02:	1aad      	subs	r5, r5, r2
 800bd04:	6843      	ldr	r3, [r0, #4]
 800bd06:	6804      	ldr	r4, [r0, #0]
 800bd08:	001e      	movs	r6, r3
 800bd0a:	40ae      	lsls	r6, r5
 800bd0c:	40d3      	lsrs	r3, r2
 800bd0e:	4334      	orrs	r4, r6
 800bd10:	6004      	str	r4, [r0, #0]
 800bd12:	6043      	str	r3, [r0, #4]
 800bd14:	3004      	adds	r0, #4
 800bd16:	4288      	cmp	r0, r1
 800bd18:	d3f4      	bcc.n	800bd04 <L_shift+0xc>
 800bd1a:	bd70      	pop	{r4, r5, r6, pc}

0800bd1c <__match>:
 800bd1c:	b530      	push	{r4, r5, lr}
 800bd1e:	6803      	ldr	r3, [r0, #0]
 800bd20:	780c      	ldrb	r4, [r1, #0]
 800bd22:	3301      	adds	r3, #1
 800bd24:	2c00      	cmp	r4, #0
 800bd26:	d102      	bne.n	800bd2e <__match+0x12>
 800bd28:	6003      	str	r3, [r0, #0]
 800bd2a:	2001      	movs	r0, #1
 800bd2c:	bd30      	pop	{r4, r5, pc}
 800bd2e:	781a      	ldrb	r2, [r3, #0]
 800bd30:	0015      	movs	r5, r2
 800bd32:	3d41      	subs	r5, #65	@ 0x41
 800bd34:	2d19      	cmp	r5, #25
 800bd36:	d800      	bhi.n	800bd3a <__match+0x1e>
 800bd38:	3220      	adds	r2, #32
 800bd3a:	3101      	adds	r1, #1
 800bd3c:	42a2      	cmp	r2, r4
 800bd3e:	d0ef      	beq.n	800bd20 <__match+0x4>
 800bd40:	2000      	movs	r0, #0
 800bd42:	e7f3      	b.n	800bd2c <__match+0x10>

0800bd44 <__hexnan>:
 800bd44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd46:	680b      	ldr	r3, [r1, #0]
 800bd48:	b08b      	sub	sp, #44	@ 0x2c
 800bd4a:	9201      	str	r2, [sp, #4]
 800bd4c:	9901      	ldr	r1, [sp, #4]
 800bd4e:	115a      	asrs	r2, r3, #5
 800bd50:	0092      	lsls	r2, r2, #2
 800bd52:	188a      	adds	r2, r1, r2
 800bd54:	9202      	str	r2, [sp, #8]
 800bd56:	0019      	movs	r1, r3
 800bd58:	221f      	movs	r2, #31
 800bd5a:	4011      	ands	r1, r2
 800bd5c:	9008      	str	r0, [sp, #32]
 800bd5e:	9106      	str	r1, [sp, #24]
 800bd60:	4213      	tst	r3, r2
 800bd62:	d002      	beq.n	800bd6a <__hexnan+0x26>
 800bd64:	9b02      	ldr	r3, [sp, #8]
 800bd66:	3304      	adds	r3, #4
 800bd68:	9302      	str	r3, [sp, #8]
 800bd6a:	9b02      	ldr	r3, [sp, #8]
 800bd6c:	2500      	movs	r5, #0
 800bd6e:	1f1f      	subs	r7, r3, #4
 800bd70:	003e      	movs	r6, r7
 800bd72:	003c      	movs	r4, r7
 800bd74:	9b08      	ldr	r3, [sp, #32]
 800bd76:	603d      	str	r5, [r7, #0]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	9507      	str	r5, [sp, #28]
 800bd7c:	9305      	str	r3, [sp, #20]
 800bd7e:	9503      	str	r5, [sp, #12]
 800bd80:	9b05      	ldr	r3, [sp, #20]
 800bd82:	3301      	adds	r3, #1
 800bd84:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd86:	9b05      	ldr	r3, [sp, #20]
 800bd88:	785b      	ldrb	r3, [r3, #1]
 800bd8a:	9304      	str	r3, [sp, #16]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d028      	beq.n	800bde2 <__hexnan+0x9e>
 800bd90:	9804      	ldr	r0, [sp, #16]
 800bd92:	f7ff fd78 	bl	800b886 <__hexdig_fun>
 800bd96:	2800      	cmp	r0, #0
 800bd98:	d155      	bne.n	800be46 <__hexnan+0x102>
 800bd9a:	9b04      	ldr	r3, [sp, #16]
 800bd9c:	2b20      	cmp	r3, #32
 800bd9e:	d819      	bhi.n	800bdd4 <__hexnan+0x90>
 800bda0:	9b03      	ldr	r3, [sp, #12]
 800bda2:	9a07      	ldr	r2, [sp, #28]
 800bda4:	4293      	cmp	r3, r2
 800bda6:	dd12      	ble.n	800bdce <__hexnan+0x8a>
 800bda8:	42b4      	cmp	r4, r6
 800bdaa:	d206      	bcs.n	800bdba <__hexnan+0x76>
 800bdac:	2d07      	cmp	r5, #7
 800bdae:	dc04      	bgt.n	800bdba <__hexnan+0x76>
 800bdb0:	002a      	movs	r2, r5
 800bdb2:	0031      	movs	r1, r6
 800bdb4:	0020      	movs	r0, r4
 800bdb6:	f7ff ff9f 	bl	800bcf8 <L_shift>
 800bdba:	9b01      	ldr	r3, [sp, #4]
 800bdbc:	2508      	movs	r5, #8
 800bdbe:	429c      	cmp	r4, r3
 800bdc0:	d905      	bls.n	800bdce <__hexnan+0x8a>
 800bdc2:	1f26      	subs	r6, r4, #4
 800bdc4:	2500      	movs	r5, #0
 800bdc6:	0034      	movs	r4, r6
 800bdc8:	9b03      	ldr	r3, [sp, #12]
 800bdca:	6035      	str	r5, [r6, #0]
 800bdcc:	9307      	str	r3, [sp, #28]
 800bdce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdd0:	9305      	str	r3, [sp, #20]
 800bdd2:	e7d5      	b.n	800bd80 <__hexnan+0x3c>
 800bdd4:	9b04      	ldr	r3, [sp, #16]
 800bdd6:	2b29      	cmp	r3, #41	@ 0x29
 800bdd8:	d15a      	bne.n	800be90 <__hexnan+0x14c>
 800bdda:	9b05      	ldr	r3, [sp, #20]
 800bddc:	9a08      	ldr	r2, [sp, #32]
 800bdde:	3302      	adds	r3, #2
 800bde0:	6013      	str	r3, [r2, #0]
 800bde2:	9b03      	ldr	r3, [sp, #12]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d053      	beq.n	800be90 <__hexnan+0x14c>
 800bde8:	42b4      	cmp	r4, r6
 800bdea:	d206      	bcs.n	800bdfa <__hexnan+0xb6>
 800bdec:	2d07      	cmp	r5, #7
 800bdee:	dc04      	bgt.n	800bdfa <__hexnan+0xb6>
 800bdf0:	002a      	movs	r2, r5
 800bdf2:	0031      	movs	r1, r6
 800bdf4:	0020      	movs	r0, r4
 800bdf6:	f7ff ff7f 	bl	800bcf8 <L_shift>
 800bdfa:	9b01      	ldr	r3, [sp, #4]
 800bdfc:	429c      	cmp	r4, r3
 800bdfe:	d936      	bls.n	800be6e <__hexnan+0x12a>
 800be00:	001a      	movs	r2, r3
 800be02:	0023      	movs	r3, r4
 800be04:	cb02      	ldmia	r3!, {r1}
 800be06:	c202      	stmia	r2!, {r1}
 800be08:	429f      	cmp	r7, r3
 800be0a:	d2fb      	bcs.n	800be04 <__hexnan+0xc0>
 800be0c:	9b02      	ldr	r3, [sp, #8]
 800be0e:	1c62      	adds	r2, r4, #1
 800be10:	1ed9      	subs	r1, r3, #3
 800be12:	2304      	movs	r3, #4
 800be14:	4291      	cmp	r1, r2
 800be16:	d305      	bcc.n	800be24 <__hexnan+0xe0>
 800be18:	9b02      	ldr	r3, [sp, #8]
 800be1a:	3b04      	subs	r3, #4
 800be1c:	1b1b      	subs	r3, r3, r4
 800be1e:	089b      	lsrs	r3, r3, #2
 800be20:	3301      	adds	r3, #1
 800be22:	009b      	lsls	r3, r3, #2
 800be24:	9a01      	ldr	r2, [sp, #4]
 800be26:	18d3      	adds	r3, r2, r3
 800be28:	2200      	movs	r2, #0
 800be2a:	c304      	stmia	r3!, {r2}
 800be2c:	429f      	cmp	r7, r3
 800be2e:	d2fc      	bcs.n	800be2a <__hexnan+0xe6>
 800be30:	683b      	ldr	r3, [r7, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d104      	bne.n	800be40 <__hexnan+0xfc>
 800be36:	9b01      	ldr	r3, [sp, #4]
 800be38:	429f      	cmp	r7, r3
 800be3a:	d127      	bne.n	800be8c <__hexnan+0x148>
 800be3c:	2301      	movs	r3, #1
 800be3e:	603b      	str	r3, [r7, #0]
 800be40:	2005      	movs	r0, #5
 800be42:	b00b      	add	sp, #44	@ 0x2c
 800be44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be46:	9b03      	ldr	r3, [sp, #12]
 800be48:	3501      	adds	r5, #1
 800be4a:	3301      	adds	r3, #1
 800be4c:	9303      	str	r3, [sp, #12]
 800be4e:	2d08      	cmp	r5, #8
 800be50:	dd06      	ble.n	800be60 <__hexnan+0x11c>
 800be52:	9b01      	ldr	r3, [sp, #4]
 800be54:	429c      	cmp	r4, r3
 800be56:	d9ba      	bls.n	800bdce <__hexnan+0x8a>
 800be58:	2300      	movs	r3, #0
 800be5a:	2501      	movs	r5, #1
 800be5c:	3c04      	subs	r4, #4
 800be5e:	6023      	str	r3, [r4, #0]
 800be60:	220f      	movs	r2, #15
 800be62:	6823      	ldr	r3, [r4, #0]
 800be64:	4010      	ands	r0, r2
 800be66:	011b      	lsls	r3, r3, #4
 800be68:	4303      	orrs	r3, r0
 800be6a:	6023      	str	r3, [r4, #0]
 800be6c:	e7af      	b.n	800bdce <__hexnan+0x8a>
 800be6e:	9b06      	ldr	r3, [sp, #24]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d0dd      	beq.n	800be30 <__hexnan+0xec>
 800be74:	2320      	movs	r3, #32
 800be76:	9a06      	ldr	r2, [sp, #24]
 800be78:	9902      	ldr	r1, [sp, #8]
 800be7a:	1a9b      	subs	r3, r3, r2
 800be7c:	2201      	movs	r2, #1
 800be7e:	4252      	negs	r2, r2
 800be80:	40da      	lsrs	r2, r3
 800be82:	3904      	subs	r1, #4
 800be84:	680b      	ldr	r3, [r1, #0]
 800be86:	4013      	ands	r3, r2
 800be88:	600b      	str	r3, [r1, #0]
 800be8a:	e7d1      	b.n	800be30 <__hexnan+0xec>
 800be8c:	3f04      	subs	r7, #4
 800be8e:	e7cf      	b.n	800be30 <__hexnan+0xec>
 800be90:	2004      	movs	r0, #4
 800be92:	e7d6      	b.n	800be42 <__hexnan+0xfe>

0800be94 <malloc>:
 800be94:	b510      	push	{r4, lr}
 800be96:	4b03      	ldr	r3, [pc, #12]	@ (800bea4 <malloc+0x10>)
 800be98:	0001      	movs	r1, r0
 800be9a:	6818      	ldr	r0, [r3, #0]
 800be9c:	f000 f826 	bl	800beec <_malloc_r>
 800bea0:	bd10      	pop	{r4, pc}
 800bea2:	46c0      	nop			@ (mov r8, r8)
 800bea4:	20000188 	.word	0x20000188

0800bea8 <sbrk_aligned>:
 800bea8:	b570      	push	{r4, r5, r6, lr}
 800beaa:	4e0f      	ldr	r6, [pc, #60]	@ (800bee8 <sbrk_aligned+0x40>)
 800beac:	000d      	movs	r5, r1
 800beae:	6831      	ldr	r1, [r6, #0]
 800beb0:	0004      	movs	r4, r0
 800beb2:	2900      	cmp	r1, #0
 800beb4:	d102      	bne.n	800bebc <sbrk_aligned+0x14>
 800beb6:	f001 fbf1 	bl	800d69c <_sbrk_r>
 800beba:	6030      	str	r0, [r6, #0]
 800bebc:	0029      	movs	r1, r5
 800bebe:	0020      	movs	r0, r4
 800bec0:	f001 fbec 	bl	800d69c <_sbrk_r>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d103      	bne.n	800bed0 <sbrk_aligned+0x28>
 800bec8:	2501      	movs	r5, #1
 800beca:	426d      	negs	r5, r5
 800becc:	0028      	movs	r0, r5
 800bece:	bd70      	pop	{r4, r5, r6, pc}
 800bed0:	2303      	movs	r3, #3
 800bed2:	1cc5      	adds	r5, r0, #3
 800bed4:	439d      	bics	r5, r3
 800bed6:	42a8      	cmp	r0, r5
 800bed8:	d0f8      	beq.n	800becc <sbrk_aligned+0x24>
 800beda:	1a29      	subs	r1, r5, r0
 800bedc:	0020      	movs	r0, r4
 800bede:	f001 fbdd 	bl	800d69c <_sbrk_r>
 800bee2:	3001      	adds	r0, #1
 800bee4:	d1f2      	bne.n	800becc <sbrk_aligned+0x24>
 800bee6:	e7ef      	b.n	800bec8 <sbrk_aligned+0x20>
 800bee8:	200006f4 	.word	0x200006f4

0800beec <_malloc_r>:
 800beec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800beee:	2203      	movs	r2, #3
 800bef0:	1ccb      	adds	r3, r1, #3
 800bef2:	4393      	bics	r3, r2
 800bef4:	3308      	adds	r3, #8
 800bef6:	0005      	movs	r5, r0
 800bef8:	001f      	movs	r7, r3
 800befa:	2b0c      	cmp	r3, #12
 800befc:	d234      	bcs.n	800bf68 <_malloc_r+0x7c>
 800befe:	270c      	movs	r7, #12
 800bf00:	42b9      	cmp	r1, r7
 800bf02:	d833      	bhi.n	800bf6c <_malloc_r+0x80>
 800bf04:	0028      	movs	r0, r5
 800bf06:	f000 f883 	bl	800c010 <__malloc_lock>
 800bf0a:	4e37      	ldr	r6, [pc, #220]	@ (800bfe8 <_malloc_r+0xfc>)
 800bf0c:	6833      	ldr	r3, [r6, #0]
 800bf0e:	001c      	movs	r4, r3
 800bf10:	2c00      	cmp	r4, #0
 800bf12:	d12f      	bne.n	800bf74 <_malloc_r+0x88>
 800bf14:	0039      	movs	r1, r7
 800bf16:	0028      	movs	r0, r5
 800bf18:	f7ff ffc6 	bl	800bea8 <sbrk_aligned>
 800bf1c:	0004      	movs	r4, r0
 800bf1e:	1c43      	adds	r3, r0, #1
 800bf20:	d15f      	bne.n	800bfe2 <_malloc_r+0xf6>
 800bf22:	6834      	ldr	r4, [r6, #0]
 800bf24:	9400      	str	r4, [sp, #0]
 800bf26:	9b00      	ldr	r3, [sp, #0]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d14a      	bne.n	800bfc2 <_malloc_r+0xd6>
 800bf2c:	2c00      	cmp	r4, #0
 800bf2e:	d052      	beq.n	800bfd6 <_malloc_r+0xea>
 800bf30:	6823      	ldr	r3, [r4, #0]
 800bf32:	0028      	movs	r0, r5
 800bf34:	18e3      	adds	r3, r4, r3
 800bf36:	9900      	ldr	r1, [sp, #0]
 800bf38:	9301      	str	r3, [sp, #4]
 800bf3a:	f001 fbaf 	bl	800d69c <_sbrk_r>
 800bf3e:	9b01      	ldr	r3, [sp, #4]
 800bf40:	4283      	cmp	r3, r0
 800bf42:	d148      	bne.n	800bfd6 <_malloc_r+0xea>
 800bf44:	6823      	ldr	r3, [r4, #0]
 800bf46:	0028      	movs	r0, r5
 800bf48:	1aff      	subs	r7, r7, r3
 800bf4a:	0039      	movs	r1, r7
 800bf4c:	f7ff ffac 	bl	800bea8 <sbrk_aligned>
 800bf50:	3001      	adds	r0, #1
 800bf52:	d040      	beq.n	800bfd6 <_malloc_r+0xea>
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	19db      	adds	r3, r3, r7
 800bf58:	6023      	str	r3, [r4, #0]
 800bf5a:	6833      	ldr	r3, [r6, #0]
 800bf5c:	685a      	ldr	r2, [r3, #4]
 800bf5e:	2a00      	cmp	r2, #0
 800bf60:	d133      	bne.n	800bfca <_malloc_r+0xde>
 800bf62:	9b00      	ldr	r3, [sp, #0]
 800bf64:	6033      	str	r3, [r6, #0]
 800bf66:	e019      	b.n	800bf9c <_malloc_r+0xb0>
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	dac9      	bge.n	800bf00 <_malloc_r+0x14>
 800bf6c:	230c      	movs	r3, #12
 800bf6e:	602b      	str	r3, [r5, #0]
 800bf70:	2000      	movs	r0, #0
 800bf72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf74:	6821      	ldr	r1, [r4, #0]
 800bf76:	1bc9      	subs	r1, r1, r7
 800bf78:	d420      	bmi.n	800bfbc <_malloc_r+0xd0>
 800bf7a:	290b      	cmp	r1, #11
 800bf7c:	d90a      	bls.n	800bf94 <_malloc_r+0xa8>
 800bf7e:	19e2      	adds	r2, r4, r7
 800bf80:	6027      	str	r7, [r4, #0]
 800bf82:	42a3      	cmp	r3, r4
 800bf84:	d104      	bne.n	800bf90 <_malloc_r+0xa4>
 800bf86:	6032      	str	r2, [r6, #0]
 800bf88:	6863      	ldr	r3, [r4, #4]
 800bf8a:	6011      	str	r1, [r2, #0]
 800bf8c:	6053      	str	r3, [r2, #4]
 800bf8e:	e005      	b.n	800bf9c <_malloc_r+0xb0>
 800bf90:	605a      	str	r2, [r3, #4]
 800bf92:	e7f9      	b.n	800bf88 <_malloc_r+0x9c>
 800bf94:	6862      	ldr	r2, [r4, #4]
 800bf96:	42a3      	cmp	r3, r4
 800bf98:	d10e      	bne.n	800bfb8 <_malloc_r+0xcc>
 800bf9a:	6032      	str	r2, [r6, #0]
 800bf9c:	0028      	movs	r0, r5
 800bf9e:	f000 f83f 	bl	800c020 <__malloc_unlock>
 800bfa2:	0020      	movs	r0, r4
 800bfa4:	2207      	movs	r2, #7
 800bfa6:	300b      	adds	r0, #11
 800bfa8:	1d23      	adds	r3, r4, #4
 800bfaa:	4390      	bics	r0, r2
 800bfac:	1ac2      	subs	r2, r0, r3
 800bfae:	4298      	cmp	r0, r3
 800bfb0:	d0df      	beq.n	800bf72 <_malloc_r+0x86>
 800bfb2:	1a1b      	subs	r3, r3, r0
 800bfb4:	50a3      	str	r3, [r4, r2]
 800bfb6:	e7dc      	b.n	800bf72 <_malloc_r+0x86>
 800bfb8:	605a      	str	r2, [r3, #4]
 800bfba:	e7ef      	b.n	800bf9c <_malloc_r+0xb0>
 800bfbc:	0023      	movs	r3, r4
 800bfbe:	6864      	ldr	r4, [r4, #4]
 800bfc0:	e7a6      	b.n	800bf10 <_malloc_r+0x24>
 800bfc2:	9c00      	ldr	r4, [sp, #0]
 800bfc4:	6863      	ldr	r3, [r4, #4]
 800bfc6:	9300      	str	r3, [sp, #0]
 800bfc8:	e7ad      	b.n	800bf26 <_malloc_r+0x3a>
 800bfca:	001a      	movs	r2, r3
 800bfcc:	685b      	ldr	r3, [r3, #4]
 800bfce:	42a3      	cmp	r3, r4
 800bfd0:	d1fb      	bne.n	800bfca <_malloc_r+0xde>
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	e7da      	b.n	800bf8c <_malloc_r+0xa0>
 800bfd6:	230c      	movs	r3, #12
 800bfd8:	0028      	movs	r0, r5
 800bfda:	602b      	str	r3, [r5, #0]
 800bfdc:	f000 f820 	bl	800c020 <__malloc_unlock>
 800bfe0:	e7c6      	b.n	800bf70 <_malloc_r+0x84>
 800bfe2:	6007      	str	r7, [r0, #0]
 800bfe4:	e7da      	b.n	800bf9c <_malloc_r+0xb0>
 800bfe6:	46c0      	nop			@ (mov r8, r8)
 800bfe8:	200006f8 	.word	0x200006f8

0800bfec <__ascii_mbtowc>:
 800bfec:	b082      	sub	sp, #8
 800bfee:	2900      	cmp	r1, #0
 800bff0:	d100      	bne.n	800bff4 <__ascii_mbtowc+0x8>
 800bff2:	a901      	add	r1, sp, #4
 800bff4:	1e10      	subs	r0, r2, #0
 800bff6:	d006      	beq.n	800c006 <__ascii_mbtowc+0x1a>
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d006      	beq.n	800c00a <__ascii_mbtowc+0x1e>
 800bffc:	7813      	ldrb	r3, [r2, #0]
 800bffe:	600b      	str	r3, [r1, #0]
 800c000:	7810      	ldrb	r0, [r2, #0]
 800c002:	1e43      	subs	r3, r0, #1
 800c004:	4198      	sbcs	r0, r3
 800c006:	b002      	add	sp, #8
 800c008:	4770      	bx	lr
 800c00a:	2002      	movs	r0, #2
 800c00c:	4240      	negs	r0, r0
 800c00e:	e7fa      	b.n	800c006 <__ascii_mbtowc+0x1a>

0800c010 <__malloc_lock>:
 800c010:	b510      	push	{r4, lr}
 800c012:	4802      	ldr	r0, [pc, #8]	@ (800c01c <__malloc_lock+0xc>)
 800c014:	f7fe fce5 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800c018:	bd10      	pop	{r4, pc}
 800c01a:	46c0      	nop			@ (mov r8, r8)
 800c01c:	200006f0 	.word	0x200006f0

0800c020 <__malloc_unlock>:
 800c020:	b510      	push	{r4, lr}
 800c022:	4802      	ldr	r0, [pc, #8]	@ (800c02c <__malloc_unlock+0xc>)
 800c024:	f7fe fcde 	bl	800a9e4 <__retarget_lock_release_recursive>
 800c028:	bd10      	pop	{r4, pc}
 800c02a:	46c0      	nop			@ (mov r8, r8)
 800c02c:	200006f0 	.word	0x200006f0

0800c030 <_Balloc>:
 800c030:	b570      	push	{r4, r5, r6, lr}
 800c032:	69c5      	ldr	r5, [r0, #28]
 800c034:	0006      	movs	r6, r0
 800c036:	000c      	movs	r4, r1
 800c038:	2d00      	cmp	r5, #0
 800c03a:	d10e      	bne.n	800c05a <_Balloc+0x2a>
 800c03c:	2010      	movs	r0, #16
 800c03e:	f7ff ff29 	bl	800be94 <malloc>
 800c042:	1e02      	subs	r2, r0, #0
 800c044:	61f0      	str	r0, [r6, #28]
 800c046:	d104      	bne.n	800c052 <_Balloc+0x22>
 800c048:	216b      	movs	r1, #107	@ 0x6b
 800c04a:	4b19      	ldr	r3, [pc, #100]	@ (800c0b0 <_Balloc+0x80>)
 800c04c:	4819      	ldr	r0, [pc, #100]	@ (800c0b4 <_Balloc+0x84>)
 800c04e:	f7fe fce9 	bl	800aa24 <__assert_func>
 800c052:	6045      	str	r5, [r0, #4]
 800c054:	6085      	str	r5, [r0, #8]
 800c056:	6005      	str	r5, [r0, #0]
 800c058:	60c5      	str	r5, [r0, #12]
 800c05a:	69f5      	ldr	r5, [r6, #28]
 800c05c:	68eb      	ldr	r3, [r5, #12]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d013      	beq.n	800c08a <_Balloc+0x5a>
 800c062:	69f3      	ldr	r3, [r6, #28]
 800c064:	00a2      	lsls	r2, r4, #2
 800c066:	68db      	ldr	r3, [r3, #12]
 800c068:	189b      	adds	r3, r3, r2
 800c06a:	6818      	ldr	r0, [r3, #0]
 800c06c:	2800      	cmp	r0, #0
 800c06e:	d118      	bne.n	800c0a2 <_Balloc+0x72>
 800c070:	2101      	movs	r1, #1
 800c072:	000d      	movs	r5, r1
 800c074:	40a5      	lsls	r5, r4
 800c076:	1d6a      	adds	r2, r5, #5
 800c078:	0030      	movs	r0, r6
 800c07a:	0092      	lsls	r2, r2, #2
 800c07c:	f001 fb27 	bl	800d6ce <_calloc_r>
 800c080:	2800      	cmp	r0, #0
 800c082:	d00c      	beq.n	800c09e <_Balloc+0x6e>
 800c084:	6044      	str	r4, [r0, #4]
 800c086:	6085      	str	r5, [r0, #8]
 800c088:	e00d      	b.n	800c0a6 <_Balloc+0x76>
 800c08a:	2221      	movs	r2, #33	@ 0x21
 800c08c:	2104      	movs	r1, #4
 800c08e:	0030      	movs	r0, r6
 800c090:	f001 fb1d 	bl	800d6ce <_calloc_r>
 800c094:	69f3      	ldr	r3, [r6, #28]
 800c096:	60e8      	str	r0, [r5, #12]
 800c098:	68db      	ldr	r3, [r3, #12]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d1e1      	bne.n	800c062 <_Balloc+0x32>
 800c09e:	2000      	movs	r0, #0
 800c0a0:	bd70      	pop	{r4, r5, r6, pc}
 800c0a2:	6802      	ldr	r2, [r0, #0]
 800c0a4:	601a      	str	r2, [r3, #0]
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	6103      	str	r3, [r0, #16]
 800c0aa:	60c3      	str	r3, [r0, #12]
 800c0ac:	e7f8      	b.n	800c0a0 <_Balloc+0x70>
 800c0ae:	46c0      	nop			@ (mov r8, r8)
 800c0b0:	0800e1f5 	.word	0x0800e1f5
 800c0b4:	0800e380 	.word	0x0800e380

0800c0b8 <_Bfree>:
 800c0b8:	b570      	push	{r4, r5, r6, lr}
 800c0ba:	69c6      	ldr	r6, [r0, #28]
 800c0bc:	0005      	movs	r5, r0
 800c0be:	000c      	movs	r4, r1
 800c0c0:	2e00      	cmp	r6, #0
 800c0c2:	d10e      	bne.n	800c0e2 <_Bfree+0x2a>
 800c0c4:	2010      	movs	r0, #16
 800c0c6:	f7ff fee5 	bl	800be94 <malloc>
 800c0ca:	1e02      	subs	r2, r0, #0
 800c0cc:	61e8      	str	r0, [r5, #28]
 800c0ce:	d104      	bne.n	800c0da <_Bfree+0x22>
 800c0d0:	218f      	movs	r1, #143	@ 0x8f
 800c0d2:	4b09      	ldr	r3, [pc, #36]	@ (800c0f8 <_Bfree+0x40>)
 800c0d4:	4809      	ldr	r0, [pc, #36]	@ (800c0fc <_Bfree+0x44>)
 800c0d6:	f7fe fca5 	bl	800aa24 <__assert_func>
 800c0da:	6046      	str	r6, [r0, #4]
 800c0dc:	6086      	str	r6, [r0, #8]
 800c0de:	6006      	str	r6, [r0, #0]
 800c0e0:	60c6      	str	r6, [r0, #12]
 800c0e2:	2c00      	cmp	r4, #0
 800c0e4:	d007      	beq.n	800c0f6 <_Bfree+0x3e>
 800c0e6:	69eb      	ldr	r3, [r5, #28]
 800c0e8:	6862      	ldr	r2, [r4, #4]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	0092      	lsls	r2, r2, #2
 800c0ee:	189b      	adds	r3, r3, r2
 800c0f0:	681a      	ldr	r2, [r3, #0]
 800c0f2:	6022      	str	r2, [r4, #0]
 800c0f4:	601c      	str	r4, [r3, #0]
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	0800e1f5 	.word	0x0800e1f5
 800c0fc:	0800e380 	.word	0x0800e380

0800c100 <__multadd>:
 800c100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c102:	000f      	movs	r7, r1
 800c104:	9001      	str	r0, [sp, #4]
 800c106:	000c      	movs	r4, r1
 800c108:	001e      	movs	r6, r3
 800c10a:	2000      	movs	r0, #0
 800c10c:	690d      	ldr	r5, [r1, #16]
 800c10e:	3714      	adds	r7, #20
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	3001      	adds	r0, #1
 800c114:	b299      	uxth	r1, r3
 800c116:	4351      	muls	r1, r2
 800c118:	0c1b      	lsrs	r3, r3, #16
 800c11a:	4353      	muls	r3, r2
 800c11c:	1989      	adds	r1, r1, r6
 800c11e:	0c0e      	lsrs	r6, r1, #16
 800c120:	199b      	adds	r3, r3, r6
 800c122:	0c1e      	lsrs	r6, r3, #16
 800c124:	b289      	uxth	r1, r1
 800c126:	041b      	lsls	r3, r3, #16
 800c128:	185b      	adds	r3, r3, r1
 800c12a:	c708      	stmia	r7!, {r3}
 800c12c:	4285      	cmp	r5, r0
 800c12e:	dcef      	bgt.n	800c110 <__multadd+0x10>
 800c130:	2e00      	cmp	r6, #0
 800c132:	d022      	beq.n	800c17a <__multadd+0x7a>
 800c134:	68a3      	ldr	r3, [r4, #8]
 800c136:	42ab      	cmp	r3, r5
 800c138:	dc19      	bgt.n	800c16e <__multadd+0x6e>
 800c13a:	6861      	ldr	r1, [r4, #4]
 800c13c:	9801      	ldr	r0, [sp, #4]
 800c13e:	3101      	adds	r1, #1
 800c140:	f7ff ff76 	bl	800c030 <_Balloc>
 800c144:	1e07      	subs	r7, r0, #0
 800c146:	d105      	bne.n	800c154 <__multadd+0x54>
 800c148:	003a      	movs	r2, r7
 800c14a:	21ba      	movs	r1, #186	@ 0xba
 800c14c:	4b0c      	ldr	r3, [pc, #48]	@ (800c180 <__multadd+0x80>)
 800c14e:	480d      	ldr	r0, [pc, #52]	@ (800c184 <__multadd+0x84>)
 800c150:	f7fe fc68 	bl	800aa24 <__assert_func>
 800c154:	0021      	movs	r1, r4
 800c156:	6922      	ldr	r2, [r4, #16]
 800c158:	310c      	adds	r1, #12
 800c15a:	3202      	adds	r2, #2
 800c15c:	0092      	lsls	r2, r2, #2
 800c15e:	300c      	adds	r0, #12
 800c160:	f7fe fc4c 	bl	800a9fc <memcpy>
 800c164:	0021      	movs	r1, r4
 800c166:	9801      	ldr	r0, [sp, #4]
 800c168:	f7ff ffa6 	bl	800c0b8 <_Bfree>
 800c16c:	003c      	movs	r4, r7
 800c16e:	1d2b      	adds	r3, r5, #4
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	18e3      	adds	r3, r4, r3
 800c174:	3501      	adds	r5, #1
 800c176:	605e      	str	r6, [r3, #4]
 800c178:	6125      	str	r5, [r4, #16]
 800c17a:	0020      	movs	r0, r4
 800c17c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c17e:	46c0      	nop			@ (mov r8, r8)
 800c180:	0800e30f 	.word	0x0800e30f
 800c184:	0800e380 	.word	0x0800e380

0800c188 <__s2b>:
 800c188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c18a:	0007      	movs	r7, r0
 800c18c:	0018      	movs	r0, r3
 800c18e:	000c      	movs	r4, r1
 800c190:	3008      	adds	r0, #8
 800c192:	2109      	movs	r1, #9
 800c194:	9301      	str	r3, [sp, #4]
 800c196:	0015      	movs	r5, r2
 800c198:	f7f4 f866 	bl	8000268 <__divsi3>
 800c19c:	2301      	movs	r3, #1
 800c19e:	2100      	movs	r1, #0
 800c1a0:	4283      	cmp	r3, r0
 800c1a2:	db0a      	blt.n	800c1ba <__s2b+0x32>
 800c1a4:	0038      	movs	r0, r7
 800c1a6:	f7ff ff43 	bl	800c030 <_Balloc>
 800c1aa:	1e01      	subs	r1, r0, #0
 800c1ac:	d108      	bne.n	800c1c0 <__s2b+0x38>
 800c1ae:	000a      	movs	r2, r1
 800c1b0:	4b19      	ldr	r3, [pc, #100]	@ (800c218 <__s2b+0x90>)
 800c1b2:	481a      	ldr	r0, [pc, #104]	@ (800c21c <__s2b+0x94>)
 800c1b4:	31d3      	adds	r1, #211	@ 0xd3
 800c1b6:	f7fe fc35 	bl	800aa24 <__assert_func>
 800c1ba:	005b      	lsls	r3, r3, #1
 800c1bc:	3101      	adds	r1, #1
 800c1be:	e7ef      	b.n	800c1a0 <__s2b+0x18>
 800c1c0:	9b08      	ldr	r3, [sp, #32]
 800c1c2:	6143      	str	r3, [r0, #20]
 800c1c4:	2301      	movs	r3, #1
 800c1c6:	6103      	str	r3, [r0, #16]
 800c1c8:	2d09      	cmp	r5, #9
 800c1ca:	dd18      	ble.n	800c1fe <__s2b+0x76>
 800c1cc:	0023      	movs	r3, r4
 800c1ce:	3309      	adds	r3, #9
 800c1d0:	001e      	movs	r6, r3
 800c1d2:	9300      	str	r3, [sp, #0]
 800c1d4:	1964      	adds	r4, r4, r5
 800c1d6:	7833      	ldrb	r3, [r6, #0]
 800c1d8:	220a      	movs	r2, #10
 800c1da:	0038      	movs	r0, r7
 800c1dc:	3b30      	subs	r3, #48	@ 0x30
 800c1de:	f7ff ff8f 	bl	800c100 <__multadd>
 800c1e2:	3601      	adds	r6, #1
 800c1e4:	0001      	movs	r1, r0
 800c1e6:	42a6      	cmp	r6, r4
 800c1e8:	d1f5      	bne.n	800c1d6 <__s2b+0x4e>
 800c1ea:	002c      	movs	r4, r5
 800c1ec:	9b00      	ldr	r3, [sp, #0]
 800c1ee:	3c08      	subs	r4, #8
 800c1f0:	191c      	adds	r4, r3, r4
 800c1f2:	002e      	movs	r6, r5
 800c1f4:	9b01      	ldr	r3, [sp, #4]
 800c1f6:	429e      	cmp	r6, r3
 800c1f8:	db04      	blt.n	800c204 <__s2b+0x7c>
 800c1fa:	0008      	movs	r0, r1
 800c1fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c1fe:	2509      	movs	r5, #9
 800c200:	340a      	adds	r4, #10
 800c202:	e7f6      	b.n	800c1f2 <__s2b+0x6a>
 800c204:	1b63      	subs	r3, r4, r5
 800c206:	5d9b      	ldrb	r3, [r3, r6]
 800c208:	220a      	movs	r2, #10
 800c20a:	0038      	movs	r0, r7
 800c20c:	3b30      	subs	r3, #48	@ 0x30
 800c20e:	f7ff ff77 	bl	800c100 <__multadd>
 800c212:	3601      	adds	r6, #1
 800c214:	0001      	movs	r1, r0
 800c216:	e7ed      	b.n	800c1f4 <__s2b+0x6c>
 800c218:	0800e30f 	.word	0x0800e30f
 800c21c:	0800e380 	.word	0x0800e380

0800c220 <__hi0bits>:
 800c220:	2280      	movs	r2, #128	@ 0x80
 800c222:	0003      	movs	r3, r0
 800c224:	0252      	lsls	r2, r2, #9
 800c226:	2000      	movs	r0, #0
 800c228:	4293      	cmp	r3, r2
 800c22a:	d201      	bcs.n	800c230 <__hi0bits+0x10>
 800c22c:	041b      	lsls	r3, r3, #16
 800c22e:	3010      	adds	r0, #16
 800c230:	2280      	movs	r2, #128	@ 0x80
 800c232:	0452      	lsls	r2, r2, #17
 800c234:	4293      	cmp	r3, r2
 800c236:	d201      	bcs.n	800c23c <__hi0bits+0x1c>
 800c238:	3008      	adds	r0, #8
 800c23a:	021b      	lsls	r3, r3, #8
 800c23c:	2280      	movs	r2, #128	@ 0x80
 800c23e:	0552      	lsls	r2, r2, #21
 800c240:	4293      	cmp	r3, r2
 800c242:	d201      	bcs.n	800c248 <__hi0bits+0x28>
 800c244:	3004      	adds	r0, #4
 800c246:	011b      	lsls	r3, r3, #4
 800c248:	2280      	movs	r2, #128	@ 0x80
 800c24a:	05d2      	lsls	r2, r2, #23
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d201      	bcs.n	800c254 <__hi0bits+0x34>
 800c250:	3002      	adds	r0, #2
 800c252:	009b      	lsls	r3, r3, #2
 800c254:	2b00      	cmp	r3, #0
 800c256:	db03      	blt.n	800c260 <__hi0bits+0x40>
 800c258:	3001      	adds	r0, #1
 800c25a:	4213      	tst	r3, r2
 800c25c:	d100      	bne.n	800c260 <__hi0bits+0x40>
 800c25e:	2020      	movs	r0, #32
 800c260:	4770      	bx	lr

0800c262 <__lo0bits>:
 800c262:	6803      	ldr	r3, [r0, #0]
 800c264:	0001      	movs	r1, r0
 800c266:	2207      	movs	r2, #7
 800c268:	0018      	movs	r0, r3
 800c26a:	4010      	ands	r0, r2
 800c26c:	4213      	tst	r3, r2
 800c26e:	d00d      	beq.n	800c28c <__lo0bits+0x2a>
 800c270:	3a06      	subs	r2, #6
 800c272:	2000      	movs	r0, #0
 800c274:	4213      	tst	r3, r2
 800c276:	d105      	bne.n	800c284 <__lo0bits+0x22>
 800c278:	3002      	adds	r0, #2
 800c27a:	4203      	tst	r3, r0
 800c27c:	d003      	beq.n	800c286 <__lo0bits+0x24>
 800c27e:	40d3      	lsrs	r3, r2
 800c280:	0010      	movs	r0, r2
 800c282:	600b      	str	r3, [r1, #0]
 800c284:	4770      	bx	lr
 800c286:	089b      	lsrs	r3, r3, #2
 800c288:	600b      	str	r3, [r1, #0]
 800c28a:	e7fb      	b.n	800c284 <__lo0bits+0x22>
 800c28c:	b29a      	uxth	r2, r3
 800c28e:	2a00      	cmp	r2, #0
 800c290:	d101      	bne.n	800c296 <__lo0bits+0x34>
 800c292:	2010      	movs	r0, #16
 800c294:	0c1b      	lsrs	r3, r3, #16
 800c296:	b2da      	uxtb	r2, r3
 800c298:	2a00      	cmp	r2, #0
 800c29a:	d101      	bne.n	800c2a0 <__lo0bits+0x3e>
 800c29c:	3008      	adds	r0, #8
 800c29e:	0a1b      	lsrs	r3, r3, #8
 800c2a0:	071a      	lsls	r2, r3, #28
 800c2a2:	d101      	bne.n	800c2a8 <__lo0bits+0x46>
 800c2a4:	3004      	adds	r0, #4
 800c2a6:	091b      	lsrs	r3, r3, #4
 800c2a8:	079a      	lsls	r2, r3, #30
 800c2aa:	d101      	bne.n	800c2b0 <__lo0bits+0x4e>
 800c2ac:	3002      	adds	r0, #2
 800c2ae:	089b      	lsrs	r3, r3, #2
 800c2b0:	07da      	lsls	r2, r3, #31
 800c2b2:	d4e9      	bmi.n	800c288 <__lo0bits+0x26>
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	085b      	lsrs	r3, r3, #1
 800c2b8:	d1e6      	bne.n	800c288 <__lo0bits+0x26>
 800c2ba:	2020      	movs	r0, #32
 800c2bc:	e7e2      	b.n	800c284 <__lo0bits+0x22>
	...

0800c2c0 <__i2b>:
 800c2c0:	b510      	push	{r4, lr}
 800c2c2:	000c      	movs	r4, r1
 800c2c4:	2101      	movs	r1, #1
 800c2c6:	f7ff feb3 	bl	800c030 <_Balloc>
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	d107      	bne.n	800c2de <__i2b+0x1e>
 800c2ce:	2146      	movs	r1, #70	@ 0x46
 800c2d0:	4c05      	ldr	r4, [pc, #20]	@ (800c2e8 <__i2b+0x28>)
 800c2d2:	0002      	movs	r2, r0
 800c2d4:	4b05      	ldr	r3, [pc, #20]	@ (800c2ec <__i2b+0x2c>)
 800c2d6:	0020      	movs	r0, r4
 800c2d8:	31ff      	adds	r1, #255	@ 0xff
 800c2da:	f7fe fba3 	bl	800aa24 <__assert_func>
 800c2de:	2301      	movs	r3, #1
 800c2e0:	6144      	str	r4, [r0, #20]
 800c2e2:	6103      	str	r3, [r0, #16]
 800c2e4:	bd10      	pop	{r4, pc}
 800c2e6:	46c0      	nop			@ (mov r8, r8)
 800c2e8:	0800e380 	.word	0x0800e380
 800c2ec:	0800e30f 	.word	0x0800e30f

0800c2f0 <__multiply>:
 800c2f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2f2:	0014      	movs	r4, r2
 800c2f4:	690a      	ldr	r2, [r1, #16]
 800c2f6:	6923      	ldr	r3, [r4, #16]
 800c2f8:	000d      	movs	r5, r1
 800c2fa:	b089      	sub	sp, #36	@ 0x24
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	db02      	blt.n	800c306 <__multiply+0x16>
 800c300:	0023      	movs	r3, r4
 800c302:	000c      	movs	r4, r1
 800c304:	001d      	movs	r5, r3
 800c306:	6927      	ldr	r7, [r4, #16]
 800c308:	692e      	ldr	r6, [r5, #16]
 800c30a:	6861      	ldr	r1, [r4, #4]
 800c30c:	19bb      	adds	r3, r7, r6
 800c30e:	9300      	str	r3, [sp, #0]
 800c310:	68a3      	ldr	r3, [r4, #8]
 800c312:	19ba      	adds	r2, r7, r6
 800c314:	4293      	cmp	r3, r2
 800c316:	da00      	bge.n	800c31a <__multiply+0x2a>
 800c318:	3101      	adds	r1, #1
 800c31a:	f7ff fe89 	bl	800c030 <_Balloc>
 800c31e:	4684      	mov	ip, r0
 800c320:	2800      	cmp	r0, #0
 800c322:	d106      	bne.n	800c332 <__multiply+0x42>
 800c324:	21b1      	movs	r1, #177	@ 0xb1
 800c326:	4662      	mov	r2, ip
 800c328:	4b44      	ldr	r3, [pc, #272]	@ (800c43c <__multiply+0x14c>)
 800c32a:	4845      	ldr	r0, [pc, #276]	@ (800c440 <__multiply+0x150>)
 800c32c:	0049      	lsls	r1, r1, #1
 800c32e:	f7fe fb79 	bl	800aa24 <__assert_func>
 800c332:	0002      	movs	r2, r0
 800c334:	19bb      	adds	r3, r7, r6
 800c336:	3214      	adds	r2, #20
 800c338:	009b      	lsls	r3, r3, #2
 800c33a:	18d3      	adds	r3, r2, r3
 800c33c:	9301      	str	r3, [sp, #4]
 800c33e:	2100      	movs	r1, #0
 800c340:	0013      	movs	r3, r2
 800c342:	9801      	ldr	r0, [sp, #4]
 800c344:	4283      	cmp	r3, r0
 800c346:	d328      	bcc.n	800c39a <__multiply+0xaa>
 800c348:	0023      	movs	r3, r4
 800c34a:	00bf      	lsls	r7, r7, #2
 800c34c:	3314      	adds	r3, #20
 800c34e:	9304      	str	r3, [sp, #16]
 800c350:	3514      	adds	r5, #20
 800c352:	19db      	adds	r3, r3, r7
 800c354:	00b6      	lsls	r6, r6, #2
 800c356:	9302      	str	r3, [sp, #8]
 800c358:	19ab      	adds	r3, r5, r6
 800c35a:	9307      	str	r3, [sp, #28]
 800c35c:	2304      	movs	r3, #4
 800c35e:	9305      	str	r3, [sp, #20]
 800c360:	0023      	movs	r3, r4
 800c362:	9902      	ldr	r1, [sp, #8]
 800c364:	3315      	adds	r3, #21
 800c366:	4299      	cmp	r1, r3
 800c368:	d305      	bcc.n	800c376 <__multiply+0x86>
 800c36a:	1b0c      	subs	r4, r1, r4
 800c36c:	3c15      	subs	r4, #21
 800c36e:	08a4      	lsrs	r4, r4, #2
 800c370:	3401      	adds	r4, #1
 800c372:	00a3      	lsls	r3, r4, #2
 800c374:	9305      	str	r3, [sp, #20]
 800c376:	9b07      	ldr	r3, [sp, #28]
 800c378:	429d      	cmp	r5, r3
 800c37a:	d310      	bcc.n	800c39e <__multiply+0xae>
 800c37c:	9b00      	ldr	r3, [sp, #0]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	dd05      	ble.n	800c38e <__multiply+0x9e>
 800c382:	9b01      	ldr	r3, [sp, #4]
 800c384:	3b04      	subs	r3, #4
 800c386:	9301      	str	r3, [sp, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d052      	beq.n	800c434 <__multiply+0x144>
 800c38e:	4663      	mov	r3, ip
 800c390:	4660      	mov	r0, ip
 800c392:	9a00      	ldr	r2, [sp, #0]
 800c394:	611a      	str	r2, [r3, #16]
 800c396:	b009      	add	sp, #36	@ 0x24
 800c398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c39a:	c302      	stmia	r3!, {r1}
 800c39c:	e7d1      	b.n	800c342 <__multiply+0x52>
 800c39e:	682c      	ldr	r4, [r5, #0]
 800c3a0:	b2a4      	uxth	r4, r4
 800c3a2:	2c00      	cmp	r4, #0
 800c3a4:	d01f      	beq.n	800c3e6 <__multiply+0xf6>
 800c3a6:	2300      	movs	r3, #0
 800c3a8:	0017      	movs	r7, r2
 800c3aa:	9e04      	ldr	r6, [sp, #16]
 800c3ac:	9303      	str	r3, [sp, #12]
 800c3ae:	ce08      	ldmia	r6!, {r3}
 800c3b0:	6839      	ldr	r1, [r7, #0]
 800c3b2:	9306      	str	r3, [sp, #24]
 800c3b4:	466b      	mov	r3, sp
 800c3b6:	8b1b      	ldrh	r3, [r3, #24]
 800c3b8:	b288      	uxth	r0, r1
 800c3ba:	4363      	muls	r3, r4
 800c3bc:	181b      	adds	r3, r3, r0
 800c3be:	9803      	ldr	r0, [sp, #12]
 800c3c0:	0c09      	lsrs	r1, r1, #16
 800c3c2:	181b      	adds	r3, r3, r0
 800c3c4:	9806      	ldr	r0, [sp, #24]
 800c3c6:	0c00      	lsrs	r0, r0, #16
 800c3c8:	4360      	muls	r0, r4
 800c3ca:	1840      	adds	r0, r0, r1
 800c3cc:	0c19      	lsrs	r1, r3, #16
 800c3ce:	1841      	adds	r1, r0, r1
 800c3d0:	0c08      	lsrs	r0, r1, #16
 800c3d2:	b29b      	uxth	r3, r3
 800c3d4:	0409      	lsls	r1, r1, #16
 800c3d6:	4319      	orrs	r1, r3
 800c3d8:	9b02      	ldr	r3, [sp, #8]
 800c3da:	9003      	str	r0, [sp, #12]
 800c3dc:	c702      	stmia	r7!, {r1}
 800c3de:	42b3      	cmp	r3, r6
 800c3e0:	d8e5      	bhi.n	800c3ae <__multiply+0xbe>
 800c3e2:	9b05      	ldr	r3, [sp, #20]
 800c3e4:	50d0      	str	r0, [r2, r3]
 800c3e6:	682c      	ldr	r4, [r5, #0]
 800c3e8:	0c24      	lsrs	r4, r4, #16
 800c3ea:	d020      	beq.n	800c42e <__multiply+0x13e>
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	0010      	movs	r0, r2
 800c3f0:	6813      	ldr	r3, [r2, #0]
 800c3f2:	9e04      	ldr	r6, [sp, #16]
 800c3f4:	9103      	str	r1, [sp, #12]
 800c3f6:	6831      	ldr	r1, [r6, #0]
 800c3f8:	6807      	ldr	r7, [r0, #0]
 800c3fa:	b289      	uxth	r1, r1
 800c3fc:	4361      	muls	r1, r4
 800c3fe:	0c3f      	lsrs	r7, r7, #16
 800c400:	19c9      	adds	r1, r1, r7
 800c402:	9f03      	ldr	r7, [sp, #12]
 800c404:	b29b      	uxth	r3, r3
 800c406:	19c9      	adds	r1, r1, r7
 800c408:	040f      	lsls	r7, r1, #16
 800c40a:	431f      	orrs	r7, r3
 800c40c:	6007      	str	r7, [r0, #0]
 800c40e:	ce80      	ldmia	r6!, {r7}
 800c410:	6843      	ldr	r3, [r0, #4]
 800c412:	0c3f      	lsrs	r7, r7, #16
 800c414:	4367      	muls	r7, r4
 800c416:	b29b      	uxth	r3, r3
 800c418:	0c09      	lsrs	r1, r1, #16
 800c41a:	18fb      	adds	r3, r7, r3
 800c41c:	185b      	adds	r3, r3, r1
 800c41e:	0c19      	lsrs	r1, r3, #16
 800c420:	9103      	str	r1, [sp, #12]
 800c422:	9902      	ldr	r1, [sp, #8]
 800c424:	3004      	adds	r0, #4
 800c426:	42b1      	cmp	r1, r6
 800c428:	d8e5      	bhi.n	800c3f6 <__multiply+0x106>
 800c42a:	9905      	ldr	r1, [sp, #20]
 800c42c:	5053      	str	r3, [r2, r1]
 800c42e:	3504      	adds	r5, #4
 800c430:	3204      	adds	r2, #4
 800c432:	e7a0      	b.n	800c376 <__multiply+0x86>
 800c434:	9b00      	ldr	r3, [sp, #0]
 800c436:	3b01      	subs	r3, #1
 800c438:	9300      	str	r3, [sp, #0]
 800c43a:	e79f      	b.n	800c37c <__multiply+0x8c>
 800c43c:	0800e30f 	.word	0x0800e30f
 800c440:	0800e380 	.word	0x0800e380

0800c444 <__pow5mult>:
 800c444:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c446:	2303      	movs	r3, #3
 800c448:	0015      	movs	r5, r2
 800c44a:	0007      	movs	r7, r0
 800c44c:	000e      	movs	r6, r1
 800c44e:	401a      	ands	r2, r3
 800c450:	421d      	tst	r5, r3
 800c452:	d008      	beq.n	800c466 <__pow5mult+0x22>
 800c454:	4925      	ldr	r1, [pc, #148]	@ (800c4ec <__pow5mult+0xa8>)
 800c456:	3a01      	subs	r2, #1
 800c458:	0092      	lsls	r2, r2, #2
 800c45a:	5852      	ldr	r2, [r2, r1]
 800c45c:	2300      	movs	r3, #0
 800c45e:	0031      	movs	r1, r6
 800c460:	f7ff fe4e 	bl	800c100 <__multadd>
 800c464:	0006      	movs	r6, r0
 800c466:	10ad      	asrs	r5, r5, #2
 800c468:	d03d      	beq.n	800c4e6 <__pow5mult+0xa2>
 800c46a:	69fc      	ldr	r4, [r7, #28]
 800c46c:	2c00      	cmp	r4, #0
 800c46e:	d10f      	bne.n	800c490 <__pow5mult+0x4c>
 800c470:	2010      	movs	r0, #16
 800c472:	f7ff fd0f 	bl	800be94 <malloc>
 800c476:	1e02      	subs	r2, r0, #0
 800c478:	61f8      	str	r0, [r7, #28]
 800c47a:	d105      	bne.n	800c488 <__pow5mult+0x44>
 800c47c:	21b4      	movs	r1, #180	@ 0xb4
 800c47e:	4b1c      	ldr	r3, [pc, #112]	@ (800c4f0 <__pow5mult+0xac>)
 800c480:	481c      	ldr	r0, [pc, #112]	@ (800c4f4 <__pow5mult+0xb0>)
 800c482:	31ff      	adds	r1, #255	@ 0xff
 800c484:	f7fe face 	bl	800aa24 <__assert_func>
 800c488:	6044      	str	r4, [r0, #4]
 800c48a:	6084      	str	r4, [r0, #8]
 800c48c:	6004      	str	r4, [r0, #0]
 800c48e:	60c4      	str	r4, [r0, #12]
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	689c      	ldr	r4, [r3, #8]
 800c494:	9301      	str	r3, [sp, #4]
 800c496:	2c00      	cmp	r4, #0
 800c498:	d108      	bne.n	800c4ac <__pow5mult+0x68>
 800c49a:	0038      	movs	r0, r7
 800c49c:	4916      	ldr	r1, [pc, #88]	@ (800c4f8 <__pow5mult+0xb4>)
 800c49e:	f7ff ff0f 	bl	800c2c0 <__i2b>
 800c4a2:	9b01      	ldr	r3, [sp, #4]
 800c4a4:	0004      	movs	r4, r0
 800c4a6:	6098      	str	r0, [r3, #8]
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	6003      	str	r3, [r0, #0]
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	421d      	tst	r5, r3
 800c4b0:	d00a      	beq.n	800c4c8 <__pow5mult+0x84>
 800c4b2:	0031      	movs	r1, r6
 800c4b4:	0022      	movs	r2, r4
 800c4b6:	0038      	movs	r0, r7
 800c4b8:	f7ff ff1a 	bl	800c2f0 <__multiply>
 800c4bc:	0031      	movs	r1, r6
 800c4be:	9001      	str	r0, [sp, #4]
 800c4c0:	0038      	movs	r0, r7
 800c4c2:	f7ff fdf9 	bl	800c0b8 <_Bfree>
 800c4c6:	9e01      	ldr	r6, [sp, #4]
 800c4c8:	106d      	asrs	r5, r5, #1
 800c4ca:	d00c      	beq.n	800c4e6 <__pow5mult+0xa2>
 800c4cc:	6820      	ldr	r0, [r4, #0]
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	d107      	bne.n	800c4e2 <__pow5mult+0x9e>
 800c4d2:	0022      	movs	r2, r4
 800c4d4:	0021      	movs	r1, r4
 800c4d6:	0038      	movs	r0, r7
 800c4d8:	f7ff ff0a 	bl	800c2f0 <__multiply>
 800c4dc:	2300      	movs	r3, #0
 800c4de:	6020      	str	r0, [r4, #0]
 800c4e0:	6003      	str	r3, [r0, #0]
 800c4e2:	0004      	movs	r4, r0
 800c4e4:	e7e2      	b.n	800c4ac <__pow5mult+0x68>
 800c4e6:	0030      	movs	r0, r6
 800c4e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4ea:	46c0      	nop			@ (mov r8, r8)
 800c4ec:	0800e458 	.word	0x0800e458
 800c4f0:	0800e1f5 	.word	0x0800e1f5
 800c4f4:	0800e380 	.word	0x0800e380
 800c4f8:	00000271 	.word	0x00000271

0800c4fc <__lshift>:
 800c4fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4fe:	000c      	movs	r4, r1
 800c500:	0016      	movs	r6, r2
 800c502:	6923      	ldr	r3, [r4, #16]
 800c504:	1157      	asrs	r7, r2, #5
 800c506:	b085      	sub	sp, #20
 800c508:	18fb      	adds	r3, r7, r3
 800c50a:	9301      	str	r3, [sp, #4]
 800c50c:	3301      	adds	r3, #1
 800c50e:	9300      	str	r3, [sp, #0]
 800c510:	6849      	ldr	r1, [r1, #4]
 800c512:	68a3      	ldr	r3, [r4, #8]
 800c514:	9002      	str	r0, [sp, #8]
 800c516:	9a00      	ldr	r2, [sp, #0]
 800c518:	4293      	cmp	r3, r2
 800c51a:	db10      	blt.n	800c53e <__lshift+0x42>
 800c51c:	9802      	ldr	r0, [sp, #8]
 800c51e:	f7ff fd87 	bl	800c030 <_Balloc>
 800c522:	2300      	movs	r3, #0
 800c524:	0001      	movs	r1, r0
 800c526:	0005      	movs	r5, r0
 800c528:	001a      	movs	r2, r3
 800c52a:	3114      	adds	r1, #20
 800c52c:	4298      	cmp	r0, r3
 800c52e:	d10c      	bne.n	800c54a <__lshift+0x4e>
 800c530:	21ef      	movs	r1, #239	@ 0xef
 800c532:	002a      	movs	r2, r5
 800c534:	4b25      	ldr	r3, [pc, #148]	@ (800c5cc <__lshift+0xd0>)
 800c536:	4826      	ldr	r0, [pc, #152]	@ (800c5d0 <__lshift+0xd4>)
 800c538:	0049      	lsls	r1, r1, #1
 800c53a:	f7fe fa73 	bl	800aa24 <__assert_func>
 800c53e:	3101      	adds	r1, #1
 800c540:	005b      	lsls	r3, r3, #1
 800c542:	e7e8      	b.n	800c516 <__lshift+0x1a>
 800c544:	0098      	lsls	r0, r3, #2
 800c546:	500a      	str	r2, [r1, r0]
 800c548:	3301      	adds	r3, #1
 800c54a:	42bb      	cmp	r3, r7
 800c54c:	dbfa      	blt.n	800c544 <__lshift+0x48>
 800c54e:	43fb      	mvns	r3, r7
 800c550:	17db      	asrs	r3, r3, #31
 800c552:	401f      	ands	r7, r3
 800c554:	00bf      	lsls	r7, r7, #2
 800c556:	0023      	movs	r3, r4
 800c558:	201f      	movs	r0, #31
 800c55a:	19c9      	adds	r1, r1, r7
 800c55c:	0037      	movs	r7, r6
 800c55e:	6922      	ldr	r2, [r4, #16]
 800c560:	3314      	adds	r3, #20
 800c562:	0092      	lsls	r2, r2, #2
 800c564:	189a      	adds	r2, r3, r2
 800c566:	4007      	ands	r7, r0
 800c568:	4206      	tst	r6, r0
 800c56a:	d029      	beq.n	800c5c0 <__lshift+0xc4>
 800c56c:	3001      	adds	r0, #1
 800c56e:	1bc0      	subs	r0, r0, r7
 800c570:	9003      	str	r0, [sp, #12]
 800c572:	468c      	mov	ip, r1
 800c574:	2000      	movs	r0, #0
 800c576:	681e      	ldr	r6, [r3, #0]
 800c578:	40be      	lsls	r6, r7
 800c57a:	4306      	orrs	r6, r0
 800c57c:	4660      	mov	r0, ip
 800c57e:	c040      	stmia	r0!, {r6}
 800c580:	4684      	mov	ip, r0
 800c582:	9e03      	ldr	r6, [sp, #12]
 800c584:	cb01      	ldmia	r3!, {r0}
 800c586:	40f0      	lsrs	r0, r6
 800c588:	429a      	cmp	r2, r3
 800c58a:	d8f4      	bhi.n	800c576 <__lshift+0x7a>
 800c58c:	0026      	movs	r6, r4
 800c58e:	3615      	adds	r6, #21
 800c590:	2304      	movs	r3, #4
 800c592:	42b2      	cmp	r2, r6
 800c594:	d304      	bcc.n	800c5a0 <__lshift+0xa4>
 800c596:	1b13      	subs	r3, r2, r4
 800c598:	3b15      	subs	r3, #21
 800c59a:	089b      	lsrs	r3, r3, #2
 800c59c:	3301      	adds	r3, #1
 800c59e:	009b      	lsls	r3, r3, #2
 800c5a0:	50c8      	str	r0, [r1, r3]
 800c5a2:	2800      	cmp	r0, #0
 800c5a4:	d002      	beq.n	800c5ac <__lshift+0xb0>
 800c5a6:	9b01      	ldr	r3, [sp, #4]
 800c5a8:	3302      	adds	r3, #2
 800c5aa:	9300      	str	r3, [sp, #0]
 800c5ac:	9b00      	ldr	r3, [sp, #0]
 800c5ae:	9802      	ldr	r0, [sp, #8]
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	0021      	movs	r1, r4
 800c5b4:	612b      	str	r3, [r5, #16]
 800c5b6:	f7ff fd7f 	bl	800c0b8 <_Bfree>
 800c5ba:	0028      	movs	r0, r5
 800c5bc:	b005      	add	sp, #20
 800c5be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5c0:	cb01      	ldmia	r3!, {r0}
 800c5c2:	c101      	stmia	r1!, {r0}
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d8fb      	bhi.n	800c5c0 <__lshift+0xc4>
 800c5c8:	e7f0      	b.n	800c5ac <__lshift+0xb0>
 800c5ca:	46c0      	nop			@ (mov r8, r8)
 800c5cc:	0800e30f 	.word	0x0800e30f
 800c5d0:	0800e380 	.word	0x0800e380

0800c5d4 <__mcmp>:
 800c5d4:	b530      	push	{r4, r5, lr}
 800c5d6:	690b      	ldr	r3, [r1, #16]
 800c5d8:	6904      	ldr	r4, [r0, #16]
 800c5da:	0002      	movs	r2, r0
 800c5dc:	1ae0      	subs	r0, r4, r3
 800c5de:	429c      	cmp	r4, r3
 800c5e0:	d10f      	bne.n	800c602 <__mcmp+0x2e>
 800c5e2:	3214      	adds	r2, #20
 800c5e4:	009b      	lsls	r3, r3, #2
 800c5e6:	3114      	adds	r1, #20
 800c5e8:	0014      	movs	r4, r2
 800c5ea:	18c9      	adds	r1, r1, r3
 800c5ec:	18d2      	adds	r2, r2, r3
 800c5ee:	3a04      	subs	r2, #4
 800c5f0:	3904      	subs	r1, #4
 800c5f2:	6815      	ldr	r5, [r2, #0]
 800c5f4:	680b      	ldr	r3, [r1, #0]
 800c5f6:	429d      	cmp	r5, r3
 800c5f8:	d004      	beq.n	800c604 <__mcmp+0x30>
 800c5fa:	2001      	movs	r0, #1
 800c5fc:	429d      	cmp	r5, r3
 800c5fe:	d200      	bcs.n	800c602 <__mcmp+0x2e>
 800c600:	3802      	subs	r0, #2
 800c602:	bd30      	pop	{r4, r5, pc}
 800c604:	4294      	cmp	r4, r2
 800c606:	d3f2      	bcc.n	800c5ee <__mcmp+0x1a>
 800c608:	e7fb      	b.n	800c602 <__mcmp+0x2e>
	...

0800c60c <__mdiff>:
 800c60c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c60e:	000c      	movs	r4, r1
 800c610:	b087      	sub	sp, #28
 800c612:	9000      	str	r0, [sp, #0]
 800c614:	0011      	movs	r1, r2
 800c616:	0020      	movs	r0, r4
 800c618:	0017      	movs	r7, r2
 800c61a:	f7ff ffdb 	bl	800c5d4 <__mcmp>
 800c61e:	1e05      	subs	r5, r0, #0
 800c620:	d110      	bne.n	800c644 <__mdiff+0x38>
 800c622:	0001      	movs	r1, r0
 800c624:	9800      	ldr	r0, [sp, #0]
 800c626:	f7ff fd03 	bl	800c030 <_Balloc>
 800c62a:	1e02      	subs	r2, r0, #0
 800c62c:	d104      	bne.n	800c638 <__mdiff+0x2c>
 800c62e:	4b40      	ldr	r3, [pc, #256]	@ (800c730 <__mdiff+0x124>)
 800c630:	4840      	ldr	r0, [pc, #256]	@ (800c734 <__mdiff+0x128>)
 800c632:	4941      	ldr	r1, [pc, #260]	@ (800c738 <__mdiff+0x12c>)
 800c634:	f7fe f9f6 	bl	800aa24 <__assert_func>
 800c638:	2301      	movs	r3, #1
 800c63a:	6145      	str	r5, [r0, #20]
 800c63c:	6103      	str	r3, [r0, #16]
 800c63e:	0010      	movs	r0, r2
 800c640:	b007      	add	sp, #28
 800c642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c644:	2600      	movs	r6, #0
 800c646:	42b0      	cmp	r0, r6
 800c648:	da03      	bge.n	800c652 <__mdiff+0x46>
 800c64a:	0023      	movs	r3, r4
 800c64c:	003c      	movs	r4, r7
 800c64e:	001f      	movs	r7, r3
 800c650:	3601      	adds	r6, #1
 800c652:	6861      	ldr	r1, [r4, #4]
 800c654:	9800      	ldr	r0, [sp, #0]
 800c656:	f7ff fceb 	bl	800c030 <_Balloc>
 800c65a:	1e02      	subs	r2, r0, #0
 800c65c:	d103      	bne.n	800c666 <__mdiff+0x5a>
 800c65e:	4b34      	ldr	r3, [pc, #208]	@ (800c730 <__mdiff+0x124>)
 800c660:	4834      	ldr	r0, [pc, #208]	@ (800c734 <__mdiff+0x128>)
 800c662:	4936      	ldr	r1, [pc, #216]	@ (800c73c <__mdiff+0x130>)
 800c664:	e7e6      	b.n	800c634 <__mdiff+0x28>
 800c666:	6923      	ldr	r3, [r4, #16]
 800c668:	3414      	adds	r4, #20
 800c66a:	9300      	str	r3, [sp, #0]
 800c66c:	009b      	lsls	r3, r3, #2
 800c66e:	18e3      	adds	r3, r4, r3
 800c670:	0021      	movs	r1, r4
 800c672:	9401      	str	r4, [sp, #4]
 800c674:	003c      	movs	r4, r7
 800c676:	9302      	str	r3, [sp, #8]
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	3414      	adds	r4, #20
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	18e3      	adds	r3, r4, r3
 800c680:	9303      	str	r3, [sp, #12]
 800c682:	0003      	movs	r3, r0
 800c684:	60c6      	str	r6, [r0, #12]
 800c686:	468c      	mov	ip, r1
 800c688:	2000      	movs	r0, #0
 800c68a:	3314      	adds	r3, #20
 800c68c:	9304      	str	r3, [sp, #16]
 800c68e:	9305      	str	r3, [sp, #20]
 800c690:	4663      	mov	r3, ip
 800c692:	cb20      	ldmia	r3!, {r5}
 800c694:	b2a9      	uxth	r1, r5
 800c696:	000e      	movs	r6, r1
 800c698:	469c      	mov	ip, r3
 800c69a:	cc08      	ldmia	r4!, {r3}
 800c69c:	0c2d      	lsrs	r5, r5, #16
 800c69e:	b299      	uxth	r1, r3
 800c6a0:	1a71      	subs	r1, r6, r1
 800c6a2:	1809      	adds	r1, r1, r0
 800c6a4:	0c1b      	lsrs	r3, r3, #16
 800c6a6:	1408      	asrs	r0, r1, #16
 800c6a8:	1aeb      	subs	r3, r5, r3
 800c6aa:	181b      	adds	r3, r3, r0
 800c6ac:	1418      	asrs	r0, r3, #16
 800c6ae:	b289      	uxth	r1, r1
 800c6b0:	041b      	lsls	r3, r3, #16
 800c6b2:	4319      	orrs	r1, r3
 800c6b4:	9b05      	ldr	r3, [sp, #20]
 800c6b6:	c302      	stmia	r3!, {r1}
 800c6b8:	9305      	str	r3, [sp, #20]
 800c6ba:	9b03      	ldr	r3, [sp, #12]
 800c6bc:	42a3      	cmp	r3, r4
 800c6be:	d8e7      	bhi.n	800c690 <__mdiff+0x84>
 800c6c0:	0039      	movs	r1, r7
 800c6c2:	9c03      	ldr	r4, [sp, #12]
 800c6c4:	3115      	adds	r1, #21
 800c6c6:	2304      	movs	r3, #4
 800c6c8:	428c      	cmp	r4, r1
 800c6ca:	d304      	bcc.n	800c6d6 <__mdiff+0xca>
 800c6cc:	1be3      	subs	r3, r4, r7
 800c6ce:	3b15      	subs	r3, #21
 800c6d0:	089b      	lsrs	r3, r3, #2
 800c6d2:	3301      	adds	r3, #1
 800c6d4:	009b      	lsls	r3, r3, #2
 800c6d6:	9901      	ldr	r1, [sp, #4]
 800c6d8:	18cd      	adds	r5, r1, r3
 800c6da:	9904      	ldr	r1, [sp, #16]
 800c6dc:	002e      	movs	r6, r5
 800c6de:	18cb      	adds	r3, r1, r3
 800c6e0:	001f      	movs	r7, r3
 800c6e2:	9902      	ldr	r1, [sp, #8]
 800c6e4:	428e      	cmp	r6, r1
 800c6e6:	d311      	bcc.n	800c70c <__mdiff+0x100>
 800c6e8:	9c02      	ldr	r4, [sp, #8]
 800c6ea:	1ee9      	subs	r1, r5, #3
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	428c      	cmp	r4, r1
 800c6f0:	d304      	bcc.n	800c6fc <__mdiff+0xf0>
 800c6f2:	0021      	movs	r1, r4
 800c6f4:	3103      	adds	r1, #3
 800c6f6:	1b49      	subs	r1, r1, r5
 800c6f8:	0889      	lsrs	r1, r1, #2
 800c6fa:	0088      	lsls	r0, r1, #2
 800c6fc:	181b      	adds	r3, r3, r0
 800c6fe:	3b04      	subs	r3, #4
 800c700:	6819      	ldr	r1, [r3, #0]
 800c702:	2900      	cmp	r1, #0
 800c704:	d010      	beq.n	800c728 <__mdiff+0x11c>
 800c706:	9b00      	ldr	r3, [sp, #0]
 800c708:	6113      	str	r3, [r2, #16]
 800c70a:	e798      	b.n	800c63e <__mdiff+0x32>
 800c70c:	4684      	mov	ip, r0
 800c70e:	ce02      	ldmia	r6!, {r1}
 800c710:	b288      	uxth	r0, r1
 800c712:	4460      	add	r0, ip
 800c714:	1400      	asrs	r0, r0, #16
 800c716:	0c0c      	lsrs	r4, r1, #16
 800c718:	1904      	adds	r4, r0, r4
 800c71a:	4461      	add	r1, ip
 800c71c:	1420      	asrs	r0, r4, #16
 800c71e:	b289      	uxth	r1, r1
 800c720:	0424      	lsls	r4, r4, #16
 800c722:	4321      	orrs	r1, r4
 800c724:	c702      	stmia	r7!, {r1}
 800c726:	e7dc      	b.n	800c6e2 <__mdiff+0xd6>
 800c728:	9900      	ldr	r1, [sp, #0]
 800c72a:	3901      	subs	r1, #1
 800c72c:	9100      	str	r1, [sp, #0]
 800c72e:	e7e6      	b.n	800c6fe <__mdiff+0xf2>
 800c730:	0800e30f 	.word	0x0800e30f
 800c734:	0800e380 	.word	0x0800e380
 800c738:	00000237 	.word	0x00000237
 800c73c:	00000245 	.word	0x00000245

0800c740 <__ulp>:
 800c740:	b510      	push	{r4, lr}
 800c742:	2400      	movs	r4, #0
 800c744:	4b0c      	ldr	r3, [pc, #48]	@ (800c778 <__ulp+0x38>)
 800c746:	4a0d      	ldr	r2, [pc, #52]	@ (800c77c <__ulp+0x3c>)
 800c748:	400b      	ands	r3, r1
 800c74a:	189b      	adds	r3, r3, r2
 800c74c:	42a3      	cmp	r3, r4
 800c74e:	dc06      	bgt.n	800c75e <__ulp+0x1e>
 800c750:	425b      	negs	r3, r3
 800c752:	151a      	asrs	r2, r3, #20
 800c754:	2a13      	cmp	r2, #19
 800c756:	dc05      	bgt.n	800c764 <__ulp+0x24>
 800c758:	2380      	movs	r3, #128	@ 0x80
 800c75a:	031b      	lsls	r3, r3, #12
 800c75c:	4113      	asrs	r3, r2
 800c75e:	0019      	movs	r1, r3
 800c760:	0020      	movs	r0, r4
 800c762:	bd10      	pop	{r4, pc}
 800c764:	3a14      	subs	r2, #20
 800c766:	2401      	movs	r4, #1
 800c768:	2a1e      	cmp	r2, #30
 800c76a:	dc02      	bgt.n	800c772 <__ulp+0x32>
 800c76c:	2480      	movs	r4, #128	@ 0x80
 800c76e:	0624      	lsls	r4, r4, #24
 800c770:	40d4      	lsrs	r4, r2
 800c772:	2300      	movs	r3, #0
 800c774:	e7f3      	b.n	800c75e <__ulp+0x1e>
 800c776:	46c0      	nop			@ (mov r8, r8)
 800c778:	7ff00000 	.word	0x7ff00000
 800c77c:	fcc00000 	.word	0xfcc00000

0800c780 <__b2d>:
 800c780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c782:	0006      	movs	r6, r0
 800c784:	6903      	ldr	r3, [r0, #16]
 800c786:	3614      	adds	r6, #20
 800c788:	009b      	lsls	r3, r3, #2
 800c78a:	18f3      	adds	r3, r6, r3
 800c78c:	1f1d      	subs	r5, r3, #4
 800c78e:	682c      	ldr	r4, [r5, #0]
 800c790:	000f      	movs	r7, r1
 800c792:	0020      	movs	r0, r4
 800c794:	9301      	str	r3, [sp, #4]
 800c796:	f7ff fd43 	bl	800c220 <__hi0bits>
 800c79a:	2220      	movs	r2, #32
 800c79c:	1a12      	subs	r2, r2, r0
 800c79e:	603a      	str	r2, [r7, #0]
 800c7a0:	0003      	movs	r3, r0
 800c7a2:	4a1c      	ldr	r2, [pc, #112]	@ (800c814 <__b2d+0x94>)
 800c7a4:	280a      	cmp	r0, #10
 800c7a6:	dc15      	bgt.n	800c7d4 <__b2d+0x54>
 800c7a8:	210b      	movs	r1, #11
 800c7aa:	0027      	movs	r7, r4
 800c7ac:	1a09      	subs	r1, r1, r0
 800c7ae:	40cf      	lsrs	r7, r1
 800c7b0:	433a      	orrs	r2, r7
 800c7b2:	468c      	mov	ip, r1
 800c7b4:	0011      	movs	r1, r2
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	42ae      	cmp	r6, r5
 800c7ba:	d202      	bcs.n	800c7c2 <__b2d+0x42>
 800c7bc:	9a01      	ldr	r2, [sp, #4]
 800c7be:	3a08      	subs	r2, #8
 800c7c0:	6812      	ldr	r2, [r2, #0]
 800c7c2:	3315      	adds	r3, #21
 800c7c4:	409c      	lsls	r4, r3
 800c7c6:	4663      	mov	r3, ip
 800c7c8:	0027      	movs	r7, r4
 800c7ca:	40da      	lsrs	r2, r3
 800c7cc:	4317      	orrs	r7, r2
 800c7ce:	0038      	movs	r0, r7
 800c7d0:	b003      	add	sp, #12
 800c7d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7d4:	2700      	movs	r7, #0
 800c7d6:	42ae      	cmp	r6, r5
 800c7d8:	d202      	bcs.n	800c7e0 <__b2d+0x60>
 800c7da:	9d01      	ldr	r5, [sp, #4]
 800c7dc:	3d08      	subs	r5, #8
 800c7de:	682f      	ldr	r7, [r5, #0]
 800c7e0:	210b      	movs	r1, #11
 800c7e2:	4249      	negs	r1, r1
 800c7e4:	468c      	mov	ip, r1
 800c7e6:	449c      	add	ip, r3
 800c7e8:	2b0b      	cmp	r3, #11
 800c7ea:	d010      	beq.n	800c80e <__b2d+0x8e>
 800c7ec:	4661      	mov	r1, ip
 800c7ee:	2320      	movs	r3, #32
 800c7f0:	408c      	lsls	r4, r1
 800c7f2:	1a5b      	subs	r3, r3, r1
 800c7f4:	0039      	movs	r1, r7
 800c7f6:	40d9      	lsrs	r1, r3
 800c7f8:	430c      	orrs	r4, r1
 800c7fa:	4322      	orrs	r2, r4
 800c7fc:	0011      	movs	r1, r2
 800c7fe:	2200      	movs	r2, #0
 800c800:	42b5      	cmp	r5, r6
 800c802:	d901      	bls.n	800c808 <__b2d+0x88>
 800c804:	3d04      	subs	r5, #4
 800c806:	682a      	ldr	r2, [r5, #0]
 800c808:	4664      	mov	r4, ip
 800c80a:	40a7      	lsls	r7, r4
 800c80c:	e7dd      	b.n	800c7ca <__b2d+0x4a>
 800c80e:	4322      	orrs	r2, r4
 800c810:	0011      	movs	r1, r2
 800c812:	e7dc      	b.n	800c7ce <__b2d+0x4e>
 800c814:	3ff00000 	.word	0x3ff00000

0800c818 <__d2b>:
 800c818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c81a:	2101      	movs	r1, #1
 800c81c:	0016      	movs	r6, r2
 800c81e:	001f      	movs	r7, r3
 800c820:	f7ff fc06 	bl	800c030 <_Balloc>
 800c824:	1e04      	subs	r4, r0, #0
 800c826:	d105      	bne.n	800c834 <__d2b+0x1c>
 800c828:	0022      	movs	r2, r4
 800c82a:	4b25      	ldr	r3, [pc, #148]	@ (800c8c0 <__d2b+0xa8>)
 800c82c:	4825      	ldr	r0, [pc, #148]	@ (800c8c4 <__d2b+0xac>)
 800c82e:	4926      	ldr	r1, [pc, #152]	@ (800c8c8 <__d2b+0xb0>)
 800c830:	f7fe f8f8 	bl	800aa24 <__assert_func>
 800c834:	033b      	lsls	r3, r7, #12
 800c836:	007d      	lsls	r5, r7, #1
 800c838:	0b1b      	lsrs	r3, r3, #12
 800c83a:	0d6d      	lsrs	r5, r5, #21
 800c83c:	d002      	beq.n	800c844 <__d2b+0x2c>
 800c83e:	2280      	movs	r2, #128	@ 0x80
 800c840:	0352      	lsls	r2, r2, #13
 800c842:	4313      	orrs	r3, r2
 800c844:	9301      	str	r3, [sp, #4]
 800c846:	2e00      	cmp	r6, #0
 800c848:	d025      	beq.n	800c896 <__d2b+0x7e>
 800c84a:	4668      	mov	r0, sp
 800c84c:	9600      	str	r6, [sp, #0]
 800c84e:	f7ff fd08 	bl	800c262 <__lo0bits>
 800c852:	9b01      	ldr	r3, [sp, #4]
 800c854:	9900      	ldr	r1, [sp, #0]
 800c856:	2800      	cmp	r0, #0
 800c858:	d01b      	beq.n	800c892 <__d2b+0x7a>
 800c85a:	2220      	movs	r2, #32
 800c85c:	001e      	movs	r6, r3
 800c85e:	1a12      	subs	r2, r2, r0
 800c860:	4096      	lsls	r6, r2
 800c862:	0032      	movs	r2, r6
 800c864:	40c3      	lsrs	r3, r0
 800c866:	430a      	orrs	r2, r1
 800c868:	6162      	str	r2, [r4, #20]
 800c86a:	9301      	str	r3, [sp, #4]
 800c86c:	9e01      	ldr	r6, [sp, #4]
 800c86e:	61a6      	str	r6, [r4, #24]
 800c870:	1e73      	subs	r3, r6, #1
 800c872:	419e      	sbcs	r6, r3
 800c874:	3601      	adds	r6, #1
 800c876:	6126      	str	r6, [r4, #16]
 800c878:	2d00      	cmp	r5, #0
 800c87a:	d014      	beq.n	800c8a6 <__d2b+0x8e>
 800c87c:	2635      	movs	r6, #53	@ 0x35
 800c87e:	4b13      	ldr	r3, [pc, #76]	@ (800c8cc <__d2b+0xb4>)
 800c880:	18ed      	adds	r5, r5, r3
 800c882:	9b08      	ldr	r3, [sp, #32]
 800c884:	182d      	adds	r5, r5, r0
 800c886:	601d      	str	r5, [r3, #0]
 800c888:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c88a:	1a36      	subs	r6, r6, r0
 800c88c:	601e      	str	r6, [r3, #0]
 800c88e:	0020      	movs	r0, r4
 800c890:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c892:	6161      	str	r1, [r4, #20]
 800c894:	e7ea      	b.n	800c86c <__d2b+0x54>
 800c896:	a801      	add	r0, sp, #4
 800c898:	f7ff fce3 	bl	800c262 <__lo0bits>
 800c89c:	9b01      	ldr	r3, [sp, #4]
 800c89e:	2601      	movs	r6, #1
 800c8a0:	6163      	str	r3, [r4, #20]
 800c8a2:	3020      	adds	r0, #32
 800c8a4:	e7e7      	b.n	800c876 <__d2b+0x5e>
 800c8a6:	4b0a      	ldr	r3, [pc, #40]	@ (800c8d0 <__d2b+0xb8>)
 800c8a8:	18c0      	adds	r0, r0, r3
 800c8aa:	9b08      	ldr	r3, [sp, #32]
 800c8ac:	6018      	str	r0, [r3, #0]
 800c8ae:	4b09      	ldr	r3, [pc, #36]	@ (800c8d4 <__d2b+0xbc>)
 800c8b0:	18f3      	adds	r3, r6, r3
 800c8b2:	009b      	lsls	r3, r3, #2
 800c8b4:	18e3      	adds	r3, r4, r3
 800c8b6:	6958      	ldr	r0, [r3, #20]
 800c8b8:	f7ff fcb2 	bl	800c220 <__hi0bits>
 800c8bc:	0176      	lsls	r6, r6, #5
 800c8be:	e7e3      	b.n	800c888 <__d2b+0x70>
 800c8c0:	0800e30f 	.word	0x0800e30f
 800c8c4:	0800e380 	.word	0x0800e380
 800c8c8:	0000030f 	.word	0x0000030f
 800c8cc:	fffffbcd 	.word	0xfffffbcd
 800c8d0:	fffffbce 	.word	0xfffffbce
 800c8d4:	3fffffff 	.word	0x3fffffff

0800c8d8 <__ratio>:
 800c8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8da:	b087      	sub	sp, #28
 800c8dc:	000f      	movs	r7, r1
 800c8de:	a904      	add	r1, sp, #16
 800c8e0:	0006      	movs	r6, r0
 800c8e2:	f7ff ff4d 	bl	800c780 <__b2d>
 800c8e6:	9000      	str	r0, [sp, #0]
 800c8e8:	9101      	str	r1, [sp, #4]
 800c8ea:	9b00      	ldr	r3, [sp, #0]
 800c8ec:	9c01      	ldr	r4, [sp, #4]
 800c8ee:	0038      	movs	r0, r7
 800c8f0:	a905      	add	r1, sp, #20
 800c8f2:	9302      	str	r3, [sp, #8]
 800c8f4:	9403      	str	r4, [sp, #12]
 800c8f6:	f7ff ff43 	bl	800c780 <__b2d>
 800c8fa:	000d      	movs	r5, r1
 800c8fc:	0002      	movs	r2, r0
 800c8fe:	000b      	movs	r3, r1
 800c900:	6930      	ldr	r0, [r6, #16]
 800c902:	6939      	ldr	r1, [r7, #16]
 800c904:	9e04      	ldr	r6, [sp, #16]
 800c906:	1a40      	subs	r0, r0, r1
 800c908:	9905      	ldr	r1, [sp, #20]
 800c90a:	0140      	lsls	r0, r0, #5
 800c90c:	1a71      	subs	r1, r6, r1
 800c90e:	1841      	adds	r1, r0, r1
 800c910:	0508      	lsls	r0, r1, #20
 800c912:	2900      	cmp	r1, #0
 800c914:	dd08      	ble.n	800c928 <__ratio+0x50>
 800c916:	9901      	ldr	r1, [sp, #4]
 800c918:	1841      	adds	r1, r0, r1
 800c91a:	9103      	str	r1, [sp, #12]
 800c91c:	9802      	ldr	r0, [sp, #8]
 800c91e:	9903      	ldr	r1, [sp, #12]
 800c920:	f7f4 faec 	bl	8000efc <__aeabi_ddiv>
 800c924:	b007      	add	sp, #28
 800c926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c928:	1a2b      	subs	r3, r5, r0
 800c92a:	e7f7      	b.n	800c91c <__ratio+0x44>

0800c92c <__copybits>:
 800c92c:	b570      	push	{r4, r5, r6, lr}
 800c92e:	0014      	movs	r4, r2
 800c930:	0005      	movs	r5, r0
 800c932:	3901      	subs	r1, #1
 800c934:	6913      	ldr	r3, [r2, #16]
 800c936:	1149      	asrs	r1, r1, #5
 800c938:	3101      	adds	r1, #1
 800c93a:	0089      	lsls	r1, r1, #2
 800c93c:	3414      	adds	r4, #20
 800c93e:	009b      	lsls	r3, r3, #2
 800c940:	1841      	adds	r1, r0, r1
 800c942:	18e3      	adds	r3, r4, r3
 800c944:	42a3      	cmp	r3, r4
 800c946:	d80d      	bhi.n	800c964 <__copybits+0x38>
 800c948:	0014      	movs	r4, r2
 800c94a:	3411      	adds	r4, #17
 800c94c:	2500      	movs	r5, #0
 800c94e:	42a3      	cmp	r3, r4
 800c950:	d303      	bcc.n	800c95a <__copybits+0x2e>
 800c952:	1a9b      	subs	r3, r3, r2
 800c954:	3b11      	subs	r3, #17
 800c956:	089b      	lsrs	r3, r3, #2
 800c958:	009d      	lsls	r5, r3, #2
 800c95a:	2300      	movs	r3, #0
 800c95c:	1940      	adds	r0, r0, r5
 800c95e:	4281      	cmp	r1, r0
 800c960:	d803      	bhi.n	800c96a <__copybits+0x3e>
 800c962:	bd70      	pop	{r4, r5, r6, pc}
 800c964:	cc40      	ldmia	r4!, {r6}
 800c966:	c540      	stmia	r5!, {r6}
 800c968:	e7ec      	b.n	800c944 <__copybits+0x18>
 800c96a:	c008      	stmia	r0!, {r3}
 800c96c:	e7f7      	b.n	800c95e <__copybits+0x32>

0800c96e <__any_on>:
 800c96e:	0002      	movs	r2, r0
 800c970:	6900      	ldr	r0, [r0, #16]
 800c972:	b510      	push	{r4, lr}
 800c974:	3214      	adds	r2, #20
 800c976:	114b      	asrs	r3, r1, #5
 800c978:	4298      	cmp	r0, r3
 800c97a:	db13      	blt.n	800c9a4 <__any_on+0x36>
 800c97c:	dd0c      	ble.n	800c998 <__any_on+0x2a>
 800c97e:	241f      	movs	r4, #31
 800c980:	0008      	movs	r0, r1
 800c982:	4020      	ands	r0, r4
 800c984:	4221      	tst	r1, r4
 800c986:	d007      	beq.n	800c998 <__any_on+0x2a>
 800c988:	0099      	lsls	r1, r3, #2
 800c98a:	588c      	ldr	r4, [r1, r2]
 800c98c:	0021      	movs	r1, r4
 800c98e:	40c1      	lsrs	r1, r0
 800c990:	4081      	lsls	r1, r0
 800c992:	2001      	movs	r0, #1
 800c994:	428c      	cmp	r4, r1
 800c996:	d104      	bne.n	800c9a2 <__any_on+0x34>
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	18d3      	adds	r3, r2, r3
 800c99c:	4293      	cmp	r3, r2
 800c99e:	d803      	bhi.n	800c9a8 <__any_on+0x3a>
 800c9a0:	2000      	movs	r0, #0
 800c9a2:	bd10      	pop	{r4, pc}
 800c9a4:	0003      	movs	r3, r0
 800c9a6:	e7f7      	b.n	800c998 <__any_on+0x2a>
 800c9a8:	3b04      	subs	r3, #4
 800c9aa:	6819      	ldr	r1, [r3, #0]
 800c9ac:	2900      	cmp	r1, #0
 800c9ae:	d0f5      	beq.n	800c99c <__any_on+0x2e>
 800c9b0:	2001      	movs	r0, #1
 800c9b2:	e7f6      	b.n	800c9a2 <__any_on+0x34>

0800c9b4 <_strtol_l.isra.0>:
 800c9b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9b6:	b085      	sub	sp, #20
 800c9b8:	0017      	movs	r7, r2
 800c9ba:	001e      	movs	r6, r3
 800c9bc:	9003      	str	r0, [sp, #12]
 800c9be:	9101      	str	r1, [sp, #4]
 800c9c0:	2b24      	cmp	r3, #36	@ 0x24
 800c9c2:	d823      	bhi.n	800ca0c <_strtol_l.isra.0+0x58>
 800c9c4:	000c      	movs	r4, r1
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	d020      	beq.n	800ca0c <_strtol_l.isra.0+0x58>
 800c9ca:	4b3d      	ldr	r3, [pc, #244]	@ (800cac0 <_strtol_l.isra.0+0x10c>)
 800c9cc:	2208      	movs	r2, #8
 800c9ce:	469c      	mov	ip, r3
 800c9d0:	0023      	movs	r3, r4
 800c9d2:	4661      	mov	r1, ip
 800c9d4:	781d      	ldrb	r5, [r3, #0]
 800c9d6:	3401      	adds	r4, #1
 800c9d8:	5d48      	ldrb	r0, [r1, r5]
 800c9da:	0001      	movs	r1, r0
 800c9dc:	4011      	ands	r1, r2
 800c9de:	4210      	tst	r0, r2
 800c9e0:	d1f6      	bne.n	800c9d0 <_strtol_l.isra.0+0x1c>
 800c9e2:	2d2d      	cmp	r5, #45	@ 0x2d
 800c9e4:	d119      	bne.n	800ca1a <_strtol_l.isra.0+0x66>
 800c9e6:	7825      	ldrb	r5, [r4, #0]
 800c9e8:	1c9c      	adds	r4, r3, #2
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	9300      	str	r3, [sp, #0]
 800c9ee:	2210      	movs	r2, #16
 800c9f0:	0033      	movs	r3, r6
 800c9f2:	4393      	bics	r3, r2
 800c9f4:	d11d      	bne.n	800ca32 <_strtol_l.isra.0+0x7e>
 800c9f6:	2d30      	cmp	r5, #48	@ 0x30
 800c9f8:	d115      	bne.n	800ca26 <_strtol_l.isra.0+0x72>
 800c9fa:	2120      	movs	r1, #32
 800c9fc:	7823      	ldrb	r3, [r4, #0]
 800c9fe:	438b      	bics	r3, r1
 800ca00:	2b58      	cmp	r3, #88	@ 0x58
 800ca02:	d110      	bne.n	800ca26 <_strtol_l.isra.0+0x72>
 800ca04:	7865      	ldrb	r5, [r4, #1]
 800ca06:	3402      	adds	r4, #2
 800ca08:	2610      	movs	r6, #16
 800ca0a:	e012      	b.n	800ca32 <_strtol_l.isra.0+0x7e>
 800ca0c:	f7fd ffbe 	bl	800a98c <__errno>
 800ca10:	2316      	movs	r3, #22
 800ca12:	6003      	str	r3, [r0, #0]
 800ca14:	2000      	movs	r0, #0
 800ca16:	b005      	add	sp, #20
 800ca18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca1a:	9100      	str	r1, [sp, #0]
 800ca1c:	2d2b      	cmp	r5, #43	@ 0x2b
 800ca1e:	d1e6      	bne.n	800c9ee <_strtol_l.isra.0+0x3a>
 800ca20:	7825      	ldrb	r5, [r4, #0]
 800ca22:	1c9c      	adds	r4, r3, #2
 800ca24:	e7e3      	b.n	800c9ee <_strtol_l.isra.0+0x3a>
 800ca26:	2e00      	cmp	r6, #0
 800ca28:	d1ee      	bne.n	800ca08 <_strtol_l.isra.0+0x54>
 800ca2a:	360a      	adds	r6, #10
 800ca2c:	2d30      	cmp	r5, #48	@ 0x30
 800ca2e:	d100      	bne.n	800ca32 <_strtol_l.isra.0+0x7e>
 800ca30:	3e02      	subs	r6, #2
 800ca32:	4a24      	ldr	r2, [pc, #144]	@ (800cac4 <_strtol_l.isra.0+0x110>)
 800ca34:	9b00      	ldr	r3, [sp, #0]
 800ca36:	4694      	mov	ip, r2
 800ca38:	4463      	add	r3, ip
 800ca3a:	0031      	movs	r1, r6
 800ca3c:	0018      	movs	r0, r3
 800ca3e:	9302      	str	r3, [sp, #8]
 800ca40:	f7f3 fc0e 	bl	8000260 <__aeabi_uidivmod>
 800ca44:	2200      	movs	r2, #0
 800ca46:	4684      	mov	ip, r0
 800ca48:	0010      	movs	r0, r2
 800ca4a:	002b      	movs	r3, r5
 800ca4c:	3b30      	subs	r3, #48	@ 0x30
 800ca4e:	2b09      	cmp	r3, #9
 800ca50:	d811      	bhi.n	800ca76 <_strtol_l.isra.0+0xc2>
 800ca52:	001d      	movs	r5, r3
 800ca54:	42ae      	cmp	r6, r5
 800ca56:	dd1d      	ble.n	800ca94 <_strtol_l.isra.0+0xe0>
 800ca58:	1c53      	adds	r3, r2, #1
 800ca5a:	d009      	beq.n	800ca70 <_strtol_l.isra.0+0xbc>
 800ca5c:	2201      	movs	r2, #1
 800ca5e:	4252      	negs	r2, r2
 800ca60:	4584      	cmp	ip, r0
 800ca62:	d305      	bcc.n	800ca70 <_strtol_l.isra.0+0xbc>
 800ca64:	d101      	bne.n	800ca6a <_strtol_l.isra.0+0xb6>
 800ca66:	42a9      	cmp	r1, r5
 800ca68:	db11      	blt.n	800ca8e <_strtol_l.isra.0+0xda>
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	4370      	muls	r0, r6
 800ca6e:	1828      	adds	r0, r5, r0
 800ca70:	7825      	ldrb	r5, [r4, #0]
 800ca72:	3401      	adds	r4, #1
 800ca74:	e7e9      	b.n	800ca4a <_strtol_l.isra.0+0x96>
 800ca76:	002b      	movs	r3, r5
 800ca78:	3b41      	subs	r3, #65	@ 0x41
 800ca7a:	2b19      	cmp	r3, #25
 800ca7c:	d801      	bhi.n	800ca82 <_strtol_l.isra.0+0xce>
 800ca7e:	3d37      	subs	r5, #55	@ 0x37
 800ca80:	e7e8      	b.n	800ca54 <_strtol_l.isra.0+0xa0>
 800ca82:	002b      	movs	r3, r5
 800ca84:	3b61      	subs	r3, #97	@ 0x61
 800ca86:	2b19      	cmp	r3, #25
 800ca88:	d804      	bhi.n	800ca94 <_strtol_l.isra.0+0xe0>
 800ca8a:	3d57      	subs	r5, #87	@ 0x57
 800ca8c:	e7e2      	b.n	800ca54 <_strtol_l.isra.0+0xa0>
 800ca8e:	2201      	movs	r2, #1
 800ca90:	4252      	negs	r2, r2
 800ca92:	e7ed      	b.n	800ca70 <_strtol_l.isra.0+0xbc>
 800ca94:	1c53      	adds	r3, r2, #1
 800ca96:	d108      	bne.n	800caaa <_strtol_l.isra.0+0xf6>
 800ca98:	2322      	movs	r3, #34	@ 0x22
 800ca9a:	9a03      	ldr	r2, [sp, #12]
 800ca9c:	9802      	ldr	r0, [sp, #8]
 800ca9e:	6013      	str	r3, [r2, #0]
 800caa0:	2f00      	cmp	r7, #0
 800caa2:	d0b8      	beq.n	800ca16 <_strtol_l.isra.0+0x62>
 800caa4:	1e63      	subs	r3, r4, #1
 800caa6:	9301      	str	r3, [sp, #4]
 800caa8:	e007      	b.n	800caba <_strtol_l.isra.0+0x106>
 800caaa:	9b00      	ldr	r3, [sp, #0]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d000      	beq.n	800cab2 <_strtol_l.isra.0+0xfe>
 800cab0:	4240      	negs	r0, r0
 800cab2:	2f00      	cmp	r7, #0
 800cab4:	d0af      	beq.n	800ca16 <_strtol_l.isra.0+0x62>
 800cab6:	2a00      	cmp	r2, #0
 800cab8:	d1f4      	bne.n	800caa4 <_strtol_l.isra.0+0xf0>
 800caba:	9b01      	ldr	r3, [sp, #4]
 800cabc:	603b      	str	r3, [r7, #0]
 800cabe:	e7aa      	b.n	800ca16 <_strtol_l.isra.0+0x62>
 800cac0:	0800e559 	.word	0x0800e559
 800cac4:	7fffffff 	.word	0x7fffffff

0800cac8 <_strtol_r>:
 800cac8:	b510      	push	{r4, lr}
 800caca:	f7ff ff73 	bl	800c9b4 <_strtol_l.isra.0>
 800cace:	bd10      	pop	{r4, pc}

0800cad0 <__ascii_wctomb>:
 800cad0:	0003      	movs	r3, r0
 800cad2:	1e08      	subs	r0, r1, #0
 800cad4:	d005      	beq.n	800cae2 <__ascii_wctomb+0x12>
 800cad6:	2aff      	cmp	r2, #255	@ 0xff
 800cad8:	d904      	bls.n	800cae4 <__ascii_wctomb+0x14>
 800cada:	228a      	movs	r2, #138	@ 0x8a
 800cadc:	2001      	movs	r0, #1
 800cade:	601a      	str	r2, [r3, #0]
 800cae0:	4240      	negs	r0, r0
 800cae2:	4770      	bx	lr
 800cae4:	2001      	movs	r0, #1
 800cae6:	700a      	strb	r2, [r1, #0]
 800cae8:	e7fb      	b.n	800cae2 <__ascii_wctomb+0x12>
	...

0800caec <__ssputs_r>:
 800caec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caee:	688e      	ldr	r6, [r1, #8]
 800caf0:	b085      	sub	sp, #20
 800caf2:	001f      	movs	r7, r3
 800caf4:	000c      	movs	r4, r1
 800caf6:	680b      	ldr	r3, [r1, #0]
 800caf8:	9002      	str	r0, [sp, #8]
 800cafa:	9203      	str	r2, [sp, #12]
 800cafc:	42be      	cmp	r6, r7
 800cafe:	d830      	bhi.n	800cb62 <__ssputs_r+0x76>
 800cb00:	210c      	movs	r1, #12
 800cb02:	5e62      	ldrsh	r2, [r4, r1]
 800cb04:	2190      	movs	r1, #144	@ 0x90
 800cb06:	00c9      	lsls	r1, r1, #3
 800cb08:	420a      	tst	r2, r1
 800cb0a:	d028      	beq.n	800cb5e <__ssputs_r+0x72>
 800cb0c:	2003      	movs	r0, #3
 800cb0e:	6921      	ldr	r1, [r4, #16]
 800cb10:	1a5b      	subs	r3, r3, r1
 800cb12:	9301      	str	r3, [sp, #4]
 800cb14:	6963      	ldr	r3, [r4, #20]
 800cb16:	4343      	muls	r3, r0
 800cb18:	9801      	ldr	r0, [sp, #4]
 800cb1a:	0fdd      	lsrs	r5, r3, #31
 800cb1c:	18ed      	adds	r5, r5, r3
 800cb1e:	1c7b      	adds	r3, r7, #1
 800cb20:	181b      	adds	r3, r3, r0
 800cb22:	106d      	asrs	r5, r5, #1
 800cb24:	42ab      	cmp	r3, r5
 800cb26:	d900      	bls.n	800cb2a <__ssputs_r+0x3e>
 800cb28:	001d      	movs	r5, r3
 800cb2a:	0552      	lsls	r2, r2, #21
 800cb2c:	d528      	bpl.n	800cb80 <__ssputs_r+0x94>
 800cb2e:	0029      	movs	r1, r5
 800cb30:	9802      	ldr	r0, [sp, #8]
 800cb32:	f7ff f9db 	bl	800beec <_malloc_r>
 800cb36:	1e06      	subs	r6, r0, #0
 800cb38:	d02c      	beq.n	800cb94 <__ssputs_r+0xa8>
 800cb3a:	9a01      	ldr	r2, [sp, #4]
 800cb3c:	6921      	ldr	r1, [r4, #16]
 800cb3e:	f7fd ff5d 	bl	800a9fc <memcpy>
 800cb42:	89a2      	ldrh	r2, [r4, #12]
 800cb44:	4b18      	ldr	r3, [pc, #96]	@ (800cba8 <__ssputs_r+0xbc>)
 800cb46:	401a      	ands	r2, r3
 800cb48:	2380      	movs	r3, #128	@ 0x80
 800cb4a:	4313      	orrs	r3, r2
 800cb4c:	81a3      	strh	r3, [r4, #12]
 800cb4e:	9b01      	ldr	r3, [sp, #4]
 800cb50:	6126      	str	r6, [r4, #16]
 800cb52:	18f6      	adds	r6, r6, r3
 800cb54:	6026      	str	r6, [r4, #0]
 800cb56:	003e      	movs	r6, r7
 800cb58:	6165      	str	r5, [r4, #20]
 800cb5a:	1aed      	subs	r5, r5, r3
 800cb5c:	60a5      	str	r5, [r4, #8]
 800cb5e:	42be      	cmp	r6, r7
 800cb60:	d900      	bls.n	800cb64 <__ssputs_r+0x78>
 800cb62:	003e      	movs	r6, r7
 800cb64:	0032      	movs	r2, r6
 800cb66:	9903      	ldr	r1, [sp, #12]
 800cb68:	6820      	ldr	r0, [r4, #0]
 800cb6a:	f000 fd77 	bl	800d65c <memmove>
 800cb6e:	2000      	movs	r0, #0
 800cb70:	68a3      	ldr	r3, [r4, #8]
 800cb72:	1b9b      	subs	r3, r3, r6
 800cb74:	60a3      	str	r3, [r4, #8]
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	199b      	adds	r3, r3, r6
 800cb7a:	6023      	str	r3, [r4, #0]
 800cb7c:	b005      	add	sp, #20
 800cb7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb80:	002a      	movs	r2, r5
 800cb82:	9802      	ldr	r0, [sp, #8]
 800cb84:	f000 fdd0 	bl	800d728 <_realloc_r>
 800cb88:	1e06      	subs	r6, r0, #0
 800cb8a:	d1e0      	bne.n	800cb4e <__ssputs_r+0x62>
 800cb8c:	6921      	ldr	r1, [r4, #16]
 800cb8e:	9802      	ldr	r0, [sp, #8]
 800cb90:	f7fe fddc 	bl	800b74c <_free_r>
 800cb94:	230c      	movs	r3, #12
 800cb96:	2001      	movs	r0, #1
 800cb98:	9a02      	ldr	r2, [sp, #8]
 800cb9a:	4240      	negs	r0, r0
 800cb9c:	6013      	str	r3, [r2, #0]
 800cb9e:	89a2      	ldrh	r2, [r4, #12]
 800cba0:	3334      	adds	r3, #52	@ 0x34
 800cba2:	4313      	orrs	r3, r2
 800cba4:	81a3      	strh	r3, [r4, #12]
 800cba6:	e7e9      	b.n	800cb7c <__ssputs_r+0x90>
 800cba8:	fffffb7f 	.word	0xfffffb7f

0800cbac <_svfiprintf_r>:
 800cbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbae:	b0a1      	sub	sp, #132	@ 0x84
 800cbb0:	9003      	str	r0, [sp, #12]
 800cbb2:	001d      	movs	r5, r3
 800cbb4:	898b      	ldrh	r3, [r1, #12]
 800cbb6:	000f      	movs	r7, r1
 800cbb8:	0016      	movs	r6, r2
 800cbba:	061b      	lsls	r3, r3, #24
 800cbbc:	d511      	bpl.n	800cbe2 <_svfiprintf_r+0x36>
 800cbbe:	690b      	ldr	r3, [r1, #16]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d10e      	bne.n	800cbe2 <_svfiprintf_r+0x36>
 800cbc4:	2140      	movs	r1, #64	@ 0x40
 800cbc6:	f7ff f991 	bl	800beec <_malloc_r>
 800cbca:	6038      	str	r0, [r7, #0]
 800cbcc:	6138      	str	r0, [r7, #16]
 800cbce:	2800      	cmp	r0, #0
 800cbd0:	d105      	bne.n	800cbde <_svfiprintf_r+0x32>
 800cbd2:	230c      	movs	r3, #12
 800cbd4:	9a03      	ldr	r2, [sp, #12]
 800cbd6:	6013      	str	r3, [r2, #0]
 800cbd8:	2001      	movs	r0, #1
 800cbda:	4240      	negs	r0, r0
 800cbdc:	e0cf      	b.n	800cd7e <_svfiprintf_r+0x1d2>
 800cbde:	2340      	movs	r3, #64	@ 0x40
 800cbe0:	617b      	str	r3, [r7, #20]
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	ac08      	add	r4, sp, #32
 800cbe6:	6163      	str	r3, [r4, #20]
 800cbe8:	3320      	adds	r3, #32
 800cbea:	7663      	strb	r3, [r4, #25]
 800cbec:	3310      	adds	r3, #16
 800cbee:	76a3      	strb	r3, [r4, #26]
 800cbf0:	9507      	str	r5, [sp, #28]
 800cbf2:	0035      	movs	r5, r6
 800cbf4:	782b      	ldrb	r3, [r5, #0]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d001      	beq.n	800cbfe <_svfiprintf_r+0x52>
 800cbfa:	2b25      	cmp	r3, #37	@ 0x25
 800cbfc:	d148      	bne.n	800cc90 <_svfiprintf_r+0xe4>
 800cbfe:	1bab      	subs	r3, r5, r6
 800cc00:	9305      	str	r3, [sp, #20]
 800cc02:	42b5      	cmp	r5, r6
 800cc04:	d00b      	beq.n	800cc1e <_svfiprintf_r+0x72>
 800cc06:	0032      	movs	r2, r6
 800cc08:	0039      	movs	r1, r7
 800cc0a:	9803      	ldr	r0, [sp, #12]
 800cc0c:	f7ff ff6e 	bl	800caec <__ssputs_r>
 800cc10:	3001      	adds	r0, #1
 800cc12:	d100      	bne.n	800cc16 <_svfiprintf_r+0x6a>
 800cc14:	e0ae      	b.n	800cd74 <_svfiprintf_r+0x1c8>
 800cc16:	6963      	ldr	r3, [r4, #20]
 800cc18:	9a05      	ldr	r2, [sp, #20]
 800cc1a:	189b      	adds	r3, r3, r2
 800cc1c:	6163      	str	r3, [r4, #20]
 800cc1e:	782b      	ldrb	r3, [r5, #0]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d100      	bne.n	800cc26 <_svfiprintf_r+0x7a>
 800cc24:	e0a6      	b.n	800cd74 <_svfiprintf_r+0x1c8>
 800cc26:	2201      	movs	r2, #1
 800cc28:	2300      	movs	r3, #0
 800cc2a:	4252      	negs	r2, r2
 800cc2c:	6062      	str	r2, [r4, #4]
 800cc2e:	a904      	add	r1, sp, #16
 800cc30:	3254      	adds	r2, #84	@ 0x54
 800cc32:	1852      	adds	r2, r2, r1
 800cc34:	1c6e      	adds	r6, r5, #1
 800cc36:	6023      	str	r3, [r4, #0]
 800cc38:	60e3      	str	r3, [r4, #12]
 800cc3a:	60a3      	str	r3, [r4, #8]
 800cc3c:	7013      	strb	r3, [r2, #0]
 800cc3e:	65a3      	str	r3, [r4, #88]	@ 0x58
 800cc40:	4b54      	ldr	r3, [pc, #336]	@ (800cd94 <_svfiprintf_r+0x1e8>)
 800cc42:	2205      	movs	r2, #5
 800cc44:	0018      	movs	r0, r3
 800cc46:	7831      	ldrb	r1, [r6, #0]
 800cc48:	9305      	str	r3, [sp, #20]
 800cc4a:	f7fd fecc 	bl	800a9e6 <memchr>
 800cc4e:	1c75      	adds	r5, r6, #1
 800cc50:	2800      	cmp	r0, #0
 800cc52:	d11f      	bne.n	800cc94 <_svfiprintf_r+0xe8>
 800cc54:	6822      	ldr	r2, [r4, #0]
 800cc56:	06d3      	lsls	r3, r2, #27
 800cc58:	d504      	bpl.n	800cc64 <_svfiprintf_r+0xb8>
 800cc5a:	2353      	movs	r3, #83	@ 0x53
 800cc5c:	a904      	add	r1, sp, #16
 800cc5e:	185b      	adds	r3, r3, r1
 800cc60:	2120      	movs	r1, #32
 800cc62:	7019      	strb	r1, [r3, #0]
 800cc64:	0713      	lsls	r3, r2, #28
 800cc66:	d504      	bpl.n	800cc72 <_svfiprintf_r+0xc6>
 800cc68:	2353      	movs	r3, #83	@ 0x53
 800cc6a:	a904      	add	r1, sp, #16
 800cc6c:	185b      	adds	r3, r3, r1
 800cc6e:	212b      	movs	r1, #43	@ 0x2b
 800cc70:	7019      	strb	r1, [r3, #0]
 800cc72:	7833      	ldrb	r3, [r6, #0]
 800cc74:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc76:	d016      	beq.n	800cca6 <_svfiprintf_r+0xfa>
 800cc78:	0035      	movs	r5, r6
 800cc7a:	2100      	movs	r1, #0
 800cc7c:	200a      	movs	r0, #10
 800cc7e:	68e3      	ldr	r3, [r4, #12]
 800cc80:	782a      	ldrb	r2, [r5, #0]
 800cc82:	1c6e      	adds	r6, r5, #1
 800cc84:	3a30      	subs	r2, #48	@ 0x30
 800cc86:	2a09      	cmp	r2, #9
 800cc88:	d950      	bls.n	800cd2c <_svfiprintf_r+0x180>
 800cc8a:	2900      	cmp	r1, #0
 800cc8c:	d111      	bne.n	800ccb2 <_svfiprintf_r+0x106>
 800cc8e:	e017      	b.n	800ccc0 <_svfiprintf_r+0x114>
 800cc90:	3501      	adds	r5, #1
 800cc92:	e7af      	b.n	800cbf4 <_svfiprintf_r+0x48>
 800cc94:	9b05      	ldr	r3, [sp, #20]
 800cc96:	6822      	ldr	r2, [r4, #0]
 800cc98:	1ac0      	subs	r0, r0, r3
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	4083      	lsls	r3, r0
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	002e      	movs	r6, r5
 800cca2:	6023      	str	r3, [r4, #0]
 800cca4:	e7cc      	b.n	800cc40 <_svfiprintf_r+0x94>
 800cca6:	9b07      	ldr	r3, [sp, #28]
 800cca8:	1d19      	adds	r1, r3, #4
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	9107      	str	r1, [sp, #28]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	db01      	blt.n	800ccb6 <_svfiprintf_r+0x10a>
 800ccb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ccb4:	e004      	b.n	800ccc0 <_svfiprintf_r+0x114>
 800ccb6:	425b      	negs	r3, r3
 800ccb8:	60e3      	str	r3, [r4, #12]
 800ccba:	2302      	movs	r3, #2
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	6023      	str	r3, [r4, #0]
 800ccc0:	782b      	ldrb	r3, [r5, #0]
 800ccc2:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccc4:	d10c      	bne.n	800cce0 <_svfiprintf_r+0x134>
 800ccc6:	786b      	ldrb	r3, [r5, #1]
 800ccc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccca:	d134      	bne.n	800cd36 <_svfiprintf_r+0x18a>
 800cccc:	9b07      	ldr	r3, [sp, #28]
 800ccce:	3502      	adds	r5, #2
 800ccd0:	1d1a      	adds	r2, r3, #4
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	9207      	str	r2, [sp, #28]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	da01      	bge.n	800ccde <_svfiprintf_r+0x132>
 800ccda:	2301      	movs	r3, #1
 800ccdc:	425b      	negs	r3, r3
 800ccde:	9309      	str	r3, [sp, #36]	@ 0x24
 800cce0:	4e2d      	ldr	r6, [pc, #180]	@ (800cd98 <_svfiprintf_r+0x1ec>)
 800cce2:	2203      	movs	r2, #3
 800cce4:	0030      	movs	r0, r6
 800cce6:	7829      	ldrb	r1, [r5, #0]
 800cce8:	f7fd fe7d 	bl	800a9e6 <memchr>
 800ccec:	2800      	cmp	r0, #0
 800ccee:	d006      	beq.n	800ccfe <_svfiprintf_r+0x152>
 800ccf0:	2340      	movs	r3, #64	@ 0x40
 800ccf2:	1b80      	subs	r0, r0, r6
 800ccf4:	4083      	lsls	r3, r0
 800ccf6:	6822      	ldr	r2, [r4, #0]
 800ccf8:	3501      	adds	r5, #1
 800ccfa:	4313      	orrs	r3, r2
 800ccfc:	6023      	str	r3, [r4, #0]
 800ccfe:	7829      	ldrb	r1, [r5, #0]
 800cd00:	2206      	movs	r2, #6
 800cd02:	4826      	ldr	r0, [pc, #152]	@ (800cd9c <_svfiprintf_r+0x1f0>)
 800cd04:	1c6e      	adds	r6, r5, #1
 800cd06:	7621      	strb	r1, [r4, #24]
 800cd08:	f7fd fe6d 	bl	800a9e6 <memchr>
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d038      	beq.n	800cd82 <_svfiprintf_r+0x1d6>
 800cd10:	4b23      	ldr	r3, [pc, #140]	@ (800cda0 <_svfiprintf_r+0x1f4>)
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d122      	bne.n	800cd5c <_svfiprintf_r+0x1b0>
 800cd16:	2207      	movs	r2, #7
 800cd18:	9b07      	ldr	r3, [sp, #28]
 800cd1a:	3307      	adds	r3, #7
 800cd1c:	4393      	bics	r3, r2
 800cd1e:	3308      	adds	r3, #8
 800cd20:	9307      	str	r3, [sp, #28]
 800cd22:	6963      	ldr	r3, [r4, #20]
 800cd24:	9a04      	ldr	r2, [sp, #16]
 800cd26:	189b      	adds	r3, r3, r2
 800cd28:	6163      	str	r3, [r4, #20]
 800cd2a:	e762      	b.n	800cbf2 <_svfiprintf_r+0x46>
 800cd2c:	4343      	muls	r3, r0
 800cd2e:	0035      	movs	r5, r6
 800cd30:	2101      	movs	r1, #1
 800cd32:	189b      	adds	r3, r3, r2
 800cd34:	e7a4      	b.n	800cc80 <_svfiprintf_r+0xd4>
 800cd36:	2300      	movs	r3, #0
 800cd38:	200a      	movs	r0, #10
 800cd3a:	0019      	movs	r1, r3
 800cd3c:	3501      	adds	r5, #1
 800cd3e:	6063      	str	r3, [r4, #4]
 800cd40:	782a      	ldrb	r2, [r5, #0]
 800cd42:	1c6e      	adds	r6, r5, #1
 800cd44:	3a30      	subs	r2, #48	@ 0x30
 800cd46:	2a09      	cmp	r2, #9
 800cd48:	d903      	bls.n	800cd52 <_svfiprintf_r+0x1a6>
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d0c8      	beq.n	800cce0 <_svfiprintf_r+0x134>
 800cd4e:	9109      	str	r1, [sp, #36]	@ 0x24
 800cd50:	e7c6      	b.n	800cce0 <_svfiprintf_r+0x134>
 800cd52:	4341      	muls	r1, r0
 800cd54:	0035      	movs	r5, r6
 800cd56:	2301      	movs	r3, #1
 800cd58:	1889      	adds	r1, r1, r2
 800cd5a:	e7f1      	b.n	800cd40 <_svfiprintf_r+0x194>
 800cd5c:	aa07      	add	r2, sp, #28
 800cd5e:	9200      	str	r2, [sp, #0]
 800cd60:	0021      	movs	r1, r4
 800cd62:	003a      	movs	r2, r7
 800cd64:	4b0f      	ldr	r3, [pc, #60]	@ (800cda4 <_svfiprintf_r+0x1f8>)
 800cd66:	9803      	ldr	r0, [sp, #12]
 800cd68:	f7fc fdac 	bl	80098c4 <_printf_float>
 800cd6c:	9004      	str	r0, [sp, #16]
 800cd6e:	9b04      	ldr	r3, [sp, #16]
 800cd70:	3301      	adds	r3, #1
 800cd72:	d1d6      	bne.n	800cd22 <_svfiprintf_r+0x176>
 800cd74:	89bb      	ldrh	r3, [r7, #12]
 800cd76:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800cd78:	065b      	lsls	r3, r3, #25
 800cd7a:	d500      	bpl.n	800cd7e <_svfiprintf_r+0x1d2>
 800cd7c:	e72c      	b.n	800cbd8 <_svfiprintf_r+0x2c>
 800cd7e:	b021      	add	sp, #132	@ 0x84
 800cd80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd82:	aa07      	add	r2, sp, #28
 800cd84:	9200      	str	r2, [sp, #0]
 800cd86:	0021      	movs	r1, r4
 800cd88:	003a      	movs	r2, r7
 800cd8a:	4b06      	ldr	r3, [pc, #24]	@ (800cda4 <_svfiprintf_r+0x1f8>)
 800cd8c:	9803      	ldr	r0, [sp, #12]
 800cd8e:	f7fd f847 	bl	8009e20 <_printf_i>
 800cd92:	e7eb      	b.n	800cd6c <_svfiprintf_r+0x1c0>
 800cd94:	0800e3d9 	.word	0x0800e3d9
 800cd98:	0800e3df 	.word	0x0800e3df
 800cd9c:	0800e3e3 	.word	0x0800e3e3
 800cda0:	080098c5 	.word	0x080098c5
 800cda4:	0800caed 	.word	0x0800caed

0800cda8 <_sungetc_r>:
 800cda8:	b570      	push	{r4, r5, r6, lr}
 800cdaa:	0014      	movs	r4, r2
 800cdac:	1c4b      	adds	r3, r1, #1
 800cdae:	d103      	bne.n	800cdb8 <_sungetc_r+0x10>
 800cdb0:	2501      	movs	r5, #1
 800cdb2:	426d      	negs	r5, r5
 800cdb4:	0028      	movs	r0, r5
 800cdb6:	bd70      	pop	{r4, r5, r6, pc}
 800cdb8:	8993      	ldrh	r3, [r2, #12]
 800cdba:	2220      	movs	r2, #32
 800cdbc:	4393      	bics	r3, r2
 800cdbe:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cdc0:	81a3      	strh	r3, [r4, #12]
 800cdc2:	b2ce      	uxtb	r6, r1
 800cdc4:	6863      	ldr	r3, [r4, #4]
 800cdc6:	b2cd      	uxtb	r5, r1
 800cdc8:	2a00      	cmp	r2, #0
 800cdca:	d010      	beq.n	800cdee <_sungetc_r+0x46>
 800cdcc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800cdce:	429a      	cmp	r2, r3
 800cdd0:	dd07      	ble.n	800cde2 <_sungetc_r+0x3a>
 800cdd2:	6823      	ldr	r3, [r4, #0]
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	6023      	str	r3, [r4, #0]
 800cdd8:	701e      	strb	r6, [r3, #0]
 800cdda:	6863      	ldr	r3, [r4, #4]
 800cddc:	3301      	adds	r3, #1
 800cdde:	6063      	str	r3, [r4, #4]
 800cde0:	e7e8      	b.n	800cdb4 <_sungetc_r+0xc>
 800cde2:	0021      	movs	r1, r4
 800cde4:	f000 fbfc 	bl	800d5e0 <__submore>
 800cde8:	2800      	cmp	r0, #0
 800cdea:	d0f2      	beq.n	800cdd2 <_sungetc_r+0x2a>
 800cdec:	e7e0      	b.n	800cdb0 <_sungetc_r+0x8>
 800cdee:	6921      	ldr	r1, [r4, #16]
 800cdf0:	6822      	ldr	r2, [r4, #0]
 800cdf2:	2900      	cmp	r1, #0
 800cdf4:	d007      	beq.n	800ce06 <_sungetc_r+0x5e>
 800cdf6:	4291      	cmp	r1, r2
 800cdf8:	d205      	bcs.n	800ce06 <_sungetc_r+0x5e>
 800cdfa:	1e51      	subs	r1, r2, #1
 800cdfc:	7808      	ldrb	r0, [r1, #0]
 800cdfe:	42a8      	cmp	r0, r5
 800ce00:	d101      	bne.n	800ce06 <_sungetc_r+0x5e>
 800ce02:	6021      	str	r1, [r4, #0]
 800ce04:	e7ea      	b.n	800cddc <_sungetc_r+0x34>
 800ce06:	6423      	str	r3, [r4, #64]	@ 0x40
 800ce08:	0023      	movs	r3, r4
 800ce0a:	3344      	adds	r3, #68	@ 0x44
 800ce0c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce0e:	2303      	movs	r3, #3
 800ce10:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ce12:	0023      	movs	r3, r4
 800ce14:	3346      	adds	r3, #70	@ 0x46
 800ce16:	63e2      	str	r2, [r4, #60]	@ 0x3c
 800ce18:	701e      	strb	r6, [r3, #0]
 800ce1a:	6023      	str	r3, [r4, #0]
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	e7de      	b.n	800cdde <_sungetc_r+0x36>

0800ce20 <__ssrefill_r>:
 800ce20:	b510      	push	{r4, lr}
 800ce22:	000c      	movs	r4, r1
 800ce24:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ce26:	2900      	cmp	r1, #0
 800ce28:	d00e      	beq.n	800ce48 <__ssrefill_r+0x28>
 800ce2a:	0023      	movs	r3, r4
 800ce2c:	3344      	adds	r3, #68	@ 0x44
 800ce2e:	4299      	cmp	r1, r3
 800ce30:	d001      	beq.n	800ce36 <__ssrefill_r+0x16>
 800ce32:	f7fe fc8b 	bl	800b74c <_free_r>
 800ce36:	2000      	movs	r0, #0
 800ce38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce3a:	6360      	str	r0, [r4, #52]	@ 0x34
 800ce3c:	6063      	str	r3, [r4, #4]
 800ce3e:	4283      	cmp	r3, r0
 800ce40:	d002      	beq.n	800ce48 <__ssrefill_r+0x28>
 800ce42:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800ce44:	6023      	str	r3, [r4, #0]
 800ce46:	bd10      	pop	{r4, pc}
 800ce48:	6923      	ldr	r3, [r4, #16]
 800ce4a:	2001      	movs	r0, #1
 800ce4c:	6023      	str	r3, [r4, #0]
 800ce4e:	2300      	movs	r3, #0
 800ce50:	89a2      	ldrh	r2, [r4, #12]
 800ce52:	6063      	str	r3, [r4, #4]
 800ce54:	3320      	adds	r3, #32
 800ce56:	4313      	orrs	r3, r2
 800ce58:	81a3      	strh	r3, [r4, #12]
 800ce5a:	4240      	negs	r0, r0
 800ce5c:	e7f3      	b.n	800ce46 <__ssrefill_r+0x26>
	...

0800ce60 <__ssvfiscanf_r>:
 800ce60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce62:	4cab      	ldr	r4, [pc, #684]	@ (800d110 <__ssvfiscanf_r+0x2b0>)
 800ce64:	44a5      	add	sp, r4
 800ce66:	000c      	movs	r4, r1
 800ce68:	2100      	movs	r1, #0
 800ce6a:	9000      	str	r0, [sp, #0]
 800ce6c:	20be      	movs	r0, #190	@ 0xbe
 800ce6e:	9146      	str	r1, [sp, #280]	@ 0x118
 800ce70:	9147      	str	r1, [sp, #284]	@ 0x11c
 800ce72:	a903      	add	r1, sp, #12
 800ce74:	9148      	str	r1, [sp, #288]	@ 0x120
 800ce76:	49a7      	ldr	r1, [pc, #668]	@ (800d114 <__ssvfiscanf_r+0x2b4>)
 800ce78:	0040      	lsls	r0, r0, #1
 800ce7a:	ad43      	add	r5, sp, #268	@ 0x10c
 800ce7c:	5029      	str	r1, [r5, r0]
 800ce7e:	49a6      	ldr	r1, [pc, #664]	@ (800d118 <__ssvfiscanf_r+0x2b8>)
 800ce80:	3004      	adds	r0, #4
 800ce82:	ad43      	add	r5, sp, #268	@ 0x10c
 800ce84:	5029      	str	r1, [r5, r0]
 800ce86:	9302      	str	r3, [sp, #8]
 800ce88:	7816      	ldrb	r6, [r2, #0]
 800ce8a:	2e00      	cmp	r6, #0
 800ce8c:	d100      	bne.n	800ce90 <__ssvfiscanf_r+0x30>
 800ce8e:	e13c      	b.n	800d10a <__ssvfiscanf_r+0x2aa>
 800ce90:	2308      	movs	r3, #8
 800ce92:	2008      	movs	r0, #8
 800ce94:	4da1      	ldr	r5, [pc, #644]	@ (800d11c <__ssvfiscanf_r+0x2bc>)
 800ce96:	1c57      	adds	r7, r2, #1
 800ce98:	5da9      	ldrb	r1, [r5, r6]
 800ce9a:	400b      	ands	r3, r1
 800ce9c:	4201      	tst	r1, r0
 800ce9e:	d01d      	beq.n	800cedc <__ssvfiscanf_r+0x7c>
 800cea0:	0006      	movs	r6, r0
 800cea2:	6863      	ldr	r3, [r4, #4]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	dd0f      	ble.n	800cec8 <__ssvfiscanf_r+0x68>
 800cea8:	6823      	ldr	r3, [r4, #0]
 800ceaa:	781a      	ldrb	r2, [r3, #0]
 800ceac:	5caa      	ldrb	r2, [r5, r2]
 800ceae:	4232      	tst	r2, r6
 800ceb0:	d101      	bne.n	800ceb6 <__ssvfiscanf_r+0x56>
 800ceb2:	003a      	movs	r2, r7
 800ceb4:	e7e8      	b.n	800ce88 <__ssvfiscanf_r+0x28>
 800ceb6:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800ceb8:	3301      	adds	r3, #1
 800ceba:	3201      	adds	r2, #1
 800cebc:	9247      	str	r2, [sp, #284]	@ 0x11c
 800cebe:	6862      	ldr	r2, [r4, #4]
 800cec0:	6023      	str	r3, [r4, #0]
 800cec2:	3a01      	subs	r2, #1
 800cec4:	6062      	str	r2, [r4, #4]
 800cec6:	e7ec      	b.n	800cea2 <__ssvfiscanf_r+0x42>
 800cec8:	22c0      	movs	r2, #192	@ 0xc0
 800ceca:	ab43      	add	r3, sp, #268	@ 0x10c
 800cecc:	0052      	lsls	r2, r2, #1
 800cece:	0021      	movs	r1, r4
 800ced0:	589b      	ldr	r3, [r3, r2]
 800ced2:	9800      	ldr	r0, [sp, #0]
 800ced4:	4798      	blx	r3
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d0e6      	beq.n	800cea8 <__ssvfiscanf_r+0x48>
 800ceda:	e7ea      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800cedc:	2e25      	cmp	r6, #37	@ 0x25
 800cede:	d162      	bne.n	800cfa6 <__ssvfiscanf_r+0x146>
 800cee0:	9345      	str	r3, [sp, #276]	@ 0x114
 800cee2:	9343      	str	r3, [sp, #268]	@ 0x10c
 800cee4:	7853      	ldrb	r3, [r2, #1]
 800cee6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cee8:	d102      	bne.n	800cef0 <__ssvfiscanf_r+0x90>
 800ceea:	3b1a      	subs	r3, #26
 800ceec:	9343      	str	r3, [sp, #268]	@ 0x10c
 800ceee:	1c97      	adds	r7, r2, #2
 800cef0:	003d      	movs	r5, r7
 800cef2:	220a      	movs	r2, #10
 800cef4:	7829      	ldrb	r1, [r5, #0]
 800cef6:	1c6f      	adds	r7, r5, #1
 800cef8:	000b      	movs	r3, r1
 800cefa:	3b30      	subs	r3, #48	@ 0x30
 800cefc:	2b09      	cmp	r3, #9
 800cefe:	d91f      	bls.n	800cf40 <__ssvfiscanf_r+0xe0>
 800cf00:	4b87      	ldr	r3, [pc, #540]	@ (800d120 <__ssvfiscanf_r+0x2c0>)
 800cf02:	2203      	movs	r2, #3
 800cf04:	0018      	movs	r0, r3
 800cf06:	9301      	str	r3, [sp, #4]
 800cf08:	f7fd fd6d 	bl	800a9e6 <memchr>
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	d007      	beq.n	800cf20 <__ssvfiscanf_r+0xc0>
 800cf10:	9b01      	ldr	r3, [sp, #4]
 800cf12:	003d      	movs	r5, r7
 800cf14:	1ac0      	subs	r0, r0, r3
 800cf16:	2301      	movs	r3, #1
 800cf18:	4083      	lsls	r3, r0
 800cf1a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800cf1c:	4313      	orrs	r3, r2
 800cf1e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800cf20:	782b      	ldrb	r3, [r5, #0]
 800cf22:	1c6f      	adds	r7, r5, #1
 800cf24:	2b78      	cmp	r3, #120	@ 0x78
 800cf26:	d806      	bhi.n	800cf36 <__ssvfiscanf_r+0xd6>
 800cf28:	2b57      	cmp	r3, #87	@ 0x57
 800cf2a:	d810      	bhi.n	800cf4e <__ssvfiscanf_r+0xee>
 800cf2c:	2b25      	cmp	r3, #37	@ 0x25
 800cf2e:	d03a      	beq.n	800cfa6 <__ssvfiscanf_r+0x146>
 800cf30:	d834      	bhi.n	800cf9c <__ssvfiscanf_r+0x13c>
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d055      	beq.n	800cfe2 <__ssvfiscanf_r+0x182>
 800cf36:	2303      	movs	r3, #3
 800cf38:	9349      	str	r3, [sp, #292]	@ 0x124
 800cf3a:	3307      	adds	r3, #7
 800cf3c:	9344      	str	r3, [sp, #272]	@ 0x110
 800cf3e:	e069      	b.n	800d014 <__ssvfiscanf_r+0x1b4>
 800cf40:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800cf42:	003d      	movs	r5, r7
 800cf44:	4353      	muls	r3, r2
 800cf46:	3b30      	subs	r3, #48	@ 0x30
 800cf48:	185b      	adds	r3, r3, r1
 800cf4a:	9345      	str	r3, [sp, #276]	@ 0x114
 800cf4c:	e7d2      	b.n	800cef4 <__ssvfiscanf_r+0x94>
 800cf4e:	0018      	movs	r0, r3
 800cf50:	3858      	subs	r0, #88	@ 0x58
 800cf52:	2820      	cmp	r0, #32
 800cf54:	d8ef      	bhi.n	800cf36 <__ssvfiscanf_r+0xd6>
 800cf56:	f7f3 f8f3 	bl	8000140 <__gnu_thumb1_case_shi>
 800cf5a:	004b      	.short	0x004b
 800cf5c:	ffeeffee 	.word	0xffeeffee
 800cf60:	ffee007d 	.word	0xffee007d
 800cf64:	ffeeffee 	.word	0xffeeffee
 800cf68:	ffeeffee 	.word	0xffeeffee
 800cf6c:	ffeeffee 	.word	0xffeeffee
 800cf70:	007b0088 	.word	0x007b0088
 800cf74:	00240024 	.word	0x00240024
 800cf78:	ffee0024 	.word	0xffee0024
 800cf7c:	ffee0055 	.word	0xffee0055
 800cf80:	ffeeffee 	.word	0xffeeffee
 800cf84:	0090ffee 	.word	0x0090ffee
 800cf88:	00470059 	.word	0x00470059
 800cf8c:	ffeeffee 	.word	0xffeeffee
 800cf90:	ffee008e 	.word	0xffee008e
 800cf94:	ffee007b 	.word	0xffee007b
 800cf98:	004bffee 	.word	0x004bffee
 800cf9c:	3b45      	subs	r3, #69	@ 0x45
 800cf9e:	2b02      	cmp	r3, #2
 800cfa0:	d8c9      	bhi.n	800cf36 <__ssvfiscanf_r+0xd6>
 800cfa2:	2305      	movs	r3, #5
 800cfa4:	e035      	b.n	800d012 <__ssvfiscanf_r+0x1b2>
 800cfa6:	6863      	ldr	r3, [r4, #4]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	dd0d      	ble.n	800cfc8 <__ssvfiscanf_r+0x168>
 800cfac:	6823      	ldr	r3, [r4, #0]
 800cfae:	781a      	ldrb	r2, [r3, #0]
 800cfb0:	42b2      	cmp	r2, r6
 800cfb2:	d000      	beq.n	800cfb6 <__ssvfiscanf_r+0x156>
 800cfb4:	e0a9      	b.n	800d10a <__ssvfiscanf_r+0x2aa>
 800cfb6:	3301      	adds	r3, #1
 800cfb8:	6862      	ldr	r2, [r4, #4]
 800cfba:	6023      	str	r3, [r4, #0]
 800cfbc:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800cfbe:	3a01      	subs	r2, #1
 800cfc0:	3301      	adds	r3, #1
 800cfc2:	6062      	str	r2, [r4, #4]
 800cfc4:	9347      	str	r3, [sp, #284]	@ 0x11c
 800cfc6:	e774      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800cfc8:	23c0      	movs	r3, #192	@ 0xc0
 800cfca:	aa43      	add	r2, sp, #268	@ 0x10c
 800cfcc:	005b      	lsls	r3, r3, #1
 800cfce:	0021      	movs	r1, r4
 800cfd0:	58d3      	ldr	r3, [r2, r3]
 800cfd2:	9800      	ldr	r0, [sp, #0]
 800cfd4:	4798      	blx	r3
 800cfd6:	2800      	cmp	r0, #0
 800cfd8:	d0e8      	beq.n	800cfac <__ssvfiscanf_r+0x14c>
 800cfda:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800cfdc:	2800      	cmp	r0, #0
 800cfde:	d000      	beq.n	800cfe2 <__ssvfiscanf_r+0x182>
 800cfe0:	e08b      	b.n	800d0fa <__ssvfiscanf_r+0x29a>
 800cfe2:	2001      	movs	r0, #1
 800cfe4:	4240      	negs	r0, r0
 800cfe6:	e08c      	b.n	800d102 <__ssvfiscanf_r+0x2a2>
 800cfe8:	2220      	movs	r2, #32
 800cfea:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800cfec:	430a      	orrs	r2, r1
 800cfee:	9243      	str	r2, [sp, #268]	@ 0x10c
 800cff0:	2280      	movs	r2, #128	@ 0x80
 800cff2:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 800cff4:	0092      	lsls	r2, r2, #2
 800cff6:	430a      	orrs	r2, r1
 800cff8:	9243      	str	r2, [sp, #268]	@ 0x10c
 800cffa:	2210      	movs	r2, #16
 800cffc:	9244      	str	r2, [sp, #272]	@ 0x110
 800cffe:	2b6e      	cmp	r3, #110	@ 0x6e
 800d000:	d902      	bls.n	800d008 <__ssvfiscanf_r+0x1a8>
 800d002:	e005      	b.n	800d010 <__ssvfiscanf_r+0x1b0>
 800d004:	2300      	movs	r3, #0
 800d006:	9344      	str	r3, [sp, #272]	@ 0x110
 800d008:	2303      	movs	r3, #3
 800d00a:	e002      	b.n	800d012 <__ssvfiscanf_r+0x1b2>
 800d00c:	2308      	movs	r3, #8
 800d00e:	9344      	str	r3, [sp, #272]	@ 0x110
 800d010:	2304      	movs	r3, #4
 800d012:	9349      	str	r3, [sp, #292]	@ 0x124
 800d014:	6863      	ldr	r3, [r4, #4]
 800d016:	2b00      	cmp	r3, #0
 800d018:	dd3e      	ble.n	800d098 <__ssvfiscanf_r+0x238>
 800d01a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800d01c:	065b      	lsls	r3, r3, #25
 800d01e:	d408      	bmi.n	800d032 <__ssvfiscanf_r+0x1d2>
 800d020:	26c0      	movs	r6, #192	@ 0xc0
 800d022:	2508      	movs	r5, #8
 800d024:	0076      	lsls	r6, r6, #1
 800d026:	6823      	ldr	r3, [r4, #0]
 800d028:	493c      	ldr	r1, [pc, #240]	@ (800d11c <__ssvfiscanf_r+0x2bc>)
 800d02a:	781a      	ldrb	r2, [r3, #0]
 800d02c:	5c8a      	ldrb	r2, [r1, r2]
 800d02e:	422a      	tst	r2, r5
 800d030:	d13c      	bne.n	800d0ac <__ssvfiscanf_r+0x24c>
 800d032:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 800d034:	2b02      	cmp	r3, #2
 800d036:	dc4c      	bgt.n	800d0d2 <__ssvfiscanf_r+0x272>
 800d038:	0022      	movs	r2, r4
 800d03a:	9800      	ldr	r0, [sp, #0]
 800d03c:	ab02      	add	r3, sp, #8
 800d03e:	a943      	add	r1, sp, #268	@ 0x10c
 800d040:	f000 f872 	bl	800d128 <_scanf_chars>
 800d044:	2801      	cmp	r0, #1
 800d046:	d060      	beq.n	800d10a <__ssvfiscanf_r+0x2aa>
 800d048:	2802      	cmp	r0, #2
 800d04a:	d000      	beq.n	800d04e <__ssvfiscanf_r+0x1ee>
 800d04c:	e731      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800d04e:	e7c4      	b.n	800cfda <__ssvfiscanf_r+0x17a>
 800d050:	220a      	movs	r2, #10
 800d052:	e7d3      	b.n	800cffc <__ssvfiscanf_r+0x19c>
 800d054:	0039      	movs	r1, r7
 800d056:	a803      	add	r0, sp, #12
 800d058:	f000 fa88 	bl	800d56c <__sccl>
 800d05c:	2340      	movs	r3, #64	@ 0x40
 800d05e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800d060:	0007      	movs	r7, r0
 800d062:	4313      	orrs	r3, r2
 800d064:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d066:	2301      	movs	r3, #1
 800d068:	e7d3      	b.n	800d012 <__ssvfiscanf_r+0x1b2>
 800d06a:	2340      	movs	r3, #64	@ 0x40
 800d06c:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800d06e:	4313      	orrs	r3, r2
 800d070:	9343      	str	r3, [sp, #268]	@ 0x10c
 800d072:	2300      	movs	r3, #0
 800d074:	e7cd      	b.n	800d012 <__ssvfiscanf_r+0x1b2>
 800d076:	2302      	movs	r3, #2
 800d078:	e7cb      	b.n	800d012 <__ssvfiscanf_r+0x1b2>
 800d07a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 800d07c:	06d3      	lsls	r3, r2, #27
 800d07e:	d500      	bpl.n	800d082 <__ssvfiscanf_r+0x222>
 800d080:	e717      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800d082:	9b02      	ldr	r3, [sp, #8]
 800d084:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 800d086:	1d18      	adds	r0, r3, #4
 800d088:	9002      	str	r0, [sp, #8]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	07d5      	lsls	r5, r2, #31
 800d08e:	d501      	bpl.n	800d094 <__ssvfiscanf_r+0x234>
 800d090:	8019      	strh	r1, [r3, #0]
 800d092:	e70e      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800d094:	6019      	str	r1, [r3, #0]
 800d096:	e70c      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800d098:	23c0      	movs	r3, #192	@ 0xc0
 800d09a:	aa43      	add	r2, sp, #268	@ 0x10c
 800d09c:	005b      	lsls	r3, r3, #1
 800d09e:	0021      	movs	r1, r4
 800d0a0:	58d3      	ldr	r3, [r2, r3]
 800d0a2:	9800      	ldr	r0, [sp, #0]
 800d0a4:	4798      	blx	r3
 800d0a6:	2800      	cmp	r0, #0
 800d0a8:	d0b7      	beq.n	800d01a <__ssvfiscanf_r+0x1ba>
 800d0aa:	e796      	b.n	800cfda <__ssvfiscanf_r+0x17a>
 800d0ac:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 800d0ae:	3201      	adds	r2, #1
 800d0b0:	9247      	str	r2, [sp, #284]	@ 0x11c
 800d0b2:	6862      	ldr	r2, [r4, #4]
 800d0b4:	3a01      	subs	r2, #1
 800d0b6:	6062      	str	r2, [r4, #4]
 800d0b8:	2a00      	cmp	r2, #0
 800d0ba:	dd02      	ble.n	800d0c2 <__ssvfiscanf_r+0x262>
 800d0bc:	3301      	adds	r3, #1
 800d0be:	6023      	str	r3, [r4, #0]
 800d0c0:	e7b1      	b.n	800d026 <__ssvfiscanf_r+0x1c6>
 800d0c2:	ab43      	add	r3, sp, #268	@ 0x10c
 800d0c4:	0021      	movs	r1, r4
 800d0c6:	599b      	ldr	r3, [r3, r6]
 800d0c8:	9800      	ldr	r0, [sp, #0]
 800d0ca:	4798      	blx	r3
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d0aa      	beq.n	800d026 <__ssvfiscanf_r+0x1c6>
 800d0d0:	e783      	b.n	800cfda <__ssvfiscanf_r+0x17a>
 800d0d2:	2b04      	cmp	r3, #4
 800d0d4:	dc06      	bgt.n	800d0e4 <__ssvfiscanf_r+0x284>
 800d0d6:	0022      	movs	r2, r4
 800d0d8:	9800      	ldr	r0, [sp, #0]
 800d0da:	ab02      	add	r3, sp, #8
 800d0dc:	a943      	add	r1, sp, #268	@ 0x10c
 800d0de:	f000 f883 	bl	800d1e8 <_scanf_i>
 800d0e2:	e7af      	b.n	800d044 <__ssvfiscanf_r+0x1e4>
 800d0e4:	4b0f      	ldr	r3, [pc, #60]	@ (800d124 <__ssvfiscanf_r+0x2c4>)
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d100      	bne.n	800d0ec <__ssvfiscanf_r+0x28c>
 800d0ea:	e6e2      	b.n	800ceb2 <__ssvfiscanf_r+0x52>
 800d0ec:	0022      	movs	r2, r4
 800d0ee:	9800      	ldr	r0, [sp, #0]
 800d0f0:	ab02      	add	r3, sp, #8
 800d0f2:	a943      	add	r1, sp, #268	@ 0x10c
 800d0f4:	f7fc ffa0 	bl	800a038 <_scanf_float>
 800d0f8:	e7a4      	b.n	800d044 <__ssvfiscanf_r+0x1e4>
 800d0fa:	89a3      	ldrh	r3, [r4, #12]
 800d0fc:	065b      	lsls	r3, r3, #25
 800d0fe:	d500      	bpl.n	800d102 <__ssvfiscanf_r+0x2a2>
 800d100:	e76f      	b.n	800cfe2 <__ssvfiscanf_r+0x182>
 800d102:	23a5      	movs	r3, #165	@ 0xa5
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	449d      	add	sp, r3
 800d108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d10a:	9846      	ldr	r0, [sp, #280]	@ 0x118
 800d10c:	e7f9      	b.n	800d102 <__ssvfiscanf_r+0x2a2>
 800d10e:	46c0      	nop			@ (mov r8, r8)
 800d110:	fffffd6c 	.word	0xfffffd6c
 800d114:	0800cda9 	.word	0x0800cda9
 800d118:	0800ce21 	.word	0x0800ce21
 800d11c:	0800e559 	.word	0x0800e559
 800d120:	0800e3df 	.word	0x0800e3df
 800d124:	0800a039 	.word	0x0800a039

0800d128 <_scanf_chars>:
 800d128:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d12a:	0015      	movs	r5, r2
 800d12c:	688a      	ldr	r2, [r1, #8]
 800d12e:	000c      	movs	r4, r1
 800d130:	9001      	str	r0, [sp, #4]
 800d132:	2a00      	cmp	r2, #0
 800d134:	d104      	bne.n	800d140 <_scanf_chars+0x18>
 800d136:	698a      	ldr	r2, [r1, #24]
 800d138:	2a00      	cmp	r2, #0
 800d13a:	d117      	bne.n	800d16c <_scanf_chars+0x44>
 800d13c:	3201      	adds	r2, #1
 800d13e:	60a2      	str	r2, [r4, #8]
 800d140:	6822      	ldr	r2, [r4, #0]
 800d142:	06d2      	lsls	r2, r2, #27
 800d144:	d403      	bmi.n	800d14e <_scanf_chars+0x26>
 800d146:	681a      	ldr	r2, [r3, #0]
 800d148:	1d11      	adds	r1, r2, #4
 800d14a:	6019      	str	r1, [r3, #0]
 800d14c:	6817      	ldr	r7, [r2, #0]
 800d14e:	2600      	movs	r6, #0
 800d150:	69a0      	ldr	r0, [r4, #24]
 800d152:	2800      	cmp	r0, #0
 800d154:	d016      	beq.n	800d184 <_scanf_chars+0x5c>
 800d156:	2801      	cmp	r0, #1
 800d158:	d10b      	bne.n	800d172 <_scanf_chars+0x4a>
 800d15a:	682b      	ldr	r3, [r5, #0]
 800d15c:	6962      	ldr	r2, [r4, #20]
 800d15e:	781b      	ldrb	r3, [r3, #0]
 800d160:	5cd3      	ldrb	r3, [r2, r3]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d10e      	bne.n	800d184 <_scanf_chars+0x5c>
 800d166:	2e00      	cmp	r6, #0
 800d168:	d03b      	beq.n	800d1e2 <_scanf_chars+0xba>
 800d16a:	e029      	b.n	800d1c0 <_scanf_chars+0x98>
 800d16c:	2201      	movs	r2, #1
 800d16e:	4252      	negs	r2, r2
 800d170:	e7e5      	b.n	800d13e <_scanf_chars+0x16>
 800d172:	2802      	cmp	r0, #2
 800d174:	d124      	bne.n	800d1c0 <_scanf_chars+0x98>
 800d176:	682b      	ldr	r3, [r5, #0]
 800d178:	4a1a      	ldr	r2, [pc, #104]	@ (800d1e4 <_scanf_chars+0xbc>)
 800d17a:	781b      	ldrb	r3, [r3, #0]
 800d17c:	5cd3      	ldrb	r3, [r2, r3]
 800d17e:	2208      	movs	r2, #8
 800d180:	4213      	tst	r3, r2
 800d182:	d11d      	bne.n	800d1c0 <_scanf_chars+0x98>
 800d184:	2210      	movs	r2, #16
 800d186:	6823      	ldr	r3, [r4, #0]
 800d188:	3601      	adds	r6, #1
 800d18a:	4213      	tst	r3, r2
 800d18c:	d103      	bne.n	800d196 <_scanf_chars+0x6e>
 800d18e:	682b      	ldr	r3, [r5, #0]
 800d190:	781b      	ldrb	r3, [r3, #0]
 800d192:	703b      	strb	r3, [r7, #0]
 800d194:	3701      	adds	r7, #1
 800d196:	682a      	ldr	r2, [r5, #0]
 800d198:	686b      	ldr	r3, [r5, #4]
 800d19a:	3201      	adds	r2, #1
 800d19c:	602a      	str	r2, [r5, #0]
 800d19e:	68a2      	ldr	r2, [r4, #8]
 800d1a0:	3b01      	subs	r3, #1
 800d1a2:	3a01      	subs	r2, #1
 800d1a4:	606b      	str	r3, [r5, #4]
 800d1a6:	60a2      	str	r2, [r4, #8]
 800d1a8:	2a00      	cmp	r2, #0
 800d1aa:	d009      	beq.n	800d1c0 <_scanf_chars+0x98>
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	dccf      	bgt.n	800d150 <_scanf_chars+0x28>
 800d1b0:	23c0      	movs	r3, #192	@ 0xc0
 800d1b2:	005b      	lsls	r3, r3, #1
 800d1b4:	0029      	movs	r1, r5
 800d1b6:	58e3      	ldr	r3, [r4, r3]
 800d1b8:	9801      	ldr	r0, [sp, #4]
 800d1ba:	4798      	blx	r3
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	d0c7      	beq.n	800d150 <_scanf_chars+0x28>
 800d1c0:	6822      	ldr	r2, [r4, #0]
 800d1c2:	2310      	movs	r3, #16
 800d1c4:	0011      	movs	r1, r2
 800d1c6:	4019      	ands	r1, r3
 800d1c8:	421a      	tst	r2, r3
 800d1ca:	d106      	bne.n	800d1da <_scanf_chars+0xb2>
 800d1cc:	68e3      	ldr	r3, [r4, #12]
 800d1ce:	3301      	adds	r3, #1
 800d1d0:	60e3      	str	r3, [r4, #12]
 800d1d2:	69a3      	ldr	r3, [r4, #24]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d000      	beq.n	800d1da <_scanf_chars+0xb2>
 800d1d8:	7039      	strb	r1, [r7, #0]
 800d1da:	2000      	movs	r0, #0
 800d1dc:	6923      	ldr	r3, [r4, #16]
 800d1de:	199b      	adds	r3, r3, r6
 800d1e0:	6123      	str	r3, [r4, #16]
 800d1e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d1e4:	0800e559 	.word	0x0800e559

0800d1e8 <_scanf_i>:
 800d1e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1ea:	b08b      	sub	sp, #44	@ 0x2c
 800d1ec:	9301      	str	r3, [sp, #4]
 800d1ee:	4b78      	ldr	r3, [pc, #480]	@ (800d3d0 <_scanf_i+0x1e8>)
 800d1f0:	0016      	movs	r6, r2
 800d1f2:	9004      	str	r0, [sp, #16]
 800d1f4:	aa07      	add	r2, sp, #28
 800d1f6:	cba1      	ldmia	r3!, {r0, r5, r7}
 800d1f8:	c2a1      	stmia	r2!, {r0, r5, r7}
 800d1fa:	4a76      	ldr	r2, [pc, #472]	@ (800d3d4 <_scanf_i+0x1ec>)
 800d1fc:	698b      	ldr	r3, [r1, #24]
 800d1fe:	000c      	movs	r4, r1
 800d200:	9205      	str	r2, [sp, #20]
 800d202:	2b03      	cmp	r3, #3
 800d204:	d101      	bne.n	800d20a <_scanf_i+0x22>
 800d206:	4b74      	ldr	r3, [pc, #464]	@ (800d3d8 <_scanf_i+0x1f0>)
 800d208:	9305      	str	r3, [sp, #20]
 800d20a:	22ae      	movs	r2, #174	@ 0xae
 800d20c:	2000      	movs	r0, #0
 800d20e:	68a3      	ldr	r3, [r4, #8]
 800d210:	0052      	lsls	r2, r2, #1
 800d212:	1e59      	subs	r1, r3, #1
 800d214:	9003      	str	r0, [sp, #12]
 800d216:	4291      	cmp	r1, r2
 800d218:	d905      	bls.n	800d226 <_scanf_i+0x3e>
 800d21a:	3b5e      	subs	r3, #94	@ 0x5e
 800d21c:	3bff      	subs	r3, #255	@ 0xff
 800d21e:	9303      	str	r3, [sp, #12]
 800d220:	235e      	movs	r3, #94	@ 0x5e
 800d222:	33ff      	adds	r3, #255	@ 0xff
 800d224:	60a3      	str	r3, [r4, #8]
 800d226:	0023      	movs	r3, r4
 800d228:	331c      	adds	r3, #28
 800d22a:	9300      	str	r3, [sp, #0]
 800d22c:	23d0      	movs	r3, #208	@ 0xd0
 800d22e:	2700      	movs	r7, #0
 800d230:	6822      	ldr	r2, [r4, #0]
 800d232:	011b      	lsls	r3, r3, #4
 800d234:	4313      	orrs	r3, r2
 800d236:	6023      	str	r3, [r4, #0]
 800d238:	9b00      	ldr	r3, [sp, #0]
 800d23a:	9302      	str	r3, [sp, #8]
 800d23c:	6833      	ldr	r3, [r6, #0]
 800d23e:	a807      	add	r0, sp, #28
 800d240:	7819      	ldrb	r1, [r3, #0]
 800d242:	00bb      	lsls	r3, r7, #2
 800d244:	2202      	movs	r2, #2
 800d246:	5818      	ldr	r0, [r3, r0]
 800d248:	f7fd fbcd 	bl	800a9e6 <memchr>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	d029      	beq.n	800d2a4 <_scanf_i+0xbc>
 800d250:	2f01      	cmp	r7, #1
 800d252:	d15e      	bne.n	800d312 <_scanf_i+0x12a>
 800d254:	6863      	ldr	r3, [r4, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d106      	bne.n	800d268 <_scanf_i+0x80>
 800d25a:	3308      	adds	r3, #8
 800d25c:	6822      	ldr	r2, [r4, #0]
 800d25e:	6063      	str	r3, [r4, #4]
 800d260:	33f9      	adds	r3, #249	@ 0xf9
 800d262:	33ff      	adds	r3, #255	@ 0xff
 800d264:	4313      	orrs	r3, r2
 800d266:	6023      	str	r3, [r4, #0]
 800d268:	6823      	ldr	r3, [r4, #0]
 800d26a:	4a5c      	ldr	r2, [pc, #368]	@ (800d3dc <_scanf_i+0x1f4>)
 800d26c:	4013      	ands	r3, r2
 800d26e:	6023      	str	r3, [r4, #0]
 800d270:	68a3      	ldr	r3, [r4, #8]
 800d272:	1e5a      	subs	r2, r3, #1
 800d274:	60a2      	str	r2, [r4, #8]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d014      	beq.n	800d2a4 <_scanf_i+0xbc>
 800d27a:	6833      	ldr	r3, [r6, #0]
 800d27c:	1c5a      	adds	r2, r3, #1
 800d27e:	6032      	str	r2, [r6, #0]
 800d280:	781b      	ldrb	r3, [r3, #0]
 800d282:	9a02      	ldr	r2, [sp, #8]
 800d284:	7013      	strb	r3, [r2, #0]
 800d286:	6873      	ldr	r3, [r6, #4]
 800d288:	1c55      	adds	r5, r2, #1
 800d28a:	3b01      	subs	r3, #1
 800d28c:	6073      	str	r3, [r6, #4]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	dc07      	bgt.n	800d2a2 <_scanf_i+0xba>
 800d292:	23c0      	movs	r3, #192	@ 0xc0
 800d294:	005b      	lsls	r3, r3, #1
 800d296:	0031      	movs	r1, r6
 800d298:	58e3      	ldr	r3, [r4, r3]
 800d29a:	9804      	ldr	r0, [sp, #16]
 800d29c:	4798      	blx	r3
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d17e      	bne.n	800d3a0 <_scanf_i+0x1b8>
 800d2a2:	9502      	str	r5, [sp, #8]
 800d2a4:	3701      	adds	r7, #1
 800d2a6:	2f03      	cmp	r7, #3
 800d2a8:	d1c8      	bne.n	800d23c <_scanf_i+0x54>
 800d2aa:	6863      	ldr	r3, [r4, #4]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d101      	bne.n	800d2b4 <_scanf_i+0xcc>
 800d2b0:	330a      	adds	r3, #10
 800d2b2:	6063      	str	r3, [r4, #4]
 800d2b4:	2700      	movs	r7, #0
 800d2b6:	6863      	ldr	r3, [r4, #4]
 800d2b8:	4949      	ldr	r1, [pc, #292]	@ (800d3e0 <_scanf_i+0x1f8>)
 800d2ba:	6960      	ldr	r0, [r4, #20]
 800d2bc:	1ac9      	subs	r1, r1, r3
 800d2be:	f000 f955 	bl	800d56c <__sccl>
 800d2c2:	9d02      	ldr	r5, [sp, #8]
 800d2c4:	68a3      	ldr	r3, [r4, #8]
 800d2c6:	6820      	ldr	r0, [r4, #0]
 800d2c8:	9302      	str	r3, [sp, #8]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d03f      	beq.n	800d34e <_scanf_i+0x166>
 800d2ce:	6831      	ldr	r1, [r6, #0]
 800d2d0:	6963      	ldr	r3, [r4, #20]
 800d2d2:	780a      	ldrb	r2, [r1, #0]
 800d2d4:	5c9b      	ldrb	r3, [r3, r2]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d039      	beq.n	800d34e <_scanf_i+0x166>
 800d2da:	2a30      	cmp	r2, #48	@ 0x30
 800d2dc:	d128      	bne.n	800d330 <_scanf_i+0x148>
 800d2de:	2380      	movs	r3, #128	@ 0x80
 800d2e0:	011b      	lsls	r3, r3, #4
 800d2e2:	4218      	tst	r0, r3
 800d2e4:	d024      	beq.n	800d330 <_scanf_i+0x148>
 800d2e6:	9b03      	ldr	r3, [sp, #12]
 800d2e8:	3701      	adds	r7, #1
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d005      	beq.n	800d2fa <_scanf_i+0x112>
 800d2ee:	001a      	movs	r2, r3
 800d2f0:	9b02      	ldr	r3, [sp, #8]
 800d2f2:	3a01      	subs	r2, #1
 800d2f4:	3301      	adds	r3, #1
 800d2f6:	9203      	str	r2, [sp, #12]
 800d2f8:	60a3      	str	r3, [r4, #8]
 800d2fa:	6873      	ldr	r3, [r6, #4]
 800d2fc:	3b01      	subs	r3, #1
 800d2fe:	6073      	str	r3, [r6, #4]
 800d300:	2b00      	cmp	r3, #0
 800d302:	dd1c      	ble.n	800d33e <_scanf_i+0x156>
 800d304:	6833      	ldr	r3, [r6, #0]
 800d306:	3301      	adds	r3, #1
 800d308:	6033      	str	r3, [r6, #0]
 800d30a:	68a3      	ldr	r3, [r4, #8]
 800d30c:	3b01      	subs	r3, #1
 800d30e:	60a3      	str	r3, [r4, #8]
 800d310:	e7d8      	b.n	800d2c4 <_scanf_i+0xdc>
 800d312:	2f02      	cmp	r7, #2
 800d314:	d1ac      	bne.n	800d270 <_scanf_i+0x88>
 800d316:	23c0      	movs	r3, #192	@ 0xc0
 800d318:	2180      	movs	r1, #128	@ 0x80
 800d31a:	6822      	ldr	r2, [r4, #0]
 800d31c:	00db      	lsls	r3, r3, #3
 800d31e:	4013      	ands	r3, r2
 800d320:	0089      	lsls	r1, r1, #2
 800d322:	428b      	cmp	r3, r1
 800d324:	d1c1      	bne.n	800d2aa <_scanf_i+0xc2>
 800d326:	2310      	movs	r3, #16
 800d328:	6063      	str	r3, [r4, #4]
 800d32a:	33f0      	adds	r3, #240	@ 0xf0
 800d32c:	4313      	orrs	r3, r2
 800d32e:	e79e      	b.n	800d26e <_scanf_i+0x86>
 800d330:	4b2c      	ldr	r3, [pc, #176]	@ (800d3e4 <_scanf_i+0x1fc>)
 800d332:	4003      	ands	r3, r0
 800d334:	6023      	str	r3, [r4, #0]
 800d336:	780b      	ldrb	r3, [r1, #0]
 800d338:	702b      	strb	r3, [r5, #0]
 800d33a:	3501      	adds	r5, #1
 800d33c:	e7dd      	b.n	800d2fa <_scanf_i+0x112>
 800d33e:	23c0      	movs	r3, #192	@ 0xc0
 800d340:	005b      	lsls	r3, r3, #1
 800d342:	0031      	movs	r1, r6
 800d344:	58e3      	ldr	r3, [r4, r3]
 800d346:	9804      	ldr	r0, [sp, #16]
 800d348:	4798      	blx	r3
 800d34a:	2800      	cmp	r0, #0
 800d34c:	d0dd      	beq.n	800d30a <_scanf_i+0x122>
 800d34e:	6823      	ldr	r3, [r4, #0]
 800d350:	05db      	lsls	r3, r3, #23
 800d352:	d50e      	bpl.n	800d372 <_scanf_i+0x18a>
 800d354:	9b00      	ldr	r3, [sp, #0]
 800d356:	429d      	cmp	r5, r3
 800d358:	d907      	bls.n	800d36a <_scanf_i+0x182>
 800d35a:	23be      	movs	r3, #190	@ 0xbe
 800d35c:	3d01      	subs	r5, #1
 800d35e:	005b      	lsls	r3, r3, #1
 800d360:	0032      	movs	r2, r6
 800d362:	7829      	ldrb	r1, [r5, #0]
 800d364:	58e3      	ldr	r3, [r4, r3]
 800d366:	9804      	ldr	r0, [sp, #16]
 800d368:	4798      	blx	r3
 800d36a:	9b00      	ldr	r3, [sp, #0]
 800d36c:	2001      	movs	r0, #1
 800d36e:	429d      	cmp	r5, r3
 800d370:	d029      	beq.n	800d3c6 <_scanf_i+0x1de>
 800d372:	6821      	ldr	r1, [r4, #0]
 800d374:	2310      	movs	r3, #16
 800d376:	000a      	movs	r2, r1
 800d378:	401a      	ands	r2, r3
 800d37a:	4219      	tst	r1, r3
 800d37c:	d11c      	bne.n	800d3b8 <_scanf_i+0x1d0>
 800d37e:	702a      	strb	r2, [r5, #0]
 800d380:	6863      	ldr	r3, [r4, #4]
 800d382:	9900      	ldr	r1, [sp, #0]
 800d384:	9804      	ldr	r0, [sp, #16]
 800d386:	9e05      	ldr	r6, [sp, #20]
 800d388:	47b0      	blx	r6
 800d38a:	9b01      	ldr	r3, [sp, #4]
 800d38c:	6822      	ldr	r2, [r4, #0]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	0691      	lsls	r1, r2, #26
 800d392:	d507      	bpl.n	800d3a4 <_scanf_i+0x1bc>
 800d394:	9901      	ldr	r1, [sp, #4]
 800d396:	1d1a      	adds	r2, r3, #4
 800d398:	600a      	str	r2, [r1, #0]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	6018      	str	r0, [r3, #0]
 800d39e:	e008      	b.n	800d3b2 <_scanf_i+0x1ca>
 800d3a0:	2700      	movs	r7, #0
 800d3a2:	e7d4      	b.n	800d34e <_scanf_i+0x166>
 800d3a4:	1d19      	adds	r1, r3, #4
 800d3a6:	07d6      	lsls	r6, r2, #31
 800d3a8:	d50f      	bpl.n	800d3ca <_scanf_i+0x1e2>
 800d3aa:	9a01      	ldr	r2, [sp, #4]
 800d3ac:	6011      	str	r1, [r2, #0]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	8018      	strh	r0, [r3, #0]
 800d3b2:	68e3      	ldr	r3, [r4, #12]
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	60e3      	str	r3, [r4, #12]
 800d3b8:	2000      	movs	r0, #0
 800d3ba:	9b00      	ldr	r3, [sp, #0]
 800d3bc:	1aed      	subs	r5, r5, r3
 800d3be:	6923      	ldr	r3, [r4, #16]
 800d3c0:	19ed      	adds	r5, r5, r7
 800d3c2:	195b      	adds	r3, r3, r5
 800d3c4:	6123      	str	r3, [r4, #16]
 800d3c6:	b00b      	add	sp, #44	@ 0x2c
 800d3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ca:	9a01      	ldr	r2, [sp, #4]
 800d3cc:	6011      	str	r1, [r2, #0]
 800d3ce:	e7e4      	b.n	800d39a <_scanf_i+0x1b2>
 800d3d0:	0800e104 	.word	0x0800e104
 800d3d4:	0800d88d 	.word	0x0800d88d
 800d3d8:	0800cac9 	.word	0x0800cac9
 800d3dc:	fffffaff 	.word	0xfffffaff
 800d3e0:	0800e3fa 	.word	0x0800e3fa
 800d3e4:	fffff6ff 	.word	0xfffff6ff

0800d3e8 <__sflush_r>:
 800d3e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3ea:	220c      	movs	r2, #12
 800d3ec:	5e8b      	ldrsh	r3, [r1, r2]
 800d3ee:	0005      	movs	r5, r0
 800d3f0:	000c      	movs	r4, r1
 800d3f2:	071a      	lsls	r2, r3, #28
 800d3f4:	d456      	bmi.n	800d4a4 <__sflush_r+0xbc>
 800d3f6:	684a      	ldr	r2, [r1, #4]
 800d3f8:	2a00      	cmp	r2, #0
 800d3fa:	dc02      	bgt.n	800d402 <__sflush_r+0x1a>
 800d3fc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800d3fe:	2a00      	cmp	r2, #0
 800d400:	dd4e      	ble.n	800d4a0 <__sflush_r+0xb8>
 800d402:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d404:	2f00      	cmp	r7, #0
 800d406:	d04b      	beq.n	800d4a0 <__sflush_r+0xb8>
 800d408:	2200      	movs	r2, #0
 800d40a:	2080      	movs	r0, #128	@ 0x80
 800d40c:	682e      	ldr	r6, [r5, #0]
 800d40e:	602a      	str	r2, [r5, #0]
 800d410:	001a      	movs	r2, r3
 800d412:	0140      	lsls	r0, r0, #5
 800d414:	6a21      	ldr	r1, [r4, #32]
 800d416:	4002      	ands	r2, r0
 800d418:	4203      	tst	r3, r0
 800d41a:	d033      	beq.n	800d484 <__sflush_r+0x9c>
 800d41c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d41e:	89a3      	ldrh	r3, [r4, #12]
 800d420:	075b      	lsls	r3, r3, #29
 800d422:	d506      	bpl.n	800d432 <__sflush_r+0x4a>
 800d424:	6863      	ldr	r3, [r4, #4]
 800d426:	1ad2      	subs	r2, r2, r3
 800d428:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d001      	beq.n	800d432 <__sflush_r+0x4a>
 800d42e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d430:	1ad2      	subs	r2, r2, r3
 800d432:	2300      	movs	r3, #0
 800d434:	0028      	movs	r0, r5
 800d436:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800d438:	6a21      	ldr	r1, [r4, #32]
 800d43a:	47b8      	blx	r7
 800d43c:	89a2      	ldrh	r2, [r4, #12]
 800d43e:	1c43      	adds	r3, r0, #1
 800d440:	d106      	bne.n	800d450 <__sflush_r+0x68>
 800d442:	6829      	ldr	r1, [r5, #0]
 800d444:	291d      	cmp	r1, #29
 800d446:	d846      	bhi.n	800d4d6 <__sflush_r+0xee>
 800d448:	4b29      	ldr	r3, [pc, #164]	@ (800d4f0 <__sflush_r+0x108>)
 800d44a:	40cb      	lsrs	r3, r1
 800d44c:	07db      	lsls	r3, r3, #31
 800d44e:	d542      	bpl.n	800d4d6 <__sflush_r+0xee>
 800d450:	2300      	movs	r3, #0
 800d452:	6063      	str	r3, [r4, #4]
 800d454:	6923      	ldr	r3, [r4, #16]
 800d456:	6023      	str	r3, [r4, #0]
 800d458:	04d2      	lsls	r2, r2, #19
 800d45a:	d505      	bpl.n	800d468 <__sflush_r+0x80>
 800d45c:	1c43      	adds	r3, r0, #1
 800d45e:	d102      	bne.n	800d466 <__sflush_r+0x7e>
 800d460:	682b      	ldr	r3, [r5, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d100      	bne.n	800d468 <__sflush_r+0x80>
 800d466:	6560      	str	r0, [r4, #84]	@ 0x54
 800d468:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d46a:	602e      	str	r6, [r5, #0]
 800d46c:	2900      	cmp	r1, #0
 800d46e:	d017      	beq.n	800d4a0 <__sflush_r+0xb8>
 800d470:	0023      	movs	r3, r4
 800d472:	3344      	adds	r3, #68	@ 0x44
 800d474:	4299      	cmp	r1, r3
 800d476:	d002      	beq.n	800d47e <__sflush_r+0x96>
 800d478:	0028      	movs	r0, r5
 800d47a:	f7fe f967 	bl	800b74c <_free_r>
 800d47e:	2300      	movs	r3, #0
 800d480:	6363      	str	r3, [r4, #52]	@ 0x34
 800d482:	e00d      	b.n	800d4a0 <__sflush_r+0xb8>
 800d484:	2301      	movs	r3, #1
 800d486:	0028      	movs	r0, r5
 800d488:	47b8      	blx	r7
 800d48a:	0002      	movs	r2, r0
 800d48c:	1c43      	adds	r3, r0, #1
 800d48e:	d1c6      	bne.n	800d41e <__sflush_r+0x36>
 800d490:	682b      	ldr	r3, [r5, #0]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d0c3      	beq.n	800d41e <__sflush_r+0x36>
 800d496:	2b1d      	cmp	r3, #29
 800d498:	d001      	beq.n	800d49e <__sflush_r+0xb6>
 800d49a:	2b16      	cmp	r3, #22
 800d49c:	d11a      	bne.n	800d4d4 <__sflush_r+0xec>
 800d49e:	602e      	str	r6, [r5, #0]
 800d4a0:	2000      	movs	r0, #0
 800d4a2:	e01e      	b.n	800d4e2 <__sflush_r+0xfa>
 800d4a4:	690e      	ldr	r6, [r1, #16]
 800d4a6:	2e00      	cmp	r6, #0
 800d4a8:	d0fa      	beq.n	800d4a0 <__sflush_r+0xb8>
 800d4aa:	680f      	ldr	r7, [r1, #0]
 800d4ac:	600e      	str	r6, [r1, #0]
 800d4ae:	1bba      	subs	r2, r7, r6
 800d4b0:	9201      	str	r2, [sp, #4]
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	079b      	lsls	r3, r3, #30
 800d4b6:	d100      	bne.n	800d4ba <__sflush_r+0xd2>
 800d4b8:	694a      	ldr	r2, [r1, #20]
 800d4ba:	60a2      	str	r2, [r4, #8]
 800d4bc:	9b01      	ldr	r3, [sp, #4]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	ddee      	ble.n	800d4a0 <__sflush_r+0xb8>
 800d4c2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d4c4:	0032      	movs	r2, r6
 800d4c6:	001f      	movs	r7, r3
 800d4c8:	0028      	movs	r0, r5
 800d4ca:	9b01      	ldr	r3, [sp, #4]
 800d4cc:	6a21      	ldr	r1, [r4, #32]
 800d4ce:	47b8      	blx	r7
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	dc07      	bgt.n	800d4e4 <__sflush_r+0xfc>
 800d4d4:	89a2      	ldrh	r2, [r4, #12]
 800d4d6:	2340      	movs	r3, #64	@ 0x40
 800d4d8:	2001      	movs	r0, #1
 800d4da:	4313      	orrs	r3, r2
 800d4dc:	b21b      	sxth	r3, r3
 800d4de:	81a3      	strh	r3, [r4, #12]
 800d4e0:	4240      	negs	r0, r0
 800d4e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d4e4:	9b01      	ldr	r3, [sp, #4]
 800d4e6:	1836      	adds	r6, r6, r0
 800d4e8:	1a1b      	subs	r3, r3, r0
 800d4ea:	9301      	str	r3, [sp, #4]
 800d4ec:	e7e6      	b.n	800d4bc <__sflush_r+0xd4>
 800d4ee:	46c0      	nop			@ (mov r8, r8)
 800d4f0:	20400001 	.word	0x20400001

0800d4f4 <_fflush_r>:
 800d4f4:	690b      	ldr	r3, [r1, #16]
 800d4f6:	b570      	push	{r4, r5, r6, lr}
 800d4f8:	0005      	movs	r5, r0
 800d4fa:	000c      	movs	r4, r1
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d102      	bne.n	800d506 <_fflush_r+0x12>
 800d500:	2500      	movs	r5, #0
 800d502:	0028      	movs	r0, r5
 800d504:	bd70      	pop	{r4, r5, r6, pc}
 800d506:	2800      	cmp	r0, #0
 800d508:	d004      	beq.n	800d514 <_fflush_r+0x20>
 800d50a:	6a03      	ldr	r3, [r0, #32]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d101      	bne.n	800d514 <_fflush_r+0x20>
 800d510:	f7fd f82e 	bl	800a570 <__sinit>
 800d514:	220c      	movs	r2, #12
 800d516:	5ea3      	ldrsh	r3, [r4, r2]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d0f1      	beq.n	800d500 <_fflush_r+0xc>
 800d51c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d51e:	07d2      	lsls	r2, r2, #31
 800d520:	d404      	bmi.n	800d52c <_fflush_r+0x38>
 800d522:	059b      	lsls	r3, r3, #22
 800d524:	d402      	bmi.n	800d52c <_fflush_r+0x38>
 800d526:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d528:	f7fd fa5b 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800d52c:	0028      	movs	r0, r5
 800d52e:	0021      	movs	r1, r4
 800d530:	f7ff ff5a 	bl	800d3e8 <__sflush_r>
 800d534:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d536:	0005      	movs	r5, r0
 800d538:	07db      	lsls	r3, r3, #31
 800d53a:	d4e2      	bmi.n	800d502 <_fflush_r+0xe>
 800d53c:	89a3      	ldrh	r3, [r4, #12]
 800d53e:	059b      	lsls	r3, r3, #22
 800d540:	d4df      	bmi.n	800d502 <_fflush_r+0xe>
 800d542:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d544:	f7fd fa4e 	bl	800a9e4 <__retarget_lock_release_recursive>
 800d548:	e7db      	b.n	800d502 <_fflush_r+0xe>
	...

0800d54c <fiprintf>:
 800d54c:	b40e      	push	{r1, r2, r3}
 800d54e:	b517      	push	{r0, r1, r2, r4, lr}
 800d550:	4c05      	ldr	r4, [pc, #20]	@ (800d568 <fiprintf+0x1c>)
 800d552:	ab05      	add	r3, sp, #20
 800d554:	cb04      	ldmia	r3!, {r2}
 800d556:	0001      	movs	r1, r0
 800d558:	6820      	ldr	r0, [r4, #0]
 800d55a:	9301      	str	r3, [sp, #4]
 800d55c:	f000 f9c2 	bl	800d8e4 <_vfiprintf_r>
 800d560:	bc1e      	pop	{r1, r2, r3, r4}
 800d562:	bc08      	pop	{r3}
 800d564:	b003      	add	sp, #12
 800d566:	4718      	bx	r3
 800d568:	20000188 	.word	0x20000188

0800d56c <__sccl>:
 800d56c:	b570      	push	{r4, r5, r6, lr}
 800d56e:	780b      	ldrb	r3, [r1, #0]
 800d570:	0004      	movs	r4, r0
 800d572:	2b5e      	cmp	r3, #94	@ 0x5e
 800d574:	d019      	beq.n	800d5aa <__sccl+0x3e>
 800d576:	1c4d      	adds	r5, r1, #1
 800d578:	2100      	movs	r1, #0
 800d57a:	0022      	movs	r2, r4
 800d57c:	1c60      	adds	r0, r4, #1
 800d57e:	30ff      	adds	r0, #255	@ 0xff
 800d580:	7011      	strb	r1, [r2, #0]
 800d582:	3201      	adds	r2, #1
 800d584:	4282      	cmp	r2, r0
 800d586:	d1fb      	bne.n	800d580 <__sccl+0x14>
 800d588:	1e68      	subs	r0, r5, #1
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d026      	beq.n	800d5dc <__sccl+0x70>
 800d58e:	2601      	movs	r6, #1
 800d590:	404e      	eors	r6, r1
 800d592:	0028      	movs	r0, r5
 800d594:	54e6      	strb	r6, [r4, r3]
 800d596:	7801      	ldrb	r1, [r0, #0]
 800d598:	1c45      	adds	r5, r0, #1
 800d59a:	292d      	cmp	r1, #45	@ 0x2d
 800d59c:	d009      	beq.n	800d5b2 <__sccl+0x46>
 800d59e:	295d      	cmp	r1, #93	@ 0x5d
 800d5a0:	d01b      	beq.n	800d5da <__sccl+0x6e>
 800d5a2:	2900      	cmp	r1, #0
 800d5a4:	d01a      	beq.n	800d5dc <__sccl+0x70>
 800d5a6:	000b      	movs	r3, r1
 800d5a8:	e7f3      	b.n	800d592 <__sccl+0x26>
 800d5aa:	784b      	ldrb	r3, [r1, #1]
 800d5ac:	1c8d      	adds	r5, r1, #2
 800d5ae:	2101      	movs	r1, #1
 800d5b0:	e7e3      	b.n	800d57a <__sccl+0xe>
 800d5b2:	7842      	ldrb	r2, [r0, #1]
 800d5b4:	2a5d      	cmp	r2, #93	@ 0x5d
 800d5b6:	d0f6      	beq.n	800d5a6 <__sccl+0x3a>
 800d5b8:	4293      	cmp	r3, r2
 800d5ba:	dcf4      	bgt.n	800d5a6 <__sccl+0x3a>
 800d5bc:	0019      	movs	r1, r3
 800d5be:	3002      	adds	r0, #2
 800d5c0:	3101      	adds	r1, #1
 800d5c2:	5466      	strb	r6, [r4, r1]
 800d5c4:	428a      	cmp	r2, r1
 800d5c6:	dcfb      	bgt.n	800d5c0 <__sccl+0x54>
 800d5c8:	1c59      	adds	r1, r3, #1
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	db02      	blt.n	800d5d4 <__sccl+0x68>
 800d5ce:	2200      	movs	r2, #0
 800d5d0:	188b      	adds	r3, r1, r2
 800d5d2:	e7e0      	b.n	800d596 <__sccl+0x2a>
 800d5d4:	1ad2      	subs	r2, r2, r3
 800d5d6:	3a01      	subs	r2, #1
 800d5d8:	e7fa      	b.n	800d5d0 <__sccl+0x64>
 800d5da:	0028      	movs	r0, r5
 800d5dc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d5e0 <__submore>:
 800d5e0:	000b      	movs	r3, r1
 800d5e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d5e4:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 800d5e6:	3344      	adds	r3, #68	@ 0x44
 800d5e8:	000c      	movs	r4, r1
 800d5ea:	429d      	cmp	r5, r3
 800d5ec:	d11c      	bne.n	800d628 <__submore+0x48>
 800d5ee:	2680      	movs	r6, #128	@ 0x80
 800d5f0:	00f6      	lsls	r6, r6, #3
 800d5f2:	0031      	movs	r1, r6
 800d5f4:	f7fe fc7a 	bl	800beec <_malloc_r>
 800d5f8:	2800      	cmp	r0, #0
 800d5fa:	d102      	bne.n	800d602 <__submore+0x22>
 800d5fc:	2001      	movs	r0, #1
 800d5fe:	4240      	negs	r0, r0
 800d600:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d602:	0023      	movs	r3, r4
 800d604:	6360      	str	r0, [r4, #52]	@ 0x34
 800d606:	63a6      	str	r6, [r4, #56]	@ 0x38
 800d608:	3346      	adds	r3, #70	@ 0x46
 800d60a:	781a      	ldrb	r2, [r3, #0]
 800d60c:	4b10      	ldr	r3, [pc, #64]	@ (800d650 <__submore+0x70>)
 800d60e:	54c2      	strb	r2, [r0, r3]
 800d610:	0023      	movs	r3, r4
 800d612:	3345      	adds	r3, #69	@ 0x45
 800d614:	781a      	ldrb	r2, [r3, #0]
 800d616:	4b0f      	ldr	r3, [pc, #60]	@ (800d654 <__submore+0x74>)
 800d618:	54c2      	strb	r2, [r0, r3]
 800d61a:	782a      	ldrb	r2, [r5, #0]
 800d61c:	4b0e      	ldr	r3, [pc, #56]	@ (800d658 <__submore+0x78>)
 800d61e:	54c2      	strb	r2, [r0, r3]
 800d620:	18c0      	adds	r0, r0, r3
 800d622:	6020      	str	r0, [r4, #0]
 800d624:	2000      	movs	r0, #0
 800d626:	e7eb      	b.n	800d600 <__submore+0x20>
 800d628:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 800d62a:	0029      	movs	r1, r5
 800d62c:	0073      	lsls	r3, r6, #1
 800d62e:	001a      	movs	r2, r3
 800d630:	9301      	str	r3, [sp, #4]
 800d632:	f000 f879 	bl	800d728 <_realloc_r>
 800d636:	1e05      	subs	r5, r0, #0
 800d638:	d0e0      	beq.n	800d5fc <__submore+0x1c>
 800d63a:	1987      	adds	r7, r0, r6
 800d63c:	0001      	movs	r1, r0
 800d63e:	0032      	movs	r2, r6
 800d640:	0038      	movs	r0, r7
 800d642:	f7fd f9db 	bl	800a9fc <memcpy>
 800d646:	9b01      	ldr	r3, [sp, #4]
 800d648:	6027      	str	r7, [r4, #0]
 800d64a:	6365      	str	r5, [r4, #52]	@ 0x34
 800d64c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d64e:	e7e9      	b.n	800d624 <__submore+0x44>
 800d650:	000003ff 	.word	0x000003ff
 800d654:	000003fe 	.word	0x000003fe
 800d658:	000003fd 	.word	0x000003fd

0800d65c <memmove>:
 800d65c:	b510      	push	{r4, lr}
 800d65e:	4288      	cmp	r0, r1
 800d660:	d902      	bls.n	800d668 <memmove+0xc>
 800d662:	188b      	adds	r3, r1, r2
 800d664:	4298      	cmp	r0, r3
 800d666:	d308      	bcc.n	800d67a <memmove+0x1e>
 800d668:	2300      	movs	r3, #0
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d007      	beq.n	800d67e <memmove+0x22>
 800d66e:	5ccc      	ldrb	r4, [r1, r3]
 800d670:	54c4      	strb	r4, [r0, r3]
 800d672:	3301      	adds	r3, #1
 800d674:	e7f9      	b.n	800d66a <memmove+0xe>
 800d676:	5c8b      	ldrb	r3, [r1, r2]
 800d678:	5483      	strb	r3, [r0, r2]
 800d67a:	3a01      	subs	r2, #1
 800d67c:	d2fb      	bcs.n	800d676 <memmove+0x1a>
 800d67e:	bd10      	pop	{r4, pc}

0800d680 <strchr>:
 800d680:	b2c9      	uxtb	r1, r1
 800d682:	7803      	ldrb	r3, [r0, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d004      	beq.n	800d692 <strchr+0x12>
 800d688:	428b      	cmp	r3, r1
 800d68a:	d100      	bne.n	800d68e <strchr+0xe>
 800d68c:	4770      	bx	lr
 800d68e:	3001      	adds	r0, #1
 800d690:	e7f7      	b.n	800d682 <strchr+0x2>
 800d692:	424b      	negs	r3, r1
 800d694:	4159      	adcs	r1, r3
 800d696:	4249      	negs	r1, r1
 800d698:	4008      	ands	r0, r1
 800d69a:	e7f7      	b.n	800d68c <strchr+0xc>

0800d69c <_sbrk_r>:
 800d69c:	2300      	movs	r3, #0
 800d69e:	b570      	push	{r4, r5, r6, lr}
 800d6a0:	4d06      	ldr	r5, [pc, #24]	@ (800d6bc <_sbrk_r+0x20>)
 800d6a2:	0004      	movs	r4, r0
 800d6a4:	0008      	movs	r0, r1
 800d6a6:	602b      	str	r3, [r5, #0]
 800d6a8:	f7f6 fcb2 	bl	8004010 <_sbrk>
 800d6ac:	1c43      	adds	r3, r0, #1
 800d6ae:	d103      	bne.n	800d6b8 <_sbrk_r+0x1c>
 800d6b0:	682b      	ldr	r3, [r5, #0]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d000      	beq.n	800d6b8 <_sbrk_r+0x1c>
 800d6b6:	6023      	str	r3, [r4, #0]
 800d6b8:	bd70      	pop	{r4, r5, r6, pc}
 800d6ba:	46c0      	nop			@ (mov r8, r8)
 800d6bc:	200006ec 	.word	0x200006ec

0800d6c0 <abort>:
 800d6c0:	2006      	movs	r0, #6
 800d6c2:	b510      	push	{r4, lr}
 800d6c4:	f000 faf4 	bl	800dcb0 <raise>
 800d6c8:	2001      	movs	r0, #1
 800d6ca:	f7f6 fc2f 	bl	8003f2c <_exit>

0800d6ce <_calloc_r>:
 800d6ce:	b570      	push	{r4, r5, r6, lr}
 800d6d0:	0c0b      	lsrs	r3, r1, #16
 800d6d2:	0c15      	lsrs	r5, r2, #16
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d11e      	bne.n	800d716 <_calloc_r+0x48>
 800d6d8:	2d00      	cmp	r5, #0
 800d6da:	d10c      	bne.n	800d6f6 <_calloc_r+0x28>
 800d6dc:	b289      	uxth	r1, r1
 800d6de:	b294      	uxth	r4, r2
 800d6e0:	434c      	muls	r4, r1
 800d6e2:	0021      	movs	r1, r4
 800d6e4:	f7fe fc02 	bl	800beec <_malloc_r>
 800d6e8:	1e05      	subs	r5, r0, #0
 800d6ea:	d01b      	beq.n	800d724 <_calloc_r+0x56>
 800d6ec:	0022      	movs	r2, r4
 800d6ee:	2100      	movs	r1, #0
 800d6f0:	f7fd f842 	bl	800a778 <memset>
 800d6f4:	e016      	b.n	800d724 <_calloc_r+0x56>
 800d6f6:	1c2b      	adds	r3, r5, #0
 800d6f8:	1c0c      	adds	r4, r1, #0
 800d6fa:	b289      	uxth	r1, r1
 800d6fc:	b292      	uxth	r2, r2
 800d6fe:	434a      	muls	r2, r1
 800d700:	b29b      	uxth	r3, r3
 800d702:	b2a1      	uxth	r1, r4
 800d704:	4359      	muls	r1, r3
 800d706:	0c14      	lsrs	r4, r2, #16
 800d708:	190c      	adds	r4, r1, r4
 800d70a:	0c23      	lsrs	r3, r4, #16
 800d70c:	d107      	bne.n	800d71e <_calloc_r+0x50>
 800d70e:	0424      	lsls	r4, r4, #16
 800d710:	b292      	uxth	r2, r2
 800d712:	4314      	orrs	r4, r2
 800d714:	e7e5      	b.n	800d6e2 <_calloc_r+0x14>
 800d716:	2d00      	cmp	r5, #0
 800d718:	d101      	bne.n	800d71e <_calloc_r+0x50>
 800d71a:	1c14      	adds	r4, r2, #0
 800d71c:	e7ed      	b.n	800d6fa <_calloc_r+0x2c>
 800d71e:	230c      	movs	r3, #12
 800d720:	2500      	movs	r5, #0
 800d722:	6003      	str	r3, [r0, #0]
 800d724:	0028      	movs	r0, r5
 800d726:	bd70      	pop	{r4, r5, r6, pc}

0800d728 <_realloc_r>:
 800d728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d72a:	0006      	movs	r6, r0
 800d72c:	000c      	movs	r4, r1
 800d72e:	0015      	movs	r5, r2
 800d730:	2900      	cmp	r1, #0
 800d732:	d105      	bne.n	800d740 <_realloc_r+0x18>
 800d734:	0011      	movs	r1, r2
 800d736:	f7fe fbd9 	bl	800beec <_malloc_r>
 800d73a:	0004      	movs	r4, r0
 800d73c:	0020      	movs	r0, r4
 800d73e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d740:	2a00      	cmp	r2, #0
 800d742:	d103      	bne.n	800d74c <_realloc_r+0x24>
 800d744:	f7fe f802 	bl	800b74c <_free_r>
 800d748:	002c      	movs	r4, r5
 800d74a:	e7f7      	b.n	800d73c <_realloc_r+0x14>
 800d74c:	f000 fad0 	bl	800dcf0 <_malloc_usable_size_r>
 800d750:	0007      	movs	r7, r0
 800d752:	4285      	cmp	r5, r0
 800d754:	d802      	bhi.n	800d75c <_realloc_r+0x34>
 800d756:	0843      	lsrs	r3, r0, #1
 800d758:	42ab      	cmp	r3, r5
 800d75a:	d3ef      	bcc.n	800d73c <_realloc_r+0x14>
 800d75c:	0029      	movs	r1, r5
 800d75e:	0030      	movs	r0, r6
 800d760:	f7fe fbc4 	bl	800beec <_malloc_r>
 800d764:	9001      	str	r0, [sp, #4]
 800d766:	2800      	cmp	r0, #0
 800d768:	d101      	bne.n	800d76e <_realloc_r+0x46>
 800d76a:	9c01      	ldr	r4, [sp, #4]
 800d76c:	e7e6      	b.n	800d73c <_realloc_r+0x14>
 800d76e:	002a      	movs	r2, r5
 800d770:	42bd      	cmp	r5, r7
 800d772:	d900      	bls.n	800d776 <_realloc_r+0x4e>
 800d774:	003a      	movs	r2, r7
 800d776:	0021      	movs	r1, r4
 800d778:	9801      	ldr	r0, [sp, #4]
 800d77a:	f7fd f93f 	bl	800a9fc <memcpy>
 800d77e:	0021      	movs	r1, r4
 800d780:	0030      	movs	r0, r6
 800d782:	f7fd ffe3 	bl	800b74c <_free_r>
 800d786:	e7f0      	b.n	800d76a <_realloc_r+0x42>

0800d788 <_strtoul_l.isra.0>:
 800d788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d78a:	001e      	movs	r6, r3
 800d78c:	4b3e      	ldr	r3, [pc, #248]	@ (800d888 <_strtoul_l.isra.0+0x100>)
 800d78e:	0017      	movs	r7, r2
 800d790:	000c      	movs	r4, r1
 800d792:	469c      	mov	ip, r3
 800d794:	2208      	movs	r2, #8
 800d796:	b085      	sub	sp, #20
 800d798:	9003      	str	r0, [sp, #12]
 800d79a:	9100      	str	r1, [sp, #0]
 800d79c:	0023      	movs	r3, r4
 800d79e:	4661      	mov	r1, ip
 800d7a0:	781d      	ldrb	r5, [r3, #0]
 800d7a2:	3401      	adds	r4, #1
 800d7a4:	5d48      	ldrb	r0, [r1, r5]
 800d7a6:	0001      	movs	r1, r0
 800d7a8:	4011      	ands	r1, r2
 800d7aa:	4210      	tst	r0, r2
 800d7ac:	d1f6      	bne.n	800d79c <_strtoul_l.isra.0+0x14>
 800d7ae:	2d2d      	cmp	r5, #45	@ 0x2d
 800d7b0:	d112      	bne.n	800d7d8 <_strtoul_l.isra.0+0x50>
 800d7b2:	7825      	ldrb	r5, [r4, #0]
 800d7b4:	1c9c      	adds	r4, r3, #2
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	9302      	str	r3, [sp, #8]
 800d7ba:	2210      	movs	r2, #16
 800d7bc:	0033      	movs	r3, r6
 800d7be:	4393      	bics	r3, r2
 800d7c0:	d116      	bne.n	800d7f0 <_strtoul_l.isra.0+0x68>
 800d7c2:	2d30      	cmp	r5, #48	@ 0x30
 800d7c4:	d10e      	bne.n	800d7e4 <_strtoul_l.isra.0+0x5c>
 800d7c6:	2120      	movs	r1, #32
 800d7c8:	7823      	ldrb	r3, [r4, #0]
 800d7ca:	438b      	bics	r3, r1
 800d7cc:	2b58      	cmp	r3, #88	@ 0x58
 800d7ce:	d109      	bne.n	800d7e4 <_strtoul_l.isra.0+0x5c>
 800d7d0:	7865      	ldrb	r5, [r4, #1]
 800d7d2:	3402      	adds	r4, #2
 800d7d4:	2610      	movs	r6, #16
 800d7d6:	e00b      	b.n	800d7f0 <_strtoul_l.isra.0+0x68>
 800d7d8:	9102      	str	r1, [sp, #8]
 800d7da:	2d2b      	cmp	r5, #43	@ 0x2b
 800d7dc:	d1ed      	bne.n	800d7ba <_strtoul_l.isra.0+0x32>
 800d7de:	7825      	ldrb	r5, [r4, #0]
 800d7e0:	1c9c      	adds	r4, r3, #2
 800d7e2:	e7ea      	b.n	800d7ba <_strtoul_l.isra.0+0x32>
 800d7e4:	2e00      	cmp	r6, #0
 800d7e6:	d1f5      	bne.n	800d7d4 <_strtoul_l.isra.0+0x4c>
 800d7e8:	360a      	adds	r6, #10
 800d7ea:	2d30      	cmp	r5, #48	@ 0x30
 800d7ec:	d100      	bne.n	800d7f0 <_strtoul_l.isra.0+0x68>
 800d7ee:	3e02      	subs	r6, #2
 800d7f0:	2001      	movs	r0, #1
 800d7f2:	0031      	movs	r1, r6
 800d7f4:	4240      	negs	r0, r0
 800d7f6:	f7f2 fcad 	bl	8000154 <__udivsi3>
 800d7fa:	9001      	str	r0, [sp, #4]
 800d7fc:	2001      	movs	r0, #1
 800d7fe:	0031      	movs	r1, r6
 800d800:	4240      	negs	r0, r0
 800d802:	f7f2 fd2d 	bl	8000260 <__aeabi_uidivmod>
 800d806:	2300      	movs	r3, #0
 800d808:	2201      	movs	r2, #1
 800d80a:	0018      	movs	r0, r3
 800d80c:	4694      	mov	ip, r2
 800d80e:	002a      	movs	r2, r5
 800d810:	3a30      	subs	r2, #48	@ 0x30
 800d812:	2a09      	cmp	r2, #9
 800d814:	d812      	bhi.n	800d83c <_strtoul_l.isra.0+0xb4>
 800d816:	0015      	movs	r5, r2
 800d818:	42ae      	cmp	r6, r5
 800d81a:	dd1e      	ble.n	800d85a <_strtoul_l.isra.0+0xd2>
 800d81c:	1c5a      	adds	r2, r3, #1
 800d81e:	d00a      	beq.n	800d836 <_strtoul_l.isra.0+0xae>
 800d820:	2301      	movs	r3, #1
 800d822:	9a01      	ldr	r2, [sp, #4]
 800d824:	425b      	negs	r3, r3
 800d826:	4282      	cmp	r2, r0
 800d828:	d305      	bcc.n	800d836 <_strtoul_l.isra.0+0xae>
 800d82a:	d101      	bne.n	800d830 <_strtoul_l.isra.0+0xa8>
 800d82c:	42a9      	cmp	r1, r5
 800d82e:	db11      	blt.n	800d854 <_strtoul_l.isra.0+0xcc>
 800d830:	4663      	mov	r3, ip
 800d832:	4370      	muls	r0, r6
 800d834:	1828      	adds	r0, r5, r0
 800d836:	7825      	ldrb	r5, [r4, #0]
 800d838:	3401      	adds	r4, #1
 800d83a:	e7e8      	b.n	800d80e <_strtoul_l.isra.0+0x86>
 800d83c:	002a      	movs	r2, r5
 800d83e:	3a41      	subs	r2, #65	@ 0x41
 800d840:	2a19      	cmp	r2, #25
 800d842:	d801      	bhi.n	800d848 <_strtoul_l.isra.0+0xc0>
 800d844:	3d37      	subs	r5, #55	@ 0x37
 800d846:	e7e7      	b.n	800d818 <_strtoul_l.isra.0+0x90>
 800d848:	002a      	movs	r2, r5
 800d84a:	3a61      	subs	r2, #97	@ 0x61
 800d84c:	2a19      	cmp	r2, #25
 800d84e:	d804      	bhi.n	800d85a <_strtoul_l.isra.0+0xd2>
 800d850:	3d57      	subs	r5, #87	@ 0x57
 800d852:	e7e1      	b.n	800d818 <_strtoul_l.isra.0+0x90>
 800d854:	2301      	movs	r3, #1
 800d856:	425b      	negs	r3, r3
 800d858:	e7ed      	b.n	800d836 <_strtoul_l.isra.0+0xae>
 800d85a:	1c5a      	adds	r2, r3, #1
 800d85c:	d107      	bne.n	800d86e <_strtoul_l.isra.0+0xe6>
 800d85e:	2222      	movs	r2, #34	@ 0x22
 800d860:	9903      	ldr	r1, [sp, #12]
 800d862:	0018      	movs	r0, r3
 800d864:	600a      	str	r2, [r1, #0]
 800d866:	2f00      	cmp	r7, #0
 800d868:	d109      	bne.n	800d87e <_strtoul_l.isra.0+0xf6>
 800d86a:	b005      	add	sp, #20
 800d86c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d86e:	9a02      	ldr	r2, [sp, #8]
 800d870:	2a00      	cmp	r2, #0
 800d872:	d000      	beq.n	800d876 <_strtoul_l.isra.0+0xee>
 800d874:	4240      	negs	r0, r0
 800d876:	2f00      	cmp	r7, #0
 800d878:	d0f7      	beq.n	800d86a <_strtoul_l.isra.0+0xe2>
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d001      	beq.n	800d882 <_strtoul_l.isra.0+0xfa>
 800d87e:	1e63      	subs	r3, r4, #1
 800d880:	9300      	str	r3, [sp, #0]
 800d882:	9b00      	ldr	r3, [sp, #0]
 800d884:	603b      	str	r3, [r7, #0]
 800d886:	e7f0      	b.n	800d86a <_strtoul_l.isra.0+0xe2>
 800d888:	0800e559 	.word	0x0800e559

0800d88c <_strtoul_r>:
 800d88c:	b510      	push	{r4, lr}
 800d88e:	f7ff ff7b 	bl	800d788 <_strtoul_l.isra.0>
 800d892:	bd10      	pop	{r4, pc}

0800d894 <__sfputc_r>:
 800d894:	6893      	ldr	r3, [r2, #8]
 800d896:	b510      	push	{r4, lr}
 800d898:	3b01      	subs	r3, #1
 800d89a:	6093      	str	r3, [r2, #8]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	da04      	bge.n	800d8aa <__sfputc_r+0x16>
 800d8a0:	6994      	ldr	r4, [r2, #24]
 800d8a2:	42a3      	cmp	r3, r4
 800d8a4:	db07      	blt.n	800d8b6 <__sfputc_r+0x22>
 800d8a6:	290a      	cmp	r1, #10
 800d8a8:	d005      	beq.n	800d8b6 <__sfputc_r+0x22>
 800d8aa:	6813      	ldr	r3, [r2, #0]
 800d8ac:	1c58      	adds	r0, r3, #1
 800d8ae:	6010      	str	r0, [r2, #0]
 800d8b0:	7019      	strb	r1, [r3, #0]
 800d8b2:	0008      	movs	r0, r1
 800d8b4:	bd10      	pop	{r4, pc}
 800d8b6:	f000 f931 	bl	800db1c <__swbuf_r>
 800d8ba:	0001      	movs	r1, r0
 800d8bc:	e7f9      	b.n	800d8b2 <__sfputc_r+0x1e>

0800d8be <__sfputs_r>:
 800d8be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8c0:	0006      	movs	r6, r0
 800d8c2:	000f      	movs	r7, r1
 800d8c4:	0014      	movs	r4, r2
 800d8c6:	18d5      	adds	r5, r2, r3
 800d8c8:	42ac      	cmp	r4, r5
 800d8ca:	d101      	bne.n	800d8d0 <__sfputs_r+0x12>
 800d8cc:	2000      	movs	r0, #0
 800d8ce:	e007      	b.n	800d8e0 <__sfputs_r+0x22>
 800d8d0:	7821      	ldrb	r1, [r4, #0]
 800d8d2:	003a      	movs	r2, r7
 800d8d4:	0030      	movs	r0, r6
 800d8d6:	f7ff ffdd 	bl	800d894 <__sfputc_r>
 800d8da:	3401      	adds	r4, #1
 800d8dc:	1c43      	adds	r3, r0, #1
 800d8de:	d1f3      	bne.n	800d8c8 <__sfputs_r+0xa>
 800d8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d8e4 <_vfiprintf_r>:
 800d8e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8e6:	b0a1      	sub	sp, #132	@ 0x84
 800d8e8:	000f      	movs	r7, r1
 800d8ea:	0015      	movs	r5, r2
 800d8ec:	001e      	movs	r6, r3
 800d8ee:	9003      	str	r0, [sp, #12]
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	d004      	beq.n	800d8fe <_vfiprintf_r+0x1a>
 800d8f4:	6a03      	ldr	r3, [r0, #32]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d101      	bne.n	800d8fe <_vfiprintf_r+0x1a>
 800d8fa:	f7fc fe39 	bl	800a570 <__sinit>
 800d8fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d900:	07db      	lsls	r3, r3, #31
 800d902:	d405      	bmi.n	800d910 <_vfiprintf_r+0x2c>
 800d904:	89bb      	ldrh	r3, [r7, #12]
 800d906:	059b      	lsls	r3, r3, #22
 800d908:	d402      	bmi.n	800d910 <_vfiprintf_r+0x2c>
 800d90a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d90c:	f7fd f869 	bl	800a9e2 <__retarget_lock_acquire_recursive>
 800d910:	89bb      	ldrh	r3, [r7, #12]
 800d912:	071b      	lsls	r3, r3, #28
 800d914:	d502      	bpl.n	800d91c <_vfiprintf_r+0x38>
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d113      	bne.n	800d944 <_vfiprintf_r+0x60>
 800d91c:	0039      	movs	r1, r7
 800d91e:	9803      	ldr	r0, [sp, #12]
 800d920:	f000 f93e 	bl	800dba0 <__swsetup_r>
 800d924:	2800      	cmp	r0, #0
 800d926:	d00d      	beq.n	800d944 <_vfiprintf_r+0x60>
 800d928:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d92a:	07db      	lsls	r3, r3, #31
 800d92c:	d503      	bpl.n	800d936 <_vfiprintf_r+0x52>
 800d92e:	2001      	movs	r0, #1
 800d930:	4240      	negs	r0, r0
 800d932:	b021      	add	sp, #132	@ 0x84
 800d934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d936:	89bb      	ldrh	r3, [r7, #12]
 800d938:	059b      	lsls	r3, r3, #22
 800d93a:	d4f8      	bmi.n	800d92e <_vfiprintf_r+0x4a>
 800d93c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d93e:	f7fd f851 	bl	800a9e4 <__retarget_lock_release_recursive>
 800d942:	e7f4      	b.n	800d92e <_vfiprintf_r+0x4a>
 800d944:	2300      	movs	r3, #0
 800d946:	ac08      	add	r4, sp, #32
 800d948:	6163      	str	r3, [r4, #20]
 800d94a:	3320      	adds	r3, #32
 800d94c:	7663      	strb	r3, [r4, #25]
 800d94e:	3310      	adds	r3, #16
 800d950:	76a3      	strb	r3, [r4, #26]
 800d952:	9607      	str	r6, [sp, #28]
 800d954:	002e      	movs	r6, r5
 800d956:	7833      	ldrb	r3, [r6, #0]
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d001      	beq.n	800d960 <_vfiprintf_r+0x7c>
 800d95c:	2b25      	cmp	r3, #37	@ 0x25
 800d95e:	d148      	bne.n	800d9f2 <_vfiprintf_r+0x10e>
 800d960:	1b73      	subs	r3, r6, r5
 800d962:	9305      	str	r3, [sp, #20]
 800d964:	42ae      	cmp	r6, r5
 800d966:	d00b      	beq.n	800d980 <_vfiprintf_r+0x9c>
 800d968:	002a      	movs	r2, r5
 800d96a:	0039      	movs	r1, r7
 800d96c:	9803      	ldr	r0, [sp, #12]
 800d96e:	f7ff ffa6 	bl	800d8be <__sfputs_r>
 800d972:	3001      	adds	r0, #1
 800d974:	d100      	bne.n	800d978 <_vfiprintf_r+0x94>
 800d976:	e0ae      	b.n	800dad6 <_vfiprintf_r+0x1f2>
 800d978:	6963      	ldr	r3, [r4, #20]
 800d97a:	9a05      	ldr	r2, [sp, #20]
 800d97c:	189b      	adds	r3, r3, r2
 800d97e:	6163      	str	r3, [r4, #20]
 800d980:	7833      	ldrb	r3, [r6, #0]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d100      	bne.n	800d988 <_vfiprintf_r+0xa4>
 800d986:	e0a6      	b.n	800dad6 <_vfiprintf_r+0x1f2>
 800d988:	2201      	movs	r2, #1
 800d98a:	2300      	movs	r3, #0
 800d98c:	4252      	negs	r2, r2
 800d98e:	6062      	str	r2, [r4, #4]
 800d990:	a904      	add	r1, sp, #16
 800d992:	3254      	adds	r2, #84	@ 0x54
 800d994:	1852      	adds	r2, r2, r1
 800d996:	1c75      	adds	r5, r6, #1
 800d998:	6023      	str	r3, [r4, #0]
 800d99a:	60e3      	str	r3, [r4, #12]
 800d99c:	60a3      	str	r3, [r4, #8]
 800d99e:	7013      	strb	r3, [r2, #0]
 800d9a0:	65a3      	str	r3, [r4, #88]	@ 0x58
 800d9a2:	4b59      	ldr	r3, [pc, #356]	@ (800db08 <_vfiprintf_r+0x224>)
 800d9a4:	2205      	movs	r2, #5
 800d9a6:	0018      	movs	r0, r3
 800d9a8:	7829      	ldrb	r1, [r5, #0]
 800d9aa:	9305      	str	r3, [sp, #20]
 800d9ac:	f7fd f81b 	bl	800a9e6 <memchr>
 800d9b0:	1c6e      	adds	r6, r5, #1
 800d9b2:	2800      	cmp	r0, #0
 800d9b4:	d11f      	bne.n	800d9f6 <_vfiprintf_r+0x112>
 800d9b6:	6822      	ldr	r2, [r4, #0]
 800d9b8:	06d3      	lsls	r3, r2, #27
 800d9ba:	d504      	bpl.n	800d9c6 <_vfiprintf_r+0xe2>
 800d9bc:	2353      	movs	r3, #83	@ 0x53
 800d9be:	a904      	add	r1, sp, #16
 800d9c0:	185b      	adds	r3, r3, r1
 800d9c2:	2120      	movs	r1, #32
 800d9c4:	7019      	strb	r1, [r3, #0]
 800d9c6:	0713      	lsls	r3, r2, #28
 800d9c8:	d504      	bpl.n	800d9d4 <_vfiprintf_r+0xf0>
 800d9ca:	2353      	movs	r3, #83	@ 0x53
 800d9cc:	a904      	add	r1, sp, #16
 800d9ce:	185b      	adds	r3, r3, r1
 800d9d0:	212b      	movs	r1, #43	@ 0x2b
 800d9d2:	7019      	strb	r1, [r3, #0]
 800d9d4:	782b      	ldrb	r3, [r5, #0]
 800d9d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9d8:	d016      	beq.n	800da08 <_vfiprintf_r+0x124>
 800d9da:	002e      	movs	r6, r5
 800d9dc:	2100      	movs	r1, #0
 800d9de:	200a      	movs	r0, #10
 800d9e0:	68e3      	ldr	r3, [r4, #12]
 800d9e2:	7832      	ldrb	r2, [r6, #0]
 800d9e4:	1c75      	adds	r5, r6, #1
 800d9e6:	3a30      	subs	r2, #48	@ 0x30
 800d9e8:	2a09      	cmp	r2, #9
 800d9ea:	d950      	bls.n	800da8e <_vfiprintf_r+0x1aa>
 800d9ec:	2900      	cmp	r1, #0
 800d9ee:	d111      	bne.n	800da14 <_vfiprintf_r+0x130>
 800d9f0:	e017      	b.n	800da22 <_vfiprintf_r+0x13e>
 800d9f2:	3601      	adds	r6, #1
 800d9f4:	e7af      	b.n	800d956 <_vfiprintf_r+0x72>
 800d9f6:	9b05      	ldr	r3, [sp, #20]
 800d9f8:	6822      	ldr	r2, [r4, #0]
 800d9fa:	1ac0      	subs	r0, r0, r3
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	4083      	lsls	r3, r0
 800da00:	4313      	orrs	r3, r2
 800da02:	0035      	movs	r5, r6
 800da04:	6023      	str	r3, [r4, #0]
 800da06:	e7cc      	b.n	800d9a2 <_vfiprintf_r+0xbe>
 800da08:	9b07      	ldr	r3, [sp, #28]
 800da0a:	1d19      	adds	r1, r3, #4
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	9107      	str	r1, [sp, #28]
 800da10:	2b00      	cmp	r3, #0
 800da12:	db01      	blt.n	800da18 <_vfiprintf_r+0x134>
 800da14:	930b      	str	r3, [sp, #44]	@ 0x2c
 800da16:	e004      	b.n	800da22 <_vfiprintf_r+0x13e>
 800da18:	425b      	negs	r3, r3
 800da1a:	60e3      	str	r3, [r4, #12]
 800da1c:	2302      	movs	r3, #2
 800da1e:	4313      	orrs	r3, r2
 800da20:	6023      	str	r3, [r4, #0]
 800da22:	7833      	ldrb	r3, [r6, #0]
 800da24:	2b2e      	cmp	r3, #46	@ 0x2e
 800da26:	d10c      	bne.n	800da42 <_vfiprintf_r+0x15e>
 800da28:	7873      	ldrb	r3, [r6, #1]
 800da2a:	2b2a      	cmp	r3, #42	@ 0x2a
 800da2c:	d134      	bne.n	800da98 <_vfiprintf_r+0x1b4>
 800da2e:	9b07      	ldr	r3, [sp, #28]
 800da30:	3602      	adds	r6, #2
 800da32:	1d1a      	adds	r2, r3, #4
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	9207      	str	r2, [sp, #28]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	da01      	bge.n	800da40 <_vfiprintf_r+0x15c>
 800da3c:	2301      	movs	r3, #1
 800da3e:	425b      	negs	r3, r3
 800da40:	9309      	str	r3, [sp, #36]	@ 0x24
 800da42:	4d32      	ldr	r5, [pc, #200]	@ (800db0c <_vfiprintf_r+0x228>)
 800da44:	2203      	movs	r2, #3
 800da46:	0028      	movs	r0, r5
 800da48:	7831      	ldrb	r1, [r6, #0]
 800da4a:	f7fc ffcc 	bl	800a9e6 <memchr>
 800da4e:	2800      	cmp	r0, #0
 800da50:	d006      	beq.n	800da60 <_vfiprintf_r+0x17c>
 800da52:	2340      	movs	r3, #64	@ 0x40
 800da54:	1b40      	subs	r0, r0, r5
 800da56:	4083      	lsls	r3, r0
 800da58:	6822      	ldr	r2, [r4, #0]
 800da5a:	3601      	adds	r6, #1
 800da5c:	4313      	orrs	r3, r2
 800da5e:	6023      	str	r3, [r4, #0]
 800da60:	7831      	ldrb	r1, [r6, #0]
 800da62:	2206      	movs	r2, #6
 800da64:	482a      	ldr	r0, [pc, #168]	@ (800db10 <_vfiprintf_r+0x22c>)
 800da66:	1c75      	adds	r5, r6, #1
 800da68:	7621      	strb	r1, [r4, #24]
 800da6a:	f7fc ffbc 	bl	800a9e6 <memchr>
 800da6e:	2800      	cmp	r0, #0
 800da70:	d040      	beq.n	800daf4 <_vfiprintf_r+0x210>
 800da72:	4b28      	ldr	r3, [pc, #160]	@ (800db14 <_vfiprintf_r+0x230>)
 800da74:	2b00      	cmp	r3, #0
 800da76:	d122      	bne.n	800dabe <_vfiprintf_r+0x1da>
 800da78:	2207      	movs	r2, #7
 800da7a:	9b07      	ldr	r3, [sp, #28]
 800da7c:	3307      	adds	r3, #7
 800da7e:	4393      	bics	r3, r2
 800da80:	3308      	adds	r3, #8
 800da82:	9307      	str	r3, [sp, #28]
 800da84:	6963      	ldr	r3, [r4, #20]
 800da86:	9a04      	ldr	r2, [sp, #16]
 800da88:	189b      	adds	r3, r3, r2
 800da8a:	6163      	str	r3, [r4, #20]
 800da8c:	e762      	b.n	800d954 <_vfiprintf_r+0x70>
 800da8e:	4343      	muls	r3, r0
 800da90:	002e      	movs	r6, r5
 800da92:	2101      	movs	r1, #1
 800da94:	189b      	adds	r3, r3, r2
 800da96:	e7a4      	b.n	800d9e2 <_vfiprintf_r+0xfe>
 800da98:	2300      	movs	r3, #0
 800da9a:	200a      	movs	r0, #10
 800da9c:	0019      	movs	r1, r3
 800da9e:	3601      	adds	r6, #1
 800daa0:	6063      	str	r3, [r4, #4]
 800daa2:	7832      	ldrb	r2, [r6, #0]
 800daa4:	1c75      	adds	r5, r6, #1
 800daa6:	3a30      	subs	r2, #48	@ 0x30
 800daa8:	2a09      	cmp	r2, #9
 800daaa:	d903      	bls.n	800dab4 <_vfiprintf_r+0x1d0>
 800daac:	2b00      	cmp	r3, #0
 800daae:	d0c8      	beq.n	800da42 <_vfiprintf_r+0x15e>
 800dab0:	9109      	str	r1, [sp, #36]	@ 0x24
 800dab2:	e7c6      	b.n	800da42 <_vfiprintf_r+0x15e>
 800dab4:	4341      	muls	r1, r0
 800dab6:	002e      	movs	r6, r5
 800dab8:	2301      	movs	r3, #1
 800daba:	1889      	adds	r1, r1, r2
 800dabc:	e7f1      	b.n	800daa2 <_vfiprintf_r+0x1be>
 800dabe:	aa07      	add	r2, sp, #28
 800dac0:	9200      	str	r2, [sp, #0]
 800dac2:	0021      	movs	r1, r4
 800dac4:	003a      	movs	r2, r7
 800dac6:	4b14      	ldr	r3, [pc, #80]	@ (800db18 <_vfiprintf_r+0x234>)
 800dac8:	9803      	ldr	r0, [sp, #12]
 800daca:	f7fb fefb 	bl	80098c4 <_printf_float>
 800dace:	9004      	str	r0, [sp, #16]
 800dad0:	9b04      	ldr	r3, [sp, #16]
 800dad2:	3301      	adds	r3, #1
 800dad4:	d1d6      	bne.n	800da84 <_vfiprintf_r+0x1a0>
 800dad6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dad8:	07db      	lsls	r3, r3, #31
 800dada:	d405      	bmi.n	800dae8 <_vfiprintf_r+0x204>
 800dadc:	89bb      	ldrh	r3, [r7, #12]
 800dade:	059b      	lsls	r3, r3, #22
 800dae0:	d402      	bmi.n	800dae8 <_vfiprintf_r+0x204>
 800dae2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dae4:	f7fc ff7e 	bl	800a9e4 <__retarget_lock_release_recursive>
 800dae8:	89bb      	ldrh	r3, [r7, #12]
 800daea:	065b      	lsls	r3, r3, #25
 800daec:	d500      	bpl.n	800daf0 <_vfiprintf_r+0x20c>
 800daee:	e71e      	b.n	800d92e <_vfiprintf_r+0x4a>
 800daf0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800daf2:	e71e      	b.n	800d932 <_vfiprintf_r+0x4e>
 800daf4:	aa07      	add	r2, sp, #28
 800daf6:	9200      	str	r2, [sp, #0]
 800daf8:	0021      	movs	r1, r4
 800dafa:	003a      	movs	r2, r7
 800dafc:	4b06      	ldr	r3, [pc, #24]	@ (800db18 <_vfiprintf_r+0x234>)
 800dafe:	9803      	ldr	r0, [sp, #12]
 800db00:	f7fc f98e 	bl	8009e20 <_printf_i>
 800db04:	e7e3      	b.n	800dace <_vfiprintf_r+0x1ea>
 800db06:	46c0      	nop			@ (mov r8, r8)
 800db08:	0800e3d9 	.word	0x0800e3d9
 800db0c:	0800e3df 	.word	0x0800e3df
 800db10:	0800e3e3 	.word	0x0800e3e3
 800db14:	080098c5 	.word	0x080098c5
 800db18:	0800d8bf 	.word	0x0800d8bf

0800db1c <__swbuf_r>:
 800db1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db1e:	0006      	movs	r6, r0
 800db20:	000d      	movs	r5, r1
 800db22:	0014      	movs	r4, r2
 800db24:	2800      	cmp	r0, #0
 800db26:	d004      	beq.n	800db32 <__swbuf_r+0x16>
 800db28:	6a03      	ldr	r3, [r0, #32]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d101      	bne.n	800db32 <__swbuf_r+0x16>
 800db2e:	f7fc fd1f 	bl	800a570 <__sinit>
 800db32:	69a3      	ldr	r3, [r4, #24]
 800db34:	60a3      	str	r3, [r4, #8]
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	071b      	lsls	r3, r3, #28
 800db3a:	d502      	bpl.n	800db42 <__swbuf_r+0x26>
 800db3c:	6923      	ldr	r3, [r4, #16]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d109      	bne.n	800db56 <__swbuf_r+0x3a>
 800db42:	0021      	movs	r1, r4
 800db44:	0030      	movs	r0, r6
 800db46:	f000 f82b 	bl	800dba0 <__swsetup_r>
 800db4a:	2800      	cmp	r0, #0
 800db4c:	d003      	beq.n	800db56 <__swbuf_r+0x3a>
 800db4e:	2501      	movs	r5, #1
 800db50:	426d      	negs	r5, r5
 800db52:	0028      	movs	r0, r5
 800db54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db56:	6923      	ldr	r3, [r4, #16]
 800db58:	6820      	ldr	r0, [r4, #0]
 800db5a:	b2ef      	uxtb	r7, r5
 800db5c:	1ac0      	subs	r0, r0, r3
 800db5e:	6963      	ldr	r3, [r4, #20]
 800db60:	b2ed      	uxtb	r5, r5
 800db62:	4283      	cmp	r3, r0
 800db64:	dc05      	bgt.n	800db72 <__swbuf_r+0x56>
 800db66:	0021      	movs	r1, r4
 800db68:	0030      	movs	r0, r6
 800db6a:	f7ff fcc3 	bl	800d4f4 <_fflush_r>
 800db6e:	2800      	cmp	r0, #0
 800db70:	d1ed      	bne.n	800db4e <__swbuf_r+0x32>
 800db72:	68a3      	ldr	r3, [r4, #8]
 800db74:	3001      	adds	r0, #1
 800db76:	3b01      	subs	r3, #1
 800db78:	60a3      	str	r3, [r4, #8]
 800db7a:	6823      	ldr	r3, [r4, #0]
 800db7c:	1c5a      	adds	r2, r3, #1
 800db7e:	6022      	str	r2, [r4, #0]
 800db80:	701f      	strb	r7, [r3, #0]
 800db82:	6963      	ldr	r3, [r4, #20]
 800db84:	4283      	cmp	r3, r0
 800db86:	d004      	beq.n	800db92 <__swbuf_r+0x76>
 800db88:	89a3      	ldrh	r3, [r4, #12]
 800db8a:	07db      	lsls	r3, r3, #31
 800db8c:	d5e1      	bpl.n	800db52 <__swbuf_r+0x36>
 800db8e:	2d0a      	cmp	r5, #10
 800db90:	d1df      	bne.n	800db52 <__swbuf_r+0x36>
 800db92:	0021      	movs	r1, r4
 800db94:	0030      	movs	r0, r6
 800db96:	f7ff fcad 	bl	800d4f4 <_fflush_r>
 800db9a:	2800      	cmp	r0, #0
 800db9c:	d0d9      	beq.n	800db52 <__swbuf_r+0x36>
 800db9e:	e7d6      	b.n	800db4e <__swbuf_r+0x32>

0800dba0 <__swsetup_r>:
 800dba0:	4b2d      	ldr	r3, [pc, #180]	@ (800dc58 <__swsetup_r+0xb8>)
 800dba2:	b570      	push	{r4, r5, r6, lr}
 800dba4:	0005      	movs	r5, r0
 800dba6:	6818      	ldr	r0, [r3, #0]
 800dba8:	000c      	movs	r4, r1
 800dbaa:	2800      	cmp	r0, #0
 800dbac:	d004      	beq.n	800dbb8 <__swsetup_r+0x18>
 800dbae:	6a03      	ldr	r3, [r0, #32]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d101      	bne.n	800dbb8 <__swsetup_r+0x18>
 800dbb4:	f7fc fcdc 	bl	800a570 <__sinit>
 800dbb8:	220c      	movs	r2, #12
 800dbba:	5ea3      	ldrsh	r3, [r4, r2]
 800dbbc:	071a      	lsls	r2, r3, #28
 800dbbe:	d423      	bmi.n	800dc08 <__swsetup_r+0x68>
 800dbc0:	06da      	lsls	r2, r3, #27
 800dbc2:	d407      	bmi.n	800dbd4 <__swsetup_r+0x34>
 800dbc4:	2209      	movs	r2, #9
 800dbc6:	602a      	str	r2, [r5, #0]
 800dbc8:	2240      	movs	r2, #64	@ 0x40
 800dbca:	2001      	movs	r0, #1
 800dbcc:	4313      	orrs	r3, r2
 800dbce:	81a3      	strh	r3, [r4, #12]
 800dbd0:	4240      	negs	r0, r0
 800dbd2:	e03a      	b.n	800dc4a <__swsetup_r+0xaa>
 800dbd4:	075b      	lsls	r3, r3, #29
 800dbd6:	d513      	bpl.n	800dc00 <__swsetup_r+0x60>
 800dbd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbda:	2900      	cmp	r1, #0
 800dbdc:	d008      	beq.n	800dbf0 <__swsetup_r+0x50>
 800dbde:	0023      	movs	r3, r4
 800dbe0:	3344      	adds	r3, #68	@ 0x44
 800dbe2:	4299      	cmp	r1, r3
 800dbe4:	d002      	beq.n	800dbec <__swsetup_r+0x4c>
 800dbe6:	0028      	movs	r0, r5
 800dbe8:	f7fd fdb0 	bl	800b74c <_free_r>
 800dbec:	2300      	movs	r3, #0
 800dbee:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbf0:	2224      	movs	r2, #36	@ 0x24
 800dbf2:	89a3      	ldrh	r3, [r4, #12]
 800dbf4:	4393      	bics	r3, r2
 800dbf6:	81a3      	strh	r3, [r4, #12]
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	6063      	str	r3, [r4, #4]
 800dbfc:	6923      	ldr	r3, [r4, #16]
 800dbfe:	6023      	str	r3, [r4, #0]
 800dc00:	2308      	movs	r3, #8
 800dc02:	89a2      	ldrh	r2, [r4, #12]
 800dc04:	4313      	orrs	r3, r2
 800dc06:	81a3      	strh	r3, [r4, #12]
 800dc08:	6923      	ldr	r3, [r4, #16]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d10b      	bne.n	800dc26 <__swsetup_r+0x86>
 800dc0e:	21a0      	movs	r1, #160	@ 0xa0
 800dc10:	2280      	movs	r2, #128	@ 0x80
 800dc12:	89a3      	ldrh	r3, [r4, #12]
 800dc14:	0089      	lsls	r1, r1, #2
 800dc16:	0092      	lsls	r2, r2, #2
 800dc18:	400b      	ands	r3, r1
 800dc1a:	4293      	cmp	r3, r2
 800dc1c:	d003      	beq.n	800dc26 <__swsetup_r+0x86>
 800dc1e:	0021      	movs	r1, r4
 800dc20:	0028      	movs	r0, r5
 800dc22:	f000 f897 	bl	800dd54 <__smakebuf_r>
 800dc26:	220c      	movs	r2, #12
 800dc28:	5ea3      	ldrsh	r3, [r4, r2]
 800dc2a:	2101      	movs	r1, #1
 800dc2c:	001a      	movs	r2, r3
 800dc2e:	400a      	ands	r2, r1
 800dc30:	420b      	tst	r3, r1
 800dc32:	d00b      	beq.n	800dc4c <__swsetup_r+0xac>
 800dc34:	2200      	movs	r2, #0
 800dc36:	60a2      	str	r2, [r4, #8]
 800dc38:	6962      	ldr	r2, [r4, #20]
 800dc3a:	4252      	negs	r2, r2
 800dc3c:	61a2      	str	r2, [r4, #24]
 800dc3e:	2000      	movs	r0, #0
 800dc40:	6922      	ldr	r2, [r4, #16]
 800dc42:	4282      	cmp	r2, r0
 800dc44:	d101      	bne.n	800dc4a <__swsetup_r+0xaa>
 800dc46:	061a      	lsls	r2, r3, #24
 800dc48:	d4be      	bmi.n	800dbc8 <__swsetup_r+0x28>
 800dc4a:	bd70      	pop	{r4, r5, r6, pc}
 800dc4c:	0799      	lsls	r1, r3, #30
 800dc4e:	d400      	bmi.n	800dc52 <__swsetup_r+0xb2>
 800dc50:	6962      	ldr	r2, [r4, #20]
 800dc52:	60a2      	str	r2, [r4, #8]
 800dc54:	e7f3      	b.n	800dc3e <__swsetup_r+0x9e>
 800dc56:	46c0      	nop			@ (mov r8, r8)
 800dc58:	20000188 	.word	0x20000188

0800dc5c <_raise_r>:
 800dc5c:	b570      	push	{r4, r5, r6, lr}
 800dc5e:	0004      	movs	r4, r0
 800dc60:	000d      	movs	r5, r1
 800dc62:	291f      	cmp	r1, #31
 800dc64:	d904      	bls.n	800dc70 <_raise_r+0x14>
 800dc66:	2316      	movs	r3, #22
 800dc68:	6003      	str	r3, [r0, #0]
 800dc6a:	2001      	movs	r0, #1
 800dc6c:	4240      	negs	r0, r0
 800dc6e:	bd70      	pop	{r4, r5, r6, pc}
 800dc70:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d004      	beq.n	800dc80 <_raise_r+0x24>
 800dc76:	008a      	lsls	r2, r1, #2
 800dc78:	189b      	adds	r3, r3, r2
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	2a00      	cmp	r2, #0
 800dc7e:	d108      	bne.n	800dc92 <_raise_r+0x36>
 800dc80:	0020      	movs	r0, r4
 800dc82:	f000 f831 	bl	800dce8 <_getpid_r>
 800dc86:	002a      	movs	r2, r5
 800dc88:	0001      	movs	r1, r0
 800dc8a:	0020      	movs	r0, r4
 800dc8c:	f000 f81a 	bl	800dcc4 <_kill_r>
 800dc90:	e7ed      	b.n	800dc6e <_raise_r+0x12>
 800dc92:	2a01      	cmp	r2, #1
 800dc94:	d009      	beq.n	800dcaa <_raise_r+0x4e>
 800dc96:	1c51      	adds	r1, r2, #1
 800dc98:	d103      	bne.n	800dca2 <_raise_r+0x46>
 800dc9a:	2316      	movs	r3, #22
 800dc9c:	6003      	str	r3, [r0, #0]
 800dc9e:	2001      	movs	r0, #1
 800dca0:	e7e5      	b.n	800dc6e <_raise_r+0x12>
 800dca2:	2100      	movs	r1, #0
 800dca4:	0028      	movs	r0, r5
 800dca6:	6019      	str	r1, [r3, #0]
 800dca8:	4790      	blx	r2
 800dcaa:	2000      	movs	r0, #0
 800dcac:	e7df      	b.n	800dc6e <_raise_r+0x12>
	...

0800dcb0 <raise>:
 800dcb0:	b510      	push	{r4, lr}
 800dcb2:	4b03      	ldr	r3, [pc, #12]	@ (800dcc0 <raise+0x10>)
 800dcb4:	0001      	movs	r1, r0
 800dcb6:	6818      	ldr	r0, [r3, #0]
 800dcb8:	f7ff ffd0 	bl	800dc5c <_raise_r>
 800dcbc:	bd10      	pop	{r4, pc}
 800dcbe:	46c0      	nop			@ (mov r8, r8)
 800dcc0:	20000188 	.word	0x20000188

0800dcc4 <_kill_r>:
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	b570      	push	{r4, r5, r6, lr}
 800dcc8:	4d06      	ldr	r5, [pc, #24]	@ (800dce4 <_kill_r+0x20>)
 800dcca:	0004      	movs	r4, r0
 800dccc:	0008      	movs	r0, r1
 800dcce:	0011      	movs	r1, r2
 800dcd0:	602b      	str	r3, [r5, #0]
 800dcd2:	f7f6 f91b 	bl	8003f0c <_kill>
 800dcd6:	1c43      	adds	r3, r0, #1
 800dcd8:	d103      	bne.n	800dce2 <_kill_r+0x1e>
 800dcda:	682b      	ldr	r3, [r5, #0]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d000      	beq.n	800dce2 <_kill_r+0x1e>
 800dce0:	6023      	str	r3, [r4, #0]
 800dce2:	bd70      	pop	{r4, r5, r6, pc}
 800dce4:	200006ec 	.word	0x200006ec

0800dce8 <_getpid_r>:
 800dce8:	b510      	push	{r4, lr}
 800dcea:	f7f6 f909 	bl	8003f00 <_getpid>
 800dcee:	bd10      	pop	{r4, pc}

0800dcf0 <_malloc_usable_size_r>:
 800dcf0:	1f0b      	subs	r3, r1, #4
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	1f18      	subs	r0, r3, #4
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	da01      	bge.n	800dcfe <_malloc_usable_size_r+0xe>
 800dcfa:	580b      	ldr	r3, [r1, r0]
 800dcfc:	18c0      	adds	r0, r0, r3
 800dcfe:	4770      	bx	lr

0800dd00 <__swhatbuf_r>:
 800dd00:	b570      	push	{r4, r5, r6, lr}
 800dd02:	000e      	movs	r6, r1
 800dd04:	001d      	movs	r5, r3
 800dd06:	230e      	movs	r3, #14
 800dd08:	5ec9      	ldrsh	r1, [r1, r3]
 800dd0a:	0014      	movs	r4, r2
 800dd0c:	b096      	sub	sp, #88	@ 0x58
 800dd0e:	2900      	cmp	r1, #0
 800dd10:	da0c      	bge.n	800dd2c <__swhatbuf_r+0x2c>
 800dd12:	89b2      	ldrh	r2, [r6, #12]
 800dd14:	2380      	movs	r3, #128	@ 0x80
 800dd16:	0011      	movs	r1, r2
 800dd18:	4019      	ands	r1, r3
 800dd1a:	421a      	tst	r2, r3
 800dd1c:	d114      	bne.n	800dd48 <__swhatbuf_r+0x48>
 800dd1e:	2380      	movs	r3, #128	@ 0x80
 800dd20:	00db      	lsls	r3, r3, #3
 800dd22:	2000      	movs	r0, #0
 800dd24:	6029      	str	r1, [r5, #0]
 800dd26:	6023      	str	r3, [r4, #0]
 800dd28:	b016      	add	sp, #88	@ 0x58
 800dd2a:	bd70      	pop	{r4, r5, r6, pc}
 800dd2c:	466a      	mov	r2, sp
 800dd2e:	f000 f853 	bl	800ddd8 <_fstat_r>
 800dd32:	2800      	cmp	r0, #0
 800dd34:	dbed      	blt.n	800dd12 <__swhatbuf_r+0x12>
 800dd36:	23f0      	movs	r3, #240	@ 0xf0
 800dd38:	9901      	ldr	r1, [sp, #4]
 800dd3a:	021b      	lsls	r3, r3, #8
 800dd3c:	4019      	ands	r1, r3
 800dd3e:	4b04      	ldr	r3, [pc, #16]	@ (800dd50 <__swhatbuf_r+0x50>)
 800dd40:	18c9      	adds	r1, r1, r3
 800dd42:	424b      	negs	r3, r1
 800dd44:	4159      	adcs	r1, r3
 800dd46:	e7ea      	b.n	800dd1e <__swhatbuf_r+0x1e>
 800dd48:	2100      	movs	r1, #0
 800dd4a:	2340      	movs	r3, #64	@ 0x40
 800dd4c:	e7e9      	b.n	800dd22 <__swhatbuf_r+0x22>
 800dd4e:	46c0      	nop			@ (mov r8, r8)
 800dd50:	ffffe000 	.word	0xffffe000

0800dd54 <__smakebuf_r>:
 800dd54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd56:	2602      	movs	r6, #2
 800dd58:	898b      	ldrh	r3, [r1, #12]
 800dd5a:	0005      	movs	r5, r0
 800dd5c:	000c      	movs	r4, r1
 800dd5e:	b085      	sub	sp, #20
 800dd60:	4233      	tst	r3, r6
 800dd62:	d007      	beq.n	800dd74 <__smakebuf_r+0x20>
 800dd64:	0023      	movs	r3, r4
 800dd66:	3347      	adds	r3, #71	@ 0x47
 800dd68:	6023      	str	r3, [r4, #0]
 800dd6a:	6123      	str	r3, [r4, #16]
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	6163      	str	r3, [r4, #20]
 800dd70:	b005      	add	sp, #20
 800dd72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd74:	ab03      	add	r3, sp, #12
 800dd76:	aa02      	add	r2, sp, #8
 800dd78:	f7ff ffc2 	bl	800dd00 <__swhatbuf_r>
 800dd7c:	9f02      	ldr	r7, [sp, #8]
 800dd7e:	9001      	str	r0, [sp, #4]
 800dd80:	0039      	movs	r1, r7
 800dd82:	0028      	movs	r0, r5
 800dd84:	f7fe f8b2 	bl	800beec <_malloc_r>
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	d108      	bne.n	800dd9e <__smakebuf_r+0x4a>
 800dd8c:	220c      	movs	r2, #12
 800dd8e:	5ea3      	ldrsh	r3, [r4, r2]
 800dd90:	059a      	lsls	r2, r3, #22
 800dd92:	d4ed      	bmi.n	800dd70 <__smakebuf_r+0x1c>
 800dd94:	2203      	movs	r2, #3
 800dd96:	4393      	bics	r3, r2
 800dd98:	431e      	orrs	r6, r3
 800dd9a:	81a6      	strh	r6, [r4, #12]
 800dd9c:	e7e2      	b.n	800dd64 <__smakebuf_r+0x10>
 800dd9e:	2380      	movs	r3, #128	@ 0x80
 800dda0:	89a2      	ldrh	r2, [r4, #12]
 800dda2:	6020      	str	r0, [r4, #0]
 800dda4:	4313      	orrs	r3, r2
 800dda6:	81a3      	strh	r3, [r4, #12]
 800dda8:	9b03      	ldr	r3, [sp, #12]
 800ddaa:	6120      	str	r0, [r4, #16]
 800ddac:	6167      	str	r7, [r4, #20]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d00c      	beq.n	800ddcc <__smakebuf_r+0x78>
 800ddb2:	0028      	movs	r0, r5
 800ddb4:	230e      	movs	r3, #14
 800ddb6:	5ee1      	ldrsh	r1, [r4, r3]
 800ddb8:	f000 f820 	bl	800ddfc <_isatty_r>
 800ddbc:	2800      	cmp	r0, #0
 800ddbe:	d005      	beq.n	800ddcc <__smakebuf_r+0x78>
 800ddc0:	2303      	movs	r3, #3
 800ddc2:	89a2      	ldrh	r2, [r4, #12]
 800ddc4:	439a      	bics	r2, r3
 800ddc6:	3b02      	subs	r3, #2
 800ddc8:	4313      	orrs	r3, r2
 800ddca:	81a3      	strh	r3, [r4, #12]
 800ddcc:	89a3      	ldrh	r3, [r4, #12]
 800ddce:	9a01      	ldr	r2, [sp, #4]
 800ddd0:	4313      	orrs	r3, r2
 800ddd2:	81a3      	strh	r3, [r4, #12]
 800ddd4:	e7cc      	b.n	800dd70 <__smakebuf_r+0x1c>
	...

0800ddd8 <_fstat_r>:
 800ddd8:	2300      	movs	r3, #0
 800ddda:	b570      	push	{r4, r5, r6, lr}
 800dddc:	4d06      	ldr	r5, [pc, #24]	@ (800ddf8 <_fstat_r+0x20>)
 800ddde:	0004      	movs	r4, r0
 800dde0:	0008      	movs	r0, r1
 800dde2:	0011      	movs	r1, r2
 800dde4:	602b      	str	r3, [r5, #0]
 800dde6:	f7f6 f8f1 	bl	8003fcc <_fstat>
 800ddea:	1c43      	adds	r3, r0, #1
 800ddec:	d103      	bne.n	800ddf6 <_fstat_r+0x1e>
 800ddee:	682b      	ldr	r3, [r5, #0]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d000      	beq.n	800ddf6 <_fstat_r+0x1e>
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	bd70      	pop	{r4, r5, r6, pc}
 800ddf8:	200006ec 	.word	0x200006ec

0800ddfc <_isatty_r>:
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	b570      	push	{r4, r5, r6, lr}
 800de00:	4d06      	ldr	r5, [pc, #24]	@ (800de1c <_isatty_r+0x20>)
 800de02:	0004      	movs	r4, r0
 800de04:	0008      	movs	r0, r1
 800de06:	602b      	str	r3, [r5, #0]
 800de08:	f7f6 f8ee 	bl	8003fe8 <_isatty>
 800de0c:	1c43      	adds	r3, r0, #1
 800de0e:	d103      	bne.n	800de18 <_isatty_r+0x1c>
 800de10:	682b      	ldr	r3, [r5, #0]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d000      	beq.n	800de18 <_isatty_r+0x1c>
 800de16:	6023      	str	r3, [r4, #0]
 800de18:	bd70      	pop	{r4, r5, r6, pc}
 800de1a:	46c0      	nop			@ (mov r8, r8)
 800de1c:	200006ec 	.word	0x200006ec

0800de20 <_init>:
 800de20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de22:	46c0      	nop			@ (mov r8, r8)
 800de24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de26:	bc08      	pop	{r3}
 800de28:	469e      	mov	lr, r3
 800de2a:	4770      	bx	lr

0800de2c <_fini>:
 800de2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de2e:	46c0      	nop			@ (mov r8, r8)
 800de30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de32:	bc08      	pop	{r3}
 800de34:	469e      	mov	lr, r3
 800de36:	4770      	bx	lr
