Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr  7 16:45:50 2018
| Host         : DESKTOP-CCD6AHT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -rpx vga_example_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: My_rect_ctl/en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: myMouse/left_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: my_rect/vsync_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.191        0.000                      0                  576        0.073        0.000                      0                  576        3.000        0.000                       0                   371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.191        0.000                      0                  436        0.073        0.000                      0                  436        4.500        0.000                       0                   236  
  clk_out2_clk_wiz_0       19.330        0.000                      0                  140        0.122        0.000                      0                  140       11.520        0.000                       0                   131  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 myMouse/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.878ns (32.576%)  route 3.887ns (67.424%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/Inst_Ps2Interface/clk_out1
    SLICE_X37Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  myMouse/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           1.180     0.634    myMouse/Inst_Ps2Interface/rx_data_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I2_O)        0.324     0.958 f  myMouse/Inst_Ps2Interface/haswheel_i_4/O
                         net (fo=2, routed)           0.454     1.412    myMouse/Inst_Ps2Interface/haswheel_i_4_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.349     1.761 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[4]_i_5/O
                         net (fo=8, routed)           0.879     2.639    myMouse/Inst_Ps2Interface/FSM_sequential_state[4]_i_5_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.326     2.965 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_8/O
                         net (fo=1, routed)           0.669     3.634    myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_8_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.124     3.758 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0/O
                         net (fo=1, routed)           0.706     4.464    myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.588 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.000     4.588    myMouse/Inst_Ps2Interface/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X41Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     4.800 r  myMouse/Inst_Ps2Interface/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.800    myMouse/Inst_Ps2Interface_n_22
    SLICE_X41Y27         FDRE                                         r  myMouse/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.433     8.438    myMouse/clk_out1
    SLICE_X41Y27         FDRE                                         r  myMouse/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.564     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)        0.064     8.991    myMouse/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.991    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.484ns (44.452%)  route 3.104ns (55.548%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.873     4.295    myMouse/gtOp
    SLICE_X34Y25         LUT5 (Prop_lut5_I4_O)        0.329     4.624 r  myMouse/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.624    myMouse/x_pos[7]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.427     8.432    myMouse/clk_out1
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[7]/C
                         clock pessimism              0.492     8.923    
                         clock uncertainty           -0.074     8.849    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.079     8.928    myMouse/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.624    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.484ns (44.587%)  route 3.087ns (55.413%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.856     4.278    myMouse/gtOp
    SLICE_X34Y25         LUT5 (Prop_lut5_I4_O)        0.329     4.607 r  myMouse/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     4.607    myMouse/x_pos[6]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.427     8.432    myMouse/clk_out1
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[6]/C
                         clock pessimism              0.492     8.923    
                         clock uncertainty           -0.074     8.849    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.079     8.928    myMouse/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -4.607    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 myMouse/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.283ns (41.166%)  route 3.263ns (58.834%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/Inst_Ps2Interface/clk_out1
    SLICE_X37Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.546 f  myMouse/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           1.180     0.634    myMouse/Inst_Ps2Interface/rx_data_reg_n_0_[7]
    SLICE_X38Y27         LUT4 (Prop_lut4_I2_O)        0.324     0.958 f  myMouse/Inst_Ps2Interface/haswheel_i_4/O
                         net (fo=2, routed)           0.454     1.412    myMouse/Inst_Ps2Interface/haswheel_i_4_n_0
    SLICE_X39Y27         LUT5 (Prop_lut5_I0_O)        0.349     1.761 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[4]_i_5/O
                         net (fo=8, routed)           0.879     2.639    myMouse/Inst_Ps2Interface/FSM_sequential_state[4]_i_5_n_0
    SLICE_X40Y27         LUT5 (Prop_lut5_I3_O)        0.354     2.993 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[1]_i_11/O
                         net (fo=1, routed)           0.303     3.296    myMouse/Inst_Ps2Interface/FSM_sequential_state[1]_i_11_n_0
    SLICE_X40Y28         LUT6 (Prop_lut6_I0_O)        0.326     3.622 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.000     3.622    myMouse/Inst_Ps2Interface/FSM_sequential_state[1]_i_7_n_0
    SLICE_X40Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     3.834 r  myMouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.448     4.282    myMouse/Inst_Ps2Interface/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X43Y28         LUT6 (Prop_lut6_I3_O)        0.299     4.581 r  myMouse/Inst_Ps2Interface/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.581    myMouse/Inst_Ps2Interface_n_20
    SLICE_X43Y28         FDRE                                         r  myMouse/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.435     8.440    myMouse/clk_out1
    SLICE_X43Y28         FDRE                                         r  myMouse/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.564     9.003    
                         clock uncertainty           -0.074     8.929    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029     8.958    myMouse/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.484ns (46.287%)  route 2.883ns (53.713%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.652     4.073    myMouse/gtOp
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.329     4.402 r  myMouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     4.402    myMouse/x_pos[2]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.428     8.433    myMouse/clk_out1
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[2]/C
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031     8.881    myMouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 2.484ns (46.356%)  route 2.875ns (53.644%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.644     4.065    myMouse/gtOp
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.329     4.394 r  myMouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.394    myMouse/x_pos[1]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.428     8.433    myMouse/clk_out1
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[1]/C
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.029     8.879    myMouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.484ns (47.214%)  route 2.777ns (52.786%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.546     3.968    myMouse/gtOp
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.329     4.297 r  myMouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     4.297    myMouse/x_pos[3]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.428     8.433    myMouse/clk_out1
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[3]/C
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031     8.881    myMouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 2.484ns (47.257%)  route 2.772ns (52.743%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.542     3.963    myMouse/gtOp
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.329     4.292 r  myMouse/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     4.292    myMouse/x_pos[0]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.428     8.433    myMouse/clk_out1
    SLICE_X32Y24         FDRE                                         r  myMouse/x_pos_reg[0]/C
                         clock pessimism              0.492     8.924    
                         clock uncertainty           -0.074     8.850    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.032     8.882    myMouse/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 2.484ns (46.982%)  route 2.803ns (53.018%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 f  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.572     3.994    myMouse/gtOp
    SLICE_X34Y25         LUT5 (Prop_lut5_I4_O)        0.329     4.323 r  myMouse/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000     4.323    myMouse/x_pos[4]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.427     8.432    myMouse/clk_out1
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[4]/C
                         clock pessimism              0.492     8.923    
                         clock uncertainty           -0.074     8.849    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.077     8.926    myMouse/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 myMouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 2.484ns (47.009%)  route 2.800ns (52.991%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.547    -0.965    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  myMouse/x_overflow_reg/Q
                         net (fo=18, routed)          1.373     0.864    myMouse/x_overflow
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     0.988 r  myMouse/x_pos[3]_i_4/O
                         net (fo=1, routed)           0.000     0.988    myMouse/x_pos[3]_i_4_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.386 r  myMouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.395    myMouse/x_pos_reg[3]_i_2_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.708 f  myMouse/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           0.849     2.557    myMouse/plusOp21[7]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.306     2.863 r  myMouse/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.863    myMouse/gtOp_carry_i_5_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.264 r  myMouse/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.264    myMouse/gtOp_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.421 r  myMouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.569     3.991    myMouse/gtOp
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.329     4.320 r  myMouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.320    myMouse/x_pos[5]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         1.427     8.432    myMouse/clk_out1
    SLICE_X34Y25         FDRE                                         r  myMouse/x_pos_reg[5]/C
                         clock pessimism              0.492     8.923    
                         clock uncertainty           -0.074     8.849    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.081     8.930    myMouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 myMouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.553    -0.628    myMouse/clk_out1
    SLICE_X39Y27         FDRE                                         r  myMouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  myMouse/x_new_reg/Q
                         net (fo=12, routed)          0.174    -0.314    myMouse/x_new_reg_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[10]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.386    myMouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 myMouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.553    -0.628    myMouse/clk_out1
    SLICE_X39Y27         FDRE                                         r  myMouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  myMouse/x_new_reg/Q
                         net (fo=12, routed)          0.174    -0.314    myMouse/x_new_reg_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[11]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.386    myMouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 myMouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.553    -0.628    myMouse/clk_out1
    SLICE_X39Y27         FDRE                                         r  myMouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  myMouse/x_new_reg/Q
                         net (fo=12, routed)          0.174    -0.314    myMouse/x_new_reg_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[8]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.386    myMouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 myMouse/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.553    -0.628    myMouse/clk_out1
    SLICE_X39Y27         FDRE                                         r  myMouse/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  myMouse/x_new_reg/Q
                         net (fo=12, routed)          0.174    -0.314    myMouse/x_new_reg_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[9]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_CE)       -0.016    -0.386    myMouse/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 myMouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.110%)  route 0.344ns (64.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.551    -0.630    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  myMouse/x_sign_reg/Q
                         net (fo=12, routed)          0.344    -0.146    myMouse/x_sign
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.045    -0.101 r  myMouse/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    myMouse/x_pos[10]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[10]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.120    -0.250    myMouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 myMouse/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.565%)  route 0.126ns (40.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.551    -0.630    myMouse/clk_out1
    SLICE_X40Y26         FDRE                                         r  myMouse/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  myMouse/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.363    myMouse/Inst_Ps2Interface/Q[5]
    SLICE_X38Y26         LUT5 (Prop_lut5_I0_O)        0.045    -0.318 r  myMouse/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.318    myMouse/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.817    -0.873    myMouse/Inst_Ps2Interface/clk_out1
    SLICE_X38Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.274    -0.598    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121    -0.477    myMouse/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myClk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X34Y46         FDCE                                         r  myClk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.871 r  myClk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    myClk/inst/seq_reg1[0]
    SLICE_X34Y46         FDCE                                         r  myClk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X34Y46         FDCE                                         r  myClk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.060    -0.975    myClk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 myMouse/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/Inst_Ps2Interface/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.551    -0.630    myMouse/Inst_Ps2Interface/clk_out1
    SLICE_X39Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  myMouse/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.112    -0.377    myMouse/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X37Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.817    -0.873    myMouse/Inst_Ps2Interface/clk_out1
    SLICE_X37Y26         FDRE                                         r  myMouse/Inst_Ps2Interface/rx_data_reg[5]/C
                         clock pessimism              0.255    -0.617    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.071    -0.546    myMouse/Inst_Ps2Interface/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 myMouse/y_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.780%)  route 0.099ns (41.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.555    -0.626    myMouse/clk_out1
    SLICE_X36Y30         FDRE                                         r  myMouse/y_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  myMouse/y_pos_reg[2]/Q
                         net (fo=5, routed)           0.099    -0.386    myMouse/y_pos[2]
    SLICE_X37Y30         FDRE                                         r  myMouse/ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.822    -0.868    myMouse/clk_out1
    SLICE_X37Y30         FDRE                                         r  myMouse/ypos_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.055    -0.558    myMouse/ypos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 myMouse/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myMouse/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.556%)  route 0.368ns (66.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.551    -0.630    myMouse/clk_out1
    SLICE_X36Y26         FDRE                                         r  myMouse/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  myMouse/x_sign_reg/Q
                         net (fo=12, routed)          0.368    -0.121    myMouse/x_sign
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.076 r  myMouse/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    myMouse/x_pos[11]_i_1_n_0
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout1_buf/O
                         net (fo=225, routed)         0.816    -0.874    myMouse/clk_out1
    SLICE_X34Y26         FDRE                                         r  myMouse/x_pos_reg[11]/C
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.121    -0.249    myMouse/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    myClk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      myClk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     myClk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     myClk/inst/seq_reg1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y27     myMouse/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y27     myMouse/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y27     myMouse/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y27     myMouse/FSM_sequential_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y27     myMouse/FSM_sequential_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y38     myMouse/Inst_Ps2Interface/data_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.330ns  (required time - arrival time)
  Source:                 my_rect/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myCoursor/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.306ns (23.368%)  route 4.283ns (76.632%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 23.443 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.556    -0.956    my_rect/clk_out2
    SLICE_X33Y32         FDRE                                         r  my_rect/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  my_rect/vcount_out_reg[0]/Q
                         net (fo=8, routed)           0.868     0.369    myCoursor/vcount_out_reg[10][0]
    SLICE_X34Y31         LUT4 (Prop_lut4_I3_O)        0.150     0.519 r  myCoursor/blue_out[3]_i_19/O
                         net (fo=1, routed)           0.862     1.381    myCoursor/blue_out[3]_i_19_n_0
    SLICE_X34Y31         LUT5 (Prop_lut5_I0_O)        0.328     1.709 r  myCoursor/blue_out[3]_i_14/O
                         net (fo=5, routed)           1.158     2.868    myCoursor/minusOp0_out[3]
    SLICE_X33Y29         LUT6 (Prop_lut6_I2_O)        0.124     2.992 r  myCoursor/blue_out[3]_i_9/O
                         net (fo=1, routed)           0.433     3.425    my_rect/vcount_out_reg[0]_3
    SLICE_X33Y29         LUT5 (Prop_lut5_I4_O)        0.124     3.549 r  my_rect/blue_out[3]_i_2/O
                         net (fo=1, routed)           0.961     4.509    my_rect/blue_out[3]_i_2_n_0
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.633 r  my_rect/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000     4.633    myCoursor/rgb_out_reg[11]
    SLICE_X32Y33         FDRE                                         r  myCoursor/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.438    23.443    myCoursor/clk_out2
    SLICE_X32Y33         FDRE                                         r  myCoursor/blue_out_reg[3]/C
                         clock pessimism              0.579    24.021    
                         clock uncertainty           -0.087    23.934    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.029    23.963    myCoursor/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         23.963    
                         arrival time                          -4.633    
  -------------------------------------------------------------------
                         slack                                 19.330    

Slack (MET) :             19.485ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 1.306ns (23.923%)  route 4.153ns (76.077%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 r  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.648     1.304    my_timing/vcount[10]_i_6_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.632 r  my_timing/vcount[9]_i_3/O
                         net (fo=1, routed)           0.466     2.098    my_timing/vcount[9]_i_3_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.222 r  my_timing/vcount[9]_i_2/O
                         net (fo=4, routed)           1.016     3.238    my_timing/vcount[9]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  my_timing/vcount[9]_i_1/O
                         net (fo=2, routed)           1.020     4.382    my_timing/vcount[9]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124     4.506 r  my_timing/vblnk_i_1/O
                         net (fo=1, routed)           0.000     4.506    my_timing/vblnk_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  my_timing/vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.439    23.444    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vblnk_reg/C
                         clock pessimism              0.603    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    23.990    my_timing/vblnk_reg
  -------------------------------------------------------------------
                         required time                         23.990    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 19.485    

Slack (MET) :             19.684ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.470ns (28.148%)  route 3.752ns (71.852%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554    -0.958    my_timing/clk_out2
    SLICE_X30Y31         FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  my_timing/hcount_reg[3]/Q
                         net (fo=9, routed)           1.428     0.988    my_timing/Q[3]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.146     1.134 f  my_timing/hcount[8]_i_2/O
                         net (fo=7, routed)           0.701     1.835    my_timing/hcount[8]_i_2_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.328     2.163 r  my_timing/hcount[10]_i_2/O
                         net (fo=5, routed)           0.977     3.140    my_timing/hcount[10]_i_2_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I3_O)        0.152     3.292 r  my_timing/hblnk_i_4/O
                         net (fo=1, routed)           0.647     3.939    my_timing/hblnk_i_4_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.326     4.265 r  my_timing/hblnk_i_1/O
                         net (fo=1, routed)           0.000     4.265    my_timing/hblnk_i_1_n_0
    SLICE_X29Y32         FDRE                                         r  my_timing/hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.439    23.444    my_timing/clk_out2
    SLICE_X29Y32         FDRE                                         r  my_timing/hblnk_reg/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)        0.029    23.949    my_timing/hblnk_reg
  -------------------------------------------------------------------
                         required time                         23.949    
                         arrival time                          -4.265    
  -------------------------------------------------------------------
                         slack                                 19.684    

Slack (MET) :             19.724ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 1.306ns (25.021%)  route 3.914ns (74.979%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 f  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.648     1.304    my_timing/vcount[10]_i_6_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.632 f  my_timing/vcount[9]_i_3/O
                         net (fo=1, routed)           0.466     2.098    my_timing/vcount[9]_i_3_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.222 f  my_timing/vcount[9]_i_2/O
                         net (fo=4, routed)           0.986     3.209    my_timing/vcount[9]_i_2_n_0
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.333 f  my_timing/vcount[2]_i_1/O
                         net (fo=2, routed)           0.810     4.142    my_timing/vcount[2]
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.124     4.266 r  my_timing/vsync_i_1/O
                         net (fo=1, routed)           0.000     4.266    my_timing/vsync0
    SLICE_X31Y34         FDRE                                         r  my_timing/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.439    23.444    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vsync_reg/C
                         clock pessimism              0.603    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    23.990    my_timing/vsync_reg
  -------------------------------------------------------------------
                         required time                         23.990    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 19.724    

Slack (MET) :             19.905ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.240ns (24.728%)  route 3.774ns (75.272%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 23.442 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554    -0.958    my_timing/clk_out2
    SLICE_X30Y31         FDRE                                         r  my_timing/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  my_timing/hcount_reg[3]/Q
                         net (fo=9, routed)           1.428     0.988    my_timing/Q[3]
    SLICE_X30Y31         LUT4 (Prop_lut4_I0_O)        0.146     1.134 f  my_timing/hcount[8]_i_2/O
                         net (fo=7, routed)           0.701     1.835    my_timing/hcount[8]_i_2_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I1_O)        0.328     2.163 r  my_timing/hcount[10]_i_2/O
                         net (fo=5, routed)           0.843     3.007    my_timing/hcount[10]_i_2_n_0
    SLICE_X28Y32         LUT6 (Prop_lut6_I2_O)        0.124     3.131 r  my_timing/hsync_i_2/O
                         net (fo=1, routed)           0.802     3.933    my_timing/hsync0
    SLICE_X31Y32         LUT3 (Prop_lut3_I2_O)        0.124     4.057 r  my_timing/hsync_i_1/O
                         net (fo=1, routed)           0.000     4.057    my_timing/hsync_i_1_n_0
    SLICE_X31Y32         FDRE                                         r  my_timing/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.437    23.442    my_timing/clk_out2
    SLICE_X31Y32         FDRE                                         r  my_timing/hsync_reg/C
                         clock pessimism              0.579    24.020    
                         clock uncertainty           -0.087    23.933    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.029    23.962    my_timing/hsync_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 19.905    

Slack (MET) :             19.940ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.182ns (24.032%)  route 3.737ns (75.968%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 r  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.648     1.304    my_timing/vcount[10]_i_6_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.632 r  my_timing/vcount[9]_i_3/O
                         net (fo=1, routed)           0.466     2.098    my_timing/vcount[9]_i_3_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.222 r  my_timing/vcount[9]_i_2/O
                         net (fo=4, routed)           1.016     3.238    my_timing/vcount[9]_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.362 r  my_timing/vcount[9]_i_1/O
                         net (fo=2, routed)           0.603     3.965    my_timing/vcount[9]
    SLICE_X30Y35         FDRE                                         r  my_timing/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.440    23.445    my_timing/clk_out2
    SLICE_X30Y35         FDRE                                         r  my_timing/vcount_reg[9]/C
                         clock pessimism              0.579    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)       -0.031    23.905    my_timing/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         23.905    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                 19.940    

Slack (MET) :             20.125ns  (required time - arrival time)
  Source:                 my_timing/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.320ns (27.330%)  route 3.510ns (72.670%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554    -0.958    my_timing/clk_out2
    SLICE_X28Y30         FDRE                                         r  my_timing/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  my_timing/hcount_reg[1]/Q
                         net (fo=10, routed)          1.282     0.743    my_timing/Q[1]
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.327     1.070 r  my_timing/rgb_out[11]_i_14/O
                         net (fo=1, routed)           0.436     1.507    my_timing/rgb_out[11]_i_14_n_0
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.326     1.833 r  my_timing/rgb_out[11]_i_7/O
                         net (fo=1, routed)           0.895     2.728    my_timing/rgb_out[11]_i_7_n_0
    SLICE_X30Y34         LUT6 (Prop_lut6_I2_O)        0.124     2.852 r  my_timing/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.897     3.748    my_timing/rgb_out[11]_i_2_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.872 r  my_timing/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000     3.872    my_background/vcount_reg[9]
    SLICE_X30Y34         FDRE                                         r  my_background/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.439    23.444    my_background/clk_out2
    SLICE_X30Y34         FDRE                                         r  my_background/rgb_out_reg[11]/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.077    23.997    my_background/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         23.997    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                 20.125    

Slack (MET) :             20.494ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.182ns (26.693%)  route 3.246ns (73.307%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 23.446 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 r  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.648     1.304    my_timing/vcount[10]_i_6_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.632 r  my_timing/vcount[9]_i_3/O
                         net (fo=1, routed)           0.466     2.098    my_timing/vcount[9]_i_3_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.222 r  my_timing/vcount[9]_i_2/O
                         net (fo=4, routed)           1.128     3.351    my_timing/vcount[9]_i_2_n_0
    SLICE_X31Y37         LUT6 (Prop_lut6_I0_O)        0.124     3.475 r  my_timing/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     3.475    my_timing/vcount[4]
    SLICE_X31Y37         FDRE                                         r  my_timing/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.441    23.446    my_timing/clk_out2
    SLICE_X31Y37         FDRE                                         r  my_timing/vcount_reg[4]/C
                         clock pessimism              0.579    24.024    
                         clock uncertainty           -0.087    23.937    
    SLICE_X31Y37         FDRE (Setup_fdre_C_D)        0.031    23.968    my_timing/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         23.968    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                 20.494    

Slack (MET) :             20.535ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.084ns (26.384%)  route 3.025ns (73.616%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 r  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.904     1.560    my_timing/vcount[10]_i_6_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.888 r  my_timing/vcount[5]_i_2/O
                         net (fo=2, routed)           0.433     2.320    my_timing/vcount[5]_i_2_n_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I0_O)        0.150     2.470 r  my_timing/vcount[5]_i_1/O
                         net (fo=3, routed)           0.685     3.155    my_timing/vcount[5]
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.439    23.444    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
                         clock pessimism              0.603    24.046    
                         clock uncertainty           -0.087    23.959    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)       -0.269    23.690    my_timing/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         23.690    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                 20.535    

Slack (MET) :             20.633ns  (required time - arrival time)
  Source:                 my_timing/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.182ns (27.577%)  route 3.104ns (72.423%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  my_timing/vcount_reg[5]/Q
                         net (fo=9, routed)           1.003     0.506    my_timing/vcount_out_reg[10][5]
    SLICE_X30Y35         LUT2 (Prop_lut2_I0_O)        0.150     0.656 r  my_timing/vcount[10]_i_6/O
                         net (fo=5, routed)           0.648     1.304    my_timing/vcount[10]_i_6_n_0
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.328     1.632 r  my_timing/vcount[9]_i_3/O
                         net (fo=1, routed)           0.466     2.098    my_timing/vcount[9]_i_3_n_0
    SLICE_X34Y35         LUT4 (Prop_lut4_I3_O)        0.124     2.222 r  my_timing/vcount[9]_i_2/O
                         net (fo=4, routed)           0.986     3.209    my_timing/vcount[9]_i_2_n_0
    SLICE_X31Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.333 r  my_timing/vcount[2]_i_1/O
                         net (fo=2, routed)           0.000     3.333    my_timing/vcount[2]
    SLICE_X31Y36         FDRE                                         r  my_timing/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.440    23.445    my_timing/clk_out2
    SLICE_X31Y36         FDRE                                         r  my_timing/vcount_reg[2]/C
                         clock pessimism              0.579    24.023    
                         clock uncertainty           -0.087    23.936    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)        0.029    23.965    my_timing/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         23.965    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                 20.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.894 r  myClk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    myClk/inst/seq_reg2[0]
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.075    -0.960    myClk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.557    -0.624    my_timing/clk_out2
    SLICE_X28Y32         FDRE                                         r  my_timing/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_timing/hcount_reg[5]/Q
                         net (fo=13, routed)          0.097    -0.386    my_timing/Q[5]
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.045    -0.341 r  my_timing/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.341    my_timing/hcount[8]
    SLICE_X29Y32         FDRE                                         r  my_timing/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.825    -0.865    my_timing/clk_out2
    SLICE_X29Y32         FDRE                                         r  my_timing/hcount_reg[8]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092    -0.519    my_timing/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 myClk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myClk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.907 r  myClk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    myClk/inst/seq_reg2[6]
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    myClk/inst/clk_out2_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  myClk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    myClk/inst/clk_out2_clk_wiz_0_en_clk
    SLICE_X35Y46         FDCE                                         r  myClk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)        -0.006    -1.041    myClk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 my_timing/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/hcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.911%)  route 0.136ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.555    -0.626    my_timing/clk_out2
    SLICE_X28Y30         FDRE                                         r  my_timing/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  my_timing/hcount_reg[2]/Q
                         net (fo=10, routed)          0.136    -0.349    my_background/hcount_reg[10][2]
    SLICE_X29Y29         FDRE                                         r  my_background/hcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.822    -0.868    my_background/clk_out2
    SLICE_X29Y29         FDRE                                         r  my_background/hcount_out_reg[2]/C
                         clock pessimism              0.254    -0.613    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.070    -0.543    my_background/hcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 my_timing/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            myCoursor/hsync_out_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.505%)  route 0.183ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.557    -0.624    my_timing/clk_out2
    SLICE_X31Y32         FDRE                                         r  my_timing/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_timing/hsync_reg/Q
                         net (fo=2, routed)           0.183    -0.300    myCoursor/hsync
    SLICE_X30Y30         SRL16E                                       r  myCoursor/hsync_out_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.822    -0.868    myCoursor/clk_out2
    SLICE_X30Y30         SRL16E                                       r  myCoursor/hsync_out_reg_srl3/CLK
                         clock pessimism              0.255    -0.612    
    SLICE_X30Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.495    myCoursor/hsync_out_reg_srl3
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 my_background/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect/hcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.957%)  route 0.173ns (55.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.555    -0.626    my_background/clk_out2
    SLICE_X28Y30         FDRE                                         r  my_background/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  my_background/hcount_out_reg[9]/Q
                         net (fo=6, routed)           0.173    -0.313    my_rect/hcount_out_reg[10]_0[9]
    SLICE_X30Y29         FDRE                                         r  my_rect/hcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.821    -0.869    my_rect/clk_out2
    SLICE_X30Y29         FDRE                                         r  my_rect/hcount_out_reg[9]/C
                         clock pessimism              0.274    -0.594    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.083    -0.511    my_rect/hcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 my_background/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.387%)  route 0.150ns (51.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.559    -0.622    my_background/clk_out2
    SLICE_X33Y36         FDRE                                         r  my_background/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_background/vcount_out_reg[9]/Q
                         net (fo=6, routed)           0.150    -0.331    my_rect/D[9]
    SLICE_X33Y35         FDRE                                         r  my_rect/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.827    -0.863    my_rect/clk_out2
    SLICE_X33Y35         FDRE                                         r  my_rect/vcount_out_reg[9]/C
                         clock pessimism              0.255    -0.607    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.072    -0.535    my_rect/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 my_timing/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.560    -0.621    my_timing/clk_out2
    SLICE_X31Y37         FDRE                                         r  my_timing/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  my_timing/vcount_reg[1]/Q
                         net (fo=11, routed)          0.083    -0.410    my_timing/vcount_out_reg[10][1]
    SLICE_X31Y37         LUT6 (Prop_lut6_I2_O)        0.099    -0.311 r  my_timing/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    my_timing/vcount[4]
    SLICE_X31Y37         FDRE                                         r  my_timing/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.828    -0.862    my_timing/clk_out2
    SLICE_X31Y37         FDRE                                         r  my_timing/vcount_reg[4]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.529    my_timing/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_timing/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/vcount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.213%)  route 0.140ns (49.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X32Y34         FDRE                                         r  my_timing/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_timing/vcount_reg[10]/Q
                         net (fo=5, routed)           0.140    -0.342    my_background/vcount_reg[10][10]
    SLICE_X33Y34         FDRE                                         r  my_background/vcount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.826    -0.864    my_background/clk_out2
    SLICE_X33Y34         FDRE                                         r  my_background/vcount_out_reg[10]/C
                         clock pessimism              0.254    -0.609    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.047    -0.562    my_background/vcount_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 my_timing/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.471%)  route 0.169ns (54.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.559    -0.622    my_timing/clk_out2
    SLICE_X31Y34         FDRE                                         r  my_timing/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_timing/vsync_reg/Q
                         net (fo=3, routed)           0.169    -0.312    my_background/vsync
    SLICE_X32Y36         FDRE                                         r  my_background/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.827    -0.863    my_background/clk_out2
    SLICE_X32Y36         FDRE                                         r  my_background/vsync_out_reg/C
                         clock pessimism              0.255    -0.607    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070    -0.537    my_background/vsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      myClk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X33Y46     My_rect_ctl/en_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     myClk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     myClk/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     myClk/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     myClk/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     myClk/inst/seq_reg2_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     myCoursor/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     myCoursor/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y29     my_rect/hcount_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y28     my_rect/x_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y29     my_rect/x_pos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y29     my_rect/x_pos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y26     my_rect/x_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y26     my_rect/x_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y28     my_rect/x_pos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y28     my_rect/x_pos_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     myCoursor/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y30     myCoursor/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y32     my_timing/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y32     my_timing/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y32     my_timing/hcount_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X29Y34     my_rect/rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X28Y34     my_background/hblnk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y27     my_rect/hcount_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y27     my_rect/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y36     my_rect/vcount_out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



