{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "aws-vu9p-f1",
   "name": "shell-v04261818",
   "version_major": "201920",
   "version_minor": "2",
   "description": "\n    {No description given}\n  ",
   "generated_by": {
    "name": "Vivado",
    "version": "2019.2",
    "cl": "2708876",
    "time_stamp": "Tue Apr 28 20:02:31 2020"
   },
   "board": {
    "name": "",
    "vendor": "amazon",
    "part": "",
    "board_part": ""
   },
   "available_resources": {
    "LUT": "1182240",
    "REG": "",
    "BRAM": "2160",
    "DSP": "6840"
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4000000000",
     "tag": "bank0",
     "slr": "SLR1",
     "spTag": "DDR[0]"
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x1000000",
     "base_address": "0x400000000",
     "tag": "bank1",
     "slr": "SLR2",
     "spTag": "DDR[1]"
    },
    {
     "id": "2",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4800000000",
     "tag": "bank2",
     "slr": "SLR1",
     "spTag": "DDR[2]"
    },
    {
     "id": "3",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4c00000000",
     "tag": "bank3",
     "slr": "SLR0",
     "spTag": "DDR[3]"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000000000",
     "tag": "PLRAM[0]",
     "slr": "",
     "spTag": "PLRAM[0]"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000020000",
     "tag": "PLRAM[1]",
     "slr": "",
     "spTag": "PLRAM[1]"
    },
    {
     "id": "6",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000040000",
     "tag": "PLRAM[2]",
     "slr": "",
     "spTag": "PLRAM[2]"
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2020.1",
    "cl": "2902540",
    "time_stamp": "Wed May 27 19:54:35 MDT 2020",
    "options": "/opt/Xilinx/Vitis/2020.1/bin/unwrapped/lnx64.o/v++ --target hw_emu --link --config common-config.cfg --config matmul-link.cfg -omatmul.xclbin matmul.build/matmul_naive.xo matmul.build/matmul_partition.xo ",
    "xclbin_name": "matmul",
    "uuid": "13cfdda3-7001-47d8-b0cd-740140152289"
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "WRAPPER_INST/CL",
     "kernels": [
      {
       "name": "matmul_partition",
       "estimated_resources": {
        "LUT": "113651",
        "REG": "28261",
        "BRAM": "138",
        "DSP": ""
       },
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "in1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "1",
         "name": "in2",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "2",
         "name": "out_r",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "3",
         "name": "dim",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "int"
        }
       ]
      },
      {
       "name": "matmul_naive",
       "estimated_resources": {
        "LUT": "3014",
        "REG": "2224",
        "BRAM": "26",
        "DSP": ""
       },
       "ports": [
        {
         "name": "M_AXI_GMEM",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "in1",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "1",
         "name": "in2",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "2",
         "name": "out_r",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*"
        },
        {
         "id": "3",
         "name": "dim",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "int"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "matmul_naive",
       "cu_name": "matmul_naive_1",
       "base_address": "0x1d060000",
       "actual_resources": []
      },
      {
       "id": "1",
       "kernel_name": "matmul_partition",
       "cu_name": "matmul_partition_1",
       "base_address": "0x1d070000",
       "actual_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "0"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "1"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "1",
        "kernel_argument_id": "2"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": ""
       }
      }
     ]
    }
   ]
  }
 }
}

