-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config18_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    layer17_out_dout : IN STD_LOGIC_VECTOR (84 downto 0);
    layer17_out_empty_n : IN STD_LOGIC;
    layer17_out_read : OUT STD_LOGIC;
    layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer18_out_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    layer18_out_full_n : IN STD_LOGIC;
    layer18_out_write : OUT STD_LOGIC;
    layer18_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer18_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config18_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer17_out_blk_n : STD_LOGIC;
    signal layer18_out_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal trunc_ln44_fu_125_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln52_fu_201_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_42_fu_219_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_193_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_fu_233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_183_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_fu_239_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_fu_249_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln52_fu_243_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_41_fu_211_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_174_fu_273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_12_fu_259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_50_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln52_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_18_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_fu_309_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln52_19_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_18_fu_317_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_fu_169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_19_fu_325_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln44_s_fu_129_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_39_fu_373_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_47_fu_397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_13_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_20_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_6_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_s_fu_355_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_6_fu_417_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_48_fu_427_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln52_6_fu_421_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_46_fu_389_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_181_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_14_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_52_fu_457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_59_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln52_6_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_21_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_20_fu_487_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln52_22_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_21_fu_495_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_6_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_22_fu_503_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln44_1_fu_139_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_52_fu_551_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_575_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_15_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_23_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_543_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_7_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_1_fu_533_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_7_fu_595_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_55_fu_605_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln52_7_fu_599_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_53_fu_567_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_188_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_16_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_54_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_60_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_525_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln52_7_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_24_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_23_fu_665_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln52_25_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_24_fu_673_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_7_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_25_fu_681_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln44_2_fu_149_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_59_fu_729_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_61_fu_753_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_17_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_26_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_721_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_8_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_2_fu_711_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_8_fu_773_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_62_fu_783_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln52_8_fu_777_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_60_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_799_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_195_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_18_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_56_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_61_fu_819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln52_8_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_27_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_26_fu_843_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln52_28_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_27_fu_851_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_8_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_28_fu_859_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln44_3_fu_159_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_66_fu_907_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_fu_931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_19_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_29_fu_939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_9_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln52_3_fu_889_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln52_9_fu_951_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_69_fu_961_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln52_9_fu_955_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_977_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_202_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln52_20_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln52_57_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_62_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_881_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln52_9_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln52_30_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_29_fu_1021_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln52_31_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_30_fu_1029_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln51_9_fu_875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln52_31_fu_1037_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_0_4_0_0_0_load_fu_1045_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_0_3_0_0_0_load_fu_867_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_0_2_0_0_0_load_fu_689_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_0_1_0_0_0_load_fu_511_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal out_data_0_0_0_0_0_load_fu_333_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln52_6_fu_421_p2 <= std_logic_vector(unsigned(trunc_ln52_s_fu_355_p4) + unsigned(zext_ln52_6_fu_417_p1));
    add_ln52_7_fu_599_p2 <= std_logic_vector(unsigned(trunc_ln52_1_fu_533_p4) + unsigned(zext_ln52_7_fu_595_p1));
    add_ln52_8_fu_777_p2 <= std_logic_vector(unsigned(trunc_ln52_2_fu_711_p4) + unsigned(zext_ln52_8_fu_773_p1));
    add_ln52_9_fu_955_p2 <= std_logic_vector(unsigned(trunc_ln52_3_fu_889_p4) + unsigned(zext_ln52_9_fu_951_p1));
    add_ln52_fu_243_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_183_p4) + unsigned(zext_ln52_fu_239_p1));
    and_ln52_50_fu_279_p2 <= (tmp_43_fu_265_p3 or not_tmp_174_fu_273_p2);
    and_ln52_52_fu_457_p2 <= (tmp_49_fu_443_p3 or not_tmp_181_fu_451_p2);
    and_ln52_54_fu_635_p2 <= (tmp_56_fu_621_p3 or not_tmp_188_fu_629_p2);
    and_ln52_56_fu_813_p2 <= (tmp_63_fu_799_p3 or not_tmp_195_fu_807_p2);
    and_ln52_57_fu_991_p2 <= (tmp_70_fu_977_p3 or not_tmp_202_fu_985_p2);
    and_ln52_6_fu_411_p2 <= (tmp_45_fu_365_p3 and or_ln52_20_fu_405_p2);
    and_ln52_7_fu_589_p2 <= (tmp_51_fu_543_p3 and or_ln52_23_fu_583_p2);
    and_ln52_8_fu_767_p2 <= (tmp_58_fu_721_p3 and or_ln52_26_fu_761_p2);
    and_ln52_9_fu_945_p2 <= (tmp_65_fu_899_p3 and or_ln52_29_fu_939_p2);
    and_ln52_fu_233_p2 <= (tmp_40_fu_193_p3 and or_ln52_fu_227_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, layer17_out_empty_n, layer18_out_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (layer18_out_full_n = ap_const_logic_0) or (layer17_out_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    empty_59_fu_463_p2 <= (icmp_ln52_14_fu_437_p2 and and_ln52_52_fu_457_p2);
    empty_60_fu_641_p2 <= (icmp_ln52_16_fu_615_p2 and and_ln52_54_fu_635_p2);
    empty_61_fu_819_p2 <= (icmp_ln52_18_fu_793_p2 and and_ln52_56_fu_813_p2);
    empty_62_fu_997_p2 <= (icmp_ln52_20_fu_971_p2 and and_ln52_57_fu_991_p2);
    empty_fu_285_p2 <= (icmp_ln52_12_fu_259_p2 and and_ln52_50_fu_279_p2);
    icmp_ln51_6_fu_341_p2 <= "1" when (signed(trunc_ln44_s_fu_129_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_7_fu_519_p2 <= "1" when (signed(trunc_ln44_1_fu_139_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_8_fu_697_p2 <= "1" when (signed(trunc_ln44_2_fu_149_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_9_fu_875_p2 <= "1" when (signed(trunc_ln44_3_fu_159_p4) > signed(ap_const_lv17_0)) else "0";
    icmp_ln51_fu_169_p2 <= "1" when (signed(trunc_ln44_fu_125_p1) > signed(ap_const_lv17_0)) else "0";
    icmp_ln52_12_fu_259_p2 <= "1" when (tmp_s_fu_249_p4 = ap_const_lv7_0) else "0";
    icmp_ln52_13_fu_383_p2 <= "0" when (tmp_39_fu_373_p4 = ap_const_lv3_0) else "1";
    icmp_ln52_14_fu_437_p2 <= "1" when (tmp_48_fu_427_p4 = ap_const_lv7_0) else "0";
    icmp_ln52_15_fu_561_p2 <= "0" when (tmp_52_fu_551_p4 = ap_const_lv3_0) else "1";
    icmp_ln52_16_fu_615_p2 <= "1" when (tmp_55_fu_605_p4 = ap_const_lv7_0) else "0";
    icmp_ln52_17_fu_739_p2 <= "0" when (tmp_59_fu_729_p4 = ap_const_lv3_0) else "1";
    icmp_ln52_18_fu_793_p2 <= "1" when (tmp_62_fu_783_p4 = ap_const_lv7_0) else "0";
    icmp_ln52_19_fu_917_p2 <= "0" when (tmp_66_fu_907_p4 = ap_const_lv3_0) else "1";
    icmp_ln52_20_fu_971_p2 <= "1" when (tmp_69_fu_961_p4 = ap_const_lv7_0) else "0";
    icmp_ln52_fu_205_p2 <= "0" when (trunc_ln52_fu_201_p1 = ap_const_lv3_0) else "1";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer17_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, layer17_out_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer17_out_blk_n <= layer17_out_empty_n;
        else 
            layer17_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer17_out_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer17_out_read <= ap_const_logic_1;
        else 
            layer17_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer18_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, layer18_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer18_out_blk_n <= layer18_out_full_n;
        else 
            layer18_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer18_out_din <= ((((out_data_0_4_0_0_0_load_fu_1045_p3 & out_data_0_3_0_0_0_load_fu_867_p3) & out_data_0_2_0_0_0_load_fu_689_p3) & out_data_0_1_0_0_0_load_fu_511_p3) & out_data_0_0_0_0_0_load_fu_333_p3);

    layer18_out_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            layer18_out_write <= ap_const_logic_1;
        else 
            layer18_out_write <= ap_const_logic_0;
        end if; 
    end process;

    not_tmp_174_fu_273_p2 <= (tmp_41_fu_211_p3 xor ap_const_lv1_1);
    not_tmp_181_fu_451_p2 <= (tmp_46_fu_389_p3 xor ap_const_lv1_1);
    not_tmp_188_fu_629_p2 <= (tmp_53_fu_567_p3 xor ap_const_lv1_1);
    not_tmp_195_fu_807_p2 <= (tmp_60_fu_745_p3 xor ap_const_lv1_1);
    not_tmp_202_fu_985_p2 <= (tmp_67_fu_923_p3 xor ap_const_lv1_1);
    or_ln52_18_fu_291_p2 <= (tmp_fu_175_p3 or empty_fu_285_p2);
    or_ln52_19_fu_303_p2 <= (xor_ln52_fu_297_p2 or tmp_fu_175_p3);
    or_ln52_20_fu_405_p2 <= (tmp_47_fu_397_p3 or icmp_ln52_13_fu_383_p2);
    or_ln52_21_fu_469_p2 <= (tmp_44_fu_347_p3 or empty_59_fu_463_p2);
    or_ln52_22_fu_481_p2 <= (xor_ln52_6_fu_475_p2 or tmp_44_fu_347_p3);
    or_ln52_23_fu_583_p2 <= (tmp_54_fu_575_p3 or icmp_ln52_15_fu_561_p2);
    or_ln52_24_fu_647_p2 <= (tmp_50_fu_525_p3 or empty_60_fu_641_p2);
    or_ln52_25_fu_659_p2 <= (xor_ln52_7_fu_653_p2 or tmp_50_fu_525_p3);
    or_ln52_26_fu_761_p2 <= (tmp_61_fu_753_p3 or icmp_ln52_17_fu_739_p2);
    or_ln52_27_fu_825_p2 <= (tmp_57_fu_703_p3 or empty_61_fu_819_p2);
    or_ln52_28_fu_837_p2 <= (xor_ln52_8_fu_831_p2 or tmp_57_fu_703_p3);
    or_ln52_29_fu_939_p2 <= (tmp_68_fu_931_p3 or icmp_ln52_19_fu_917_p2);
    or_ln52_30_fu_1003_p2 <= (tmp_64_fu_881_p3 or empty_62_fu_997_p2);
    or_ln52_31_fu_1015_p2 <= (xor_ln52_9_fu_1009_p2 or tmp_64_fu_881_p3);
    or_ln52_fu_227_p2 <= (tmp_42_fu_219_p3 or icmp_ln52_fu_205_p2);
    out_data_0_0_0_0_0_load_fu_333_p3 <= 
        select_ln52_19_fu_325_p3 when (icmp_ln51_fu_169_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_0_1_0_0_0_load_fu_511_p3 <= 
        select_ln52_22_fu_503_p3 when (icmp_ln51_6_fu_341_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_0_2_0_0_0_load_fu_689_p3 <= 
        select_ln52_25_fu_681_p3 when (icmp_ln51_7_fu_519_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_0_3_0_0_0_load_fu_867_p3 <= 
        select_ln52_28_fu_859_p3 when (icmp_ln51_8_fu_697_p2(0) = '1') else 
        ap_const_lv6_0;
    out_data_0_4_0_0_0_load_fu_1045_p3 <= 
        select_ln52_31_fu_1037_p3 when (icmp_ln51_9_fu_875_p2(0) = '1') else 
        ap_const_lv6_0;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln52_18_fu_317_p3 <= 
        select_ln52_fu_309_p3 when (or_ln52_18_fu_291_p2(0) = '1') else 
        ap_const_lv6_3F;
    select_ln52_19_fu_325_p3 <= 
        select_ln52_18_fu_317_p3 when (or_ln52_19_fu_303_p2(0) = '1') else 
        add_ln52_fu_243_p2;
    select_ln52_20_fu_487_p3 <= 
        ap_const_lv6_0 when (tmp_44_fu_347_p3(0) = '1') else 
        add_ln52_6_fu_421_p2;
    select_ln52_21_fu_495_p3 <= 
        select_ln52_20_fu_487_p3 when (or_ln52_21_fu_469_p2(0) = '1') else 
        ap_const_lv6_3F;
    select_ln52_22_fu_503_p3 <= 
        select_ln52_21_fu_495_p3 when (or_ln52_22_fu_481_p2(0) = '1') else 
        add_ln52_6_fu_421_p2;
    select_ln52_23_fu_665_p3 <= 
        ap_const_lv6_0 when (tmp_50_fu_525_p3(0) = '1') else 
        add_ln52_7_fu_599_p2;
    select_ln52_24_fu_673_p3 <= 
        select_ln52_23_fu_665_p3 when (or_ln52_24_fu_647_p2(0) = '1') else 
        ap_const_lv6_3F;
    select_ln52_25_fu_681_p3 <= 
        select_ln52_24_fu_673_p3 when (or_ln52_25_fu_659_p2(0) = '1') else 
        add_ln52_7_fu_599_p2;
    select_ln52_26_fu_843_p3 <= 
        ap_const_lv6_0 when (tmp_57_fu_703_p3(0) = '1') else 
        add_ln52_8_fu_777_p2;
    select_ln52_27_fu_851_p3 <= 
        select_ln52_26_fu_843_p3 when (or_ln52_27_fu_825_p2(0) = '1') else 
        ap_const_lv6_3F;
    select_ln52_28_fu_859_p3 <= 
        select_ln52_27_fu_851_p3 when (or_ln52_28_fu_837_p2(0) = '1') else 
        add_ln52_8_fu_777_p2;
    select_ln52_29_fu_1021_p3 <= 
        ap_const_lv6_0 when (tmp_64_fu_881_p3(0) = '1') else 
        add_ln52_9_fu_955_p2;
    select_ln52_30_fu_1029_p3 <= 
        select_ln52_29_fu_1021_p3 when (or_ln52_30_fu_1003_p2(0) = '1') else 
        ap_const_lv6_3F;
    select_ln52_31_fu_1037_p3 <= 
        select_ln52_30_fu_1029_p3 when (or_ln52_31_fu_1015_p2(0) = '1') else 
        add_ln52_9_fu_955_p2;
    select_ln52_fu_309_p3 <= 
        ap_const_lv6_0 when (tmp_fu_175_p3(0) = '1') else 
        add_ln52_fu_243_p2;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_39_fu_373_p4 <= layer17_out_dout(19 downto 17);
    tmp_40_fu_193_p3 <= layer17_out_dout(3 downto 3);
    tmp_41_fu_211_p3 <= layer17_out_dout(9 downto 9);
    tmp_42_fu_219_p3 <= layer17_out_dout(4 downto 4);
    tmp_43_fu_265_p3 <= add_ln52_fu_243_p2(5 downto 5);
    tmp_44_fu_347_p3 <= layer17_out_dout(33 downto 33);
    tmp_45_fu_365_p3 <= layer17_out_dout(20 downto 20);
    tmp_46_fu_389_p3 <= layer17_out_dout(26 downto 26);
    tmp_47_fu_397_p3 <= layer17_out_dout(21 downto 21);
    tmp_48_fu_427_p4 <= layer17_out_dout(33 downto 27);
    tmp_49_fu_443_p3 <= add_ln52_6_fu_421_p2(5 downto 5);
    tmp_50_fu_525_p3 <= layer17_out_dout(50 downto 50);
    tmp_51_fu_543_p3 <= layer17_out_dout(37 downto 37);
    tmp_52_fu_551_p4 <= layer17_out_dout(36 downto 34);
    tmp_53_fu_567_p3 <= layer17_out_dout(43 downto 43);
    tmp_54_fu_575_p3 <= layer17_out_dout(38 downto 38);
    tmp_55_fu_605_p4 <= layer17_out_dout(50 downto 44);
    tmp_56_fu_621_p3 <= add_ln52_7_fu_599_p2(5 downto 5);
    tmp_57_fu_703_p3 <= layer17_out_dout(67 downto 67);
    tmp_58_fu_721_p3 <= layer17_out_dout(54 downto 54);
    tmp_59_fu_729_p4 <= layer17_out_dout(53 downto 51);
    tmp_60_fu_745_p3 <= layer17_out_dout(60 downto 60);
    tmp_61_fu_753_p3 <= layer17_out_dout(55 downto 55);
    tmp_62_fu_783_p4 <= layer17_out_dout(67 downto 61);
    tmp_63_fu_799_p3 <= add_ln52_8_fu_777_p2(5 downto 5);
    tmp_64_fu_881_p3 <= layer17_out_dout(84 downto 84);
    tmp_65_fu_899_p3 <= layer17_out_dout(71 downto 71);
    tmp_66_fu_907_p4 <= layer17_out_dout(70 downto 68);
    tmp_67_fu_923_p3 <= layer17_out_dout(77 downto 77);
    tmp_68_fu_931_p3 <= layer17_out_dout(72 downto 72);
    tmp_69_fu_961_p4 <= layer17_out_dout(84 downto 78);
    tmp_70_fu_977_p3 <= add_ln52_9_fu_955_p2(5 downto 5);
    tmp_fu_175_p3 <= layer17_out_dout(16 downto 16);
    tmp_s_fu_249_p4 <= layer17_out_dout(16 downto 10);
    trunc_ln2_fu_183_p4 <= layer17_out_dout(9 downto 4);
    trunc_ln44_1_fu_139_p4 <= layer17_out_dout(50 downto 34);
    trunc_ln44_2_fu_149_p4 <= layer17_out_dout(67 downto 51);
    trunc_ln44_3_fu_159_p4 <= layer17_out_dout(84 downto 68);
    trunc_ln44_fu_125_p1 <= layer17_out_dout(17 - 1 downto 0);
    trunc_ln44_s_fu_129_p4 <= layer17_out_dout(33 downto 17);
    trunc_ln52_1_fu_533_p4 <= layer17_out_dout(43 downto 38);
    trunc_ln52_2_fu_711_p4 <= layer17_out_dout(60 downto 55);
    trunc_ln52_3_fu_889_p4 <= layer17_out_dout(77 downto 72);
    trunc_ln52_fu_201_p1 <= layer17_out_dout(3 - 1 downto 0);
    trunc_ln52_s_fu_355_p4 <= layer17_out_dout(26 downto 21);
    xor_ln52_6_fu_475_p2 <= (empty_59_fu_463_p2 xor ap_const_lv1_1);
    xor_ln52_7_fu_653_p2 <= (empty_60_fu_641_p2 xor ap_const_lv1_1);
    xor_ln52_8_fu_831_p2 <= (empty_61_fu_819_p2 xor ap_const_lv1_1);
    xor_ln52_9_fu_1009_p2 <= (empty_62_fu_997_p2 xor ap_const_lv1_1);
    xor_ln52_fu_297_p2 <= (empty_fu_285_p2 xor ap_const_lv1_1);
    zext_ln52_6_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln52_6_fu_411_p2),6));
    zext_ln52_7_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln52_7_fu_589_p2),6));
    zext_ln52_8_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln52_8_fu_767_p2),6));
    zext_ln52_9_fu_951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln52_9_fu_945_p2),6));
    zext_ln52_fu_239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln52_fu_233_p2),6));
end behav;
