{"path":"4. semester/CAOS/attachments/Pasted image 20240320103315.png","text":"B. Where should two registers be inserted to maximize the throughput of a three-stage pipeline? What would be the throughput and latency? C. Where should three registers be inserted to maximize the throughput of a 4-stage pipeline? What would be the throughput and latency? D. What is the minimum number of stages that would yield a design with the maximum achievable throughput? Describe this design, its throughput, and its latency.","libVersion":"0.3.2","langs":"dan+eng"}