{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718666996870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718666996883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 16:29:56 2024 " "Processing started: Mon Jun 17 16:29:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718666996883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666996883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decryption_fsm -c decryption_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off decryption_fsm -c decryption_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718666996883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718666997511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718666997512 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryption_fsm.sv(59) " "Verilog HDL information at decryption_fsm.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718667010526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryption_fsm.sv(20) " "Verilog HDL Declaration information at decryption_fsm.sv(20): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718667010526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decryption_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file decryption_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_fsm " "Found entity 1: decryption_fsm" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718667010527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718667010527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decryption_fsm " "Elaborating entity \"decryption_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718667010564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 decryption_fsm.sv(119) " "Verilog HDL assignment warning at decryption_fsm.sv(119): truncated value with size 32 to match size of target (8)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718667010565 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 decryption_fsm.sv(125) " "Verilog HDL assignment warning at decryption_fsm.sv(125): truncated value with size 8 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718667010566 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 decryption_fsm.sv(138) " "Verilog HDL assignment warning at decryption_fsm.sv(138): truncated value with size 8 to match size of target (5)" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718667010566 "|decryption_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "decrypted_output\[1\] decryption_fsm.sv(16) " "Output port \"decrypted_output\[1\]\" at decryption_fsm.sv(16) has no driver" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718667010566 "|decryption_fsm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decrypted_output\[0\]\[0\] VCC " "Pin \"decrypted_output\[0\]\[0\]\" is stuck at VCC" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718667011146 "|decryption_fsm|decrypted_output[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decrypted_output\[0\]\[1\] VCC " "Pin \"decrypted_output\[0\]\[1\]\" is stuck at VCC" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718667011146 "|decryption_fsm|decrypted_output[0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decrypted_output\[1\]\[0\] GND " "Pin \"decrypted_output\[1\]\[0\]\" is stuck at GND" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718667011146 "|decryption_fsm|decrypted_output[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decrypted_output\[1\]\[1\] GND " "Pin \"decrypted_output\[1\]\[1\]\" is stuck at GND" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718667011146 "|decryption_fsm|decrypted_output[1][1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718667011146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718667011245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718667011493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/output_files/decryption_fsm.map.smsg " "Generated suppressed messages file C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/output_files/decryption_fsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718667011532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718667011680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718667011680 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encrypted_input\[0\]\[0\] " "No output dependent on input pin \"encrypted_input\[0\]\[0\]\"" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718667011745 "|decryption_fsm|encrypted_input[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encrypted_input\[0\]\[1\] " "No output dependent on input pin \"encrypted_input\[0\]\[1\]\"" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718667011745 "|decryption_fsm|encrypted_input[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encrypted_input\[1\]\[0\] " "No output dependent on input pin \"encrypted_input\[1\]\[0\]\"" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718667011745 "|decryption_fsm|encrypted_input[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "encrypted_input\[1\]\[1\] " "No output dependent on input pin \"encrypted_input\[1\]\[1\]\"" {  } { { "decryption_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Decryption/decryption_fsm.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718667011745 "|decryption_fsm|encrypted_input[1][1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718667011745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718667011745 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718667011745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718667011745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718667011745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718667011780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 16:30:11 2024 " "Processing ended: Mon Jun 17 16:30:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718667011780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718667011780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718667011780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718667011780 ""}
