
---------- Begin Simulation Statistics ----------
final_tick                                12253688000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294308                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693996                       # Number of bytes of host memory used
host_op_rate                                   303443                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.98                       # Real time elapsed on the host
host_tick_rate                              360631462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10310462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012254                       # Number of seconds simulated
sim_ticks                                 12253688000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.726204                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  423272                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               530907                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             39061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            552233                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12036                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           82045                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            70009                       # Number of indirect misses.
system.cpu.branchPred.lookups                  743728                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   45682                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4723                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      10310462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.225369                       # CPI: cycles per instruction
system.cpu.discardedOps                        111097                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4943133                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3793073                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           627759                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          440540                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.816081                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         12253688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5703517     55.32%     55.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  27933      0.27%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             38175      0.37%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             30516      0.30%     56.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             23769      0.23%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              8755      0.08%     56.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            70752      0.69%     57.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            10139      0.10%     57.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.11%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                3584531     34.77%     92.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                799987      7.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10310462                       # Class of committed instruction
system.cpu.tickCycles                        11813148                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2520                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          179                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11750                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1092                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1428                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1092                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       322560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  322560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2520                       # Request fanout histogram
system.membus.respLayer1.occupancy           23621000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2520000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4114                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2892                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2401                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       773120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       688768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6515                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6317     96.96%     96.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    198      3.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6515                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           31374000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16841993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15741998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1632                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2354                       # number of overall hits
system.l2.overall_hits::.cpu.data                1632                       # number of overall hits
system.l2.overall_hits::total                    3986                       # number of overall hits
system.l2.demand_misses::.cpu.inst                794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1735                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               794                       # number of overall misses
system.l2.overall_misses::.cpu.data              1735                       # number of overall misses
system.l2.overall_misses::total                  2529                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     82936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    185750000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268686000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     82936000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    185750000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268686000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6515                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6515                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.252224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.515296                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.388181                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.252224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.515296                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.388181                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104453.400504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107060.518732                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106241.992883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104453.400504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107060.518732                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106241.992883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2520                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    150595000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    217565000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    150595000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    217565000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.251588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.513217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386800                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.251588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.513217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386800                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84558.080808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87149.884259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86335.317460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84558.080808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87149.884259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86335.317460                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2014                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2014                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2014                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2762                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2762                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2762                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2762                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               973                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1428                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    152985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     152985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2401                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.594752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.594752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107132.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107132.352941                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1428                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    124425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124425000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.594752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.594752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87132.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87132.352941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     82936000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82936000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.252224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.252224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104453.400504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104453.400504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          792                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.251588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.251588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84558.080808                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84558.080808                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32765000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32765000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.317805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106726.384365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106726.384365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.310559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.310559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87233.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87233.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.749471                       # Cycle average of tags in use
system.l2.tags.total_refs                       11562                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.588095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       768.936990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1278.812481                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.039026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2520                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1386                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.076904                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     95088                       # Number of tag accesses
system.l2.tags.data_accesses                    95088                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         221184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             322560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2520                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           8273101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18050402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26323504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      8273101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8273101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8273101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18050402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26323504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000582500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10700                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2520                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69108000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               163608000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13711.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32461.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5040                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.355932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.286454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.032121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          847     71.78%     71.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           70      5.93%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      4.92%     82.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      3.47%     86.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      2.12%     88.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      1.36%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.85%     90.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          113      9.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1180                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 322560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  322560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11609696000                       # Total gap between requests
system.mem_ctrls.avgGap                    4607022.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       221184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8273101.126779137179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18050402.458427209407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48653500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114954500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30715.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33262.30                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3534300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1878525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            15379560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     966828720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        665535420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4144965600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5798122125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        473.173638                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10768683500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1076024500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4890900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2599575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20606040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     966828720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        898105680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3949116960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5842147875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        476.766495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10257319250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1587388750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1591989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1591989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1591989                       # number of overall hits
system.cpu.icache.overall_hits::total         1591989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3148                       # number of overall misses
system.cpu.icache.overall_misses::total          3148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    149032000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    149032000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    149032000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    149032000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1595137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1595137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1595137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1595137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001973                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001973                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001973                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001973                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47341.804320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47341.804320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47341.804320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47341.804320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2892                       # number of writebacks
system.cpu.icache.writebacks::total              2892                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    142736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    142736000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    142736000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    142736000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45341.804320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45341.804320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45341.804320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45341.804320                       # average overall mshr miss latency
system.cpu.icache.replacements                   2892                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1591989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1591989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    149032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    149032000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1595137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1595137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47341.804320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47341.804320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    142736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    142736000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45341.804320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45341.804320                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.201828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1595137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3148                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            506.714422                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.201828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3193422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3193422                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4262265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4262265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4263344                       # number of overall hits
system.cpu.dcache.overall_hits::total         4263344                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4752                       # number of overall misses
system.cpu.dcache.overall_misses::total          4752                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    332655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    332655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    332655000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    332655000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4266945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4266945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4268096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4268096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001113                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71080.128205                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71080.128205                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70003.156566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70003.156566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2014                       # number of writebacks
system.cpu.dcache.writebacks::total              2014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1359                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    225240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    225240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    230320000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    230320000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000778                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000778                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67822.944896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67822.944896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68405.108405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68405.108405                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3524188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3524188                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49376000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3525138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3525138                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51974.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51974.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     44618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     44618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48497.826087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48497.826087                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       738077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         738077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    283279000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    283279000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       741807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       741807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005028                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75946.112601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75946.112601                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2401                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2401                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    180622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    180622000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75227.821741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75227.821741                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1079                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1079                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           72                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1151                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1151                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.062554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062554                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5080000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5080000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039965                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039965                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 110434.782609                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 110434.782609                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           882.967396                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4267043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1267.313038                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   882.967396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.862273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.862273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34150791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34150791                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12253688000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
