$date
	Mon Nov 04 22:42:43 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module Lab2 $end
$var wire 1 ! ADC_CLK_10 $end
$var wire 2 " KEY [1:0] $end
$var wire 1 # MAX10_CLK1_50 $end
$var wire 1 $ MAX10_CLK2_50 $end
$var wire 10 % SW [9:0] $end
$var wire 1 & latch $end
$var wire 1 ' s_clk $end
$var wire 1 ( val $end
$var wire 10 ) LEDR [9:0] $end
$var wire 8 * HEX5 [7:0] $end
$var wire 8 + HEX4 [7:0] $end
$var wire 8 , HEX3 [7:0] $end
$var wire 8 - HEX2 [7:0] $end
$var wire 8 . HEX1 [7:0] $end
$var wire 8 / HEX0 [7:0] $end
$var reg 1 0 div_val $end
$var reg 1 1 latch_out $end
$scope module C0 $end
$var wire 2 2 KEY [1:0] $end
$var wire 10 3 SW [9:0] $end
$var wire 1 ' clk $end
$var wire 1 & reset_n $end
$var wire 8 4 H5 [7:0] $end
$var wire 8 5 H4 [7:0] $end
$var wire 8 6 H2 [7:0] $end
$var wire 8 7 H1 [7:0] $end
$var wire 8 8 H0 [7:0] $end
$var reg 8 9 cntr1 [7:0] $end
$var reg 8 : cntr2 [7:0] $end
$var reg 8 ; cntr99 [7:0] $end
$scope module M0 $end
$var wire 10 < SW [9:0] $end
$var wire 1 ' clk $end
$var wire 8 = cntr99 [7:0] $end
$var wire 1 & reset_n $end
$var wire 8 > H2 [7:0] $end
$var wire 8 ? H1 [7:0] $end
$var wire 8 @ H0 [7:0] $end
$var reg 8 A day_cntr [7:0] $end
$var reg 8 B month_d [7:0] $end
$scope module D0 $end
$var wire 8 C day_cntr [7:0] $end
$var wire 8 D H1 [7:0] $end
$var wire 8 E H0 [7:0] $end
$var reg 8 F ones_digit [7:0] $end
$var reg 8 G tens_digit [7:0] $end
$scope module S1 $end
$var wire 8 H H [7:0] $end
$var wire 8 I NUM [7:0] $end
$var reg 8 J value [7:0] $end
$upscope $end
$scope module S2 $end
$var wire 8 K H [7:0] $end
$var wire 8 L NUM [7:0] $end
$var reg 8 M value [7:0] $end
$upscope $end
$upscope $end
$scope module S0 $end
$var wire 8 N H [7:0] $end
$var wire 8 O NUM [7:0] $end
$var reg 8 P value [7:0] $end
$upscope $end
$upscope $end
$scope module W0 $end
$var wire 8 Q H [7:0] $end
$var wire 8 R NUM [7:0] $end
$var reg 8 S value [7:0] $end
$upscope $end
$scope module W1 $end
$var wire 8 T H [7:0] $end
$var wire 8 U NUM [7:0] $end
$var reg 8 V value [7:0] $end
$upscope $end
$upscope $end
$scope module T0 $end
$var wire 8 W H [7:0] $end
$var wire 8 X NUM [7:0] $end
$var reg 8 Y value [7:0] $end
$upscope $end
$scope module U0 $end
$var wire 1 ! clk $end
$var wire 1 & reset_n $end
$var wire 1 ' slower_clk $end
$var reg 24 Z div_cntr [23:0] $end
$var reg 1 [ slw_clk $end
$upscope $end
$scope module U1 $end
$var wire 1 ! clk $end
$var wire 1 & reset_n $end
$var wire 1 ' slower_clk $end
$var reg 24 \ div_cntr [23:0] $end
$var reg 1 ] slw_clk $end
$upscope $end
$upscope $end
$scope module tb_clkdiv $end
$var wire 1 ^ SCLK $end
$var reg 1 _ Rn $end
$var reg 1 ` clk $end
$scope module U0 $end
$var wire 1 ` clk $end
$var wire 1 _ reset_n $end
$var wire 1 ^ slower_clk $end
$var reg 24 a div_cntr [23:0] $end
$var reg 1 b slw_clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0b
b0 a
0`
0_
0^
0]
b0 \
0[
b0 Z
b11111111 Y
b1011000 X
b11111111 W
b11111111 V
b1011000 U
b11111111 T
b11111001 S
b1 R
b11111001 Q
b11111001 P
b1 O
b11111001 N
b11111111 M
b1011000 L
b11111111 K
b11111001 J
b1 I
b11111001 H
b1011000 G
b1 F
b11111001 E
b11111111 D
b1 C
b1 B
b1 A
b11111001 @
b11111111 ?
b11111001 >
b1 =
bz <
b1 ;
b1011000 :
b1 9
b11111001 8
b11111111 7
b11111001 6
b11111001 5
b11111111 4
bz 3
bz 2
01
10
b11111001 /
b11111111 .
b11111001 -
b11111111 ,
b11111001 +
b11111111 *
bz01 )
1(
0'
0&
bz %
z$
z#
bz "
z!
$end
#50
1`
#100
0`
1_
#150
b1 a
1`
#200
0`
#250
b10 a
1`
#300
0`
#350
b11 a
1`
#400
0`
#450
b100 a
1`
#500
0`
#550
1^
1b
b0 a
1`
#600
0`
#650
b1 a
1`
#700
0`
#750
b10 a
1`
#800
0`
#850
b11 a
1`
#900
0`
#950
b100 a
1`
#1000
0`
#1050
0^
0b
b0 a
1`
#1100
0`
#1150
b1 a
1`
#1200
0`
#1250
b10 a
1`
#1300
0`
#1350
b11 a
1`
#1400
0`
#1450
b100 a
1`
#1500
0`
#1550
1^
1b
b0 a
1`
#1600
0`
#1650
b1 a
1`
#1700
0`
#1750
b10 a
1`
#1800
0`
#1850
b11 a
1`
#1900
0`
#1950
b100 a
1`
#2000
0`
#2050
0^
0b
b0 a
1`
#2100
0`
#2150
b1 a
1`
#2200
0`
#2250
b10 a
1`
#2300
0`
#2350
b11 a
1`
#2400
0`
#2450
b100 a
1`
#2500
0`
#2550
1^
1b
b0 a
1`
#2600
0`
#2650
b1 a
1`
#2700
0`
#2750
b10 a
1`
#2800
0`
#2850
b11 a
1`
#2900
0`
#2950
b100 a
1`
#3000
0`
#3050
0^
0b
b0 a
1`
#3100
0`
#3150
b1 a
1`
#3200
0`
#3250
b10 a
1`
#3300
0`
#3350
b11 a
1`
#3400
0`
#3450
b100 a
1`
#3500
0`
#3550
1^
1b
b0 a
1`
#3600
0`
#3650
b1 a
1`
#3700
0`
#3750
b10 a
1`
#3800
0`
#3850
b11 a
1`
#3900
0`
#3950
b100 a
1`
#4000
0`
#4050
0^
0b
b0 a
1`
#4100
0`
#4150
b1 a
1`
#4200
0`
#4250
b10 a
1`
#4300
0`
#4350
b11 a
1`
#4400
0`
#4450
b100 a
1`
#4500
0`
#4550
1^
1b
b0 a
1`
#4600
0`
#4650
b1 a
1`
#4700
0`
#4750
b10 a
1`
#4800
0`
#4850
b11 a
1`
#4900
0`
#4950
b100 a
1`
#5000
0`
#5050
0^
0b
b0 a
1`
#5100
0`
#5150
b1 a
1`
#5200
0`
#5250
b10 a
1`
#5300
0`
#5350
b11 a
1`
#5400
0`
#5450
b100 a
1`
#5500
0`
#5550
1^
1b
b0 a
1`
#5600
0`
#5650
b1 a
1`
#5700
0`
#5750
b10 a
1`
#5800
0`
#5850
b11 a
1`
#5900
0`
#5950
b100 a
1`
#6000
0`
#6050
0^
0b
b0 a
1`
#6100
0`
#6150
b1 a
1`
#6200
0`
#6250
b10 a
1`
#6300
0`
#6350
b11 a
1`
#6400
0`
#6450
b100 a
1`
#6500
0`
#6550
1^
1b
b0 a
1`
#6600
0`
#6650
b1 a
1`
#6700
0`
#6750
b10 a
1`
#6800
0`
#6850
b11 a
1`
#6900
0`
#6950
b100 a
1`
#7000
0`
#7050
0^
0b
b0 a
1`
#7100
0`
#7150
b1 a
1`
#7200
0`
#7250
b10 a
1`
#7300
0`
#7350
b11 a
1`
#7400
0`
#7450
b100 a
1`
#7500
0`
#7550
1^
1b
b0 a
1`
#7600
0`
#7650
b1 a
1`
#7700
0`
#7750
b10 a
1`
#7800
0`
#7850
b11 a
1`
#7900
0`
#7950
b100 a
1`
#8000
0`
#8050
0^
0b
b0 a
1`
#8100
0`
#8150
b1 a
1`
#8200
0`
#8250
b10 a
1`
#8300
0`
#8350
b11 a
1`
#8400
0`
#8450
b100 a
1`
#8500
0`
#8550
1^
1b
b0 a
1`
#8600
0`
#8650
b1 a
1`
#8700
0`
#8750
b10 a
1`
#8800
0`
#8850
b11 a
1`
#8900
0`
#8950
b100 a
1`
#9000
0`
#9050
0^
0b
b0 a
1`
#9100
0`
#9150
b1 a
1`
#9200
0`
#9250
b10 a
1`
#9300
0`
#9350
b11 a
1`
#9400
0`
#9450
b100 a
1`
#9500
0`
#9550
1^
1b
b0 a
1`
#9600
0`
#9650
b1 a
1`
#9700
0`
#9750
b10 a
1`
#9800
0`
#9850
b11 a
1`
#9900
0`
#9950
b100 a
1`
#10000
0`
