[1] M. Abdel-Majeed, D. Wong, J. Kuang, and M. Annavaram,
“Origami: Folding warps for energy efﬁcient gpus,” in ICS
2016.
[2] V. Narasiman, M. Shebanow, C. J. Lee, R. Miftakhutdinov,
O. Mutlu, and Y. N. Patt, “Improving gpu performance via
large warps and two-level warp scheduling,” in MICRO 2011.
[3] M. Gebhart, D. R. Johnson, D. Tarjan, S. W. Keckler, W. J.
Dally, E. Lindholm, and K. Skadron, “Energy-efﬁcient mechanisms for managing thread context in throughput processors,” in ISCA 2011.
[4] M. Abdel-Majeed and M. Annavaram, “Warped register ﬁle:
A power efﬁcient register ﬁle for gpgpus,” in HPCA 2013.
[5] M. Abdel-Majeed, D. Wong, and M. Annavaram, “Warped
gates: Gating aware scheduling and power gating for gpgpus,”
in MICRO 2013.
[6] W.-k. S. Yu, R. Huang, S. Q. Xu, S.-E. Wang, E. Kan, and
G. E. Suh, “Sram-dram hybrid memory with applications to
efﬁcient rfs in ﬁne-grained multi-threading,” in ISCA 2011.
[7] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N. S.
Kim, T. M. Aamodt, and V. J. Reddi1, “Gpuwattch: Enabling
energy optimizations in gpgpus,” in ISCA 2013.
[8] R. Dreslinski, G. Chen, T. Mudge, D. Blaauw, D. Sylvester,
and K. Flautner, “Reconﬁgurable energy efﬁcient near threshold cache architectures,” in MICRO 2008.
[9] U. Karpuzcu, A. Sinkar, N. S. Kim, and J. Torrellas,
“Energysmart: Toward energy-efﬁcient manycores for nearthreshold computing,” in HPCA 2013.
[10] S. Nassif, K. Bernstein, D. Frank, A. Gattiker, W. Haensch,
B. Ji, E. Nowak, D. Pearson, and N. Rohrer, “High performance cmos variability in the 65nm regime and beyond,” in
IEDM 2007.
[11] X. Wang, A. Brown, B. Cheng, and A. Asenov, “Statistical
variability and reliability in nanoscale ﬁnfets,” in IEDM 2011.
[12] Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, and
B. Nikolic, “Finfet-based sram design,” in ISLPED 2005.
[13] C. Wann, K. Noda, T. Tanaka, M. Yoshida, and C. Hu, “A
comparative study of advanced mosfet concepts,” ED 1996.
[14] L. Chang, K. Yang, Y.-C. Yeo, Y.-K. Choi, T.-J. King, and
C. Hu, “Reduction of direct-tunneling gate leakage current
in double-gate and ultra-thin body mosfets,” in IEDM 2001
(Technical Digest).
[15] B. Yu, L. Chang, S. Ahmed, H. Wang, S. Bell, C.-Y. Yang,
C. Tabery, C. Ho, Q. Xiang, T.-J. King, J. Bokor, C. Hu, M.R. Lin, and D. Kyser, “Finfet scaling to 10 nm gate length,”
in IEDM 2002.
[16] A. Brown, A. Asenov, and J. Watling, “Intrinsic ﬂuctuations
in sub 10-nm double-gate mosfets introduced by discreteness
of charge and matter,” NANO 2002.
[17] “Samsung shows 14nm chip,” http://www.eetimes.com.
[18] “Intel and ibm to layout 14nm ﬁnfet strategies on competing
substrates,” http://electroiq.com/blog/2014/10/intel-and-ibmlay-out-14nm-ﬁnfet-strategies-on-competing-substrates-atiedm-2014/.
[19] X. L. Q. X. S. Chen, Y. Wang and M. Pedram., “Performance
prediction for multiple-threshold 7nm-ﬁnfet-based circuits
operating in multiple voltage regimes using a cross-layer
simulation framework,” IEEE S3S 2014.
[20] Q. Xie, X. Lin, Y. Wang, M. Dousti, A. Shafaei, M. GhasemiGol, and M. Pedram, “5nm ﬁnfet standard cell library optimization and circuit synthesis in near-and super-threshold
voltage regimes,” in ISVLSI 2014.
[21] J.-L. Cruz, A. González, M. Valero, and N. P. Topham,
“Multiple-banked register ﬁle architectures,” in ISCA 2000.
[22] “Nvidia next generation cuda compute architecture: Kepler
tm gk110,” Nvidia, Tech. Rep., 2012.
[23] “Uda
pro
tip:
Do
the
kepler
shufﬂe,”
http://devblogs.nvidia.com/parallelforall/cuda-pro-tip-keplershufﬂe/.
[24] S.-T. Zhou, S. Katariya, H. Ghasemi, S. Draper, and N. S.
Kim, “Minimizing total area of low-voltage sram arrays
through joint optimization of cell size, redundancy, and ecc,”
in ICCD 2010.
[25] X. L. Alireza Shafaei, Yanzhi Wang and M. Pedram, “Fincacti: Architectural analysis and modeling of caches with
deeply-scaled ﬁnfet devices,” in ISVLSI 2014.
[26] S. Lin, Y.-B. Kim, and F. Lombardi, “A low leakage 9t sram
cell for ultra-low power operation,” in GLSVLSI 2008.
[27] I. J. Chang, J.-J. Kim, S. P. Park, and K. Roy, “A 32kb 10t
subthreshold sram array with bit-interleaving and differential
read scheme in 90nm cmos,” in ISSCC 2008 (Digest of
Technical Papers).
[28] K. Patel, T.-J. K. Liu, and C. J. Spanos, “Gate line edge roughness model for estimation of ﬁnfet performance variability,”
ED 2009.
[29] A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt,
“Analyzing cuda workloads using a detailed gpu simulator,”
in ISPASS 2009.
[30] M., A., M. Goodrum, J., A. Trotter, S. Aksel, T., K. Acton,
and Skadron, “Parallelization of particle ﬁlter algorithms,” in
EAMA workshop 2010.
[31] “Parboil
benchmark
suite,”
http://impact.crhc.illinois.edu/parboil.php.
[32] “Synopsys technology computer-aided design (tcad),”
http://www.synopsys.com/tools/tcad.
[33] Z. Li, J. Tan, and X. Fu, “Hybrid cmos-tfet based register
ﬁles for energy-efﬁcient gpgpus,” in ISQED 2013.
[34] H. Ghasemi, S. Draper, and N. S. Kim, “Low-voltage on-chip
cache architecture using heterogeneous cell sizes for highperformance processors,” in HPCA 2011.
[35] S. Schuster, “Multiple word/bit line redundancy for semiconductor memories,” JSSC 1987.
[36] B. Zhai, R. Dreslinski, D. Blaauw, T. Mudge, and
D. Sylvester, “Energy efﬁcient near-threshold chip multiprocessing,” in ISLPED 2007.
[37] H. Kaul, M. Anders, S. Mathew, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, “A 300mv 494gops/w reconﬁgurable dual-supply 4-way simd vector processing accelerator
in 45nm cmos,” in ISSCC 2009(Digest of Technical Papers).
[38] R. Dreslinski, B. Zhai, T. Mudge, D. Blaauw, and
D. Sylvester, “An energy efﬁcient parallel architecture using
near threshold operation,” in PACT 2007.