/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  reg [11:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire [13:0] celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [21:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_5z[1] | celloutsig_0_10z);
  assign celloutsig_0_4z = ~celloutsig_0_3z[6];
  assign celloutsig_0_7z = ~in_data[64];
  assign celloutsig_0_17z = ~celloutsig_0_9z[11];
  assign celloutsig_0_2z = ~celloutsig_0_1z[8];
  assign celloutsig_1_4z = ~((celloutsig_1_0z | in_data[187]) & celloutsig_1_0z);
  assign celloutsig_1_7z = ~((in_data[143] | _00_) & celloutsig_1_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z) & (_01_ | celloutsig_1_1z));
  assign celloutsig_1_3z = in_data[104] | in_data[132];
  assign celloutsig_0_0z = ~(in_data[42] ^ in_data[4]);
  assign celloutsig_0_40z = ~(celloutsig_0_38z ^ celloutsig_0_5z[2]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[99]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z ^ celloutsig_1_0z);
  assign celloutsig_0_30z = ~(celloutsig_0_25z[1] ^ celloutsig_0_16z[1]);
  assign celloutsig_0_32z = ~(celloutsig_0_10z ^ celloutsig_0_19z);
  assign celloutsig_0_36z = { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_24z } + celloutsig_0_3z[5:2];
  assign celloutsig_0_46z = { celloutsig_0_5z[2:1], celloutsig_0_45z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_10z } + { celloutsig_0_12z[13:3], celloutsig_0_10z, celloutsig_0_34z, celloutsig_0_39z };
  assign celloutsig_0_56z = { celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_4z, celloutsig_0_46z } + in_data[90:69];
  assign celloutsig_1_16z = { in_data[99], celloutsig_1_8z, _01_, _02_[8:7], _00_, _02_[5:0] } + { in_data[169:156], celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_11z[6:4] + celloutsig_0_5z;
  assign celloutsig_0_26z = celloutsig_0_3z[6:0] + celloutsig_0_9z[10:4];
  assign celloutsig_0_28z = { celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_7z } + celloutsig_0_26z[5:3];
  reg [16:0] _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _26_ <= 17'h00000;
    else _26_ <= { celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_39z, celloutsig_0_49z };
  assign out_data[48:32] = _26_;
  reg [9:0] _27_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _27_ <= 10'h000;
    else _27_ <= { in_data[134:127], celloutsig_1_3z, celloutsig_1_3z };
  assign { _01_, _02_[8:7], _00_, _02_[5:0] } = _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_9z[9:4], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_18z = { _02_[8:7], _00_, _02_[5:1], celloutsig_1_2z } == celloutsig_1_16z[8:0];
  assign celloutsig_0_20z = { in_data[48:46], celloutsig_0_0z } === { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_19z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z } === { celloutsig_0_1z[4:1], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_9z[11:6], celloutsig_0_4z } >= { celloutsig_0_8z[1:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_33z = { _03_[9:0], celloutsig_0_28z, celloutsig_0_19z } >= { _03_[9:2], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_19z = in_data[71:66] <= { celloutsig_0_3z[5:2], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_17z, celloutsig_0_5z } <= { celloutsig_0_8z[2:1], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_0_38z = celloutsig_0_20z & ~(celloutsig_0_17z);
  assign celloutsig_0_39z = celloutsig_0_26z[3] & ~(celloutsig_0_8z[0]);
  assign celloutsig_0_10z = in_data[49] & ~(celloutsig_0_0z);
  assign celloutsig_0_34z = celloutsig_0_12z[5] & ~(celloutsig_0_29z);
  assign celloutsig_0_12z = { celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_1z = in_data[11:2] % { 1'h1, in_data[92:84] };
  assign celloutsig_0_21z = { celloutsig_0_9z[4:3], 1'h1, _03_ } % { 1'h1, celloutsig_0_18z[1:0], _03_[11:1], in_data[0] };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } * { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_18z = _03_[10:6] * celloutsig_0_8z;
  assign celloutsig_0_25z = celloutsig_0_1z[9:3] * { celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_0_3z = { celloutsig_0_1z[5:3], celloutsig_0_1z } * { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[167:166], celloutsig_1_6z } | { in_data[133:131], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_19z = celloutsig_1_16z[13:7] | { _02_[8:7], _00_, _02_[5:2] };
  assign celloutsig_0_49z = ~^ { celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_0z = ~^ in_data[139:113];
  assign celloutsig_1_2z = ~^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_24z = ~^ { _03_[7:6], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_18z };
  assign celloutsig_0_45z = ^ { celloutsig_0_21z[4:2], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_20z };
  assign celloutsig_0_14z = ^ { celloutsig_0_9z[15:5], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_8z = { celloutsig_0_3z[5:2], celloutsig_0_10z } >> { celloutsig_0_3z[11:10], celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_3z[3:1] - in_data[47:45];
  assign { celloutsig_0_9z[3], celloutsig_0_9z[6:4], celloutsig_0_9z[17:7] } = { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z[11:1] } ~^ { celloutsig_0_0z, in_data[43:41], in_data[54:44] };
  assign { celloutsig_0_11z[4:3], celloutsig_0_11z[0], celloutsig_0_11z[9:5] } = { celloutsig_0_8z[4:3], celloutsig_0_8z[0], celloutsig_0_3z[5:1] } | { celloutsig_0_9z[4:3], celloutsig_0_7z, celloutsig_0_9z[9:5] };
  assign { _02_[15:9], _02_[6] } = { in_data[99], celloutsig_1_8z, _01_, _00_ };
  assign celloutsig_0_11z[2:1] = 2'h3;
  assign celloutsig_0_9z[2:0] = 3'h7;
  assign { out_data[128], out_data[102:96], out_data[21:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z };
endmodule
