--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml cartridge.twx cartridge.ncd -o cartridge.twr cartridge.pcf
-ucf cartridge.ucf

Design file:              cartridge.ncd
Physical constraint file: cartridge.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
HDR1_44     |    2.764(R)|   -0.441(R)|clock_BUFGP       |   0.000|
HDR1_46     |    2.093(R)|    0.179(R)|clock_BUFGP       |   0.000|
HDR1_48     |    2.066(R)|    0.205(R)|clock_BUFGP       |   0.000|
HDR1_50     |    3.343(R)|   -0.794(R)|clock_BUFGP       |   0.000|
HDR1_52     |    3.349(R)|   -0.797(R)|clock_BUFGP       |   0.000|
HDR1_54     |    3.347(R)|   -0.796(R)|clock_BUFGP       |   0.000|
HDR1_56     |    3.369(R)|   -0.812(R)|clock_BUFGP       |   0.000|
HDR1_58     |    2.351(R)|    0.267(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |    7.431(R)|clock_BUFGP       |   0.000|
leds<1>     |    7.405(R)|clock_BUFGP       |   0.000|
leds<2>     |    7.443(R)|clock_BUFGP       |   0.000|
leds<3>     |   10.989(R)|clock_BUFGP       |   0.000|
leds<4>     |   11.238(R)|clock_BUFGP       |   0.000|
leds<5>     |    9.894(R)|clock_BUFGP       |   0.000|
leds<6>     |    9.873(R)|clock_BUFGP       |   0.000|
leds<7>     |    7.739(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |HDR1_12        |    5.449|
switches<1>    |HDR1_14        |    7.706|
switches<2>    |HDR1_16        |    8.522|
switches<3>    |HDR1_18        |    7.537|
switches<4>    |HDR1_20        |    7.410|
switches<5>    |HDR1_22        |    7.360|
switches<6>    |HDR1_24        |    7.388|
switches<7>    |HDR1_26        |    6.915|
---------------+---------------+---------+


Analysis completed Sat Oct 12 14:28:43 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 596 MB



