// Seed: 3336619001
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5
    , id_23,
    output supply1 id_6,
    output tri id_7,
    input wire id_8,
    output wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12
    , id_24,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    output uwire id_16,
    input uwire id_17,
    input wor id_18,
    output tri1 id_19,
    input tri id_20,
    input wand id_21
);
  wire id_25;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    inout tri0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10
);
  tri1 id_12;
  id_13(
      ""
  );
  wire id_14;
  module_0(
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_12,
      id_5,
      id_4,
      id_2,
      id_10,
      id_3,
      id_4,
      id_3,
      id_12,
      id_4,
      id_12,
      id_3,
      id_4,
      id_4,
      id_0,
      id_8
  );
  assign id_12 = id_9;
endmodule
