-- VHDL for IBM SMS ALD page 18.12.03.1
-- Title: CHANNEL B VALIDITY CHECK
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/11/2020 6:11:49 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_18_12_03_1_CHANNEL_B_VALIDITY_CHECK is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_VC_NUMERICS_ODD:	 in STD_LOGIC;
		PS_B_CH_VC_NUMERICS_EVEN:	 in STD_LOGIC;
		PS_B_CH_VC_NOT_NU_C_BIT:	 in STD_LOGIC;
		PS_B_CH_VC_NU_C_BIT:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_CLEAR_OP_CODE:	 in STD_LOGIC;
		PS_ERROR_SAMPLE:	 in STD_LOGIC;
		MS_STORAGE_SCAN_LOAD:	 in STD_LOGIC;
		MS_DISPLAY_OR_ALTER_ROUTINE:	 in STD_LOGIC;
		MS_B_CHANNEL_VC_ERROR:	 out STD_LOGIC;
		LAMP_11C8A13:	 out STD_LOGIC;
		LAMP_15A1C19:	 out STD_LOGIC);
end ALD_18_12_03_1_CHANNEL_B_VALIDITY_CHECK;

architecture behavioral of ALD_18_12_03_1_CHANNEL_B_VALIDITY_CHECK is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_5B_NoPin: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_5C_NoPin: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_3C_D: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_5D_NoPin: STD_LOGIC;
	signal OUT_5E_P: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_2E_A: STD_LOGIC;
	signal OUT_3F_G: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_5A_NoPin <= PS_B_CH_VC_NUMERICS_ODD AND PS_B_CH_VC_NU_C_BIT;
	OUT_5B_NoPin <= PS_B_CH_VC_NUMERICS_EVEN AND PS_B_CH_VC_NOT_NU_C_BIT;
	OUT_4B_B <= NOT(OUT_5A_NoPin OR OUT_5B_NoPin );
	OUT_2B_F <= NOT OUT_4B_B;
	OUT_5C_NoPin <= PS_B_CH_VC_NUMERICS_ODD AND PS_B_CH_VC_NOT_NU_C_BIT;
	OUT_4C_C <= NOT(OUT_5C_NoPin OR OUT_5D_NoPin );
	OUT_3C_D <= NOT OUT_4C_C;
	OUT_2C_C <= NOT OUT_3C_D;
	OUT_5D_NoPin <= PS_B_CH_VC_NU_C_BIT AND PS_B_CH_VC_NUMERICS_EVEN;
	OUT_5E_P <= NOT(PS_1ST_SCAN AND PS_CLEAR_OP_CODE );
	OUT_3E_C <= NOT(OUT_5E_P AND OUT_DOT_2C AND PS_ERROR_SAMPLE );
	OUT_2E_A <= OUT_DOT_3E;
	OUT_3F_G <= NOT(MS_STORAGE_SCAN_LOAD AND MS_DISPLAY_OR_ALTER_ROUTINE );
	OUT_2F_D <= NOT OUT_2E_A;
	LAMP_11C8A13 <= OUT_2F_D;
	OUT_2G_E <= NOT OUT_2E_A;
	LAMP_15A1C19 <= OUT_2G_E;
	OUT_DOT_2C <= OUT_2B_F OR OUT_2C_C;
	OUT_DOT_3E <= OUT_3E_C OR OUT_3F_G;

	MS_B_CHANNEL_VC_ERROR <= OUT_2E_A;


end;
