#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 22 13:58:29 2023
# Process ID: 15556
# Current directory: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/synth_1/test_env.vds
# Journal file: D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 282.301 ; gain = 71.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:17]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd:6' bound to instance 'A' of component 'MPG' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:163]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd:13]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MPG.vhd:6' bound to instance 'B' of component 'MPG' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:165]
INFO: [Synth 8-3491] module 'IFetch' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd:6' bound to instance 'I' of component 'IFetch' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:168]
INFO: [Synth 8-638] synthesizing module 'IFetch' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (2#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IFetch.vhd:20]
INFO: [Synth 8-3491] module 'IF_ID_Reg' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd:4' bound to instance 'IF_ID' of component 'IF_ID_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:173]
INFO: [Synth 8-638] synthesizing module 'IF_ID_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'IF_ID_Reg' (3#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IF_ID_Reg.vhd:11]
INFO: [Synth 8-3491] module 'IDecode' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd:6' bound to instance 'D' of component 'IDecode' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:176]
INFO: [Synth 8-638] synthesizing module 'IDecode' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IDecode' (4#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/IDecode.vhd:25]
INFO: [Synth 8-3491] module 'MainControl' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd:3' bound to instance 'MC' of component 'MainControl' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:180]
INFO: [Synth 8-638] synthesizing module 'MainControl' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MainControl' (5#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MainControl.vhd:21]
INFO: [Synth 8-3491] module 'ID_EX_Reg' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd:4' bound to instance 'ID_EX' of component 'ID_EX_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ID_EX_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ID_EX_Reg' (6#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd:11]
INFO: [Synth 8-3491] module 'ExecutionUnit' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:6' bound to instance 'EU' of component 'ExecutionUnit' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:28]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:37]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:50]
WARNING: [Synth 8-614] signal 'PCInc' is read in the process but is not in the sensitivity list [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:67]
WARNING: [Synth 8-614] signal 'Ext_imm' is read in the process but is not in the sensitivity list [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (7#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:28]
INFO: [Synth 8-3491] module 'EX_MEM_Reg' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd:4' bound to instance 'EX_MEM' of component 'EX_MEM_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:221]
INFO: [Synth 8-638] synthesizing module 'EX_MEM_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM_Reg' (8#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/EX_MEM_Reg.vhd:11]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd:6' bound to instance 'DM' of component 'DataMemory' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:224]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (9#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/DataMem.vhd:20]
INFO: [Synth 8-3491] module 'MEM_WB_Reg' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd:4' bound to instance 'MEMWB' of component 'MEM_WB_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MEM_WB_Reg' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB_Reg' (10#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/MEM_WB_Reg.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:239]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:250]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:5' bound to instance 'disp' of component 'SSD' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:260]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:14]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:33]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:44]
INFO: [Synth 8-226] default block is never used [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'SSD' (11#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/SSD.vhd:14]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'test_env' (12#1) [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/test_env.vhd:17]
WARNING: [Synth 8-3331] design MEM_WB_Reg has unconnected port rst
WARNING: [Synth 8-3331] design EX_MEM_Reg has unconnected port rst
WARNING: [Synth 8-3331] design ExecutionUnit has unconnected port sa
WARNING: [Synth 8-3331] design ID_EX_Reg has unconnected port rst
WARNING: [Synth 8-3331] design IF_ID_Reg has unconnected port rst
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 320.820 ; gain = 110.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 320.820 ; gain = 110.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Faculta/ArhitecturaCalculatoarelor/Projects/basis.xdc]
Finished Parsing XDC File [D:/Faculta/ArhitecturaCalculatoarelor/Projects/basis.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Faculta/ArhitecturaCalculatoarelor/Projects/basis.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 612.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/UE.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               84 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              512 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module IF_ID_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IDecode 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module MainControl 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module ID_EX_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               84 Bit    Registers := 1     
Module ExecutionUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
Module EX_MEM_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---RAMs : 
	              512 Bit         RAMs := 1     
Module MEM_WB_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ID_EX/output_reg' and it is trimmed from '84' to '83' bits. [D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.srcs/sources_1/new/ID_EX_Reg.vhd:17]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[70]' (FD) to 'ID_EX/output_reg[52]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[71]' (FD) to 'ID_EX/output_reg[53]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[72]' (FD) to 'ID_EX/output_reg[54]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[75]' (FD) to 'IF_ID/output_reg[6]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[60]' (FD) to 'ID_EX/output_reg[56]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[61]' (FD) to 'ID_EX/output_reg[56]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[62]' (FD) to 'ID_EX/output_reg[56]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[63]' (FD) to 'ID_EX/output_reg[56]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[54]' (FD) to 'EX_MEM/output_reg[54]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[55]' (FD) to 'ID_EX/output_reg[56]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[56]' (FD) to 'ID_EX/output_reg[57]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[57]' (FD) to 'ID_EX/output_reg[58]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[58]' (FD) to 'ID_EX/output_reg[59]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[48]' (FD) to 'ID_EX/output_reg[64]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[49]' (FD) to 'ID_EX/output_reg[65]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[50]' (FD) to 'ID_EX/output_reg[66]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[80]' (FD) to 'IF_ID/output_reg[6]'
INFO: [Synth 8-3886] merging instance 'IF_ID/output_reg[4]' (FD) to 'IF_ID/output_reg[6]'
INFO: [Synth 8-3886] merging instance 'IF_ID/output_reg[5]' (FD) to 'IF_ID/output_reg[6]'
INFO: [Synth 8-3886] merging instance 'IF_ID/output_reg[2]' (FD) to 'IF_ID/output_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IF_ID/output_reg[6] )
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[52]' (FD) to 'EX_MEM/output_reg[54]'
INFO: [Synth 8-3886] merging instance 'IF_ID/output_reg[6]' (FD) to 'EX_MEM/output_reg[54]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[53]' (FD) to 'EX_MEM/output_reg[54]'
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[59]' (FD) to 'EX_MEM/output_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EX_MEM/output_reg[54] )
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[16]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[17]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[18]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[19]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[20]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[21]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[22]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[23]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[24]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[25]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[26]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[27]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[28]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[29]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[30]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (A/cnt_reg[31]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (EX_MEM/output_reg[54]) is unused and will be removed from module test_env.
INFO: [Synth 8-3886] merging instance 'ID_EX/output_reg[81]' (FD) to 'ID_EX/output_reg[78]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------+-----------+----------------------+-----------------+
|test_env    | D/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6      | 
|test_env    | DM/ram_reg     | Implied   | 32 x 16              | RAM32X1S x 16   | 
+------------+----------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_env    | MEMWB/output_reg[36] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |    61|
|4     |LUT2     |    11|
|5     |LUT3     |    29|
|6     |LUT4     |    12|
|7     |LUT5     |    41|
|8     |LUT6     |    44|
|9     |MUXF7    |    16|
|10    |RAM32M   |     6|
|11    |RAM32X1S |    16|
|12    |SRL16E   |     2|
|13    |FDRE     |   241|
|14    |IBUF     |     6|
|15    |OBUF     |    11|
|16    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   533|
|2     |  EU     |ExecutionUnit |    11|
|3     |  A      |MPG           |    45|
|4     |  B      |MPG_0         |     4|
|5     |  D      |IDecode       |    49|
|6     |  DM     |DataMemory    |    16|
|7     |  EX_MEM |EX_MEM_Reg    |    72|
|8     |  I      |IFetch        |    57|
|9     |  ID_EX  |ID_EX_Reg     |    98|
|10    |  IF_ID  |IF_ID_Reg     |    37|
|11    |  MEMWB  |MEM_WB_Reg    |    69|
|12    |  disp   |SSD           |    40|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 612.008 ; gain = 110.465
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 612.008 ; gain = 401.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 612.008 ; gain = 401.652
INFO: [Common 17-1381] The checkpoint 'D:/Faculta/ArhitecturaCalculatoarelor/Projects/mips16PipelineFinalV1/mips16PipelineFinalV1.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 612.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 22 13:59:41 2023...
