// Seed: 766354866
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6,
    output logic id_7,
    output id_8,
    output id_9,
    output logic id_10,
    output id_11
);
  assign id_5 = 1;
  type_18(
      id_2, 1, 1, 1'd0
  ); type_19(
      1, id_9, 1
  );
  reg id_12;
  always @(posedge 1'b0) begin
    #1;
  end
  always @(id_12 or id_3 or posedge id_1) id_9 <= id_1;
  logic id_13;
  logic id_14;
endmodule
