<module name="MCU_NAVSS0_UDMASS_RINGACC0_FIFOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RINGACC_RINGHEADDATA_j_y" acronym="RINGACC_RINGHEADDATA_j_y" offset="0x0" width="32" description="The Ring Head Entry Data Registers contain the data which is to be written or which was read from the ring head. These registers are virtual and non-static (i.e. they are just address locations that are used to access the ring head element for reads or writes. The data is right justified.) Offset = 0h + (j * 1000h) + (y * 4h); where j = 0h to 331h, y = 0h to 7Fh for NAVSS0_UDMASS_RINGACC0_SRC_FIFOS j = 0h to 11Dh, y = 0h to 7Fh for MCU_NAVSS0_UDMASS_RINGACC0_FIFOS">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head element data" range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_RINGTAILDATA_j_y" acronym="RINGACC_RINGTAILDATA_j_y" offset="0x200" width="32" description="The Ring Tail Entry Data Registers contain the data which is to be written or which was read from the ring tail. These registers are virtual and non-static (i.e. they are just address locations that are used to access the ring tail element for reads or writes. The data is right justified.) Offset = 200h + (j * 1000h) + (y * 4h); where j = 0h to 331h, y = 0h to 7Fh for NAVSS0_UDMASS_RINGACC0_SRC_FIFOS j = 0h to 11Dh, y = 0h to 7Fh for MCU_NAVSS0_UDMASS_RINGACC0_FIFOS">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring tail element data" range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_PEEKHEADDATA_j_y" acronym="RINGACC_PEEKHEADDATA_j_y" offset="0x400" width="32" description="The Ring Peek Head Entry Data Registers contain the data which is to be read from the ring head without removing the element. These registers are virtual and non-static (i.e. they are just address locations that are used to access the ring head element for reads. Writes are ignored. The data is right justified.) Offset = 400h + (j * 1000h) + (y * 4h); where j = 0h to 331h, y = 0h to 7Fh for NAVSS0_UDMASS_RINGACC0_SRC_FIFOS j = 0h to 11Dh, y = 0h to 7Fh for MCU_NAVSS0_UDMASS_RINGACC0_FIFOS">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head element data. Not supported in ring mode." range="" rwaccess="RW"/>
  </register>
  <register id="RINGACC_PEEKTAILDATA_j_y" acronym="RINGACC_PEEKTAILDATA_j_y" offset="0x600" width="32" description="The Ring Peek Tail Entry Data Registers contain the data which is to be read from the ring tail without removing the element. These registers are virtual and non-static (i.e. they are just address locations that are used to access the ring tail element for reads. Writes are ignored. The data is right justified.) Offset = 600h + (j * 1000h) + (y * 4h); where j = 0h to 331h, y = 0h to 7Fh for NAVSS0_UDMASS_RINGACC0_SRC_FIFOS j = 0h to 11Dh, y = 0h to 7Fh for MCU_NAVSS0_UDMASS_RINGACC0_FIFOS">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring tail element data. Not supported in ring mode." range="" rwaccess="RW"/>
  </register>
</module>
