# smvp_systolic_fpga
FPGA-based TJDS SMVP accelerator implemented in Verilog.

Intended as final project for CDA5110 coursework.

Repo contents are just copy/pastes of the Vivado project folder.

The most important files are:

https://github.com/circletile/smvp_systolic_fpga/blob/main/smvp_systolic.srcs/sources_1/new/smvp_systolic_main.v

https://github.com/circletile/smvp_systolic_fpga/blob/main/ssmvp_systolic.srcs\constrs_1/imports/XDC/Basys3_Master.xdc
