/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: public/src/import/public/common/odyssey/registers/ody_scom_perv_cfam.H $ */
/*                                                                        */
/* OpenPOWER sbe Project                                                  */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2022                             */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#pragma once
#include <stdint.h>

#ifndef __PPE_HCODE__
namespace scomt
{
namespace perv
{
#endif

static const uint64_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG = 0x30004ull;

static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_FIRST_ERROR_SET = 0;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_FIRST_ERROR_SET_LEN = 18;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_TIED0_1 = 18;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_TIED0_1_LEN = 2;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_READ_NWRITE = 20;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_TIED0_2 = 21;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_TIED0_2_LEN = 11;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_FIRST_ERROR_ADDR = 32;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_FIRST_ERROR_LOG_FIRST_ERROR_ADDR_LEN = 32;


static const uint64_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG = 0x30000ull;

static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_BASE_ADDRESS = 0;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_BASE_ADDRESS_LEN = 7;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_HW_VERSION = 7;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_HW_VERSION_LEN = 4;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_ONE_MICROSECOND_COUNTER = 11;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_ONE_MICROSECOND_COUNTER_LEN = 10;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_PORT_ENABLE = 21;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_PORT_RESET = 22;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_ENABLE_ERROR_STATE = 23;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_ENABLE_TIMEOUT = 24;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_ERROR = 25;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2CR_DISABLE_RETURN_ONES = 26;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2C_ENABLE_PARITY_CHECK = 27;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2C_SWITCH_ERRORCODE_4_5 = 28;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRCONFIG_I2C_DISABLE_23_ADDRESSING = 29;


static const uint64_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS = 0x30002ull;

static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_SCRESP_TO_CONTROLLER = 0;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_SCRESP_TO_CONTROLLER_LEN = 3;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_READ_PARITY_ERR = 3;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_I2C_INTERFACE_PERR = 4;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_INTERFACE_RESET_HANG = 5;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_ADDR_NVLD = 6;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_WRITE_NVLD = 7;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_READ_NVLD = 8;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_ADDR_P_ERR = 9;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_DATA_P_ERR = 10;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_I2CR_TIME_OUT = 11;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_SCRESET_WHILE_WRITE = 12;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_ABORT = 13;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_ANY_INTERNAL_REG_ERROR = 14;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_ADDR_INTERNAL_REG_ERROR = 15;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_READ_INTERNAL_REG_ERROR = 16;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRERRORS_WRITE_INTERNAL_REG_ERROR = 17;


static const uint64_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS = 0x30001ull;

static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_CMD_IN_PROGRESS = 0;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_NO_ACK = 1;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_ANY_ERROR = 2;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_READ_NOT_WRITE = 3;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_PCB_ADDRESS_TO_ACCESS = 4;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_PCB_ADDRESS_TO_ACCESS_LEN = 24;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_PCB_CONTROLLER_ERRORS = 28;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_I2CRSTATUS_PCB_CONTROLLER_ERRORS_LEN = 3;


static const uint64_t CFAM_FSI_W_I2CR_TP_COMP_SCRATCH = 0x30003ull;

static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_SCRATCH_SCRATCH = 0;
static const uint32_t CFAM_FSI_W_I2CR_TP_COMP_SCRATCH_SCRATCH_LEN = 8;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_RO = 0xA25ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_RW = 0x50021ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_M1HC0A_MAILBOX_1_HEADER_COMMAND_0_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_A_M1HC0A_MAILBOX_1_HEADER_COMMAND_0_A_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_RO = 0x50025ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_RW = 0x2894ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_M1HC0B_MAILBOX_1_HEADER_COMMAND_0_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_0_B_M1HC0B_MAILBOX_1_HEADER_COMMAND_0_B_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_A_RW = 0x50023ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_A_RO = 0x288Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_A_M1HC2A_MAILBOX_1_HEADER_COMMAND_2_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_A_M1HC2A_MAILBOX_1_HEADER_COMMAND_2_A_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_B_RO = 0x50027ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_B_RW = 0x289Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_B_M1HC2B_MAILBOX_1_HEADER_COMMAND_2_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_2_B_M1HC2B_MAILBOX_1_HEADER_COMMAND_2_B_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_A_RW = 0x50022ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_A_RO = 0x2888ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_A_M1HC1A_MAILBOX_1_HEADER_COMMAND_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_A_M1HC1A_MAILBOX_1_HEADER_COMMAND_A_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_B_RO = 0x50026ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_B_RW = 0x2898ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_B_M1HC1B_MAILBOX_1_HEADER_COMMAND_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_HEADER_COMMAND_B_M1HC1B_MAILBOX_1_HEADER_COMMAND_B_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_WO_CLEAR = 0x50034ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_RW_WOR = 0x50033ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_RO = 0x28CCull;

static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_PIB_SLAVE_A_DOORBELL_ERROR_MAILBOX_1 = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_XUP_MAILBOX_1 = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_1_SLAVE_A_DOORBELL_INTERRUPT_MASK_PIB_SLAVE_A_PENDING_MAILBOX_1
    = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_RW = 0x50029ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_RO = 0x28A4ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_M2HC0A_MAILBOX_2_HEADER_COMMAND_0_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_A_M2HC0A_MAILBOX_2_HEADER_COMMAND_0_A_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_RO = 0x5002Dull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_RW = 0x28B4ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_M2HC0B_MAILBOX_2_HEADER_COMMAND_0_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_0_B_M2HC0B_MAILBOX_2_HEADER_COMMAND_0_B_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_A_RW = 0x5002Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_A_RO = 0x28A8ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_A_M2HC1A_MAILBOX_2_HEADER_COMMAND_1_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_A_M2HC1A_MAILBOX_2_HEADER_COMMAND_1_A_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_B_RO = 0x5002Eull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_B_RW = 0x28B8ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_B_M2HC1B_MAILBOX_2_HEADER_COMMAND_1_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_1_B_M2HC1B_MAILBOX_2_HEADER_COMMAND_1_B_LEN =
    32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_A_RW = 0x5002Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_A_RO = 0x28ACull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_A_M2HC2A_MAILBOX_2_HEADER_COMMAND_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_A_M2HC2A_MAILBOX_2_HEADER_COMMAND_A_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_B_RO = 0x5002Full;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_B_RW = 0x28BCull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_B_M2HC2B_MAILBOX_2_HEADER_COMMAND_B = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_2_HEADER_COMMAND_B_M2HC2B_MAILBOX_2_HEADER_COMMAND_B_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS = 0x50001ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_FSI_BYTE = 0x2804ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_FSI = 0x2801ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_I2C_SCOM = 0xA01ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_START_BOOT_SEQUENCER = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_1_UNUSED = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_OPTION_SKIP_SCAN0_CLOCKSTART = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_OPTION_PREVENT_SBE_START = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_SECURE_ACCESS_BIT = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_SAMPLED_SMD_PIN = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_STATE_MACHINE_TRANSITION_DELAY = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_STATE_MACHINE_TRANSITION_DELAY_LEN = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_INTERNAL_STATE_VECTOR = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_CS_INTERNAL_STATE_VECTOR_LEN = 16;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL = 0x50003ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_FSI_BYTE = 0x280Cull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_FSI = 0x2803ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_I2C_SCOM = 0xA03ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_ENVSTAT_CHANGE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_ENVSTAT_CHANGE_LEN = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_DROP_DURING_CBS = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_DROP_AFTER_CBS = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_CTRL_WRITE_DURING_CBS = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_INVALID_STATE = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_PGOOD_LOW_WHILE_UNFENCED = 24;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST = 0x50006ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI_BYTE = 0x2818ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_FSI = 0x2806ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_EL_HIST_I2C_SCOM = 0xA06ull;



static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_RO = 0x50004ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_TEST_ENABLE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_CARD_TEST_BSC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_VDN_PGOOD = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_FSI_IN_ENA = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_CHIP_MASTER = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_SMD = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_C4_JTAG_TMS = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_REMAINDER = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_REMAINDER_LEN = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_MAJOR_EC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_MAJOR_EC_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_MINOR_EC = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_ENVSTAT_CBS_ENVSTAT_MINOR_EC_LEN = 4;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RO = 0x5000Bull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_RESET_EP = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_OPCG_IP = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_VITL_CLKOFF = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TEST_ENABLE = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_REQ = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_CMD_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CBS_STATE_LEN = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_SECURITY_DEBUG_MODE = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PROTOCOL_ERROR = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_IDLE = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CURRENT_OPCG_MODE_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_LAST_OPCG_MODE_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_ERROR = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARITY_ERROR = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CC_ERROR = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_CHIPLET_IS_ALIGNED = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PCB_REQUEST_SINCE_RESET = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_TEST_ENABLE_CHANGE = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_PARANOIA_VITL_CLKOFF_CHANGE = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_STAT_TP_TPFSI_CBS_ACK = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_RO = 0x50002ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_SIGNATURE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_SIGNATURE_LEN = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_UNUSED = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_UNUSED_LEN = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_TRANS_DELAY = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_TRANS_DELAY_LEN = 10;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_HIST = 0x50005ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_HIST_FSI_BYTE = 0x2814ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_HIST_FSI = 0x2805ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_CBS_TR_HIST_I2C_SCOM = 0xA05ull;



static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A = 0x50020ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_FSI_BYTE = 0x2890ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_FSI = 0x2824ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_I2C_SCOM = 0xA24ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_PERMISSION_TO_SEND_DOORBELL_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_ABORT_DOORBELL_1 = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_LBUS_SLAVE_1B_PENDING = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_PIB_SLAVE_1A_PENDING = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_UNUSED_1A_27 = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_XDN_DOORBELL_1 = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_XUP_DOORBELL_1 = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_UNUSED_1A_24 = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1A = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1A_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1A = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1A_LEN = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1B = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_HEADER_COUNT_1B_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1B = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_1A_DATA_COUNT_1B_LEN = 8;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A = 0x50028ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_FSI_BYTE = 0x28B0ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_FSI = 0x282Cull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_I2C_SCOM = 0xA2Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_PERMISSION_TO_SEND_DOORBELL_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_ABORT_DOORBELL_2 = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_LBUS_SLAVE_2B_PENDING = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_PIB_SLAVE_2A_PENDING = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_UNUSED_2A_27 = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_XDN_DOORBELL_2 = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_XUP_DOORBELL_2 = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_UNUSED_2A_24 = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_HEADER_COUNT_2A = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_HEADER_COUNT_2A_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_DATA_COUNT_2A = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_DATA_COUNT_2A_LEN = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_HEADER_COUNT_2B = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_HEADER_COUNT_2B_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_DATA_COUNT_2B = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_DOORBELL_STATUS_CONTROL_2A_DATA_COUNT_2B_LEN = 8;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_RW = 0x5001Full;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_MAGIC_COOKIE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_MAGIC_COOKIE_LEN = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_EN_OR_DIS_WRITE_PROTECTION = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_GPWRP_EN_OR_DIS_WRITE_PROTECTION_LEN = 16;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_RW = 0x50190ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_PORT_PROTECTION_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_PORT_PROTECTION_A_LEN = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_SLV_ID_A = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_SLV_ID_A_LEN = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_MASK_ID_A = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_I2CDEVICEID_REGISTER_MASK_ID_A_LEN = 7;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_0_RW = 0x50040ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_0_RO = 0x2900ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_0_MDA_M1A_DATA_AREA_0 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_0_MDA_M1A_DATA_AREA_0_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_RW = 0x50041ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_RO = 0x2904ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_MDA_M1A_DATA_AREA_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_1_MDA_M1A_DATA_AREA_1_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_10_RW = 0x5004Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_10_RO = 0x2928ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_10_MDA_M1A_DATA_AREA_10 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_10_MDA_M1A_DATA_AREA_10_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_11_RW = 0x5004Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_11_RO = 0x292Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_11_MDA_M1A_DATA_AREA_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_11_MDA_M1A_DATA_AREA_11_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_12_RW = 0x5004Cull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_12_RO = 0x2930ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_12_MDA_M1A_DATA_AREA_12 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_12_MDA_M1A_DATA_AREA_12_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_RW = 0x5004Dull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_RO = 0x2934ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_MDA_M1A_DATA_AREA_13 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_13_MDA_M1A_DATA_AREA_13_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_RW = 0x5004Eull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_RO = 0x2938ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_MDA_M1A_DATA_AREA_14 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_14_MDA_M1A_DATA_AREA_14_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_RW = 0x5004Full;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_RO = 0x293Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_MDA_M1A_DATA_AREA_15 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_15_MDA_M1A_DATA_AREA_15_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_2_RW = 0x50042ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_2_RO = 0x2908ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_2_MDA_M1A_DATA_AREA_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_2_MDA_M1A_DATA_AREA_2_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_3_RW = 0x50043ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_3_RO = 0x290Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_3_MDA_M1A_DATA_AREA_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_3_MDA_M1A_DATA_AREA_3_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_RW = 0x50044ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_RO = 0x2910ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_MDA_M1A_DATA_AREA_4 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_4_MDA_M1A_DATA_AREA_4_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_RW = 0x50045ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_RO = 0x2914ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_MDA_M1A_DATA_AREA_5 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_5_MDA_M1A_DATA_AREA_5_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_RW = 0x50046ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_RO = 0x2918ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_MDA_M1A_DATA_AREA_6 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_6_MDA_M1A_DATA_AREA_6_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_RW = 0x50047ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_RO = 0x291Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_MDA_M1A_DATA_AREA_7 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_7_MDA_M1A_DATA_AREA_7_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_8_RW = 0x50048ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_8_RO = 0x2920ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_8_MDA_M1A_DATA_AREA_8 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_8_MDA_M1A_DATA_AREA_8_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_9_RW = 0x50049ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_9_RO = 0x2924ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_9_MDA_M1A_DATA_AREA_9 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1A_DATA_AREA_9_MDA_M1A_DATA_AREA_9_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_0_RO = 0x50080ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_0_RW = 0x2A00ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_0_MDA_M1B_DATA_AREA_0 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_0_MDA_M1B_DATA_AREA_0_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_1_RO = 0x50081ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_1_RW = 0x2A04ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_1_MDA_M1B_DATA_AREA_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_1_MDA_M1B_DATA_AREA_1_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_10_RO = 0x5008Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_10_RW = 0x2A28ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_10_MDA_M1B_DATA_AREA_10 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_10_MDA_M1B_DATA_AREA_10_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_11_RO = 0x5008Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_11_RW = 0x2A2Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_11_MDA_M1B_DATA_AREA_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_11_MDA_M1B_DATA_AREA_11_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_12_RO = 0x5008Cull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_12_RW = 0x2A30ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_12_MDA_M1B_DATA_AREA_12 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_12_MDA_M1B_DATA_AREA_12_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_13_RO = 0x5008Dull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_13_RW = 0x2A34ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_13_MDA_M1B_DATA_AREA_13 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_13_MDA_M1B_DATA_AREA_13_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_14_RO = 0x5008Eull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_14_RW = 0x2A38ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_14_MDA_M1B_DATA_AREA_14 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_14_MDA_M1B_DATA_AREA_14_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_15_RO = 0x5008Full;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_15_RW = 0x2A3Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_15_MDA_M1B_DATA_AREA_15 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_15_MDA_M1B_DATA_AREA_15_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_2_RO = 0x50082ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_2_RW = 0x2A08ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_2_MDA_M1B_DATA_AREA_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_2_MDA_M1B_DATA_AREA_2_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_3_RO = 0x50083ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_3_RW = 0x2A0Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_3_MDA_M1B_DATA_AREA_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_3_MDA_M1B_DATA_AREA_3_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_4_RO = 0x50084ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_4_RW = 0x2A10ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_4_MDA_M1B_DATA_AREA_4 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_4_MDA_M1B_DATA_AREA_4_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_5_RO = 0x50085ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_5_RW = 0x2A14ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_5_MDA_M1B_DATA_AREA_5 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_5_MDA_M1B_DATA_AREA_5_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_6_RO = 0x50086ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_6_RW = 0x2A18ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_6_MDA_M1B_DATA_AREA_6 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_6_MDA_M1B_DATA_AREA_6_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_7_RO = 0x50087ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_7_RW = 0x2A1Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_7_MDA_M1B_DATA_AREA_7 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_7_MDA_M1B_DATA_AREA_7_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_8_RO = 0x50088ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_8_RW = 0x2A20ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_8_MDA_M1B_DATA_AREA_8 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_8_MDA_M1B_DATA_AREA_8_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_9_RO = 0x50089ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_9_RW = 0x2A24ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_9_MDA_M1B_DATA_AREA_9 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M1B_DATA_AREA_9_MDA_M1B_DATA_AREA_9_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_0_RW = 0x500C0ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_0_RO = 0x2B00ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_0_MDA_M2A_DATA_AREA_0 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_0_MDA_M2A_DATA_AREA_0_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_1_RW = 0x500C1ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_1_RO = 0x2B04ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_1_MDA_M2A_DATA_AREA_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_1_MDA_M2A_DATA_AREA_1_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_RW = 0x500CAull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_RO = 0x2B28ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_MDA_M2A_DATA_AREA_10 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_10_MDA_M2A_DATA_AREA_10_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_RW = 0x500CBull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_RO = 0x2B2Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_MDA_M2A_DATA_AREA_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_11_MDA_M2A_DATA_AREA_11_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_RW = 0x500CCull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_RO = 0x2B30ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_MDA_M2A_DATA_AREA_12 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_12_MDA_M2A_DATA_AREA_12_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_RW = 0x500CDull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_RO = 0x2B34ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_MDA_M2A_DATA_AREA_13 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_13_MDA_M2A_DATA_AREA_13_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_14_RW = 0x500CEull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_14_RO = 0x2B38ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_14_MDA_M2A_DATA_AREA_14 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_14_MDA_M2A_DATA_AREA_14_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_15_RW = 0x500CFull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_15_RO = 0x2B3Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_15_MDA_M2A_DATA_AREA_15 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_15_MDA_M2A_DATA_AREA_15_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_2_RW = 0x500C2ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_2_RO = 0x2B08ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_2_MDA_M2A_DATA_AREA_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_2_MDA_M2A_DATA_AREA_2_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_3_RW = 0x500C3ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_3_RO = 0x2B0Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_3_MDA_M2A_DATA_AREA_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_3_MDA_M2A_DATA_AREA_3_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_4_RW = 0x500C4ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_4_RO = 0x2B10ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_4_MDA_M2A_DATA_AREA_4 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_4_MDA_M2A_DATA_AREA_4_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_5_RW = 0x500C5ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_5_RO = 0x2B14ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_5_MDA_M2A_DATA_AREA_5 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_5_MDA_M2A_DATA_AREA_5_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_6_RW = 0x500C6ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_6_RO = 0x2B18ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_6_MDA_M2A_DATA_AREA_6 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_6_MDA_M2A_DATA_AREA_6_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_7_RW = 0x500C7ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_7_RO = 0x2B1Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_7_MDA_M2A_DATA_AREA_7 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_7_MDA_M2A_DATA_AREA_7_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_RW = 0x500C8ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_RO = 0x2B20ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_MDA_M2A_DATA_AREA_8 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_8_MDA_M2A_DATA_AREA_8_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_RW = 0x500C9ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_RO = 0x2B24ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_MDA_M2A_DATA_AREA_9 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2A_DATA_AREA_9_MDA_M2A_DATA_AREA_9_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_RO = 0x50100ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_RW = 0x2C00ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_MDA_M2B_DATA_AREA_0 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_0_MDA_M2B_DATA_AREA_0_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_RO = 0x50101ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_RW = 0x2C04ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_MDA_M2B_DATA_AREA_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_1_MDA_M2B_DATA_AREA_1_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_10_RO = 0x5010Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_10_RW = 0x2C28ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_10_MDA_M2B_DATA_AREA_10 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_10_MDA_M2B_DATA_AREA_10_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_11_RO = 0x5010Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_11_RW = 0x2C2Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_11_MDA_M2B_DATA_AREA_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_11_MDA_M2B_DATA_AREA_11_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_12_RO = 0x5010Cull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_12_RW = 0x2C30ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_12_MDA_M2B_DATA_AREA_12 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_12_MDA_M2B_DATA_AREA_12_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_13_RO = 0x5010Dull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_13_RW = 0x2C34ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_13_MDA_M2B_DATA_AREA_13 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_13_MDA_M2B_DATA_AREA_13_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_14_RO = 0x5010Eull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_14_RW = 0x2C38ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_14_MDA_M2B_DATA_AREA_14 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_14_MDA_M2B_DATA_AREA_14_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_15_RO = 0x5010Full;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_15_RW = 0x2C3Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_15_MDA_M2B_DATA_AREA_15 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_15_MDA_M2B_DATA_AREA_15_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_RO = 0x50102ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_RW = 0x2C08ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_MDA_M2B_DATA_AREA_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_2_MDA_M2B_DATA_AREA_2_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_RO = 0x50103ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_RW = 0x2C0Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_MDA_M2B_DATA_AREA_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_3_MDA_M2B_DATA_AREA_3_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_4_RO = 0x50104ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_4_RW = 0x2C10ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_4_MDA_M2B_DATA_AREA_4 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_4_MDA_M2B_DATA_AREA_4_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_5_RO = 0x50105ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_5_RW = 0x2C14ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_5_MDA_M2B_DATA_AREA_5 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_5_MDA_M2B_DATA_AREA_5_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_6_RO = 0x50106ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_6_RW = 0x2C18ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_6_MDA_M2B_DATA_AREA_6 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_6_MDA_M2B_DATA_AREA_6_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_RO = 0x50107ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_RW = 0x2C1Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_MDA_M2B_DATA_AREA_7 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_7_MDA_M2B_DATA_AREA_7_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_8_RO = 0x50108ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_8_RW = 0x2C20ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_8_MDA_M2B_DATA_AREA_8 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_8_MDA_M2B_DATA_AREA_8_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_9_RO = 0x50109ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_9_RW = 0x2C24ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_9_MDA_M2B_DATA_AREA_9 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_M2B_DATA_AREA_9_MDA_M2B_DATA_AREA_9_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_WO_CLEAR = 0x5013Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_WO_OR = 0x5012Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_RW = 0x5001Aull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_I2C_SCOM = 0xA1Aull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_CHIPLET_EN_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_PCB_EP_RESET_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_AN_CLKGLM_TEST_TCK_ASYNC_RESET = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_3_6_RESERVED = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_3_6_RESERVED_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_VITL_SCIN_DC = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_8_RESERVED = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_FLUSH_ALIGN_OVERWRITE = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_10_12_RESERVED = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_10_12_RESERVED_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_SBE_CG_DIS = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_VITL_CG_DIS = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_TCPERV_VITL_FFDLYLCK_DC = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_VITL_CLKOFF_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_17_RESERVED = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_FENCE_EN_DC = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_19_21_RESERVED = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_19_21_RESERVED_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_OTP_SCOM_FUSED_CORE_MODE = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_23_RESERVED = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TCPERV_UNIT_FUNC_CLK_GATE_LCB_TEST_EDIS_DC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_FENCE_PCB_DC = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_26_27_RESERVED = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_26_27_RESERVED_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_SPI_MVPD0_PROTECT = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_29_RESERVED = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_TP_EX_SINGLE_LPAR_EN_DC = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_PERV_CTRL0_31_SPARE = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_COPY_RW = 0x5011Aull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_COPY_PERV_CTRL0_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL0_COPY_PERV_CTRL0_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_WO_CLEAR = 0x5013Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_WO_OR = 0x5012Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_RW = 0x5001Bull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_I2C_SCOM = 0xA1Bull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_0_RESERVED = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_CHIPLET_CLK_DCC_BYPASS_EN_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_CHIPLET_CLK_PDLY_BYPASS_EN_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_3_15_RESERVED = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_3_15_RESERVED_LEN = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_SEC_BUF_DRV_STRENGTH_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_TP_SEC_BUF_DRV_STRENGTH_DC_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_20_31_RESERVED = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_PERV_CTRL1_20_31_RESERVED_LEN = 12;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_COPY_RW = 0x5011Bull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_COPY_PERV_CTRL1_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_PERV_CTRL1_COPY_PERV_CTRL1_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_RO = 0x50140ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_SNS = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_SNS_LEN = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_ERR = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_ERR_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_TIME = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL0_TIME_LEN = 11;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_RO = 0x50141ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_SNS = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_SNS_LEN = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_ERR = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_ERR_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_TIME = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL1_TIME_LEN = 11;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_RO = 0x50142ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_SNS = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_SNS_LEN = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_ERR = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_ERR_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_TIME = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL2_TIME_LEN = 11;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_RO = 0x50143ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_SNS = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_SNS_LEN = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_ERR = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_ERR_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_TIME = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_RCS_EL3_TIME_LEN = 11;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_WO_CLEAR = 0x50130ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_WO_OR = 0x50120ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_RW = 0x50010ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_I2C_SCOM = 0xA10ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CFAM_PROTECTION_0_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_1_SPARE = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_TPFSI_TPI2C_BUS_FENCE_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_TPCFSI_OPB_SW0_FENCE_DC = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_TPCFSI_OPB_SW0_FENCE_DC_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_6_7_SPARE = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_6_7_SPARE_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CFAM_PROTECTION_1_DC = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CFAM_PROTECTION_2_DC = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_CFAM_PIB_SLV_RESET_DC = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_11_SPARE = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_12_SPARE = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_13_SPARE = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_SPARE_FENCE_CONTROL = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_VDD2VIO_LVL_FENCE_DC = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_FSI2PCB_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_OOB_MUX = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_PIB2PCB_DC = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_PCB2PCB_DC = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_FSI_CC_CBS_REQ = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_FSI_CC_CBS_CMD = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_FSI_CC_CBS_CMD_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_24_SPARE_CBS_CONTROL = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_25_SPARE_CBS_CONTROL = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_26_SPARE_CBS_CONTROL = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_27_SPARE_CBS_CONTROL = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_ROOT_CTRL0_28_SPARE_RESET = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_TPFSI_IO_OCMB_RESET_EN = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_PCB_RESET_DC = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_GLOBAL_EP_RESET_DC = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_COPY_RW = 0x50110ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_COPY_ROOT_CTRL0_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL0_COPY_ROOT_CTRL0_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_WO_CLEAR = 0x50131ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_WO_OR = 0x50121ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_RW = 0x50011ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_I2C_SCOM = 0xA11ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE0_SEL_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE0_SEL_DC_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE1_SEL_DC = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE1_SEL_DC_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE_MESH_SEL_DC = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_PROBE_DRV_EN_DC = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_10_SPARE = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_FSI_PROBE_SEL_DC = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_FSI_PROBE_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP0_DC = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP1_DC = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_AN_PROBE_DRVR_MCPRECOMP2_DC = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_IDDQ_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_SPARE_RI_CONTROL = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_SPARE_DI_CONTROL = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_RI_DC_B = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_DI1_DC_B = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_DI2_DC_B = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_TPM_DI1_DC_B = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_23_SPARE_TEST = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TP_TEST_BURNIN_MODE_DC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TPFSI_ARRAY_SET_VBL_TO_VDD_DC = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_TPFSI_TP_GLB_PERST_OVR_DC = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_27_SPARE = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_28_SPARE_TEST_CONTROL = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_29_SPARE_TEST_CONTROL = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_30_SPARE_TEST_CONTROL = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_ROOT_CTRL1_31_SPARE_TEST_CONTROL = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_RW = 0x50111ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_ROOT_CTRL1_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL1_COPY_ROOT_CTRL1_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_WO_CLEAR = 0x50132ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_WO_OR = 0x50122ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_RW = 0x50012ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_I2C_SCOM = 0xA12ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_0_SPARE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPFSI_TP_DBG_PCB_DATA_PAR_DIS_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPFSI_TP_DBG_PCB_TYPE_PAR_DIS_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_3_SPARE = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_DISABLE_PARITY_DC = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_TRACE_MODE_DATA_DC = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_PIB_SBE_TRACE_MODE = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_TPCPERV_TRACE_STOP = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_GPIO_PIB_TIMEOUT = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TP_GPIO_PIB_TIMEOUT_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_SPARE_PIB_CONTROL = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_TPCFSI_OPB_SW_RESET_DC = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_13_SPARE_OPB_CONTROL = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_14_SPARE_OPB_CONTROL = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_15_SPARE_OPB_CONTROL = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_16_SPARE = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_17_SPARE = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_18_SPARE = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_19_SPARE = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_20_SPARE = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_21_FREE_USAGE = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_22_FREE_USAGE = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_23_FREE_USAGE = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_24_FREE_USAGE = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_25_FREE_USAGE = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_26_FREE_USAGE = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_27_FREE_USAGE = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_28_FREE_USAGE = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_29_FREE_USAGE = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_30_FREE_USAGE = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_ROOT_CTRL2_31_FREE_USAGE = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_COPY_RW = 0x50112ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_COPY_ROOT_CTRL2_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL2_COPY_ROOT_CTRL2_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_WO_CLEAR = 0x50133ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_WO_OR = 0x50123ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_RW = 0x50013ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_I2C_SCOM = 0xA13ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_RESET_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_BYPASS_EN_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_TEST_EN_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW1_ALTREFCLK_SEL_DC = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_RESET_DC = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_BYPASS_EN_DC = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_TEST_EN_DC = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLCLKSW2_ALTREFCLK_SEL_DC = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_RESET_DC = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_BYPASS_EN_DC = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLTODFLT_TEST_EN_DC = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLTODFLT = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_RESET_DC = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_BYPASS_EN_DC = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLNESTFLT_TEST_EN_DC = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLNESTFLT = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_RESET_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_BYPASS_EN_DC = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOFLT_TEST_EN_DC = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLIOFLT = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_RESET_DC = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_BYPASS_EN_DC = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PLLIOSSFLT_TEST_EN_DC = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_SPARE_PLLIOSSFLT = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_RESET_DC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_BYPASS_EN_DC = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_TEST_EN_DC = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_PAU_DPLL_FUNC_CLKSEL_DC = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_RESET_DC = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_BYPASS_EN_DC = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_TEST_EN_DC = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_TP_NEST_DPLL_FUNC_CLKSEL_DC = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_COPY_RW = 0x50113ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_COPY_ROOT_CTRL3_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL3_COPY_ROOT_CTRL3_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_WO_CLEAR = 0x50134ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_WO_OR = 0x50124ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_RW = 0x50014ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_I2C_SCOM = 0xA14ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0A_CLKIN_SEL_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0A_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0B_CLKIN_SEL_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0B_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0C_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0D_CLKIN_SEL_DC = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX0D_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX10_CLKIN_SEL_DC = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX11_CLKIN_SEL_DC = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX12_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX13_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX14_CLKIN_SEL_DC = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_REFCLK_CLKMUX23_CLKIN_SEL_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_TOD_LPC_MUX_SEL_DC = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_18_SPARE = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_19_SPARE = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX1_CLKIN_SEL_DC = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX2A_CLKIN_SEL_DC = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX2B_CLKIN_SEL_DC = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX3_CLKIN_SEL_DC = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_MUX4A_CLKIN_SEL_DC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_CLKGLM_NEST_ASYNC_RESET_DC = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_AN_NEST_DIV2_ASYNC_RESET_DC = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TPFSI_ALTREFCLK_SEL = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_28_SPARE = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_TP_PLL_FORCE_OUT_EN_DC = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_DPLL_FREEZE_DC = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_ROOT_CTRL4_31_SPARE = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_RW = 0x50114ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_ROOT_CTRL4_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL4_COPY_ROOT_CTRL4_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_WO_CLEAR = 0x50135ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_WO_OR = 0x50125ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_RW = 0x50015ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_I2C_SCOM = 0xA15ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_RESET_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_BYPASS_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_FORCE_BYPASS_CLKSEL_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TPFSI_RCS_CLK_TEST_IN_DC = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_SWO_FORCE_LOW = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_BLOCK_SWO = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_CLEAR_CLK_ERROR_A = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_CLEAR_CLK_ERROR_B = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_SEL_DEL = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_RCS_CONTROL_10_8 = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_RCS_CONTROL_10_8_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FILT = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FILT_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_PFD_PW_SEL = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_FORCE_ERROR_HIGH = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_EN = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_SEL = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_TESTOUT_SEL_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_OVERRIDE_A = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_OVERRIDE_B = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_OVRBIT = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_OVRBIT_LEN = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_REFCLK = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_EN_ASYNC_OUT = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_RW = 0x50115ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_ROOT_CTRL5_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL5_COPY_ROOT_CTRL5_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_WO_CLEAR = 0x50136ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_WO_OR = 0x50126ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_RW = 0x50016ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_I2C_SCOM = 0xA16ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_ROOT_CTRL6_0_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_ROOT_CTRL6_0_3_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_TP_AN_PCI0_RX_REFCLK_TERM = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_TP_AN_PCI0_RX_REFCLK_TERM_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_TP_AN_PCI1_RX_REFCLK_TERM = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_TP_AN_PCI1_RX_REFCLK_TERM_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CHKSW_DD1_HW547515_RCS_EVENTLOG = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_ROOT_CTRL6_9_15 = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_ROOT_CTRL6_9_15_LEN = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_DESKEW_SEL_A = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_DESKEW_SEL_A_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_DESKEW_SEL_B = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_DESKEW_SEL_B_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_RCS_CONTROL_7_4 = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_RCS_CONTROL_7_4_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_CHKSW_JUMP_FORWARD = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_SEL_RES_AMP = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_SEL_RES_AMP_LEN = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_MASK_UNLOCKDET = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_COPY_RW = 0x50116ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_COPY_ROOT_CTRL6_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL6_COPY_ROOT_CTRL6_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_WO_CLEAR = 0x50137ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_WO_OR = 0x50127ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_RW = 0x50017ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_I2C_SCOM = 0xA17ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM0_REFCLK_DRVR_EN_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM1_REFCLK_DRVR_EN_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM2_REFCLK_DRVR_EN_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM3_REFCLK_DRVR_EN_DC = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM4_REFCLK_DRVR_EN_DC = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM5_REFCLK_DRVR_EN_DC = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM6_REFCLK_DRVR_EN_DC = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM7_REFCLK_DRVR_EN_DC = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM8_REFCLK_DRVR_EN_DC = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEM9_REFCLK_DRVR_EN_DC = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMA_REFCLK_DRVR_EN_DC = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMB_REFCLK_DRVR_EN_DC = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMC_REFCLK_DRVR_EN_DC = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMD_REFCLK_DRVR_EN_DC = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEME_REFCLK_DRVR_EN_DC = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_MEMF_REFCLK_DRVR_EN_DC = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP0A_REFCLK_DRVR_EN_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP0B_REFCLK_DRVR_EN_DC = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP3A_REFCLK_DRVR_EN_DC = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP3B_REFCLK_DRVR_EN_DC = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP4_REFCLK_DRVR_EN_DC = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP5_REFCLK_DRVR_EN_DC = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP6_REFCLK_DRVR_EN_DC = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP7_REFCLK_DRVR_EN_DC = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_OP_DRVR_2X_CUR_EN_DC = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0A_DRVR_2X_CUR_EN_DC = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0B_DRVR_2X_CUR_EN_DC = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E0C_DRVR_2X_CUR_EN_DC = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1A_DRVR_2X_CUR_EN_DC = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1B_DRVR_2X_CUR_EN_DC = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_TP_E1C_DRVR_2X_CUR_EN_DC = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_ROOT_CTRL7_31_SPARE_RESONANT_CLOCKING_CONTROL = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_COPY_RW = 0x50117ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_COPY_ROOT_CTRL7_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL7_COPY_ROOT_CTRL7_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_WO_CLEAR = 0x50138ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_WO_OR = 0x50128ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_RW = 0x50018ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_I2C_SCOM = 0xA18ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST0_PORT_MUX_SEL_DC = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST1_PORT_MUX_SEL_DC = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST2_PORT_MUX_SEL_DC = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TPFSI_SPIMST3_PORT_MUX_SEL_DC = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15 = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_4_15_LEN = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TP_FSI_FENCE_DC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_VITL_FENCE_DC = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0_FENCE_DC = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0LL_FENCE_DC = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI0INV_FENCE_DC = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1_FENCE_DC = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSI1LL_FENCE_DC = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_TCFSI_FSIA_FENCE_DC = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31 = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_ROOT_CTRL8_24_31_LEN = 8;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_COPY_RW = 0x50118ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_COPY_ROOT_CTRL8_COPY_REG = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_ROOT_CTRL8_COPY_ROOT_CTRL8_COPY_REG_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS = 0x50008ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_FSI_BYTE = 0x2820ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_FSI = 0x2808ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_I2C_SCOM = 0xA08ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SECURE_DEBUG_MODE = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR0 = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_START_RESTART_VECTOR1 = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S0 = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_INTERRUPT_S1 = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_BYPASSING_RESET_SEQUENCE_PIB_I2CC = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SELECT_SECONDARY_SEEPROM = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_CS_SELECT_SECONDARY_MEAS_SEEPROM = 18;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG = 0x50009ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG_FSI_BYTE = 0x2824ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG_FSI = 0x2809ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG_I2C_SCOM = 0xA09ull;



static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_RW = 0x50038ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_SR_SCRATCH_REGISTER_1 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_1_SR_SCRATCH_REGISTER_1_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_10_RW = 0x50181ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_10_SR_SCRATCH_REGISTER_10 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_10_SR_SCRATCH_REGISTER_10_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_11_RW = 0x50182ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_11_SR_SCRATCH_REGISTER_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_11_SR_SCRATCH_REGISTER_11_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_12_RW = 0x50183ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_12_SR_SCRATCH_REGISTER_12 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_12_SR_SCRATCH_REGISTER_12_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_RW = 0x50184ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_SR_SCRATCH_REGISTER_13 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_13_SR_SCRATCH_REGISTER_13_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_RW = 0x50185ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_SR_SCRATCH_REGISTER_14 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_14_SR_SCRATCH_REGISTER_14_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_RW = 0x50186ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_SR_SCRATCH_REGISTER_15 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_15_SR_SCRATCH_REGISTER_15_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_RW = 0x50187ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_SR_SCRATCH_REGISTER_16 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_16_SR_SCRATCH_REGISTER_16_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_RW = 0x50039ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_SR_SCRATCH_REGISTER_2 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_2_SR_SCRATCH_REGISTER_2_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_RW = 0x5003Aull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_SR_SCRATCH_REGISTER_3 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_3_SR_SCRATCH_REGISTER_3_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_RW = 0x5003Bull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_SR_SCRATCH_REGISTER_4 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_SR_SCRATCH_REGISTER_4_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_RW = 0x5003Cull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_SR_SCRATCH_REGISTER_5 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_5_SR_SCRATCH_REGISTER_5_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_6_RW = 0x5003Dull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_6_SR_SCRATCH_REGISTER_6 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_6_SR_SCRATCH_REGISTER_6_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_7_RW = 0x5003Eull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_7_SR_SCRATCH_REGISTER_7 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_7_SR_SCRATCH_REGISTER_7_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_RW = 0x5003Full;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_SR_SCRATCH_REGISTER_8 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_8_SR_SCRATCH_REGISTER_8_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_9_RW = 0x50180ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_9_SR_SCRATCH_REGISTER_9 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_9_SR_SCRATCH_REGISTER_9_LEN = 32;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_RO = 0x50031ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_UNUSED_A_31_28 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_UNUSED_A_31_28_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ILLEGAL_OPERATION_ATTEMPTED_1 = 4;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_1 = 5;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_1 = 6;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_LBUS_SLAVE_B_RAM_PARITY_ERROR_DETECTED_1 = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ADDRESS_OF_LBUS_PARITY_ERROR_1 =
    8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ADDRESS_OF_LBUS_PARITY_ERROR_1_LEN
    = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_CLEAR_STATUS_1 = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_UNUSED_A_15_12 = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_UNUSED_A_15_12_LEN = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ILLEGAL_OPERATION_ATTEMPTED_2 =
    20;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_2 = 21;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_2 = 22;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_LBUS_SLAVE_B_RAM_PARITY_ERROR_DETECTED_2 = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ADDRESS_OF_LBUS_PARITY_ERROR_2 =
    24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_ADDRESS_OF_LBUS_PARITY_ERROR_2_LEN
    = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_ERROR_STATUS_CLEAR_STATUS_2 = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_RW_WCLEAR = 0x50032ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_RO = 0x28C8ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_UNUSED_31_11 = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_UNUSED_31_11_LEN = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_DOORBELL_ERROR_MAILBOX_2
    = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_XUP_MAILBOX_2 = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_PENDING_MAILBOX_2 = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_UNUSED_7_3 = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_UNUSED_7_3_LEN = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_DOORBELL_ERROR_MAILBOX_1
    = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_XUP_MAILBOX_1 = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_A_DOORBELL_INTERRUPT_PIB_SLAVE_A_PENDING_MAILBOX_1 = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_RO = 0x50030ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_CLEAR_STATUS_2 = 0;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ADDRESS_OF_PIB_PARITY_ERROR_2 = 1;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ADDRESS_OF_PIB_PARITY_ERROR_2_LEN = 3;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ILLEGAL_OPERATION_ATTEMPTED_1 = 4;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_1 = 5;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_1 = 6;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_PIB_SLAVE_A_RAM_PARITY_ERROR_DETECTED_1 = 7;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_PIB_SLAVE_A_RAM_PARITY_ERROR_DETECTED_2 = 8;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_READ_EMPTY_PIB_SLAVE_A_MAILBOX_ERROR_2 = 9;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_WRITE_FULL_PIB_SLAVE_A_MAILBOX_ERROR_2 = 10;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ILLEGAL_OPERATION_ATTEMPTED_2 = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_UNUSED_B_15_12 = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_UNUSED_B_15_12_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_CLEAR_STATUS_1 = 15;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ADDRESS_OF_PIB_PARITY_ERROR_1 = 17;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_ADDRESS_OF_PIB_PARITY_ERROR_1_LEN = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_UNUSED_B_31_28 = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_ERROR_STATUS_MSBDES_UNUSED_B_31_28_LEN = 3;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_RO = 0x50035ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_ABORT_MAILBOX_2 = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_ABORT_MAILBOX_1 = 25;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_2 = 26;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_1 = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_XDN_MAILBOX_2 = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_XDN_MAILBOX_1 = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_LBUS_SLAVE_B_PENDING_MAILBOX_2
    = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MSBDI_LBUS_SLAVE_B_PENDING_MAILBOX_1
    = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_RO = 0x50036ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_RW_WOR = 0x28D8ull;
static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_WO_CLEAR = 0x2837ull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_ABORT_MAILBOX_2 = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_ABORT_MAILBOX_1 = 25;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_2 = 26;
static const uint32_t
CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_DOORBELL_ERROR_MAILBOX_1 = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_XDN_MAILBOX_2 = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_XDN_MAILBOX_1 = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_PENDING_MAILBOX_2
    = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SLAVE_B_DOORBELL_INTERRUPT_MASK_1_LBUS_SLAVE_B_PENDING_MAILBOX_1
    = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RO = 0x5001Dull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CLK_ERROR_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CLK_ERROR_B = 1;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_UNLOCKDET_A = 2;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_UNLOCKDET_B = 3;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_REFCLK_DATA_OUT_A = 4;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_REFCLK_DATA_OUT_B = 5;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CHECK_ERROR_0_A = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CHECK_ERROR_1_A = 7;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CHECK_ERROR_0_B = 8;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CHECK_ERROR_1_B = 9;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_MUXSEL_BYP_A = 10;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_MUXSEL_BYP_B = 11;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_MUXSEL_CLK_A = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_MUXSEL_CLK_B = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_UNLOCK_UNSTICKY_A = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_UNLOCK_UNSTICKY_B = 15;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SWITCHED = 16;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RESET_INT_A = 17;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RESET_INT_B = 18;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RESET_OR_INT_A = 19;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_RESET_OR_INT_B = 20;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_FORCE_CLK_INT_A = 21;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_FORCE_CLK_INT_B = 22;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_BYPASS_INT_A = 23;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_BYPASS_INT_B = 24;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SWITCHOVER_INT_A = 25;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SWITCHOVER_INT_B = 26;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CLEAR_CLK_ERROR_INT_A = 27;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_CLEAR_CLK_ERROR_INT_B = 28;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SET_BYPASS_A = 29;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_SET_BYPASS_B = 30;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS1LTH_TPFSI_RCS_SENSE_DC_0_31 = 31;


static const uint64_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_RO = 0x5001Eull;

static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_OUT_A = 0;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_OUT_A_LEN = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_OUT_B = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_OUT_B_LEN = 6;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_MUX_CNTL_A = 12;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_UP_DWN_MUX_CNTL_B = 13;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_TPFSI_RCS_SENSE_DC_32_63 = 14;
static const uint32_t CFAM_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SNS2LTH_TPFSI_RCS_SENSE_DC_32_63_LEN = 18;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER = 0x10000ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_BIT_WITHSTART = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_BIT_WITHADDR = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_BIT_READCONT = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_BIT_WITHSTOP = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_LENGTH = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_LENGTH_LEN = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_8_14 = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_8_14_LEN = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_BIT_RNW = 15;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_16_22 = 16;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_16_22_LEN = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_REG_ADDR_LEN = 23;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_REG_ADDR_LEN_LEN = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_26_31 = 26;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_UNUSED_26_31_LEN = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_1 = 32;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_1_LEN = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_2 = 40;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_2_LEN = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_3 = 48;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_3_LEN = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_4 = 56;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_COMMAND_REGISTER_CMD_REG_ADDR_4_LEN = 8;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_DATA_REGISTER = 0x10003ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_DATA_REGISTER_OTP_DATA_REGISTER = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_DATA_REGISTER_OTP_DATA_REGISTER_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL = 0x1000Eull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_NX_ALLOW_CRYPTO_DC = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_EX_FUSE_VMX_CRYPTO_DIS_DC = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_EX_EFUSE_EXTENDED_MEMORY_DISABLE_DC = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_2CHIP = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_GROUP = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_PB_FUSE_TOPOLOGY_GROUP_LEN = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_NP_NVLINK_DISABLE = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_OTP_PCBMS_HW_MODE_SEL_DC = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_OTP_PCBMS_FUSED_CORE_MODE_SEL0_DC = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_OTP_PCBMS_FUSED_CORE_MODE_SEL1_DC = 9;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_MC_ALLOW_CRYPTO_DC = 10;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_OTP_SPIM_MEAS_SEEPROM_LOCK_DC = 11;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_PAU_POWER_HEADER_DISABLE_DC = 12;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_PAU_POWER_HEADER_DISABLE_DC_LEN = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_EX_FUSE_FLOP_THROTTLE_EN_DC = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_TP_EX_FUSE_FLOP_THROTTLE_EN_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_UNUSED = 20;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_UNUSED_LEN = 12;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_CTRL_OTP_SECURE_ACCESS_MODE = 32;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS = 0x10009ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_NX_ALLOW_CRYPTO_DC = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_EX_FUSE_VMX_CRYPTO_DIS_DC = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_EX_EFUSE_EXTENDED_MEMORY_DISABLE_DC = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_2CHIP = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_PB_FUSE_TOPOLOGY_GROUP_LEN = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_NP_NVLINK_DISABLE = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_OTP_PCBMS_HW_MODE_SEL_DC = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL0_DC = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_OTP_PCBMS_FUSED_CORE_MODE_SEL1_DC = 9;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_EX_FUSE_SMT8_CTYPE_EN_DC = 10;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_MC_ALLOW_CRYPTO_DC = 11;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_OTP_SPIM_MEAS_SEEPROM_LOCK_DC = 12;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC = 13;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_PAU_POWER_HEADER_DISABLE_DC_LEN = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_EX_FUSE_FLOP_THROTTLE_EN_DC = 19;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_TP_EX_FUSE_FLOP_THROTTLE_EN_DC_LEN = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_UNUSED = 21;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_UNUSED_LEN = 11;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_EXPORT_REGL_STATUS_OTP_SECURE_ACCESS_MODE = 32;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B = 0x10020ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_PORT_PROTECTION_B = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_PORT_PROTECTION_B_LEN = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_RSP_ID_B = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_RSP_ID_B_LEN = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_MASK_ID_B = 25;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_B_MASK_ID_B_LEN = 7;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C = 0x10021ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_PORT_PROTECTION_C = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_PORT_PROTECTION_C_LEN = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_RSP_ID_C = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_RSP_ID_C_LEN = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_MASK_ID_C = 25;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_C_MASK_ID_C_LEN = 7;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E = 0x10022ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_PORT_PROTECTION_E = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_PORT_PROTECTION_E_LEN = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_RSP_ID_E = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_RSP_ID_E_LEN = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_MASK_ID_E = 25;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_I2CC_RSPID_CONFIG_REG_E_MASK_ID_E_LEN = 7;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG0 = 0x10010ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG0_SEEPROM_MEASUREMENT0_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG0_SEEPROM_MEASUREMENT0_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG1 = 0x10011ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG1_SEEPROM_MEASUREMENT1_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG10 = 0x1001Aull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG10_SEEPROM_MEASUREMENT10_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG10_SEEPROM_MEASUREMENT10_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG11 = 0x1001Bull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG11_SEEPROM_MEASUREMENT11_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG11_SEEPROM_MEASUREMENT11_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG12 = 0x1001Cull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG12_SEEPROM_MEASUREMENT12_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG12_SEEPROM_MEASUREMENT12_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG13 = 0x1001Dull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG13_SEEPROM_MEASUREMENT13_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG13_SEEPROM_MEASUREMENT13_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG14 = 0x1001Eull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG14_SEEPROM_MEASUREMENT14_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG14_SEEPROM_MEASUREMENT14_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG15 = 0x1001Full;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG15_SEEPROM_MEASUREMENT15_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG15_SEEPROM_MEASUREMENT15_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG2 = 0x10012ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG2_SEEPROM_MEASUREMENT2_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG2_SEEPROM_MEASUREMENT2_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG3 = 0x10013ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG3_SEEPROM_MEASUREMENT3_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG3_SEEPROM_MEASUREMENT3_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG4 = 0x10014ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG4_SEEPROM_MEASUREMENT4_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG4_SEEPROM_MEASUREMENT4_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG5 = 0x10015ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG5_SEEPROM_MEASUREMENT5_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG5_SEEPROM_MEASUREMENT5_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG6 = 0x10016ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG6_SEEPROM_MEASUREMENT6_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG6_SEEPROM_MEASUREMENT6_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG7 = 0x10017ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG7_SEEPROM_MEASUREMENT7_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG7_SEEPROM_MEASUREMENT7_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG8 = 0x10018ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG8_SEEPROM_MEASUREMENT8_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG8_SEEPROM_MEASUREMENT8_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG9 = 0x10019ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG9_SEEPROM_MEASUREMENT9_DATA = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MEASURE_REG9_SEEPROM_MEASUREMENT9_DATA_LEN = 64;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER = 0x10008ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_DCOMP_ENABLE = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_ECC_ENABLE = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_PROG_ENABLE = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_ECC_CHK_DISABLE = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_UNUSED_4_31 = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_MODE_REGISTER_UNUSED_4_31_LEN = 28;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER = 0x1000Aull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER_M_ADDR = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER_M_ADDR_LEN = 32;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER_BIT_LOCATION = 32;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_PRGM_REGISTER_BIT_LOCATION_LEN = 6;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_RESET_REGISTER = 0x10001ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_RESET_REGISTER_CHICKEN_SWITCH = 0;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SCOM1 = 0x10006ull;
static const uint64_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER = 0x10005ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SECURE_ACCESS = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_LATE_LAUNCH_PRIMARY = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_LATE_LAUNCH_SECONDARY = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_LOCAL_QUIESCE_ACHIEVED = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SEEPROM_UPDATE_LOCK = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_LOCALITY_4_ACCESS = 5;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SECURE_DEBUG = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPARE0 = 7;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_ABUS_SECURITY_LOCK = 8;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_NX_RAND_NUM_GEN_LOCK = 9;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_PROT_EX_SPARE0 = 10;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_PROT_EX_SPARE1 = 11;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIMST_TPM_DECONFIG_PROTECT = 12;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_I2CC_SECURE_OCMB_LOCK = 13;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_PROT_TP_SPARE0 = 14;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_PROT_TP_SPARE1 = 15;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK0_WRITE_PROTECT = 16;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK0_READ_PROTECT = 17;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK1_WRITE_PROTECT = 18;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK1_READ_PROTECT = 19;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK2_WRITE_PROTECT = 20;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK2_READ_PROTECT = 21;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK3_WRITE_PROTECT = 22;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK3_READ_PROTECT = 23;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK4_WRITE_PROTECT = 24;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK4_READ_PROTECT = 25;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK_SPARE0_PROTECT = 26;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_SPIM_SECURE_KEY_LOCK_SPARE1_PROTECT = 27;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_SECURITY_SWITCH_REGISTER_MC_MEMORY_ENCRYPTION_LOCK = 28;


static const uint64_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER = 0x10002ull;

static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_REG_ADDR_NVLD = 0;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_WRITE_NVLD = 1;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_READ_NVLD = 2;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_INVLD_CMD_ERR = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_CORR_ERR = 4;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNCORR_ERROR = 5;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_DATA_REG_0_31 = 6;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_DATA_REG_0_31_LEN = 32;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_ADDR_P_ERR = 39;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_WR_DATA_P_ERR = 40;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_41_43 = 41;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_41_43_LEN = 3;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_CTRL_RDWR_OP_BUSY = 44;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_CORR_OVERFLOW_ERR = 45;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_INVLD_PRGM_ERR = 46;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_47_51 = 47;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_47_51_LEN = 5;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_COMMAND_COMPLETE = 52;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_53 = 53;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_RDWR_OP_BUSY = 54;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_55 = 55;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_UNUSED_55_LEN = 5;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_RD_DATA_COUNT = 60;
static const uint32_t CFAM_FSI_W_OTPCTL_MAC_STATUS_REGISTER_RD_DATA_COUNT_LEN = 4;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG0 = 0x18000ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG0_REGISTER0 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG0_REGISTER0_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG1 = 0x18001ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG1_REGISTER1 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG1_REGISTER1_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG10 = 0x1800Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG10_REGISTER10 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG10_REGISTER10_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG100 = 0x18064ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG100_REGISTER100 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG100_REGISTER100_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG101 = 0x18065ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG101_REGISTER101 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG101_REGISTER101_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG102 = 0x18066ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG102_REGISTER102 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG102_REGISTER102_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG103 = 0x18067ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG103_REGISTER103 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG103_REGISTER103_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG104 = 0x18068ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG104_REGISTER104 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG104_REGISTER104_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG105 = 0x18069ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG105_REGISTER105 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG105_REGISTER105_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG106 = 0x1806Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG106_REGISTER106 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG106_REGISTER106_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG107 = 0x1806Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG107_REGISTER107 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG107_REGISTER107_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG108 = 0x1806Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG108_REGISTER108 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG108_REGISTER108_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG109 = 0x1806Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG109_REGISTER109 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG109_REGISTER109_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG11 = 0x1800Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG11_REGISTER11 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG11_REGISTER11_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG110 = 0x1806Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG110_REGISTER110 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG110_REGISTER110_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG111 = 0x1806Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG111_REGISTER111 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG111_REGISTER111_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG112 = 0x18070ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG112_REGISTER112 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG112_REGISTER112_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG113 = 0x18071ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG113_REGISTER113 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG113_REGISTER113_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG114 = 0x18072ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG114_REGISTER114 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG114_REGISTER114_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG115 = 0x18073ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG115_REGISTER115 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG115_REGISTER115_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG116 = 0x18074ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG116_REGISTER116 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG116_REGISTER116_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG117 = 0x18075ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG117_REGISTER117 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG117_REGISTER117_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG118 = 0x18076ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG118_REGISTER118 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG118_REGISTER118_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG119 = 0x18077ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG119_REGISTER119 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG119_REGISTER119_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG12 = 0x1800Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG12_REGISTER12 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG12_REGISTER12_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG120 = 0x18078ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG120_REGISTER120 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG120_REGISTER120_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG121 = 0x18079ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG121_REGISTER121 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG121_REGISTER121_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG122 = 0x1807Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG122_REGISTER122 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG122_REGISTER122_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG123 = 0x1807Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG123_REGISTER123 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG123_REGISTER123_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG124 = 0x1807Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG124_REGISTER124 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG124_REGISTER124_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG125 = 0x1807Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG125_REGISTER125 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG125_REGISTER125_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG126 = 0x1807Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG126_REGISTER126 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG126_REGISTER126_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG127 = 0x1807Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG127_REGISTER127 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG127_REGISTER127_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG13 = 0x1800Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG13_REGISTER13 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG13_REGISTER13_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG14 = 0x1800Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG14_REGISTER14 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG14_REGISTER14_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG15 = 0x1800Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG15_REGISTER15 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG15_REGISTER15_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG16 = 0x18010ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG16_REGISTER16 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG16_REGISTER16_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG17 = 0x18011ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG17_REGISTER17 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG17_REGISTER17_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG18 = 0x18012ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG18_REGISTER18 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG18_REGISTER18_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG19 = 0x18013ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG19_REGISTER19 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG19_REGISTER19_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG2 = 0x18002ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG2_REGISTER2 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG2_REGISTER2_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG20 = 0x18014ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG20_REGISTER20 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG20_REGISTER20_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG21 = 0x18015ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG21_REGISTER21 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG21_REGISTER21_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG22 = 0x18016ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG22_REGISTER22 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG22_REGISTER22_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG23 = 0x18017ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG23_REGISTER23 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG23_REGISTER23_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG24 = 0x18018ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG24_REGISTER24 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG24_REGISTER24_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG25 = 0x18019ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG25_REGISTER25 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG25_REGISTER25_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG26 = 0x1801Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG26_REGISTER26 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG26_REGISTER26_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG27 = 0x1801Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG27_REGISTER27 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG27_REGISTER27_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG28 = 0x1801Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG28_REGISTER28 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG28_REGISTER28_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG29 = 0x1801Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG29_REGISTER29 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG29_REGISTER29_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG3 = 0x18003ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG3_REGISTER3 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG3_REGISTER3_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG30 = 0x1801Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG30_REGISTER30 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG30_REGISTER30_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG31 = 0x1801Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG31_REGISTER31 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG31_REGISTER31_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG32 = 0x18020ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG32_REGISTER32 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG32_REGISTER32_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG33 = 0x18021ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG33_REGISTER33 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG33_REGISTER33_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG34 = 0x18022ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG34_REGISTER34 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG34_REGISTER34_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG35 = 0x18023ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG35_REGISTER35 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG35_REGISTER35_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG36 = 0x18024ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG36_REGISTER36 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG36_REGISTER36_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG37 = 0x18025ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG37_REGISTER37 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG37_REGISTER37_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG38 = 0x18026ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG38_REGISTER38 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG38_REGISTER38_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG39 = 0x18027ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG39_REGISTER39 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG39_REGISTER39_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG4 = 0x18004ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG4_REGISTER4 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG4_REGISTER4_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG40 = 0x18028ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG40_REGISTER40 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG40_REGISTER40_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG41 = 0x18029ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG41_REGISTER41 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG41_REGISTER41_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG42 = 0x1802Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG42_REGISTER42 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG42_REGISTER42_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG43 = 0x1802Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG43_REGISTER43 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG43_REGISTER43_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG44 = 0x1802Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG44_REGISTER44 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG44_REGISTER44_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG45 = 0x1802Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG45_REGISTER45 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG45_REGISTER45_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG46 = 0x1802Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG46_REGISTER46 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG46_REGISTER46_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG47 = 0x1802Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG47_REGISTER47 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG47_REGISTER47_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG48 = 0x18030ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG48_REGISTER48 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG48_REGISTER48_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG49 = 0x18031ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG49_REGISTER49 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG49_REGISTER49_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG5 = 0x18005ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG5_REGISTER5 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG5_REGISTER5_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG50 = 0x18032ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG50_REGISTER50 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG50_REGISTER50_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG51 = 0x18033ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG51_REGISTER51 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG51_REGISTER51_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG52 = 0x18034ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG52_REGISTER52 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG52_REGISTER52_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG53 = 0x18035ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG53_REGISTER53 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG53_REGISTER53_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG54 = 0x18036ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG54_REGISTER54 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG54_REGISTER54_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG55 = 0x18037ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG55_REGISTER55 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG55_REGISTER55_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG56 = 0x18038ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG56_REGISTER56 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG56_REGISTER56_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG57 = 0x18039ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG57_REGISTER57 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG57_REGISTER57_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG58 = 0x1803Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG58_REGISTER58 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG58_REGISTER58_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG59 = 0x1803Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG59_REGISTER59 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG59_REGISTER59_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG6 = 0x18006ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG6_REGISTER6 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG6_REGISTER6_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG60 = 0x1803Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG60_REGISTER60 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG60_REGISTER60_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG61 = 0x1803Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG61_REGISTER61 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG61_REGISTER61_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG62 = 0x1803Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG62_REGISTER62 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG62_REGISTER62_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG63 = 0x1803Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG63_REGISTER63 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG63_REGISTER63_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG64 = 0x18040ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG64_REGISTER64 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG64_REGISTER64_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG65 = 0x18041ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG65_REGISTER65 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG65_REGISTER65_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG66 = 0x18042ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG66_REGISTER66 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG66_REGISTER66_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG67 = 0x18043ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG67_REGISTER67 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG67_REGISTER67_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG68 = 0x18044ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG68_REGISTER68 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG68_REGISTER68_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG69 = 0x18045ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG69_REGISTER69 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG69_REGISTER69_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG7 = 0x18007ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG7_REGISTER7 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG7_REGISTER7_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG70 = 0x18046ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG70_REGISTER70 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG70_REGISTER70_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG71 = 0x18047ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG71_REGISTER71 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG71_REGISTER71_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG72 = 0x18048ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG72_REGISTER72 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG72_REGISTER72_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG73 = 0x18049ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG73_REGISTER73 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG73_REGISTER73_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG74 = 0x1804Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG74_REGISTER74 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG74_REGISTER74_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG75 = 0x1804Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG75_REGISTER75 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG75_REGISTER75_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG76 = 0x1804Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG76_REGISTER76 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG76_REGISTER76_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG77 = 0x1804Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG77_REGISTER77 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG77_REGISTER77_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG78 = 0x1804Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG78_REGISTER78 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG78_REGISTER78_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG79 = 0x1804Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG79_REGISTER79 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG79_REGISTER79_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG8 = 0x18008ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG8_REGISTER8 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG8_REGISTER8_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG80 = 0x18050ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG80_REGISTER80 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG80_REGISTER80_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG81 = 0x18051ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG81_REGISTER81 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG81_REGISTER81_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG82 = 0x18052ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG82_REGISTER82 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG82_REGISTER82_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG83 = 0x18053ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG83_REGISTER83 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG83_REGISTER83_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG84 = 0x18054ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG84_REGISTER84 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG84_REGISTER84_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG85 = 0x18055ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG85_REGISTER85 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG85_REGISTER85_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG86 = 0x18056ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG86_REGISTER86 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG86_REGISTER86_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG87 = 0x18057ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG87_REGISTER87 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG87_REGISTER87_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG88 = 0x18058ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG88_REGISTER88 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG88_REGISTER88_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG89 = 0x18059ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG89_REGISTER89 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG89_REGISTER89_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG9 = 0x18009ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG9_REGISTER9 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG9_REGISTER9_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG90 = 0x1805Aull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG90_REGISTER90 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG90_REGISTER90_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG91 = 0x1805Bull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG91_REGISTER91 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG91_REGISTER91_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG92 = 0x1805Cull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG92_REGISTER92 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG92_REGISTER92_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG93 = 0x1805Dull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG93_REGISTER93 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG93_REGISTER93_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG94 = 0x1805Eull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG94_REGISTER94 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG94_REGISTER94_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG95 = 0x1805Full;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG95_REGISTER95 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG95_REGISTER95_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG96 = 0x18060ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG96_REGISTER96 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG96_REGISTER96_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG97 = 0x18061ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG97_REGISTER97 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG97_REGISTER97_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG98 = 0x18062ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG98_REGISTER98 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG98_REGISTER98_LEN = 64;


static const uint64_t CFAM_OTPROM_SINGLE_OTP_ROM_REG99 = 0x18063ull;

static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG99_REGISTER99 = 0;
static const uint32_t CFAM_OTPROM_SINGLE_OTP_ROM_REG99_REGISTER99_LEN = 64;



#ifndef __PPE_HCODE__
}
}
#endif

#ifndef SCOMT_OMIT_FIELD_ACCESSORS
    #include "ody_scom_perv_cfam_fields.H"
#endif
