
---------- Begin Simulation Statistics ----------
host_inst_rate                                 228655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380380                       # Number of bytes of host memory used
host_seconds                                    87.47                       # Real time elapsed on the host
host_tick_rate                              257674879                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022538                       # Number of seconds simulated
sim_ticks                                 22538337000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27503.533126                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22368.234002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4273973                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11517132000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               418751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            283127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3033647000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135623                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55339.187411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58311.709254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2094304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10698946459                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.084512                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              193334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           121137                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4209930473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72197                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30418.668560                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.065499                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           87334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2656584000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36295.740721                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 34855.054725                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6368277                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22216078459                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.087687                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                612085                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             404264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7243577473                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207820                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996887                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.812425                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36295.740721                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 34855.054725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6368277                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22216078459                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.087687                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               612085                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            404264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7243577473                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167926                       # number of replacements
system.cpu.dcache.sampled_refs                 168950                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.812425                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6431166                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525065561000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72158                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13052641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 70396.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68989.130435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13052341                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       21119000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  300                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15867500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        82000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56503.640693                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       328000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13052641                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 70396.666667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68989.130435                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13052341                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        21119000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   300                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15867500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206737                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.849466                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13052641                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 70396.666667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68989.130435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13052341                       # number of overall hits
system.cpu.icache.overall_miss_latency       21119000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  300                       # number of overall misses
system.cpu.icache.overall_mshr_hits                69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15867500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.849466                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13052341                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 93989.447775                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      9746235787                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                103695                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     89292.268175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 104909.871495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        17948                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1373136500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.461442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      15378                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    6818                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       898028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.256857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8560                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135855                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       86214.150615                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  87818.695816                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         115764                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1732128500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.147886                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        20091                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6824                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1164915000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.097641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   13265                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65966.170714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50122.002984                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2564236988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1948342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72158                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72158                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.435842                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169181                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        87548.704503                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   94522.038946                       # average overall mshr miss latency
system.l2.demand_hits                          133712                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3105265000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.209651                       # miss rate for demand accesses
system.l2.demand_misses                         35469                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      13642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2062943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.129004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21825                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.351800                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.249984                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5763.887604                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4095.735503                       # Average occupied blocks per context
system.l2.overall_accesses                     169181                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       87548.704503                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  94082.052956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         133712                       # number of overall hits
system.l2.overall_miss_latency             3105265000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.209651                       # miss rate for overall accesses
system.l2.overall_misses                        35469                       # number of overall misses
system.l2.overall_mshr_hits                     13642                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11809179287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.741927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  125520                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.388746                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         40311                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       123256                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       253144                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           115691                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        14197                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         106208                       # number of replacements
system.l2.sampled_refs                         117109                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9859.623107                       # Cycle average of tags in use
system.l2.total_refs                           168150                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            46075                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31521896                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1642786                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1721279                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51108                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1730069                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1745605                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7562                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215579                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11770109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.852840                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.874164                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8842520     75.13%     75.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735582      6.25%     81.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       575188      4.89%     86.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484175      4.11%     90.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       397039      3.37%     93.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86478      0.73%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        80473      0.68%     95.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       353075      3.00%     98.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215579      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11770109                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51001                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6571020                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.355477                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.355477                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1321597                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7578                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21213829                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6772541                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3619457                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1150109                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56513                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4664446                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4478031                       # DTB hits
system.switch_cpus_1.dtb.data_misses           186415                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3464887                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3280976                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           183911                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199559                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197055                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2504                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1745605                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3048102                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7288400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25667732                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        670999                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.128782                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3048275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1650348                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.893630                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12920218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.986633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.168560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8679947     67.18%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580388      4.49%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48715      0.38%     72.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37585      0.29%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         439142      3.40%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43342      0.34%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         514207      3.98%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         796497      6.16%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1780395     13.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12920218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                634559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1026486                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73158                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.126391                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5950570                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335344                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7676594                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14091018                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812462                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6236941                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.039561                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14290902                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61836                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        587256                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4840708                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       106058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1845543                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16753295                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4615226                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       281959                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15267978                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          778                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1150109                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9673                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       947546                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1579                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64320                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1896815                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       549156                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64320                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4859                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        56977                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.737747                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.737747                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7617955     48.99%     48.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         3890      0.03%     49.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865369      5.57%     54.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     54.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018633      6.55%     61.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          666      0.00%     61.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4690253     30.16%     91.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1349720      8.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15549939                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        58101                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003736                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          764      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          182      0.31%      1.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        43054     74.10%     75.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           12      0.02%     75.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     75.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13467     23.18%     98.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          622      1.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12920218                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.203535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.846448                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7728925     59.82%     59.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1528811     11.83%     71.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       707688      5.48%     77.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1059656      8.20%     85.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       899093      6.96%     92.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250087      1.94%     94.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       652277      5.05%     99.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        83133      0.64%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        10548      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12920218                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.147193                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16680137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15549939                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6600464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10061                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3293854                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3048132                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3048102                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985539                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998713                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4840708                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1845543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13554777                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1059965                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21060                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6863069                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       242365                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        10699                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29269892                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20726356                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14423940                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3583819                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1150109                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       263255                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7384477                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       459749                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8545                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
