library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity RAM_TB is
end entity;

architecture arch of RAM_TB is
	signal address_a, address_b : std_logic_vector(3 downto 0);
	signal data_a, data_b,
			q_a, q_b : std_logic_vector(31 downto 0);
	signal clock, wren_a, wren_b : std_logic;
begin
	UUT : entity work.RAM
	port map(
		address_a	=> address_a,
		address_b	=> address_b,
		clock		=> clock,
		data_a		=> data_a,
		data_b		=> data_b,
		wren_a		=> wren_a,
		wren_b		=> wren_b,
		q_a			=> q_a,
		q_b			=> q_b,
	);
end architecture;
