\hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s}{}\doxysection{DLPC654\+X\+\_\+\+Dmd\+Drive\+Control\+Register\+\_\+s Struct Reference}
\label{struct_d_l_p_c654_x___dmd_drive_control_register__s}\index{DLPC654X\_DmdDriveControlRegister\_s@{DLPC654X\_DmdDriveControlRegister\_s}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s_a0c52d03408b67f28389fbcad26c145ef}\label{struct_d_l_p_c654_x___dmd_drive_control_register__s_a0c52d03408b67f28389fbcad26c145ef}} 
bool {\bfseries Wl\+Driver20\+Percent\+Enable}
\item 
\mbox{\Hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s_a2a47586db038bbf3817958962193d422}\label{struct_d_l_p_c654_x___dmd_drive_control_register__s_a2a47586db038bbf3817958962193d422}} 
bool {\bfseries Wl\+Driver40\+Percent\+Enable}
\item 
\mbox{\Hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s_ad2b3e4aeef29cf08484bdd08189cd707}\label{struct_d_l_p_c654_x___dmd_drive_control_register__s_ad2b3e4aeef29cf08484bdd08189cd707}} 
uint8\+\_\+t {\bfseries Bl\+Driver\+Enable}
\item 
\mbox{\Hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s_aece4f7f68a5fa2cea34836a896598316}\label{struct_d_l_p_c654_x___dmd_drive_control_register__s_aece4f7f68a5fa2cea34836a896598316}} 
bool {\bfseries Programmable\+Timing\+Enable}
\item 
\mbox{\Hypertarget{struct_d_l_p_c654_x___dmd_drive_control_register__s_a56b90699246e1a6caa9a8f07fc626e78}\label{struct_d_l_p_c654_x___dmd_drive_control_register__s_a56b90699246e1a6caa9a8f07fc626e78}} 
bool {\bfseries Block\+Clear\+Transistors\+Enable}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/projector/module/projector\+\_\+dlpc\+\_\+api/include/\mbox{\hyperlink{dlpc654x_8h}{dlpc654x.\+h}}\end{DoxyCompactItemize}
