#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  3 05:07:33 2025
# Process ID: 15112
# Current directory: C:/Users/parkj/Desktop/Verilog_Class2/250402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3848 C:\Users\parkj\Desktop\Verilog_Class2\250402\project_1.xpr
# Log file: C:/Users/parkj/Desktop/Verilog_Class2/250402/vivado.log
# Journal file: C:/Users/parkj/Desktop/Verilog_Class2/250402\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
refresh_design
refresh_design
refresh_design
close [ open C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fifo.v w ]
add_files C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property IOSTANDARD LVCMOS25 [get_ports [list reset]]
set_property package_pin "" [get_ports [list  reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
place_ports reset U18
save_constraints -force
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_design
refresh_design
refresh_design
