{
  "module_name": "t3_cpl.h",
  "hash_id": "edb864f94ae3a7aa88fba7ef78fc1c167dcef7783be46254ec6d0de8c83fdc7f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb3/t3_cpl.h",
  "human_readable_source": " \n#ifndef T3_CPL_H\n#define T3_CPL_H\n\n#if !defined(__LITTLE_ENDIAN_BITFIELD) && !defined(__BIG_ENDIAN_BITFIELD)\n# include <asm/byteorder.h>\n#endif\n\nenum CPL_opcode {\n\tCPL_PASS_OPEN_REQ = 0x1,\n\tCPL_PASS_ACCEPT_RPL = 0x2,\n\tCPL_ACT_OPEN_REQ = 0x3,\n\tCPL_SET_TCB = 0x4,\n\tCPL_SET_TCB_FIELD = 0x5,\n\tCPL_GET_TCB = 0x6,\n\tCPL_PCMD = 0x7,\n\tCPL_CLOSE_CON_REQ = 0x8,\n\tCPL_CLOSE_LISTSRV_REQ = 0x9,\n\tCPL_ABORT_REQ = 0xA,\n\tCPL_ABORT_RPL = 0xB,\n\tCPL_TX_DATA = 0xC,\n\tCPL_RX_DATA_ACK = 0xD,\n\tCPL_TX_PKT = 0xE,\n\tCPL_RTE_DELETE_REQ = 0xF,\n\tCPL_RTE_WRITE_REQ = 0x10,\n\tCPL_RTE_READ_REQ = 0x11,\n\tCPL_L2T_WRITE_REQ = 0x12,\n\tCPL_L2T_READ_REQ = 0x13,\n\tCPL_SMT_WRITE_REQ = 0x14,\n\tCPL_SMT_READ_REQ = 0x15,\n\tCPL_TX_PKT_LSO = 0x16,\n\tCPL_PCMD_READ = 0x17,\n\tCPL_BARRIER = 0x18,\n\tCPL_TID_RELEASE = 0x1A,\n\n\tCPL_CLOSE_LISTSRV_RPL = 0x20,\n\tCPL_ERROR = 0x21,\n\tCPL_GET_TCB_RPL = 0x22,\n\tCPL_L2T_WRITE_RPL = 0x23,\n\tCPL_PCMD_READ_RPL = 0x24,\n\tCPL_PCMD_RPL = 0x25,\n\tCPL_PEER_CLOSE = 0x26,\n\tCPL_RTE_DELETE_RPL = 0x27,\n\tCPL_RTE_WRITE_RPL = 0x28,\n\tCPL_RX_DDP_COMPLETE = 0x29,\n\tCPL_RX_PHYS_ADDR = 0x2A,\n\tCPL_RX_PKT = 0x2B,\n\tCPL_RX_URG_NOTIFY = 0x2C,\n\tCPL_SET_TCB_RPL = 0x2D,\n\tCPL_SMT_WRITE_RPL = 0x2E,\n\tCPL_TX_DATA_ACK = 0x2F,\n\n\tCPL_ABORT_REQ_RSS = 0x30,\n\tCPL_ABORT_RPL_RSS = 0x31,\n\tCPL_CLOSE_CON_RPL = 0x32,\n\tCPL_ISCSI_HDR = 0x33,\n\tCPL_L2T_READ_RPL = 0x34,\n\tCPL_RDMA_CQE = 0x35,\n\tCPL_RDMA_CQE_READ_RSP = 0x36,\n\tCPL_RDMA_CQE_ERR = 0x37,\n\tCPL_RTE_READ_RPL = 0x38,\n\tCPL_RX_DATA = 0x39,\n\n\tCPL_ACT_OPEN_RPL = 0x40,\n\tCPL_PASS_OPEN_RPL = 0x41,\n\tCPL_RX_DATA_DDP = 0x42,\n\tCPL_SMT_READ_RPL = 0x43,\n\n\tCPL_ACT_ESTABLISH = 0x50,\n\tCPL_PASS_ESTABLISH = 0x51,\n\n\tCPL_PASS_ACCEPT_REQ = 0x70,\n\n\tCPL_ASYNC_NOTIF = 0x80,\t \n\n\tCPL_TX_DMA_ACK = 0xA0,\n\tCPL_RDMA_READ_REQ = 0xA1,\n\tCPL_RDMA_TERMINATE = 0xA2,\n\tCPL_TRACE_PKT = 0xA3,\n\tCPL_RDMA_EC_STATUS = 0xA5,\n\n\tNUM_CPL_CMDS\t\t \n};\n\nenum CPL_error {\n\tCPL_ERR_NONE = 0,\n\tCPL_ERR_TCAM_PARITY = 1,\n\tCPL_ERR_TCAM_FULL = 3,\n\tCPL_ERR_CONN_RESET = 20,\n\tCPL_ERR_CONN_EXIST = 22,\n\tCPL_ERR_ARP_MISS = 23,\n\tCPL_ERR_BAD_SYN = 24,\n\tCPL_ERR_CONN_TIMEDOUT = 30,\n\tCPL_ERR_XMIT_TIMEDOUT = 31,\n\tCPL_ERR_PERSIST_TIMEDOUT = 32,\n\tCPL_ERR_FINWAIT2_TIMEDOUT = 33,\n\tCPL_ERR_KEEPALIVE_TIMEDOUT = 34,\n\tCPL_ERR_RTX_NEG_ADVICE = 35,\n\tCPL_ERR_PERSIST_NEG_ADVICE = 36,\n\tCPL_ERR_ABORT_FAILED = 42,\n\tCPL_ERR_GENERAL = 99\n};\n\nenum {\n\tCPL_CONN_POLICY_AUTO = 0,\n\tCPL_CONN_POLICY_ASK = 1,\n\tCPL_CONN_POLICY_DENY = 3\n};\n\nenum {\n\tULP_MODE_NONE = 0,\n\tULP_MODE_ISCSI = 2,\n\tULP_MODE_RDMA = 4,\n\tULP_MODE_TCPDDP = 5\n};\n\nenum {\n\tULP_CRC_HEADER = 1 << 0,\n\tULP_CRC_DATA = 1 << 1\n};\n\nenum {\n\tCPL_PASS_OPEN_ACCEPT,\n\tCPL_PASS_OPEN_REJECT\n};\n\nenum {\n\tCPL_ABORT_SEND_RST = 0,\n\tCPL_ABORT_NO_RST,\n\tCPL_ABORT_POST_CLOSE_REQ = 2\n};\n\nenum {\t\t\t\t \n\tCPL_ETH_II,\n\tCPL_ETH_II_VLAN,\n\tCPL_ETH_802_3,\n\tCPL_ETH_802_3_VLAN\n};\n\nenum {\t\t\t\t \n\tCONG_ALG_RENO,\n\tCONG_ALG_TAHOE,\n\tCONG_ALG_NEWRENO,\n\tCONG_ALG_HIGHSPEED\n};\n\nenum {\t\t\t \n\tRSS_HASH_NONE = 0,\n\tRSS_HASH_2_TUPLE = 1,\n\tRSS_HASH_4_TUPLE = 2,\n\tRSS_HASH_TCPV6 = 3\n};\n\nunion opcode_tid {\n\t__be32 opcode_tid;\n\t__u8 opcode;\n};\n\n#define S_OPCODE 24\n#define V_OPCODE(x) ((x) << S_OPCODE)\n#define G_OPCODE(x) (((x) >> S_OPCODE) & 0xFF)\n#define G_TID(x)    ((x) & 0xFFFFFF)\n\n#define S_QNUM 0\n#define G_QNUM(x) (((x) >> S_QNUM) & 0xFFFF)\n\n#define S_HASHTYPE 22\n#define M_HASHTYPE 0x3\n#define G_HASHTYPE(x) (((x) >> S_HASHTYPE) & M_HASHTYPE)\n\n \n#define MK_OPCODE_TID(opcode, tid) (V_OPCODE(opcode) | (tid))\n\n#define OPCODE_TID(cmd) ((cmd)->ot.opcode_tid)\n\n \n#define GET_TID(cmd) (G_TID(ntohl(OPCODE_TID(cmd))))\n\nstruct tcp_options {\n\t__be16 mss;\n\t__u8 wsf;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t __u8:5;\n\t__u8 ecn:1;\n\t__u8 sack:1;\n\t__u8 tstamp:1;\n#else\n\t__u8 tstamp:1;\n\t__u8 sack:1;\n\t__u8 ecn:1;\n\t __u8:5;\n#endif\n};\n\nstruct rss_header {\n\t__u8 opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 cpu_idx:6;\n\t__u8 hash_type:2;\n#else\n\t__u8 hash_type:2;\n\t__u8 cpu_idx:6;\n#endif\n\t__be16 cq_idx;\n\t__be32 rss_hash_val;\n};\n\n#ifndef CHELSIO_FW\nstruct work_request_hdr {\n\t__be32 wr_hi;\n\t__be32 wr_lo;\n};\n\n \n#define S_WR_SGE_CREDITS    0\n#define M_WR_SGE_CREDITS    0xFF\n#define V_WR_SGE_CREDITS(x) ((x) << S_WR_SGE_CREDITS)\n#define G_WR_SGE_CREDITS(x) (((x) >> S_WR_SGE_CREDITS) & M_WR_SGE_CREDITS)\n\n#define S_WR_SGLSFLT    8\n#define M_WR_SGLSFLT    0xFF\n#define V_WR_SGLSFLT(x) ((x) << S_WR_SGLSFLT)\n#define G_WR_SGLSFLT(x) (((x) >> S_WR_SGLSFLT) & M_WR_SGLSFLT)\n\n#define S_WR_BCNTLFLT    16\n#define M_WR_BCNTLFLT    0xF\n#define V_WR_BCNTLFLT(x) ((x) << S_WR_BCNTLFLT)\n#define G_WR_BCNTLFLT(x) (((x) >> S_WR_BCNTLFLT) & M_WR_BCNTLFLT)\n\n#define S_WR_DATATYPE    20\n#define V_WR_DATATYPE(x) ((x) << S_WR_DATATYPE)\n#define F_WR_DATATYPE    V_WR_DATATYPE(1U)\n\n#define S_WR_COMPL    21\n#define V_WR_COMPL(x) ((x) << S_WR_COMPL)\n#define F_WR_COMPL    V_WR_COMPL(1U)\n\n#define S_WR_EOP    22\n#define V_WR_EOP(x) ((x) << S_WR_EOP)\n#define F_WR_EOP    V_WR_EOP(1U)\n\n#define S_WR_SOP    23\n#define V_WR_SOP(x) ((x) << S_WR_SOP)\n#define F_WR_SOP    V_WR_SOP(1U)\n\n#define S_WR_OP    24\n#define M_WR_OP    0xFF\n#define V_WR_OP(x) ((x) << S_WR_OP)\n#define G_WR_OP(x) (((x) >> S_WR_OP) & M_WR_OP)\n\n \n#define S_WR_LEN    0\n#define M_WR_LEN    0xFF\n#define V_WR_LEN(x) ((x) << S_WR_LEN)\n#define G_WR_LEN(x) (((x) >> S_WR_LEN) & M_WR_LEN)\n\n#define S_WR_TID    8\n#define M_WR_TID    0xFFFFF\n#define V_WR_TID(x) ((x) << S_WR_TID)\n#define G_WR_TID(x) (((x) >> S_WR_TID) & M_WR_TID)\n\n#define S_WR_CR_FLUSH    30\n#define V_WR_CR_FLUSH(x) ((x) << S_WR_CR_FLUSH)\n#define F_WR_CR_FLUSH    V_WR_CR_FLUSH(1U)\n\n#define S_WR_GEN    31\n#define V_WR_GEN(x) ((x) << S_WR_GEN)\n#define F_WR_GEN    V_WR_GEN(1U)\n\n# define WR_HDR struct work_request_hdr wr\n# define RSS_HDR\n#else\n# define WR_HDR\n# define RSS_HDR struct rss_header rss_hdr;\n#endif\n\n \n#define S_CPL_STATUS    0\n#define M_CPL_STATUS    0xFF\n#define V_CPL_STATUS(x) ((x) << S_CPL_STATUS)\n#define G_CPL_STATUS(x) (((x) >> S_CPL_STATUS) & M_CPL_STATUS)\n\n#define S_INJECT_TIMER    6\n#define V_INJECT_TIMER(x) ((x) << S_INJECT_TIMER)\n#define F_INJECT_TIMER    V_INJECT_TIMER(1U)\n\n#define S_NO_OFFLOAD    7\n#define V_NO_OFFLOAD(x) ((x) << S_NO_OFFLOAD)\n#define F_NO_OFFLOAD    V_NO_OFFLOAD(1U)\n\n#define S_ULP_MODE    8\n#define M_ULP_MODE    0xF\n#define V_ULP_MODE(x) ((x) << S_ULP_MODE)\n#define G_ULP_MODE(x) (((x) >> S_ULP_MODE) & M_ULP_MODE)\n\n#define S_RCV_BUFSIZ    12\n#define M_RCV_BUFSIZ    0x3FFF\n#define V_RCV_BUFSIZ(x) ((x) << S_RCV_BUFSIZ)\n#define G_RCV_BUFSIZ(x) (((x) >> S_RCV_BUFSIZ) & M_RCV_BUFSIZ)\n\n#define S_TOS    26\n#define M_TOS    0x3F\n#define V_TOS(x) ((x) << S_TOS)\n#define G_TOS(x) (((x) >> S_TOS) & M_TOS)\n\n \n#define S_DELACK    0\n#define V_DELACK(x) ((x) << S_DELACK)\n#define F_DELACK    V_DELACK(1U)\n\n#define S_NO_CONG    1\n#define V_NO_CONG(x) ((x) << S_NO_CONG)\n#define F_NO_CONG    V_NO_CONG(1U)\n\n#define S_SRC_MAC_SEL    2\n#define M_SRC_MAC_SEL    0x3\n#define V_SRC_MAC_SEL(x) ((x) << S_SRC_MAC_SEL)\n#define G_SRC_MAC_SEL(x) (((x) >> S_SRC_MAC_SEL) & M_SRC_MAC_SEL)\n\n#define S_L2T_IDX    4\n#define M_L2T_IDX    0x7FF\n#define V_L2T_IDX(x) ((x) << S_L2T_IDX)\n#define G_L2T_IDX(x) (((x) >> S_L2T_IDX) & M_L2T_IDX)\n\n#define S_TX_CHANNEL    15\n#define V_TX_CHANNEL(x) ((x) << S_TX_CHANNEL)\n#define F_TX_CHANNEL    V_TX_CHANNEL(1U)\n\n#define S_TCAM_BYPASS    16\n#define V_TCAM_BYPASS(x) ((x) << S_TCAM_BYPASS)\n#define F_TCAM_BYPASS    V_TCAM_BYPASS(1U)\n\n#define S_NAGLE    17\n#define V_NAGLE(x) ((x) << S_NAGLE)\n#define F_NAGLE    V_NAGLE(1U)\n\n#define S_WND_SCALE    18\n#define M_WND_SCALE    0xF\n#define V_WND_SCALE(x) ((x) << S_WND_SCALE)\n#define G_WND_SCALE(x) (((x) >> S_WND_SCALE) & M_WND_SCALE)\n\n#define S_KEEP_ALIVE    22\n#define V_KEEP_ALIVE(x) ((x) << S_KEEP_ALIVE)\n#define F_KEEP_ALIVE    V_KEEP_ALIVE(1U)\n\n#define S_MAX_RETRANS    23\n#define M_MAX_RETRANS    0xF\n#define V_MAX_RETRANS(x) ((x) << S_MAX_RETRANS)\n#define G_MAX_RETRANS(x) (((x) >> S_MAX_RETRANS) & M_MAX_RETRANS)\n\n#define S_MAX_RETRANS_OVERRIDE    27\n#define V_MAX_RETRANS_OVERRIDE(x) ((x) << S_MAX_RETRANS_OVERRIDE)\n#define F_MAX_RETRANS_OVERRIDE    V_MAX_RETRANS_OVERRIDE(1U)\n\n#define S_MSS_IDX    28\n#define M_MSS_IDX    0xF\n#define V_MSS_IDX(x) ((x) << S_MSS_IDX)\n#define G_MSS_IDX(x) (((x) >> S_MSS_IDX) & M_MSS_IDX)\n\n \n#define S_RSS_ENABLE    0\n#define V_RSS_ENABLE(x) ((x) << S_RSS_ENABLE)\n#define F_RSS_ENABLE    V_RSS_ENABLE(1U)\n\n#define S_RSS_MASK_LEN    1\n#define M_RSS_MASK_LEN    0x7\n#define V_RSS_MASK_LEN(x) ((x) << S_RSS_MASK_LEN)\n#define G_RSS_MASK_LEN(x) (((x) >> S_RSS_MASK_LEN) & M_RSS_MASK_LEN)\n\n#define S_CPU_IDX    4\n#define M_CPU_IDX    0x3F\n#define V_CPU_IDX(x) ((x) << S_CPU_IDX)\n#define G_CPU_IDX(x) (((x) >> S_CPU_IDX) & M_CPU_IDX)\n\n#define S_MAC_MATCH_VALID    18\n#define V_MAC_MATCH_VALID(x) ((x) << S_MAC_MATCH_VALID)\n#define F_MAC_MATCH_VALID    V_MAC_MATCH_VALID(1U)\n\n#define S_CONN_POLICY    19\n#define M_CONN_POLICY    0x3\n#define V_CONN_POLICY(x) ((x) << S_CONN_POLICY)\n#define G_CONN_POLICY(x) (((x) >> S_CONN_POLICY) & M_CONN_POLICY)\n\n#define S_SYN_DEFENSE    21\n#define V_SYN_DEFENSE(x) ((x) << S_SYN_DEFENSE)\n#define F_SYN_DEFENSE    V_SYN_DEFENSE(1U)\n\n#define S_VLAN_PRI    22\n#define M_VLAN_PRI    0x3\n#define V_VLAN_PRI(x) ((x) << S_VLAN_PRI)\n#define G_VLAN_PRI(x) (((x) >> S_VLAN_PRI) & M_VLAN_PRI)\n\n#define S_VLAN_PRI_VALID    24\n#define V_VLAN_PRI_VALID(x) ((x) << S_VLAN_PRI_VALID)\n#define F_VLAN_PRI_VALID    V_VLAN_PRI_VALID(1U)\n\n#define S_PKT_TYPE    25\n#define M_PKT_TYPE    0x3\n#define V_PKT_TYPE(x) ((x) << S_PKT_TYPE)\n#define G_PKT_TYPE(x) (((x) >> S_PKT_TYPE) & M_PKT_TYPE)\n\n#define S_MAC_MATCH    27\n#define M_MAC_MATCH    0x1F\n#define V_MAC_MATCH(x) ((x) << S_MAC_MATCH)\n#define G_MAC_MATCH(x) (((x) >> S_MAC_MATCH) & M_MAC_MATCH)\n\n \n#define S_CPU_INDEX    0\n#define M_CPU_INDEX    0x7F\n#define V_CPU_INDEX(x) ((x) << S_CPU_INDEX)\n#define G_CPU_INDEX(x) (((x) >> S_CPU_INDEX) & M_CPU_INDEX)\n\n#define S_CPU_INDEX_VALID    7\n#define V_CPU_INDEX_VALID(x) ((x) << S_CPU_INDEX_VALID)\n#define F_CPU_INDEX_VALID    V_CPU_INDEX_VALID(1U)\n\n#define S_RX_COALESCE    8\n#define M_RX_COALESCE    0x3\n#define V_RX_COALESCE(x) ((x) << S_RX_COALESCE)\n#define G_RX_COALESCE(x) (((x) >> S_RX_COALESCE) & M_RX_COALESCE)\n\n#define S_RX_COALESCE_VALID    10\n#define V_RX_COALESCE_VALID(x) ((x) << S_RX_COALESCE_VALID)\n#define F_RX_COALESCE_VALID    V_RX_COALESCE_VALID(1U)\n\n#define S_CONG_CONTROL_FLAVOR    11\n#define M_CONG_CONTROL_FLAVOR    0x3\n#define V_CONG_CONTROL_FLAVOR(x) ((x) << S_CONG_CONTROL_FLAVOR)\n#define G_CONG_CONTROL_FLAVOR(x) (((x) >> S_CONG_CONTROL_FLAVOR) & M_CONG_CONTROL_FLAVOR)\n\n#define S_PACING_FLAVOR    13\n#define M_PACING_FLAVOR    0x3\n#define V_PACING_FLAVOR(x) ((x) << S_PACING_FLAVOR)\n#define G_PACING_FLAVOR(x) (((x) >> S_PACING_FLAVOR) & M_PACING_FLAVOR)\n\n#define S_FLAVORS_VALID    15\n#define V_FLAVORS_VALID(x) ((x) << S_FLAVORS_VALID)\n#define F_FLAVORS_VALID    V_FLAVORS_VALID(1U)\n\n#define S_RX_FC_DISABLE    16\n#define V_RX_FC_DISABLE(x) ((x) << S_RX_FC_DISABLE)\n#define F_RX_FC_DISABLE    V_RX_FC_DISABLE(1U)\n\n#define S_RX_FC_VALID    17\n#define V_RX_FC_VALID(x) ((x) << S_RX_FC_VALID)\n#define F_RX_FC_VALID    V_RX_FC_VALID(1U)\n\nstruct cpl_pass_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 opt0h;\n\t__be32 opt0l;\n\t__be32 peer_netmask;\n\t__be32 opt1;\n};\n\nstruct cpl_pass_open_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__u8 resvd[7];\n\t__u8 status;\n};\n\nstruct cpl_pass_establish {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 tos_tid;\n\t__be16 l2t_idx;\n\t__be16 tcp_opt;\n\t__be32 snd_isn;\n\t__be32 rcv_isn;\n};\n\n \n#define S_PASS_OPEN_TID    0\n#define M_PASS_OPEN_TID    0xFFFFFF\n#define V_PASS_OPEN_TID(x) ((x) << S_PASS_OPEN_TID)\n#define G_PASS_OPEN_TID(x) (((x) >> S_PASS_OPEN_TID) & M_PASS_OPEN_TID)\n\n#define S_PASS_OPEN_TOS    24\n#define M_PASS_OPEN_TOS    0xFF\n#define V_PASS_OPEN_TOS(x) ((x) << S_PASS_OPEN_TOS)\n#define G_PASS_OPEN_TOS(x) (((x) >> S_PASS_OPEN_TOS) & M_PASS_OPEN_TOS)\n\n \n#define S_L2T_IDX16    5\n#define M_L2T_IDX16    0x7FF\n#define V_L2T_IDX16(x) ((x) << S_L2T_IDX16)\n#define G_L2T_IDX16(x) (((x) >> S_L2T_IDX16) & M_L2T_IDX16)\n\n \n#define G_TCPOPT_WSCALE_OK(x)  (((x) >> 5) & 1)\n#define G_TCPOPT_SACK(x)       (((x) >> 6) & 1)\n#define G_TCPOPT_TSTAMP(x)     (((x) >> 7) & 1)\n#define G_TCPOPT_SND_WSCALE(x) (((x) >> 8) & 0xf)\n#define G_TCPOPT_MSS(x)        (((x) >> 12) & 0xf)\n\nstruct cpl_pass_accept_req {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 tos_tid;\n\tstruct tcp_options tcp_options;\n\t__u8 dst_mac[6];\n\t__be16 vlan_tag;\n\t__u8 src_mac[6];\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t __u8:3;\n\t__u8 addr_idx:3;\n\t__u8 port_idx:1;\n\t__u8 exact_match:1;\n#else\n\t__u8 exact_match:1;\n\t__u8 port_idx:1;\n\t__u8 addr_idx:3;\n\t __u8:3;\n#endif\n\t__u8 rsvd;\n\t__be32 rcv_isn;\n\t__be32 rsvd2;\n};\n\nstruct cpl_pass_accept_rpl {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 opt2;\n\t__be32 rsvd;\n\t__be32 peer_ip;\n\t__be32 opt0h;\n\t__be32 opt0l_status;\n};\n\nstruct cpl_act_open_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 opt0h;\n\t__be32 opt0l;\n\t__be32 params;\n\t__be32 opt2;\n};\n\n \n#define S_AOPEN_VLAN_PRI    9\n#define M_AOPEN_VLAN_PRI    0x3\n#define V_AOPEN_VLAN_PRI(x) ((x) << S_AOPEN_VLAN_PRI)\n#define G_AOPEN_VLAN_PRI(x) (((x) >> S_AOPEN_VLAN_PRI) & M_AOPEN_VLAN_PRI)\n\n#define S_AOPEN_VLAN_PRI_VALID    11\n#define V_AOPEN_VLAN_PRI_VALID(x) ((x) << S_AOPEN_VLAN_PRI_VALID)\n#define F_AOPEN_VLAN_PRI_VALID    V_AOPEN_VLAN_PRI_VALID(1U)\n\n#define S_AOPEN_PKT_TYPE    12\n#define M_AOPEN_PKT_TYPE    0x3\n#define V_AOPEN_PKT_TYPE(x) ((x) << S_AOPEN_PKT_TYPE)\n#define G_AOPEN_PKT_TYPE(x) (((x) >> S_AOPEN_PKT_TYPE) & M_AOPEN_PKT_TYPE)\n\n#define S_AOPEN_MAC_MATCH    14\n#define M_AOPEN_MAC_MATCH    0x1F\n#define V_AOPEN_MAC_MATCH(x) ((x) << S_AOPEN_MAC_MATCH)\n#define G_AOPEN_MAC_MATCH(x) (((x) >> S_AOPEN_MAC_MATCH) & M_AOPEN_MAC_MATCH)\n\n#define S_AOPEN_MAC_MATCH_VALID    19\n#define V_AOPEN_MAC_MATCH_VALID(x) ((x) << S_AOPEN_MAC_MATCH_VALID)\n#define F_AOPEN_MAC_MATCH_VALID    V_AOPEN_MAC_MATCH_VALID(1U)\n\n#define S_AOPEN_IFF_VLAN    20\n#define M_AOPEN_IFF_VLAN    0xFFF\n#define V_AOPEN_IFF_VLAN(x) ((x) << S_AOPEN_IFF_VLAN)\n#define G_AOPEN_IFF_VLAN(x) (((x) >> S_AOPEN_IFF_VLAN) & M_AOPEN_IFF_VLAN)\n\nstruct cpl_act_open_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 atid;\n\t__u8 rsvd[3];\n\t__u8 status;\n};\n\nstruct cpl_act_establish {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 local_port;\n\t__be16 peer_port;\n\t__be32 local_ip;\n\t__be32 peer_ip;\n\t__be32 tos_tid;\n\t__be16 l2t_idx;\n\t__be16 tcp_opt;\n\t__be32 snd_isn;\n\t__be32 rcv_isn;\n};\n\nstruct cpl_get_tcb {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 cpuno;\n\t__be16 rsvd;\n};\n\nstruct cpl_get_tcb_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 rsvd;\n\t__u8 status;\n\t__be16 len;\n};\n\nstruct cpl_set_tcb {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 reply;\n\t__u8 cpu_idx;\n\t__be16 len;\n};\n\n \n#define S_NO_REPLY    7\n#define V_NO_REPLY(x) ((x) << S_NO_REPLY)\n#define F_NO_REPLY    V_NO_REPLY(1U)\n\nstruct cpl_set_tcb_field {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 reply;\n\t__u8 cpu_idx;\n\t__be16 word;\n\t__be64 mask;\n\t__be64 val;\n};\n\nstruct cpl_set_tcb_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 rsvd[3];\n\t__u8 status;\n};\n\nstruct cpl_pcmd {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 rsvd[3];\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 src:1;\n\t__u8 bundle:1;\n\t__u8 channel:1;\n\t __u8:5;\n#else\n\t __u8:5;\n\t__u8 channel:1;\n\t__u8 bundle:1;\n\t__u8 src:1;\n#endif\n\t__be32 pcmd_parm[2];\n};\n\nstruct cpl_pcmd_reply {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd;\n\t__be16 len;\n};\n\nstruct cpl_close_con_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n};\n\nstruct cpl_close_con_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 rsvd[3];\n\t__u8 status;\n\t__be32 snd_nxt;\n\t__be32 rcv_nxt;\n};\n\nstruct cpl_close_listserv_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 rsvd0;\n\t__u8 cpu_idx;\n\t__be16 rsvd1;\n};\n\nstruct cpl_close_listserv_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 rsvd[3];\n\t__u8 status;\n};\n\nstruct cpl_abort_req_rss {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 rsvd0;\n\t__u8 rsvd1;\n\t__u8 status;\n\t__u8 rsvd2[6];\n};\n\nstruct cpl_abort_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd0;\n\t__u8 rsvd1;\n\t__u8 cmd;\n\t__u8 rsvd2[6];\n};\n\nstruct cpl_abort_rpl_rss {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 rsvd0;\n\t__u8 rsvd1;\n\t__u8 status;\n\t__u8 rsvd2[6];\n};\n\nstruct cpl_abort_rpl {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd0;\n\t__u8 rsvd1;\n\t__u8 cmd;\n\t__u8 rsvd2[6];\n};\n\nstruct cpl_peer_close {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 rcv_nxt;\n};\n\nstruct tx_data_wr {\n\t__be32 wr_hi;\n\t__be32 wr_lo;\n\t__be32 len;\n\t__be32 flags;\n\t__be32 sndseq;\n\t__be32 param;\n};\n\n \n#define S_TX_ACK_PAGES\t21\n#define M_TX_ACK_PAGES\t0x7\n#define V_TX_ACK_PAGES(x) ((x) << S_TX_ACK_PAGES)\n#define G_TX_ACK_PAGES(x) (((x) >> S_TX_ACK_PAGES) & M_TX_ACK_PAGES)\n\n \n#define S_TX_PORT    0\n#define M_TX_PORT    0x7\n#define V_TX_PORT(x) ((x) << S_TX_PORT)\n#define G_TX_PORT(x) (((x) >> S_TX_PORT) & M_TX_PORT)\n\n#define S_TX_MSS    4\n#define M_TX_MSS    0xF\n#define V_TX_MSS(x) ((x) << S_TX_MSS)\n#define G_TX_MSS(x) (((x) >> S_TX_MSS) & M_TX_MSS)\n\n#define S_TX_QOS    8\n#define M_TX_QOS    0xFF\n#define V_TX_QOS(x) ((x) << S_TX_QOS)\n#define G_TX_QOS(x) (((x) >> S_TX_QOS) & M_TX_QOS)\n\n#define S_TX_SNDBUF 16\n#define M_TX_SNDBUF 0xFFFF\n#define V_TX_SNDBUF(x) ((x) << S_TX_SNDBUF)\n#define G_TX_SNDBUF(x) (((x) >> S_TX_SNDBUF) & M_TX_SNDBUF)\n\nstruct cpl_tx_data {\n\tunion opcode_tid ot;\n\t__be32 len;\n\t__be32 rsvd;\n\t__be16 urg;\n\t__be16 flags;\n};\n\n \n#define S_TX_ULP_SUBMODE    6\n#define M_TX_ULP_SUBMODE    0xF\n#define V_TX_ULP_SUBMODE(x) ((x) << S_TX_ULP_SUBMODE)\n#define G_TX_ULP_SUBMODE(x) (((x) >> S_TX_ULP_SUBMODE) & M_TX_ULP_SUBMODE)\n\n#define S_TX_ULP_MODE    10\n#define M_TX_ULP_MODE    0xF\n#define V_TX_ULP_MODE(x) ((x) << S_TX_ULP_MODE)\n#define G_TX_ULP_MODE(x) (((x) >> S_TX_ULP_MODE) & M_TX_ULP_MODE)\n\n#define S_TX_SHOVE    14\n#define V_TX_SHOVE(x) ((x) << S_TX_SHOVE)\n#define F_TX_SHOVE    V_TX_SHOVE(1U)\n\n#define S_TX_MORE    15\n#define V_TX_MORE(x) ((x) << S_TX_MORE)\n#define F_TX_MORE    V_TX_MORE(1U)\n\n \n#define S_TX_CPU_IDX    0\n#define M_TX_CPU_IDX    0x3F\n#define V_TX_CPU_IDX(x) ((x) << S_TX_CPU_IDX)\n#define G_TX_CPU_IDX(x) (((x) >> S_TX_CPU_IDX) & M_TX_CPU_IDX)\n\n#define S_TX_URG    16\n#define V_TX_URG(x) ((x) << S_TX_URG)\n#define F_TX_URG    V_TX_URG(1U)\n\n#define S_TX_CLOSE    17\n#define V_TX_CLOSE(x) ((x) << S_TX_CLOSE)\n#define F_TX_CLOSE    V_TX_CLOSE(1U)\n\n#define S_TX_INIT    18\n#define V_TX_INIT(x) ((x) << S_TX_INIT)\n#define F_TX_INIT    V_TX_INIT(1U)\n\n#define S_TX_IMM_ACK    19\n#define V_TX_IMM_ACK(x) ((x) << S_TX_IMM_ACK)\n#define F_TX_IMM_ACK    V_TX_IMM_ACK(1U)\n\n#define S_TX_IMM_DMA    20\n#define V_TX_IMM_DMA(x) ((x) << S_TX_IMM_DMA)\n#define F_TX_IMM_DMA    V_TX_IMM_DMA(1U)\n\nstruct cpl_tx_data_ack {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 ack_seq;\n};\n\nstruct cpl_wr_ack {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 credits;\n\t__be16 rsvd;\n\t__be32 snd_nxt;\n\t__be32 snd_una;\n};\n\nstruct cpl_rdma_ec_status {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 rsvd[3];\n\t__u8 status;\n};\n\nstruct mngt_pktsched_wr {\n\t__be32 wr_hi;\n\t__be32 wr_lo;\n\t__u8 mngt_opcode;\n\t__u8 rsvd[7];\n\t__u8 sched;\n\t__u8 idx;\n\t__u8 min;\n\t__u8 max;\n\t__u8 binding;\n\t__u8 rsvd1[3];\n};\n\nstruct cpl_iscsi_hdr {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 pdu_len_ddp;\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n\t__u8 rsvd;\n\t__u8 status;\n};\n\n \n#define S_ISCSI_PDU_LEN    0\n#define M_ISCSI_PDU_LEN    0x7FFF\n#define V_ISCSI_PDU_LEN(x) ((x) << S_ISCSI_PDU_LEN)\n#define G_ISCSI_PDU_LEN(x) (((x) >> S_ISCSI_PDU_LEN) & M_ISCSI_PDU_LEN)\n\n#define S_ISCSI_DDP    15\n#define V_ISCSI_DDP(x) ((x) << S_ISCSI_DDP)\n#define F_ISCSI_DDP    V_ISCSI_DDP(1U)\n\nstruct cpl_rx_data {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 rsvd;\n\t__be16 len;\n\t__be32 seq;\n\t__be16 urg;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 dack_mode:2;\n\t__u8 psh:1;\n\t__u8 heartbeat:1;\n\t __u8:4;\n#else\n\t __u8:4;\n\t__u8 heartbeat:1;\n\t__u8 psh:1;\n\t__u8 dack_mode:2;\n#endif\n\t__u8 status;\n};\n\nstruct cpl_rx_data_ack {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 credit_dack;\n};\n\n \n#define S_RX_CREDITS    0\n#define M_RX_CREDITS    0x7FFFFFF\n#define V_RX_CREDITS(x) ((x) << S_RX_CREDITS)\n#define G_RX_CREDITS(x) (((x) >> S_RX_CREDITS) & M_RX_CREDITS)\n\n#define S_RX_MODULATE    27\n#define V_RX_MODULATE(x) ((x) << S_RX_MODULATE)\n#define F_RX_MODULATE    V_RX_MODULATE(1U)\n\n#define S_RX_FORCE_ACK    28\n#define V_RX_FORCE_ACK(x) ((x) << S_RX_FORCE_ACK)\n#define F_RX_FORCE_ACK    V_RX_FORCE_ACK(1U)\n\n#define S_RX_DACK_MODE    29\n#define M_RX_DACK_MODE    0x3\n#define V_RX_DACK_MODE(x) ((x) << S_RX_DACK_MODE)\n#define G_RX_DACK_MODE(x) (((x) >> S_RX_DACK_MODE) & M_RX_DACK_MODE)\n\n#define S_RX_DACK_CHANGE    31\n#define V_RX_DACK_CHANGE(x) ((x) << S_RX_DACK_CHANGE)\n#define F_RX_DACK_CHANGE    V_RX_DACK_CHANGE(1U)\n\nstruct cpl_rx_urg_notify {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 seq;\n};\n\nstruct cpl_rx_ddp_complete {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 ddp_report;\n};\n\nstruct cpl_rx_data_ddp {\n\tRSS_HDR union opcode_tid ot;\n\t__be16 urg;\n\t__be16 len;\n\t__be32 seq;\n\tunion {\n\t\t__be32 nxt_seq;\n\t\t__be32 ddp_report;\n\t};\n\t__be32 ulp_crc;\n\t__be32 ddpvld_status;\n};\n\n \n#define S_DDP_STATUS    0\n#define M_DDP_STATUS    0xFF\n#define V_DDP_STATUS(x) ((x) << S_DDP_STATUS)\n#define G_DDP_STATUS(x) (((x) >> S_DDP_STATUS) & M_DDP_STATUS)\n\n#define S_DDP_VALID    15\n#define M_DDP_VALID    0x1FFFF\n#define V_DDP_VALID(x) ((x) << S_DDP_VALID)\n#define G_DDP_VALID(x) (((x) >> S_DDP_VALID) & M_DDP_VALID)\n\n#define S_DDP_PPOD_MISMATCH    15\n#define V_DDP_PPOD_MISMATCH(x) ((x) << S_DDP_PPOD_MISMATCH)\n#define F_DDP_PPOD_MISMATCH    V_DDP_PPOD_MISMATCH(1U)\n\n#define S_DDP_PDU    16\n#define V_DDP_PDU(x) ((x) << S_DDP_PDU)\n#define F_DDP_PDU    V_DDP_PDU(1U)\n\n#define S_DDP_LLIMIT_ERR    17\n#define V_DDP_LLIMIT_ERR(x) ((x) << S_DDP_LLIMIT_ERR)\n#define F_DDP_LLIMIT_ERR    V_DDP_LLIMIT_ERR(1U)\n\n#define S_DDP_PPOD_PARITY_ERR    18\n#define V_DDP_PPOD_PARITY_ERR(x) ((x) << S_DDP_PPOD_PARITY_ERR)\n#define F_DDP_PPOD_PARITY_ERR    V_DDP_PPOD_PARITY_ERR(1U)\n\n#define S_DDP_PADDING_ERR    19\n#define V_DDP_PADDING_ERR(x) ((x) << S_DDP_PADDING_ERR)\n#define F_DDP_PADDING_ERR    V_DDP_PADDING_ERR(1U)\n\n#define S_DDP_HDRCRC_ERR    20\n#define V_DDP_HDRCRC_ERR(x) ((x) << S_DDP_HDRCRC_ERR)\n#define F_DDP_HDRCRC_ERR    V_DDP_HDRCRC_ERR(1U)\n\n#define S_DDP_DATACRC_ERR    21\n#define V_DDP_DATACRC_ERR(x) ((x) << S_DDP_DATACRC_ERR)\n#define F_DDP_DATACRC_ERR    V_DDP_DATACRC_ERR(1U)\n\n#define S_DDP_INVALID_TAG    22\n#define V_DDP_INVALID_TAG(x) ((x) << S_DDP_INVALID_TAG)\n#define F_DDP_INVALID_TAG    V_DDP_INVALID_TAG(1U)\n\n#define S_DDP_ULIMIT_ERR    23\n#define V_DDP_ULIMIT_ERR(x) ((x) << S_DDP_ULIMIT_ERR)\n#define F_DDP_ULIMIT_ERR    V_DDP_ULIMIT_ERR(1U)\n\n#define S_DDP_OFFSET_ERR    24\n#define V_DDP_OFFSET_ERR(x) ((x) << S_DDP_OFFSET_ERR)\n#define F_DDP_OFFSET_ERR    V_DDP_OFFSET_ERR(1U)\n\n#define S_DDP_COLOR_ERR    25\n#define V_DDP_COLOR_ERR(x) ((x) << S_DDP_COLOR_ERR)\n#define F_DDP_COLOR_ERR    V_DDP_COLOR_ERR(1U)\n\n#define S_DDP_TID_MISMATCH    26\n#define V_DDP_TID_MISMATCH(x) ((x) << S_DDP_TID_MISMATCH)\n#define F_DDP_TID_MISMATCH    V_DDP_TID_MISMATCH(1U)\n\n#define S_DDP_INVALID_PPOD    27\n#define V_DDP_INVALID_PPOD(x) ((x) << S_DDP_INVALID_PPOD)\n#define F_DDP_INVALID_PPOD    V_DDP_INVALID_PPOD(1U)\n\n#define S_DDP_ULP_MODE    28\n#define M_DDP_ULP_MODE    0xF\n#define V_DDP_ULP_MODE(x) ((x) << S_DDP_ULP_MODE)\n#define G_DDP_ULP_MODE(x) (((x) >> S_DDP_ULP_MODE) & M_DDP_ULP_MODE)\n\n \n#define S_DDP_OFFSET    0\n#define M_DDP_OFFSET    0x3FFFFF\n#define V_DDP_OFFSET(x) ((x) << S_DDP_OFFSET)\n#define G_DDP_OFFSET(x) (((x) >> S_DDP_OFFSET) & M_DDP_OFFSET)\n\n#define S_DDP_URG    24\n#define V_DDP_URG(x) ((x) << S_DDP_URG)\n#define F_DDP_URG    V_DDP_URG(1U)\n\n#define S_DDP_PSH    25\n#define V_DDP_PSH(x) ((x) << S_DDP_PSH)\n#define F_DDP_PSH    V_DDP_PSH(1U)\n\n#define S_DDP_BUF_COMPLETE    26\n#define V_DDP_BUF_COMPLETE(x) ((x) << S_DDP_BUF_COMPLETE)\n#define F_DDP_BUF_COMPLETE    V_DDP_BUF_COMPLETE(1U)\n\n#define S_DDP_BUF_TIMED_OUT    27\n#define V_DDP_BUF_TIMED_OUT(x) ((x) << S_DDP_BUF_TIMED_OUT)\n#define F_DDP_BUF_TIMED_OUT    V_DDP_BUF_TIMED_OUT(1U)\n\n#define S_DDP_BUF_IDX    28\n#define V_DDP_BUF_IDX(x) ((x) << S_DDP_BUF_IDX)\n#define F_DDP_BUF_IDX    V_DDP_BUF_IDX(1U)\n\nstruct cpl_tx_pkt {\n\tWR_HDR;\n\t__be32 cntrl;\n\t__be32 len;\n};\n\nstruct cpl_tx_pkt_lso {\n\tWR_HDR;\n\t__be32 cntrl;\n\t__be32 len;\n\n\t__be32 rsvd;\n\t__be32 lso_info;\n};\n\n \n#define S_TXPKT_VLAN    0\n#define M_TXPKT_VLAN    0xFFFF\n#define V_TXPKT_VLAN(x) ((x) << S_TXPKT_VLAN)\n#define G_TXPKT_VLAN(x) (((x) >> S_TXPKT_VLAN) & M_TXPKT_VLAN)\n\n#define S_TXPKT_INTF    16\n#define M_TXPKT_INTF    0xF\n#define V_TXPKT_INTF(x) ((x) << S_TXPKT_INTF)\n#define G_TXPKT_INTF(x) (((x) >> S_TXPKT_INTF) & M_TXPKT_INTF)\n\n#define S_TXPKT_IPCSUM_DIS    20\n#define V_TXPKT_IPCSUM_DIS(x) ((x) << S_TXPKT_IPCSUM_DIS)\n#define F_TXPKT_IPCSUM_DIS    V_TXPKT_IPCSUM_DIS(1U)\n\n#define S_TXPKT_L4CSUM_DIS    21\n#define V_TXPKT_L4CSUM_DIS(x) ((x) << S_TXPKT_L4CSUM_DIS)\n#define F_TXPKT_L4CSUM_DIS    V_TXPKT_L4CSUM_DIS(1U)\n\n#define S_TXPKT_VLAN_VLD    22\n#define V_TXPKT_VLAN_VLD(x) ((x) << S_TXPKT_VLAN_VLD)\n#define F_TXPKT_VLAN_VLD    V_TXPKT_VLAN_VLD(1U)\n\n#define S_TXPKT_LOOPBACK    23\n#define V_TXPKT_LOOPBACK(x) ((x) << S_TXPKT_LOOPBACK)\n#define F_TXPKT_LOOPBACK    V_TXPKT_LOOPBACK(1U)\n\n#define S_TXPKT_OPCODE    24\n#define M_TXPKT_OPCODE    0xFF\n#define V_TXPKT_OPCODE(x) ((x) << S_TXPKT_OPCODE)\n#define G_TXPKT_OPCODE(x) (((x) >> S_TXPKT_OPCODE) & M_TXPKT_OPCODE)\n\n \n#define S_LSO_MSS    0\n#define M_LSO_MSS    0x3FFF\n#define V_LSO_MSS(x) ((x) << S_LSO_MSS)\n#define G_LSO_MSS(x) (((x) >> S_LSO_MSS) & M_LSO_MSS)\n\n#define S_LSO_ETH_TYPE    14\n#define M_LSO_ETH_TYPE    0x3\n#define V_LSO_ETH_TYPE(x) ((x) << S_LSO_ETH_TYPE)\n#define G_LSO_ETH_TYPE(x) (((x) >> S_LSO_ETH_TYPE) & M_LSO_ETH_TYPE)\n\n#define S_LSO_TCPHDR_WORDS    16\n#define M_LSO_TCPHDR_WORDS    0xF\n#define V_LSO_TCPHDR_WORDS(x) ((x) << S_LSO_TCPHDR_WORDS)\n#define G_LSO_TCPHDR_WORDS(x) (((x) >> S_LSO_TCPHDR_WORDS) & M_LSO_TCPHDR_WORDS)\n\n#define S_LSO_IPHDR_WORDS    20\n#define M_LSO_IPHDR_WORDS    0xF\n#define V_LSO_IPHDR_WORDS(x) ((x) << S_LSO_IPHDR_WORDS)\n#define G_LSO_IPHDR_WORDS(x) (((x) >> S_LSO_IPHDR_WORDS) & M_LSO_IPHDR_WORDS)\n\n#define S_LSO_IPV6    24\n#define V_LSO_IPV6(x) ((x) << S_LSO_IPV6)\n#define F_LSO_IPV6    V_LSO_IPV6(1U)\n\nstruct cpl_trace_pkt {\n#ifdef CHELSIO_FW\n\t__u8 rss_opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 err:1;\n\t __u8:7;\n#else\n\t __u8:7;\n\t__u8 err:1;\n#endif\n\t__u8 rsvd0;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 qid:4;\n\t __u8:4;\n#else\n\t __u8:4;\n\t__u8 qid:4;\n#endif\n\t__be32 tstamp;\n#endif\t\t\t\t \n\n\t__u8 opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 iff:4;\n\t __u8:4;\n#else\n\t __u8:4;\n\t__u8 iff:4;\n#endif\n\t__u8 rsvd[4];\n\t__be16 len;\n};\n\nstruct cpl_rx_pkt {\n\tRSS_HDR __u8 opcode;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 iff:4;\n\t__u8 csum_valid:1;\n\t__u8 ipmi_pkt:1;\n\t__u8 vlan_valid:1;\n\t__u8 fragment:1;\n#else\n\t__u8 fragment:1;\n\t__u8 vlan_valid:1;\n\t__u8 ipmi_pkt:1;\n\t__u8 csum_valid:1;\n\t__u8 iff:4;\n#endif\n\t__be16 csum;\n\t__be16 vlan;\n\t__be16 len;\n};\n\nstruct cpl_l2t_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 params;\n\t__u8 rsvd[2];\n\t__u8 dst_mac[6];\n};\n\n \n#define S_L2T_W_IDX    0\n#define M_L2T_W_IDX    0x7FF\n#define V_L2T_W_IDX(x) ((x) << S_L2T_W_IDX)\n#define G_L2T_W_IDX(x) (((x) >> S_L2T_W_IDX) & M_L2T_W_IDX)\n\n#define S_L2T_W_VLAN    11\n#define M_L2T_W_VLAN    0xFFF\n#define V_L2T_W_VLAN(x) ((x) << S_L2T_W_VLAN)\n#define G_L2T_W_VLAN(x) (((x) >> S_L2T_W_VLAN) & M_L2T_W_VLAN)\n\n#define S_L2T_W_IFF    23\n#define M_L2T_W_IFF    0xF\n#define V_L2T_W_IFF(x) ((x) << S_L2T_W_IFF)\n#define G_L2T_W_IFF(x) (((x) >> S_L2T_W_IFF) & M_L2T_W_IFF)\n\n#define S_L2T_W_PRIO    27\n#define M_L2T_W_PRIO    0x7\n#define V_L2T_W_PRIO(x) ((x) << S_L2T_W_PRIO)\n#define G_L2T_W_PRIO(x) (((x) >> S_L2T_W_PRIO) & M_L2T_W_PRIO)\n\nstruct cpl_l2t_write_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[3];\n};\n\nstruct cpl_l2t_read_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be16 rsvd;\n\t__be16 l2t_idx;\n};\n\nstruct cpl_l2t_read_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__be32 params;\n\t__u8 rsvd[2];\n\t__u8 dst_mac[6];\n};\n\n \n#define S_L2T_R_PRIO    0\n#define M_L2T_R_PRIO    0x7\n#define V_L2T_R_PRIO(x) ((x) << S_L2T_R_PRIO)\n#define G_L2T_R_PRIO(x) (((x) >> S_L2T_R_PRIO) & M_L2T_R_PRIO)\n\n#define S_L2T_R_VLAN    8\n#define M_L2T_R_VLAN    0xFFF\n#define V_L2T_R_VLAN(x) ((x) << S_L2T_R_VLAN)\n#define G_L2T_R_VLAN(x) (((x) >> S_L2T_R_VLAN) & M_L2T_R_VLAN)\n\n#define S_L2T_R_IFF    20\n#define M_L2T_R_IFF    0xF\n#define V_L2T_R_IFF(x) ((x) << S_L2T_R_IFF)\n#define G_L2T_R_IFF(x) (((x) >> S_L2T_R_IFF) & M_L2T_R_IFF)\n\n#define S_L2T_STATUS    24\n#define M_L2T_STATUS    0xFF\n#define V_L2T_STATUS(x) ((x) << S_L2T_STATUS)\n#define G_L2T_STATUS(x) (((x) >> S_L2T_STATUS) & M_L2T_STATUS)\n\nstruct cpl_smt_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 rsvd0;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 mtu_idx:4;\n\t__u8 iff:4;\n#else\n\t__u8 iff:4;\n\t__u8 mtu_idx:4;\n#endif\n\t__be16 rsvd2;\n\t__be16 rsvd3;\n\t__u8 src_mac1[6];\n\t__be16 rsvd4;\n\t__u8 src_mac0[6];\n};\n\nstruct cpl_smt_write_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[3];\n};\n\nstruct cpl_smt_read_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__u8 rsvd0;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t __u8:4;\n\t__u8 iff:4;\n#else\n\t__u8 iff:4;\n\t __u8:4;\n#endif\n\t__be16 rsvd2;\n};\n\nstruct cpl_smt_read_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 mtu_idx:4;\n\t __u8:4;\n#else\n\t __u8:4;\n\t__u8 mtu_idx:4;\n#endif\n\t__be16 rsvd2;\n\t__be16 rsvd3;\n\t__u8 src_mac1[6];\n\t__be16 rsvd4;\n\t__u8 src_mac0[6];\n};\n\nstruct cpl_rte_delete_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 params;\n};\n\n \n#define S_RTE_REQ_LUT_IX    8\n#define M_RTE_REQ_LUT_IX    0x7FF\n#define V_RTE_REQ_LUT_IX(x) ((x) << S_RTE_REQ_LUT_IX)\n#define G_RTE_REQ_LUT_IX(x) (((x) >> S_RTE_REQ_LUT_IX) & M_RTE_REQ_LUT_IX)\n\n#define S_RTE_REQ_LUT_BASE    19\n#define M_RTE_REQ_LUT_BASE    0x7FF\n#define V_RTE_REQ_LUT_BASE(x) ((x) << S_RTE_REQ_LUT_BASE)\n#define G_RTE_REQ_LUT_BASE(x) (((x) >> S_RTE_REQ_LUT_BASE) & M_RTE_REQ_LUT_BASE)\n\n#define S_RTE_READ_REQ_SELECT    31\n#define V_RTE_READ_REQ_SELECT(x) ((x) << S_RTE_READ_REQ_SELECT)\n#define F_RTE_READ_REQ_SELECT    V_RTE_READ_REQ_SELECT(1U)\n\nstruct cpl_rte_delete_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[3];\n};\n\nstruct cpl_rte_write_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t __u8:6;\n\t__u8 write_tcam:1;\n\t__u8 write_l2t_lut:1;\n#else\n\t__u8 write_l2t_lut:1;\n\t__u8 write_tcam:1;\n\t __u8:6;\n#endif\n\t__u8 rsvd[3];\n\t__be32 lut_params;\n\t__be16 rsvd2;\n\t__be16 l2t_idx;\n\t__be32 netmask;\n\t__be32 faddr;\n};\n\n \n#define S_RTE_WRITE_REQ_LUT_IX    10\n#define M_RTE_WRITE_REQ_LUT_IX    0x7FF\n#define V_RTE_WRITE_REQ_LUT_IX(x) ((x) << S_RTE_WRITE_REQ_LUT_IX)\n#define G_RTE_WRITE_REQ_LUT_IX(x) (((x) >> S_RTE_WRITE_REQ_LUT_IX) & M_RTE_WRITE_REQ_LUT_IX)\n\n#define S_RTE_WRITE_REQ_LUT_BASE    21\n#define M_RTE_WRITE_REQ_LUT_BASE    0x7FF\n#define V_RTE_WRITE_REQ_LUT_BASE(x) ((x) << S_RTE_WRITE_REQ_LUT_BASE)\n#define G_RTE_WRITE_REQ_LUT_BASE(x) (((x) >> S_RTE_WRITE_REQ_LUT_BASE) & M_RTE_WRITE_REQ_LUT_BASE)\n\nstruct cpl_rte_write_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd[3];\n};\n\nstruct cpl_rte_read_req {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 params;\n};\n\nstruct cpl_rte_read_rpl {\n\tRSS_HDR union opcode_tid ot;\n\t__u8 status;\n\t__u8 rsvd0;\n\t__be16 l2t_idx;\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t __u8:7;\n\t__u8 select:1;\n#else\n\t__u8 select:1;\n\t __u8:7;\n#endif\n\t__u8 rsvd2[3];\n\t__be32 addr;\n};\n\nstruct cpl_tid_release {\n\tWR_HDR;\n\tunion opcode_tid ot;\n\t__be32 rsvd;\n};\n\nstruct cpl_barrier {\n\tWR_HDR;\n\t__u8 opcode;\n\t__u8 rsvd[7];\n};\n\nstruct cpl_rdma_read_req {\n\t__u8 opcode;\n\t__u8 rsvd[15];\n};\n\nstruct cpl_rdma_terminate {\n#ifdef CHELSIO_FW\n\t__u8 opcode;\n\t__u8 rsvd[2];\n#if defined(__LITTLE_ENDIAN_BITFIELD)\n\t__u8 rspq:3;\n\t __u8:5;\n#else\n\t __u8:5;\n\t__u8 rspq:3;\n#endif\n\t__be32 tid_len;\n#endif\n\t__be32 msn;\n\t__be32 mo;\n\t__u8 data[];\n};\n\n \n#define S_FLIT_CNT    0\n#define M_FLIT_CNT    0xFF\n#define V_FLIT_CNT(x) ((x) << S_FLIT_CNT)\n#define G_FLIT_CNT(x) (((x) >> S_FLIT_CNT) & M_FLIT_CNT)\n\n#define S_TERM_TID    8\n#define M_TERM_TID    0xFFFFF\n#define V_TERM_TID(x) ((x) << S_TERM_TID)\n#define G_TERM_TID(x) (((x) >> S_TERM_TID) & M_TERM_TID)\n\n \nenum { ULP_MEM_READ = 2, ULP_MEM_WRITE = 3, ULP_TXPKT = 4 };\n\n#define S_ULPTX_CMD\t28\n#define M_ULPTX_CMD\t0xF\n#define V_ULPTX_CMD(x)\t((x) << S_ULPTX_CMD)\n\n#define S_ULPTX_NFLITS\t0\n#define M_ULPTX_NFLITS\t0xFF\n#define V_ULPTX_NFLITS(x) ((x) << S_ULPTX_NFLITS)\n\nstruct ulp_mem_io {\n\tWR_HDR;\n\t__be32 cmd_lock_addr;\n\t__be32 len;\n};\n\n \n#define S_ULP_MEMIO_ADDR\t0\n#define M_ULP_MEMIO_ADDR\t0x7FFFFFF\n#define V_ULP_MEMIO_ADDR(x)\t((x) << S_ULP_MEMIO_ADDR)\n#define S_ULP_MEMIO_LOCK\t27\n#define V_ULP_MEMIO_LOCK(x)\t((x) << S_ULP_MEMIO_LOCK)\n#define F_ULP_MEMIO_LOCK\tV_ULP_MEMIO_LOCK(1U)\n\n \n#define S_ULP_MEMIO_DATA_LEN\t28\n#define M_ULP_MEMIO_DATA_LEN\t0xF\n#define V_ULP_MEMIO_DATA_LEN(x)\t((x) << S_ULP_MEMIO_DATA_LEN)\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}