{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707177686110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707177686110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 05 18:01:26 2024 " "Processing started: Mon Feb 05 18:01:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707177686110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177686110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_B -c Lab2_B " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_B -c Lab2_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177686110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707177686675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707177686675 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab2_B.sv(28) " "Verilog HDL Module Instantiation warning at Lab2_B.sv(28): ignored dangling comma in List of Port Connections" {  } { { "Lab2_B.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1707177696025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_b.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_B " "Found entity 1: Lab2_B" {  } { { "Lab2_B.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "binary2seven.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/binary2seven.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividexn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dividexn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "divideXN.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/divideXN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/FSM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockLadder " "Found entity 1: clockLadder" {  } { { "clockLadder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four2one.sv 1 1 " "Found 1 design units, including 1 entities, in source file four2one.sv" { { "Info" "ISGN_ENTITY_NAME" "1 four2one " "Found entity 1: four2one" {  } { { "four2one.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/four2one.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speeds.sv 1 1 " "Found 1 design units, including 1 entities, in source file speeds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 speeds " "Found entity 1: speeds" {  } { { "speeds.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/speeds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onofftoggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file onofftoggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "OnOffToggle.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/OnOffToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX Hex MUX.sv(7) " "Verilog HDL Declaration information at MUX.sv(7): object \"HEX\" differs only in case from object \"Hex\" in the same scope" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696039 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CrawlNumbs.sv(11) " "Verilog HDL information at CrawlNumbs.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "CrawlNumbs.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/CrawlNumbs.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1707177696053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crawlnumbs.sv 1 1 " "Found 1 design units, including 1 entities, in source file crawlnumbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CrawlNumbs " "Found entity 1: CrawlNumbs" {  } { { "CrawlNumbs.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/CrawlNumbs.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707177696053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177696053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_B " "Elaborating entity \"Lab2_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707177696102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:toggle " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:toggle\"" {  } { { "Lab2_B.sv" "toggle" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockLadder clockLadder:Ladder " "Elaborating entity \"clockLadder\" for hierarchy \"clockLadder:Ladder\"" {  } { { "Lab2_B.sv" "Ladder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696120 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk25 clockLadder.sv(7) " "Output port \"clk25\" at clockLadder.sv(7) has no driver" {  } { { "clockLadder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 "|Lab2_B|clockLadder:Ladder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_slowest clockLadder.sv(8) " "Output port \"clk_slowest\" at clockLadder.sv(8) has no driver" {  } { { "clockLadder.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 "|Lab2_B|clockLadder:Ladder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock190 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock190\"" {  } { { "clockLadder.sv" "clock190" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock3 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock3\"" {  } { { "clockLadder.sv" "clock3" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN clockLadder:Ladder\|divideXN:clock1 " "Elaborating entity \"divideXN\" for hierarchy \"clockLadder:Ladder\|divideXN:clock1\"" {  } { { "clockLadder.sv" "clock1" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/clockLadder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speeds speeds:diffFreq " "Elaborating entity \"speeds\" for hierarchy \"speeds:diffFreq\"" {  } { { "Lab2_B.sv" "diffFreq" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrawlNumbs CrawlNumbs:CralingThings " "Elaborating entity \"CrawlNumbs\" for hierarchy \"CrawlNumbs:CralingThings\"" {  } { { "Lab2_B.sv" "CralingThings" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:Mux_decoder " "Elaborating entity \"MUX\" for hierarchy \"MUX:Mux_decoder\"" {  } { { "Lab2_B.sv" "Mux_decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four2one MUX:Mux_decoder\|four2one:decoder " "Elaborating entity \"four2one\" for hierarchy \"MUX:Mux_decoder\|four2one:decoder\"" {  } { { "MUX.sv" "decoder" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM MUX:Mux_decoder\|FSM:digit " "Elaborating entity \"FSM\" for hierarchy \"MUX:Mux_decoder\|FSM:digit\"" {  } { { "MUX.sv" "digit" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven MUX:Mux_decoder\|binary2seven:Hex " "Elaborating entity \"binary2seven\" for hierarchy \"MUX:Mux_decoder\|binary2seven:Hex\"" {  } { { "MUX.sv" "Hex" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/MUX.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177696147 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "speeds:diffFreq\|SPEED " "Found clock multiplexer speeds:diffFreq\|SPEED" {  } { { "speeds.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/speeds.sv" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1707177696352 "|Lab2_B|speeds:diffFreq|SPEED"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1707177696352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1707177696663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707177696794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/output_files/Lab2_B.map.smsg " "Generated suppressed messages file C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/output_files/Lab2_B.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177697268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707177697400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707177697400 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW3 " "No output dependent on input pin \"SW3\"" {  } { { "Lab2_B.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707177697462 "|Lab2_B|SW3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "Lab2_B.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707177697462 "|Lab2_B|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "Lab2_B.sv" "" { Text "C:/Users/serva/OneDrive/Documents/Classes_Spring_2024/ADL/LAB2/lab2_partB/Lab2_B.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707177697462 "|Lab2_B|SW1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707177697462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707177697462 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707177697462 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707177697462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707177697462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707177697489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 18:01:37 2024 " "Processing ended: Mon Feb 05 18:01:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707177697489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707177697489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707177697489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707177697489 ""}
