# simple_verilog_adder
Simple verilog code for a parameterized adder with its testbench

# To compile verilog code
make compile

# To display $display TB output
make display

# To launch gtkwave on VCD output
make waveform

# To clean output files
make clean
