<ENTRY>
{
 "session": {
  "name": "v++_link_vadd.hw",
  "pid": "0",
  "uuid": "738a7f80-520a-4997-a4d3-183d44cf02d7",
  "description": "",
  "timestamp": "0",
  "outputFiles": [
   {
    "type": "JSON",
    "mode": "CLIENT_ONLY",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/.tlog/v++_link_vadd.hw.xtl",
    "continuous": true
   },
   {
    "type": "JSON",
    "mode": "LOCAL_IF_NO_CONNECT",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xclbin.link_summary",
    "continuous": true
   },
   {
    "type": "BINARY_PROTOBUF",
    "mode": "LOCAL_IF_NO_CONNECT",
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xclbin.link_summary.pb",
    "continuous": true
   }
  ]
 },
 "thisFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xclbin.link_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:11 2020",
 "timestampMillis": "1604565371732",
 "buildStep": {
  "cmdId": "86b00226-fef9-45b6-b5b4-51c3bfc56596",
  "name": "v++",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp \"vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --xp \"misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo ",
  "args": [
   "-t",
   "hw",
   "--config",
   "design.cfg",
   "--save-temps",
   "--report",
   "estimate",
   "--temp_dir",
   "./_x.hw/vadd",
   "-l",
   "--profile_kernel",
   "data:all:all:all:all",
   "-oxclbin/vadd.hw.xclbin",
   "xclbin/vadd.hw.xo"
  ],
  "iniFiles": [
   {
    "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/design.cfg",
    "content": "platform=xilinx_u280_xdma_201920_3\nprofile_kernel=data:all:all:all\nkernel_frequency=200\ndebug=1\n\n[connectivity]\nnk=vadd:1:vadd_1\n# slr=vadd_1:SLR0\nsp=vadd_1.table_HBM0:HBM[0]\nsp=vadd_1.table_HBM1:HBM[1]\nsp=vadd_1.table_HBM2:HBM[2]\nsp=vadd_1.table_HBM3:HBM[3]\nsp=vadd_1.table_HBM4:HBM[4]\nsp=vadd_1.table_HBM5:HBM[5]\nsp=vadd_1.table_HBM6:HBM[6]\nsp=vadd_1.table_HBM7:HBM[7]\nsp=vadd_1.table_HBM8:HBM[8]\nsp=vadd_1.table_HBM9:HBM[9]\nsp=vadd_1.table_HBM10:HBM[10]\nsp=vadd_1.table_HBM11:HBM[11]\nsp=vadd_1.table_HBM12:HBM[12]\nsp=vadd_1.table_HBM13:HBM[13]\nsp=vadd_1.table_HBM14:HBM[14]\nsp=vadd_1.table_HBM15:HBM[15]\nsp=vadd_1.table_HBM16:HBM[16]\nsp=vadd_1.table_HBM17:HBM[17]\nsp=vadd_1.table_HBM18:HBM[18]\nsp=vadd_1.table_HBM19:HBM[19]\nsp=vadd_1.table_HBM20:HBM[20]\nsp=vadd_1.table_HBM21:HBM[21]\nsp=vadd_1.table_HBM22:HBM[22]\nsp=vadd_1.table_HBM23:HBM[23]\nsp=vadd_1.table_HBM24:HBM[24]\nsp=vadd_1.table_HBM25:HBM[25]\nsp=vadd_1.table_HBM26:HBM[26]\nsp=vadd_1.table_HBM27:HBM[27]\n# sp=vadd_1.table_HBM28:HBM[28]\n# sp=vadd_1.table_HBM29:HBM[29]\n# sp=vadd_1.table_HBM30:HBM[30]\n# sp=vadd_1.table_HBM31:HBM[31]\n# sp=vadd_1.table_DDR0:DDR[0]\n# sp=vadd_1.table_DDR1:DDR[1]\nsp=vadd_1.out_PLRAM:PLRAM[0]\n\n[vivado] \n#param=compiler.userPreSysLinkTcl=$(PWD)/tcl/plram.tcl \nparam=route.enableGlobalHoldIter=true\nparam=project.writeIntermediateCheckpoints=true\n# prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=SSI_SpreadLogic_high\n# prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-post_place_opt}\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.IS_ENABLED}=true \n# prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=ExploreWithHoldFix\n# prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-fanout_opt -critical_cell_opt -rewire -slr_crossing_opt -tns_cleanup -hold_fix -sll_reg_hold_fix -retime}\nprop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-slr_crossing_opt -tns_cleanup}\n#prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-hold_fix -slr_crossing_opt}\nprop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AlternateCLBRouting\n#prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-hold_fix}\nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED}=true \nprop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-critical_cell_opt -rewire -hold_fix -sll_reg_hold_fix -retime}\n#prop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-critical_cell_opt -rewire -slr_crossing_opt -tns_cleanup -hold_fix -sll_reg_hold_fix -retime}\n"
   }
  ]
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:11 2020",
 "timestampMillis": "1604565371734",
 "status": {
  "cmdId": "86b00226-fef9-45b6-b5b4-51c3bfc56596",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Thu Nov  5 09:36:21 2020",
 "timestampMillis": "1604565381756",
 "buildSummary": {
  "hardwarePlatform": "xilinx_u280_xdma_201920_3.xpfm",
  "hardwareDsa": "xilinx_u280_xdma_201920_3.xsa",
  "platformDirectory": "/opt/xilinx/platforms/xilinx_u280_xdma_201920_3",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_LINK",
  "target": "TT_HW",
  "binaryContainer": {
   "base": {
    "type": "BT_UKNOWN",
    "name": "vadd.hw",
    "file": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xclbin",
    "reports": []
   },
   "kernels": []
  },
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "vadd",
     "file": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xo",
     "reports": []
    },
    "sources": [
     "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xo/vadd/vadd/cpu_sources/vadd.cpp"
    ],
    "cuNames": [
     "vadd_1"
    ]
   }
  ]
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:22 2020",
 "timestampMillis": "1604565382075",
 "buildStep": {
  "cmdId": "97c367f0-b5a8-441e-9f48-8890309f3234",
  "name": "system_link",
  "logFile": "",
  "commandLine": "system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/sys_link",
  "args": [
   "--xo",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/xclbin/vadd.hw.xo",
   "-keep",
   "--config",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/syslinkConfig.ini",
   "--xpfm",
   "/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm",
   "--target",
   "hw",
   "--output_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int",
   "--temp_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/sys_link"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:22 2020",
 "timestampMillis": "1604565382076",
 "status": {
  "cmdId": "97c367f0-b5a8-441e-9f48-8890309f3234",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:47 2020",
 "timestampMillis": "1604565407392",
 "status": {
  "cmdId": "97c367f0-b5a8-441e-9f48-8890309f3234",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:47 2020",
 "timestampMillis": "1604565407401",
 "buildStep": {
  "cmdId": "94177769-2277-4691-805a-05691065515c",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.1.xml",
  "args": [
   "-sdsl",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/sdsl.dat",
   "-rtd",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/cf2sw.rtd",
   "-xclbin",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.xml",
   "-o",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.1.xml"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:47 2020",
 "timestampMillis": "1604565407402",
 "status": {
  "cmdId": "94177769-2277-4691-805a-05691065515c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:50 2020",
 "timestampMillis": "1604565410554",
 "status": {
  "cmdId": "94177769-2277-4691-805a-05691065515c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:50 2020",
 "timestampMillis": "1604565410564",
 "buildStep": {
  "cmdId": "33d7f5e9-1106-4392-b08b-145add985a14",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/kernel_info.dat",
  "args": [
   "--rtdJsonFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/cf2sw.rtd",
   "--diagramJsonFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModel.json",
   "--platformFilePath",
   "/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm",
   "--generatedByName",
   "v++",
   "--generatedByVersion",
   "2019.2",
   "--generatedByChangeList",
   "2708876",
   "--generatedByTimeStamp",
   "Wed Nov  6 21:39:14 MST 2019",
   "--generatedByOptions",
   "/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo ",
   "--generatedByXclbinName",
   "vadd.hw",
   "--kernelInfoDataFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/kernel_info.dat"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:50 2020",
 "timestampMillis": "1604565410566",
 "status": {
  "cmdId": "33d7f5e9-1106-4392-b08b-145add985a14",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 09:36:52 2020",
 "timestampMillis": "1604565412241",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModel.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:52 2020",
 "timestampMillis": "1604565412254",
 "status": {
  "cmdId": "33d7f5e9-1106-4392-b08b-145add985a14",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:52 2020",
 "timestampMillis": "1604565412264",
 "buildStep": {
  "cmdId": "6e7dd82d-9e01-4631-8839-611ac4677f7a",
  "name": "vpl",
  "logFile": "",
  "commandLine": "vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 200 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/dr.bd.tcl",
  "args": [
   "-t",
   "hw",
   "-f",
   "xilinx_u280_xdma_201920_3",
   "-g",
   "--kernel_frequency",
   "200",
   "--profile_kernel",
   "data:all:all:all:all",
   "-s",
   "--output_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int",
   "--log_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/logs/link",
   "--report_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link",
   "--config",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vplConfig.ini",
   "-k",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/kernel_info.dat",
   "--webtalk_flag",
   "Vitis",
   "--temp_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link",
   "--no-info",
   "--tlog_dir",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/.tlog/v++_link_vadd.hw",
   "--iprepo",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0",
   "--messageDb",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/run_link/vpl.pb",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/dr.bd.tcl"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:52 2020",
 "timestampMillis": "1604565412266",
 "status": {
  "cmdId": "6e7dd82d-9e01-4631-8839-611ac4677f7a",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Thu Nov  5 09:36:53 2020",
 "timestampMillis": "1604565413863",
 "buildStep": {
  "cmdId": "1294ebd1-1fd2-4660-a9c8-e0a192a19ea4",
  "name": "vpl",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/link.steps.log",
  "commandLine": "/opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 200 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/dr.bd.tcl ",
  "args": [],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:36:53 2020",
 "timestampMillis": "1604565413865",
 "status": {
  "cmdId": "1294ebd1-1fd2-4660-a9c8-e0a192a19ea4",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 09:37:50 2020",
 "timestampMillis": "1604565470805",
 "buildStep": {
  "cmdId": "dfca46af-5f1a-4615-be3b-f5a0bd79b5e7",
  "name": "vivado",
  "logFile": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/vivado/vpl/vivado.log",
  "commandLine": "vivado -log vivado.log -applog -m64 -messageDb vivado.pb -mode batch -source vpl.tcl -notrace",
  "args": [
   "-log",
   "vivado.log",
   "-applog",
   " -m64",
   "-messageDb",
   "vivado.pb",
   "-mode",
   "batch",
   "-source",
   "vpl.tcl",
   "-notrace"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 09:37:50 2020",
 "timestampMillis": "1604565470807",
 "status": {
  "cmdId": "dfca46af-5f1a-4615-be3b-f5a0bd79b5e7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 11:40:37 2020",
 "timestampMillis": "1604572837974",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/vivado/vpl/output/systemDiagramModel_synthed.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 12:53:45 2020",
 "timestampMillis": "1604577225404",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/vivado/vpl/output/systemDiagramModel_placed.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:06:10 2020",
 "timestampMillis": "1604592370006",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/vivado/vpl/output/systemDiagramModel_routed.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:25 2020",
 "timestampMillis": "1604594545757",
 "status": {
  "cmdId": "dfca46af-5f1a-4615-be3b-f5a0bd79b5e7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:26 2020",
 "timestampMillis": "1604594546505",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/kernel_util_placed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:26 2020",
 "timestampMillis": "1604594546513",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/kernel_util_synthed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_SYNTHESIS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:26 2020",
 "timestampMillis": "1604594546520",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/kernel_util_placed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_PLACEMENT"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:26 2020",
 "timestampMillis": "1604594546526",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/kernel_util_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:26 2020",
 "timestampMillis": "1604594546538",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/kernel_util_routed.xutil",
  "name": "",
  "fileType": "XUTIL",
  "reportType": "GLOBAL_UTILIZATION_ROUTE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548753",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_xbar_2_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548761",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_memory_subsystem_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548768",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_hmss_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548774",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_xbar_4_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548781",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_xbar_6_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548787",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_vadd_1_0_utilization_synth.rpt",
  "name": "vadd",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548794",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_hub_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548802",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon10_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548809",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon11_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548816",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon12_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548823",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon13_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548830",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon14_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548837",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon15_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548844",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon16_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548854",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon17_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548864",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon18_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548870",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon19_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548881",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon20_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548888",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon21_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548895",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon22_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548902",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon23_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548909",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon24_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548916",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon25_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548924",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon26_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548930",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon27_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548938",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon28_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548945",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon29_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548952",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon5_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548959",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon6_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548966",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon7_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548973",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon8_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548979",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_dpa_mon9_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548986",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect10_9_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:28 2020",
 "timestampMillis": "1604594548993",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect23_22_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549000",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect12_11_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549008",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect11_10_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549018",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect25_24_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549026",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect26_25_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549033",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect16_15_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549040",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect24_23_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549046",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_m01_regslice_11_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549054",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_auto_cc_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549063",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_tier2_xbar_0_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549070",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_tier2_xbar_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549078",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_tier2_xbar_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549085",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/pfm_dynamic_tier2_xbar_3_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549092",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_hbm_inst_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549098",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect18_17_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549104",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect3_2_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549110",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect19_18_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549116",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect0_28_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549122",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_d216_interconnect_PLRAM_MEM00_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549129",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect15_14_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549135",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect4_3_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549141",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect14_13_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549148",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect2_1_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549155",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect13_12_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549162",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect22_21_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549168",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect21_20_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549175",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect9_8_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549182",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect20_19_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549189",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect8_7_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549196",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect27_26_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549203",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect28_27_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549209",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect7_6_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549216",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect17_16_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549222",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect6_5_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549229",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/syn/bd_5dca_interconnect5_4_0_utilization_synth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_UTILIZATION"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549888",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:29 2020",
 "timestampMillis": "1604594549964",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/imp/xilinx_u280_xdma_201920_3_bb_locked_timing_summary_postroute_physopted.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_REPORT_TIMING_SUMMARY"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550403",
 "status": {
  "cmdId": "1294ebd1-1fd2-4660-a9c8-e0a192a19ea4",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550452",
 "status": {
  "cmdId": "6e7dd82d-9e01-4631-8839-611ac4677f7a",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550474",
 "buildStep": {
  "cmdId": "c5009acf-b10e-49a7-84fc-266f430a1db7",
  "name": "rtdgen",
  "logFile": "",
  "commandLine": "rtdgen",
  "args": [],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550475",
 "status": {
  "cmdId": "c5009acf-b10e-49a7-84fc-266f430a1db7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550491",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw_xml.rtd",
  "name": "",
  "fileType": "JSON",
  "reportType": "XCLBIN_INFO"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550503",
 "buildStep": {
  "cmdId": "7e4a96e4-be2b-49fe-98b3-2cbb521104bd",
  "name": "cf2sw",
  "logFile": "",
  "commandLine": "cf2sw -a /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/address_map.xml -sdsl /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/sdsl.dat -xclbin /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.xml -rtd /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd -o /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xml",
  "args": [
   "-a",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/address_map.xml",
   "-sdsl",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/sdsl.dat",
   "-xclbin",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/xclbin_orig.xml",
   "-rtd",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd",
   "-o",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xml"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:30 2020",
 "timestampMillis": "1604594550504",
 "status": {
  "cmdId": "7e4a96e4-be2b-49fe-98b3-2cbb521104bd",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:34 2020",
 "timestampMillis": "1604594554187",
 "status": {
  "cmdId": "7e4a96e4-be2b-49fe-98b3-2cbb521104bd",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 17:42:34 2020",
 "timestampMillis": "1604594554192",
 "buildStep": {
  "cmdId": "31e75d6d-ac8a-4fdc-b96c-3a617dec4c3c",
  "name": "rtd2_system_diagram",
  "logFile": "",
  "commandLine": "rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModel_resource_use.json --diagramWithAddressesAndSlrsJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json",
  "args": [
   "--rtdJsonFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd",
   "--diagramJsonFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModel_resource_use.json",
   "--diagramWithAddressesAndSlrsJsonFileName",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:34 2020",
 "timestampMillis": "1604594554193",
 "status": {
  "cmdId": "31e75d6d-ac8a-4fdc-b96c-3a617dec4c3c",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555633",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "SYSTEM_DIAGRAM_PLUS"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555644",
 "status": {
  "cmdId": "31e75d6d-ac8a-4fdc-b96c-3a617dec4c3c",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555649",
 "status": {
  "cmdId": "c5009acf-b10e-49a7-84fc-266f430a1db7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555659",
 "buildStep": {
  "cmdId": "4cca2563-0cff-4bbe-8e26-0dd38c34788e",
  "name": "xclbinutil",
  "logFile": "",
  "commandLine": "xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd --append-section :JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw_xml.rtd --add-section BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xml --add-section SYSTEM_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json --output /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin",
  "args": [
   "--add-section",
   "DEBUG_IP_LAYOUT:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/debug_ip_layout.rtd",
   "--add-section",
   "BITSTREAM:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/partial.bit",
   "--force",
   "--key-value",
   "SYS:mode:hw_pr",
   "--add-section",
   ":JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.rtd",
   "--append-section",
   ":JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/appendSection.rtd",
   "--add-section",
   "CLOCK_FREQ_TOPOLOGY:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw_xml.rtd",
   "--add-section",
   "BUILD_METADATA:JSON:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw_build.rtd",
   "--add-section",
   "EMBEDDED_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xml",
   "--add-section",
   "SYSTEM_METADATA:RAW:/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/systemDiagramModelSlrBaseAddress.json",
   "--output",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555660",
 "status": {
  "cmdId": "4cca2563-0cff-4bbe-8e26-0dd38c34788e",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555943",
 "status": {
  "cmdId": "4cca2563-0cff-4bbe-8e26-0dd38c34788e",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555954",
 "buildStep": {
  "cmdId": "ee9c020f-b754-46bd-a3c5-4e77d1323330",
  "name": "xclbinutilinfo",
  "logFile": "",
  "commandLine": "xclbinutil --quiet --info /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin.info --input /mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin",
  "args": [
   "--quiet",
   "--info",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin.info",
   "--input",
   "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/link/int/vadd.hw.xclbin"
  ],
  "iniFiles": []
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:35 2020",
 "timestampMillis": "1604594555955",
 "status": {
  "cmdId": "ee9c020f-b754-46bd-a3c5-4e77d1323330",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:42:36 2020",
 "timestampMillis": "1604594556396",
 "status": {
  "cmdId": "ee9c020f-b754-46bd-a3c5-4e77d1323330",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:36 2020",
 "timestampMillis": "1604594556464",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/system_estimate_vadd.hw.xtxt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "GLOBAL_SYSTEM_ESTIMATE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:36 2020",
 "timestampMillis": "1604594556751",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:42:36 2020",
 "timestampMillis": "1604594556752",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/v++_link_vadd.hw_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Thu Nov  5 17:43:30 2020",
 "timestampMillis": "1604594610032",
 "report": {
  "path": "/mnt/scratch/wenqi/FPGA-ANNS/HBM_performance_test/HBM_opt2/_x.hw/vadd/logs/optraceViewer.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "OPERATION_TRACE"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Thu Nov  5 17:43:30 2020",
 "timestampMillis": "1604594610070",
 "status": {
  "cmdId": "86b00226-fef9-45b6-b5b4-51c3bfc56596",
  "state": "CS_PASSED"
 }
}
</ENTRY>
