INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xup_inv_0_0/sim/complement_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xup_inv_1_0/sim/complement_xup_inv_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xup_inv_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xup_inv_2_0/sim/complement_xup_inv_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xup_inv_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xup_inv_3_0/sim/complement_xup_inv_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xup_inv_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xor2_0_0/sim/full_adder_1_bit_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/35a3/xup_nand2.srcs/sources_1/new/xup_nand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_nand2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_0_0/sim/full_adder_1_bit_xup_nand2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_nand2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_1_0/sim/full_adder_1_bit_xup_nand2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_nand2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_nand2_2_0/sim/full_adder_1_bit_xup_nand2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_nand2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_inv_0_0/sim/full_adder_1_bit_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xnor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/src/full_adder_1_bit_xup_xnor2_0_0/sim/full_adder_1_bit_xup_xnor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit_xup_xnor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/ipshared/49fc/src/full_adder_1_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_0/sim/full_adder_4_bit_full_adder_1_bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4_bit_full_adder_1_bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_1/sim/full_adder_4_bit_full_adder_1_bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4_bit_full_adder_1_bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_2/sim/full_adder_4_bit_full_adder_1_bit_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4_bit_full_adder_1_bit_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/src/full_adder_4_bit_full_adder_1_bit_0_3/sim/full_adder_4_bit_full_adder_1_bit_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4_bit_full_adder_1_bit_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ipshared/a5f8/src/full_adder_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_full_adder_4_bit_0_0/sim/complement_full_adder_4_bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_full_adder_4_bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ipshared/e147/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xlconstant_0_0/sim/complement_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xlconstant_1_0/sim/complement_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xlconstant_2_0/sim/complement_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xlconstant_3_0/sim/complement_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/ip/complement_xlconstant_4_0/sim/complement_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.ip_user_files/bd/complement/hdl/complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.srcs/sources_1/new/complement_ver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_ver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.srcs/sources_1/new/complement_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complement_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
