
P101.AMDS_Portable_first_creation_on_Prototype_Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001b530  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000037f4  0801b6e0  0801b6e0  0001c6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801eed4  0801eed4  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0801eed4  0801eed4  0001fed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801eedc  0801eedc  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801eedc  0801eedc  0001fedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801eee0  0801eee0  0001fee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0801eee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f8  2**0
                  CONTENTS
 10 .bss          00008b08  200001f8  200001f8  000201f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008d00  20008d00  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000314d1  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000089b0  00000000  00000000  000516f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002588  00000000  00000000  0005a0b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001da3  00000000  00000000  0005c638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00036bb0  00000000  00000000  0005e3db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00040921  00000000  00000000  00094f8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fb4b5  00000000  00000000  000d58ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001d0d61  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000acb8  00000000  00000000  001d0da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008c  00000000  00000000  001dba5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801b6c8 	.word	0x0801b6c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	0801b6c8 	.word	0x0801b6c8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB4   ------> SPI1_MISO
*/
void MX_GPIO_Init(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08e      	sub	sp, #56	@ 0x38
 8001008:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	605a      	str	r2, [r3, #4]
 8001014:	609a      	str	r2, [r3, #8]
 8001016:	60da      	str	r2, [r3, #12]
 8001018:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
 800101e:	4b9a      	ldr	r3, [pc, #616]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a99      	ldr	r2, [pc, #612]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001024:	f043 0310 	orr.w	r3, r3, #16
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b97      	ldr	r3, [pc, #604]	@ (8001288 <MX_GPIO_Init+0x284>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0310 	and.w	r3, r3, #16
 8001032:	623b      	str	r3, [r7, #32]
 8001034:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
 800103a:	4b93      	ldr	r3, [pc, #588]	@ (8001288 <MX_GPIO_Init+0x284>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	4a92      	ldr	r2, [pc, #584]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	6313      	str	r3, [r2, #48]	@ 0x30
 8001046:	4b90      	ldr	r3, [pc, #576]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	f003 0304 	and.w	r3, r3, #4
 800104e:	61fb      	str	r3, [r7, #28]
 8001050:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
 8001056:	4b8c      	ldr	r3, [pc, #560]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	4a8b      	ldr	r2, [pc, #556]	@ (8001288 <MX_GPIO_Init+0x284>)
 800105c:	f043 0320 	orr.w	r3, r3, #32
 8001060:	6313      	str	r3, [r2, #48]	@ 0x30
 8001062:	4b89      	ldr	r3, [pc, #548]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001066:	f003 0320 	and.w	r3, r3, #32
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	617b      	str	r3, [r7, #20]
 8001072:	4b85      	ldr	r3, [pc, #532]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001076:	4a84      	ldr	r2, [pc, #528]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800107c:	6313      	str	r3, [r2, #48]	@ 0x30
 800107e:	4b82      	ldr	r3, [pc, #520]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001086:	617b      	str	r3, [r7, #20]
 8001088:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
 800108e:	4b7e      	ldr	r3, [pc, #504]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	4a7d      	ldr	r2, [pc, #500]	@ (8001288 <MX_GPIO_Init+0x284>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6313      	str	r3, [r2, #48]	@ 0x30
 800109a:	4b7b      	ldr	r3, [pc, #492]	@ (8001288 <MX_GPIO_Init+0x284>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	4b77      	ldr	r3, [pc, #476]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ae:	4a76      	ldr	r2, [pc, #472]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010b6:	4b74      	ldr	r3, [pc, #464]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60bb      	str	r3, [r7, #8]
 80010c6:	4b70      	ldr	r3, [pc, #448]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	4a6f      	ldr	r2, [pc, #444]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010cc:	f043 0308 	orr.w	r3, r3, #8
 80010d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010d2:	4b6d      	ldr	r3, [pc, #436]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	f003 0308 	and.w	r3, r3, #8
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b69      	ldr	r3, [pc, #420]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	4a68      	ldr	r2, [pc, #416]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ee:	4b66      	ldr	r3, [pc, #408]	@ (8001288 <MX_GPIO_Init+0x284>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FAN_MUX_S2_Pin|FAN_MUX_S3_Pin|FAN_MUX_S0_Pin|FAN_MUX_S1_Pin, GPIO_PIN_RESET);
 80010fa:	2200      	movs	r2, #0
 80010fc:	210f      	movs	r1, #15
 80010fe:	4863      	ldr	r0, [pc, #396]	@ (800128c <MX_GPIO_Init+0x288>)
 8001100:	f003 fa2e 	bl	8004560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED_TEMP_R_Pin|LED_TEMP_G_Pin|LED_FAN1_R_Pin|LED_FAN1_G_Pin
 8001104:	2201      	movs	r2, #1
 8001106:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 800110a:	4861      	ldr	r0, [pc, #388]	@ (8001290 <MX_GPIO_Init+0x28c>)
 800110c:	f003 fa28 	bl	8004560 <HAL_GPIO_WritePin>
                          |LED_FAN2_R_Pin|LED_FAN2_G_Pin|LED_PSU_R_Pin|LED_PSU_G_Pin
                          |LED_DP1_G_Pin|LED_DP2_G_Pin|LED_DP3_G_Pin|LED_CHG_R_Pin
                          |LED_CHG_G_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZ_Pin|SEG_LOAD_Pin, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	f248 0108 	movw	r1, #32776	@ 0x8008
 8001116:	485f      	ldr	r0, [pc, #380]	@ (8001294 <MX_GPIO_Init+0x290>)
 8001118:	f003 fa22 	bl	8004560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_GRN_Pin|LD3_RED_Pin|TEMP_I2C1_nRESET_Pin|LD2_BLU_Pin, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f244 01c1 	movw	r1, #16577	@ 0x40c1
 8001122:	485d      	ldr	r0, [pc, #372]	@ (8001298 <MX_GPIO_Init+0x294>)
 8001124:	f003 fa1c 	bl	8004560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUN_LED_GPIO_Port, RUN_LED_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800112e:	4858      	ldr	r0, [pc, #352]	@ (8001290 <MX_GPIO_Init+0x28c>)
 8001130:	f003 fa16 	bl	8004560 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FAN_MUX_S2_Pin|FAN_MUX_S3_Pin|FAN_MUX_S0_Pin|FAN_MUX_S1_Pin;
 8001134:	230f      	movs	r3, #15
 8001136:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001140:	2300      	movs	r3, #0
 8001142:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001144:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001148:	4619      	mov	r1, r3
 800114a:	4850      	ldr	r0, [pc, #320]	@ (800128c <MX_GPIO_Init+0x288>)
 800114c:	f003 f844 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin|TEST_BTN_Pin;
 8001150:	f242 0301 	movw	r3, #8193	@ 0x2001
 8001154:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001156:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800115a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001160:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001164:	4619      	mov	r1, r3
 8001166:	484d      	ldr	r0, [pc, #308]	@ (800129c <MX_GPIO_Init+0x298>)
 8001168:	f003 f836 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = LED_TEMP_R_Pin|LED_TEMP_G_Pin|LED_FAN1_R_Pin|LED_FAN1_G_Pin
 800116c:	f649 73ff 	movw	r3, #40959	@ 0x9fff
 8001170:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LED_FAN2_R_Pin|LED_FAN2_G_Pin|LED_PSU_R_Pin|LED_PSU_G_Pin
                          |LED_DP1_G_Pin|LED_DP2_G_Pin|LED_DP3_G_Pin|LED_CHG_R_Pin
                          |LED_CHG_G_Pin|RUN_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800117e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001182:	4619      	mov	r1, r3
 8001184:	4842      	ldr	r0, [pc, #264]	@ (8001290 <MX_GPIO_Init+0x28c>)
 8001186:	f003 f827 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUZ_Pin|SEG_LOAD_Pin;
 800118a:	f248 0308 	movw	r3, #32776	@ 0x8008
 800118e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001190:	2301      	movs	r3, #1
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001194:	2300      	movs	r3, #0
 8001196:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001198:	2300      	movs	r3, #0
 800119a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011a0:	4619      	mov	r1, r3
 80011a2:	483c      	ldr	r0, [pc, #240]	@ (8001294 <MX_GPIO_Init+0x290>)
 80011a4:	f003 f818 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_GRN_Pin|LD3_RED_Pin|TEMP_I2C1_nRESET_Pin|LD2_BLU_Pin;
 80011a8:	f244 03c1 	movw	r3, #16577	@ 0x40c1
 80011ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011be:	4619      	mov	r1, r3
 80011c0:	4835      	ldr	r0, [pc, #212]	@ (8001298 <MX_GPIO_Init+0x294>)
 80011c2:	f003 f809 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PB2_BOOT1_Pin;
 80011c6:	2304      	movs	r3, #4
 80011c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ca:	2300      	movs	r3, #0
 80011cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ce:	2300      	movs	r3, #0
 80011d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PB2_BOOT1_GPIO_Port, &GPIO_InitStruct);
 80011d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d6:	4619      	mov	r1, r3
 80011d8:	482f      	ldr	r0, [pc, #188]	@ (8001298 <MX_GPIO_Init+0x294>)
 80011da:	f002 fffd 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = INPUT_DP_LED1_Pin|INPUT_DP_LED2_Pin|INPUT_DP_LED3_Pin;
 80011de:	2370      	movs	r3, #112	@ 0x70
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e2:	2300      	movs	r3, #0
 80011e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011e6:	2302      	movs	r3, #2
 80011e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ee:	4619      	mov	r1, r3
 80011f0:	482b      	ldr	r0, [pc, #172]	@ (80012a0 <MX_GPIO_Init+0x29c>)
 80011f2:	f002 fff1 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = INPUT_PSU1_Pin|INPUT_PSU2_Pin|INPUT_CHG_Pin;
 80011f6:	2323      	movs	r3, #35	@ 0x23
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011fa:	2300      	movs	r3, #0
 80011fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011fe:	2301      	movs	r3, #1
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001202:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001206:	4619      	mov	r1, r3
 8001208:	4826      	ldr	r0, [pc, #152]	@ (80012a4 <MX_GPIO_Init+0x2a0>)
 800120a:	f002 ffe5 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = INPUT_DP1_Pin|INPUT_DP2_Pin|INPUT_DP3_Pin;
 800120e:	231c      	movs	r3, #28
 8001210:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001212:	2300      	movs	r3, #0
 8001214:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001216:	2302      	movs	r3, #2
 8001218:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800121a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800121e:	4619      	mov	r1, r3
 8001220:	4820      	ldr	r0, [pc, #128]	@ (80012a4 <MX_GPIO_Init+0x2a0>)
 8001222:	f002 ffd9 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_CHG_ERR_Pin;
 8001226:	2340      	movs	r3, #64	@ 0x40
 8001228:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122a:	2300      	movs	r3, #0
 800122c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INPUT_CHG_ERR_GPIO_Port, &GPIO_InitStruct);
 8001232:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001236:	4619      	mov	r1, r3
 8001238:	481a      	ldr	r0, [pc, #104]	@ (80012a4 <MX_GPIO_Init+0x2a0>)
 800123a:	f002 ffcd 	bl	80041d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SEG_SPI1_MISO_Pin;
 800123e:	2310      	movs	r3, #16
 8001240:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001242:	2302      	movs	r3, #2
 8001244:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124a:	2303      	movs	r3, #3
 800124c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800124e:	2305      	movs	r3, #5
 8001250:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SEG_SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001252:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001256:	4619      	mov	r1, r3
 8001258:	480f      	ldr	r0, [pc, #60]	@ (8001298 <MX_GPIO_Init+0x294>)
 800125a:	f002 ffbd 	bl	80041d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 800125e:	2200      	movs	r2, #0
 8001260:	2103      	movs	r1, #3
 8001262:	2006      	movs	r0, #6
 8001264:	f001 fba7 	bl	80029b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001268:	2006      	movs	r0, #6
 800126a:	f001 fbc0 	bl	80029ee <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2028      	movs	r0, #40	@ 0x28
 8001274:	f001 fb9f 	bl	80029b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001278:	2028      	movs	r0, #40	@ 0x28
 800127a:	f001 fbb8 	bl	80029ee <HAL_NVIC_EnableIRQ>

}
 800127e:	bf00      	nop
 8001280:	3738      	adds	r7, #56	@ 0x38
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40021000 	.word	0x40021000
 8001290:	40021400 	.word	0x40021400
 8001294:	40020000 	.word	0x40020000
 8001298:	40020400 	.word	0x40020400
 800129c:	40020800 	.word	0x40020800
 80012a0:	40021800 	.word	0x40021800
 80012a4:	40020c00 	.word	0x40020c00

080012a8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012ac:	4b1b      	ldr	r3, [pc, #108]	@ (800131c <MX_I2C1_Init+0x74>)
 80012ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001320 <MX_I2C1_Init+0x78>)
 80012b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012b2:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_I2C1_Init+0x74>)
 80012b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001324 <MX_I2C1_Init+0x7c>)
 80012b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012b8:	4b18      	ldr	r3, [pc, #96]	@ (800131c <MX_I2C1_Init+0x74>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012be:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_I2C1_Init+0x74>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c4:	4b15      	ldr	r3, [pc, #84]	@ (800131c <MX_I2C1_Init+0x74>)
 80012c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012cc:	4b13      	ldr	r3, [pc, #76]	@ (800131c <MX_I2C1_Init+0x74>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012d2:	4b12      	ldr	r3, [pc, #72]	@ (800131c <MX_I2C1_Init+0x74>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d8:	4b10      	ldr	r3, [pc, #64]	@ (800131c <MX_I2C1_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012de:	4b0f      	ldr	r3, [pc, #60]	@ (800131c <MX_I2C1_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <MX_I2C1_Init+0x74>)
 80012e6:	f003 f987 	bl	80045f8 <HAL_I2C_Init>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012f0:	f000 fa80 	bl	80017f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012f4:	2100      	movs	r1, #0
 80012f6:	4809      	ldr	r0, [pc, #36]	@ (800131c <MX_I2C1_Init+0x74>)
 80012f8:	f004 fc92 	bl	8005c20 <HAL_I2CEx_ConfigAnalogFilter>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001302:	f000 fa77 	bl	80017f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001306:	2100      	movs	r1, #0
 8001308:	4804      	ldr	r0, [pc, #16]	@ (800131c <MX_I2C1_Init+0x74>)
 800130a:	f004 fcc5 	bl	8005c98 <HAL_I2CEx_ConfigDigitalFilter>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001314:	f000 fa6e 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	20000214 	.word	0x20000214
 8001320:	40005400 	.word	0x40005400
 8001324:	000186a0 	.word	0x000186a0

08001328 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800132c:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <MX_I2C3_Init+0x74>)
 800132e:	4a1c      	ldr	r2, [pc, #112]	@ (80013a0 <MX_I2C3_Init+0x78>)
 8001330:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001332:	4b1a      	ldr	r3, [pc, #104]	@ (800139c <MX_I2C3_Init+0x74>)
 8001334:	4a1b      	ldr	r2, [pc, #108]	@ (80013a4 <MX_I2C3_Init+0x7c>)
 8001336:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <MX_I2C3_Init+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_I2C3_Init+0x74>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001344:	4b15      	ldr	r3, [pc, #84]	@ (800139c <MX_I2C3_Init+0x74>)
 8001346:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800134a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800134c:	4b13      	ldr	r3, [pc, #76]	@ (800139c <MX_I2C3_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <MX_I2C3_Init+0x74>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001358:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_I2C3_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135e:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <MX_I2C3_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001364:	480d      	ldr	r0, [pc, #52]	@ (800139c <MX_I2C3_Init+0x74>)
 8001366:	f003 f947 	bl	80045f8 <HAL_I2C_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001370:	f000 fa40 	bl	80017f4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	4809      	ldr	r0, [pc, #36]	@ (800139c <MX_I2C3_Init+0x74>)
 8001378:	f004 fc52 	bl	8005c20 <HAL_I2CEx_ConfigAnalogFilter>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001382:	f000 fa37 	bl	80017f4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001386:	2100      	movs	r1, #0
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <MX_I2C3_Init+0x74>)
 800138a:	f004 fc85 	bl	8005c98 <HAL_I2CEx_ConfigDigitalFilter>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001394:	f000 fa2e 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000268 	.word	0x20000268
 80013a0:	40005c00 	.word	0x40005c00
 80013a4:	000186a0 	.word	0x000186a0

080013a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08c      	sub	sp, #48	@ 0x30
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b0:	f107 031c 	add.w	r3, r7, #28
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a42      	ldr	r2, [pc, #264]	@ (80014d0 <HAL_I2C_MspInit+0x128>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d12d      	bne.n	8001426 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]
 80013ce:	4b41      	ldr	r3, [pc, #260]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	4a40      	ldr	r2, [pc, #256]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013da:	4b3e      	ldr	r3, [pc, #248]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	61bb      	str	r3, [r7, #24]
 80013e4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TEMP_I2C1_SCL_Pin|TEMP_I2C1_SDA_Pin;
 80013e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ec:	2312      	movs	r3, #18
 80013ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013f8:	2304      	movs	r3, #4
 80013fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fc:	f107 031c 	add.w	r3, r7, #28
 8001400:	4619      	mov	r1, r3
 8001402:	4835      	ldr	r0, [pc, #212]	@ (80014d8 <HAL_I2C_MspInit+0x130>)
 8001404:	f002 fee8 	bl	80041d8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001408:	2300      	movs	r3, #0
 800140a:	617b      	str	r3, [r7, #20]
 800140c:	4b31      	ldr	r3, [pc, #196]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 800140e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001410:	4a30      	ldr	r2, [pc, #192]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 8001412:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001416:	6413      	str	r3, [r2, #64]	@ 0x40
 8001418:	4b2e      	ldr	r3, [pc, #184]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001420:	617b      	str	r3, [r7, #20]
 8001422:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001424:	e050      	b.n	80014c8 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a2c      	ldr	r2, [pc, #176]	@ (80014dc <HAL_I2C_MspInit+0x134>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d14b      	bne.n	80014c8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001430:	2300      	movs	r3, #0
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	4b27      	ldr	r3, [pc, #156]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001438:	4a26      	ldr	r2, [pc, #152]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 800143a:	f043 0304 	orr.w	r3, r3, #4
 800143e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001440:	4b24      	ldr	r3, [pc, #144]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 8001442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001444:	f003 0304 	and.w	r3, r3, #4
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800144c:	2300      	movs	r3, #0
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001454:	4a1f      	ldr	r2, [pc, #124]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 8001456:	f043 0301 	orr.w	r3, r3, #1
 800145a:	6313      	str	r3, [r2, #48]	@ 0x30
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001460:	f003 0301 	and.w	r3, r3, #1
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BAT_I2C3_SDA_Pin;
 8001468:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800146e:	2312      	movs	r3, #18
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001476:	2303      	movs	r3, #3
 8001478:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800147a:	2304      	movs	r3, #4
 800147c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BAT_I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 031c 	add.w	r3, r7, #28
 8001482:	4619      	mov	r1, r3
 8001484:	4816      	ldr	r0, [pc, #88]	@ (80014e0 <HAL_I2C_MspInit+0x138>)
 8001486:	f002 fea7 	bl	80041d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BAT_I2C3_SCL_Pin;
 800148a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800148e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001490:	2312      	movs	r3, #18
 8001492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001498:	2303      	movs	r3, #3
 800149a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800149c:	2304      	movs	r3, #4
 800149e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BAT_I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80014a0:	f107 031c 	add.w	r3, r7, #28
 80014a4:	4619      	mov	r1, r3
 80014a6:	480f      	ldr	r0, [pc, #60]	@ (80014e4 <HAL_I2C_MspInit+0x13c>)
 80014a8:	f002 fe96 	bl	80041d8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80014ac:	2300      	movs	r3, #0
 80014ae:	60bb      	str	r3, [r7, #8]
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80014b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014b4:	4a07      	ldr	r2, [pc, #28]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80014b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80014ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80014bc:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <HAL_I2C_MspInit+0x12c>)
 80014be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	68bb      	ldr	r3, [r7, #8]
}
 80014c8:	bf00      	nop
 80014ca:	3730      	adds	r7, #48	@ 0x30
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40005400 	.word	0x40005400
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40005c00 	.word	0x40005c00
 80014e0:	40020800 	.word	0x40020800
 80014e4:	40020000 	.word	0x40020000

080014e8 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p, int len)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (const uint8_t *)p, len, 10);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	b29a      	uxth	r2, r3
 80014f8:	230a      	movs	r3, #10
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	4803      	ldr	r0, [pc, #12]	@ (800150c <_write+0x24>)
 80014fe:	f006 ff27 	bl	8008350 <HAL_UART_Transmit>
	return len;
 8001502:	687b      	ldr	r3, [r7, #4]
}
 8001504:	4618      	mov	r0, r3
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	20000488 	.word	0x20000488

08001510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001516:	f001 f8d9 	bl	80026cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800151a:	f000 f87b 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800151e:	f7ff fd71 	bl	8001004 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001522:	f000 fecf 	bl	80022c4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001526:	f7ff febf 	bl	80012a8 <MX_I2C1_Init>
  MX_TIM1_Init();
 800152a:	f000 fb43 	bl	8001bb4 <MX_TIM1_Init>
  MX_TIM2_Init();
 800152e:	f000 fbdd 	bl	8001cec <MX_TIM2_Init>
  MX_TIM3_Init();
 8001532:	f000 fc45 	bl	8001dc0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001536:	f000 fcb3 	bl	8001ea0 <MX_TIM4_Init>
  MX_LWIP_Init();
 800153a:	f007 ff0f 	bl	800935c <MX_LWIP_Init>
  MX_TIM6_Init();
 800153e:	f000 fd19 	bl	8001f74 <MX_TIM6_Init>
  MX_I2C3_Init();
 8001542:	f7ff fef1 	bl	8001328 <MX_I2C3_Init>
  MX_SPI3_Init();
 8001546:	f000 f95b 	bl	8001800 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  uTimer_Init();
 800154a:	f015 fc0b 	bl	8016d64 <uTimer_Init>
  LED_Init();
 800154e:	f014 fff9 	bl	8016544 <LED_Init>
  MAX7219_Init();
 8001552:	f009 fa97 	bl	800aa84 <MAX7219_Init>
  Buzzer_Init();
 8001556:	f008 fd1d 	bl	8009f94 <Buzzer_Init>

  DBG_Uart_Init();
 800155a:	f014 fef7 	bl	801634c <DBG_Uart_Init>
  HAL_UART_Receive_IT(&huart3, (uint8_t *)&rxBuffer.buffer[rxBuffer.head], 1);
 800155e:	4b25      	ldr	r3, [pc, #148]	@ (80015f4 <main+0xe4>)
 8001560:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8001564:	b29b      	uxth	r3, r3
 8001566:	461a      	mov	r2, r3
 8001568:	4b22      	ldr	r3, [pc, #136]	@ (80015f4 <main+0xe4>)
 800156a:	4413      	add	r3, r2
 800156c:	2201      	movs	r2, #1
 800156e:	4619      	mov	r1, r3
 8001570:	4821      	ldr	r0, [pc, #132]	@ (80015f8 <main+0xe8>)
 8001572:	f006 ff78 	bl	8008466 <HAL_UART_Receive_IT>

  FAN_Init();
 8001576:	f008 fd2b 	bl	8009fd0 <FAN_Init>
  HMTP_Init();
 800157a:	f009 f921 	bl	800a7c0 <HMTP_Init>
  UDP_Protocol_Init();
 800157e:	f015 fa99 	bl	8016ab4 <UDP_Protocol_Init>

  configure_mac_filter();
 8001582:	f009 fae7 	bl	800ab54 <configure_mac_filter>
  udpServer_init();
 8001586:	f009 fafb 	bl	800ab80 <udpServer_init>
  Process_Init();
 800158a:	f015 f9f1 	bl	8016970 <Process_Init>

  HAL_TIM_Base_Start_IT(&htim6);
 800158e:	481b      	ldr	r0, [pc, #108]	@ (80015fc <main+0xec>)
 8001590:	f005 fba2 	bl	8006cd8 <HAL_TIM_Base_Start_IT>

 printf("\nP101.AMDS_Portable_first_creation_on_Prototype_Board\n");
 8001594:	481a      	ldr	r0, [pc, #104]	@ (8001600 <main+0xf0>)
 8001596:	f017 f955 	bl	8018844 <puts>

 //Send_Portable_Status()
 setbuf(stdout,NULL);
 800159a:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <main+0xf4>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f017 f956 	bl	8018854 <setbuf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


 uint8_t toggle = 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	71fb      	strb	r3, [r7, #7]
//	  Buzzer_On();
//	  HAL_Delay(1000);
//	  Buzzer_Off();
//	  HAL_Delay(1000);

    ethernetif_input(&gnetif);
 80015ac:	4816      	ldr	r0, [pc, #88]	@ (8001608 <main+0xf8>)
 80015ae:	f008 f94b 	bl	8009848 <ethernetif_input>
    sys_check_timeouts();
 80015b2:	f010 fe2f 	bl	8012214 <sys_check_timeouts>

    Process_Portable_Status();
 80015b6:	f015 f9fb 	bl	80169b0 <Process_Portable_Status>

    if(key_pressed == 1)
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <main+0xfc>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d1f4      	bne.n	80015ac <main+0x9c>
    {
      toggle = !toggle;
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	bf0c      	ite	eq
 80015c8:	2301      	moveq	r3, #1
 80015ca:	2300      	movne	r3, #0
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	71fb      	strb	r3, [r7, #7]

        if(toggle==1) {
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d105      	bne.n	80015e2 <main+0xd2>
        	status.Charger  = 1;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <main+0x100>)
 80015d8:	2201      	movs	r2, #1
 80015da:	761a      	strb	r2, [r3, #24]
        	Buzzer_On();
 80015dc:	f008 fce0 	bl	8009fa0 <Buzzer_On>
 80015e0:	e004      	b.n	80015ec <main+0xdc>
        }
        else {
        	status.Charger  = 0;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <main+0x100>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	761a      	strb	r2, [r3, #24]
        	Buzzer_Off();
 80015e8:	f008 fce6 	bl	8009fb8 <Buzzer_Off>
        }

        //Send_Portable_Status();

        key_pressed = 0;
 80015ec:	4b07      	ldr	r3, [pc, #28]	@ (800160c <main+0xfc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]
    ethernetif_input(&gnetif);
 80015f2:	e7db      	b.n	80015ac <main+0x9c>
 80015f4:	200089bc 	.word	0x200089bc
 80015f8:	20000488 	.word	0x20000488
 80015fc:	20000440 	.word	0x20000440
 8001600:	0801b6e0 	.word	0x0801b6e0
 8001604:	200001a8 	.word	0x200001a8
 8001608:	200004d4 	.word	0x200004d4
 800160c:	200002bc 	.word	0x200002bc
 8001610:	20008b78 	.word	0x20008b78

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b094      	sub	sp, #80	@ 0x50
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	2230      	movs	r2, #48	@ 0x30
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f017 fb08 	bl	8018c38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	4b2b      	ldr	r3, [pc, #172]	@ (80016ec <SystemClock_Config+0xd8>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	4a2a      	ldr	r2, [pc, #168]	@ (80016ec <SystemClock_Config+0xd8>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	@ 0x40
 8001648:	4b28      	ldr	r3, [pc, #160]	@ (80016ec <SystemClock_Config+0xd8>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <SystemClock_Config+0xdc>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a24      	ldr	r2, [pc, #144]	@ (80016f0 <SystemClock_Config+0xdc>)
 800165e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <SystemClock_Config+0xdc>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001670:	2302      	movs	r3, #2
 8001672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001674:	2301      	movs	r3, #1
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001678:	2310      	movs	r3, #16
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167c:	2302      	movs	r3, #2
 800167e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001680:	2300      	movs	r3, #0
 8001682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001684:	2308      	movs	r3, #8
 8001686:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001688:	23b4      	movs	r3, #180	@ 0xb4
 800168a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168c:	2302      	movs	r3, #2
 800168e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001690:	2307      	movs	r3, #7
 8001692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fb8d 	bl	8005db8 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a4:	f000 f8a6 	bl	80017f4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80016a8:	f004 fb36 	bl	8005d18 <HAL_PWREx_EnableOverDrive>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80016b2:	f000 f89f 	bl	80017f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016b6:	230f      	movs	r3, #15
 80016b8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ba:	2302      	movs	r3, #2
 80016bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80016c2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80016c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80016ce:	f107 030c 	add.w	r3, r7, #12
 80016d2:	2105      	movs	r1, #5
 80016d4:	4618      	mov	r0, r3
 80016d6:	f004 fde7 	bl	80062a8 <HAL_RCC_ClockConfig>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80016e0:	f000 f888 	bl	80017f4 <Error_Handler>
  }
}
 80016e4:	bf00      	nop
 80016e6:	3750      	adds	r7, #80	@ 0x50
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40007000 	.word	0x40007000

080016f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  static uint32_t last_blink_tick = 0;

  if(htim->Instance == TIM6)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a0c      	ldr	r2, [pc, #48]	@ (8001734 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d112      	bne.n	800172c <HAL_TIM_PeriodElapsedCallback+0x38>
  {
    if (HAL_GetTick() - last_blink_tick >= 500) {
 8001706:	f015 fbc1 	bl	8016e8c <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	4b0a      	ldr	r3, [pc, #40]	@ (8001738 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001716:	d309      	bcc.n	800172c <HAL_TIM_PeriodElapsedCallback+0x38>
      last_blink_tick = HAL_GetTick();
 8001718:	f015 fbb8 	bl	8016e8c <HAL_GetTick>
 800171c:	4603      	mov	r3, r0
 800171e:	4a06      	ldr	r2, [pc, #24]	@ (8001738 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001720:	6013      	str	r3, [r2, #0]

      HAL_GPIO_TogglePin(RUN_LED_GPIO_Port, RUN_LED_Pin);
 8001722:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001728:	f002 ff33 	bl	8004592 <HAL_GPIO_TogglePin>
      //HAL_GPIO_TogglePin(LED_DP2_G_GPIO_Port, LED_DP2_G_Pin);
    }
  }
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	40001000 	.word	0x40001000
 8001738:	200002c0 	.word	0x200002c0
 800173c:	40021400 	.word	0x40021400

08001740 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == USER_BTN_Pin)
 800174a:	88fb      	ldrh	r3, [r7, #6]
 800174c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001750:	d10f      	bne.n	8001772 <HAL_GPIO_EXTI_Callback+0x32>
  {
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001752:	2028      	movs	r0, #40	@ 0x28
 8001754:	f001 f959 	bl	8002a0a <HAL_NVIC_DisableIRQ>
    //---------------------------------------------------------
    if(key_pressed == 0)
 8001758:	4b21      	ldr	r3, [pc, #132]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d105      	bne.n	800176c <HAL_GPIO_EXTI_Callback+0x2c>
    {
      printf("key_pressed !\n");
 8001760:	4820      	ldr	r0, [pc, #128]	@ (80017e4 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001762:	f017 f86f 	bl	8018844 <puts>
      key_pressed = 1;
 8001766:	4b1e      	ldr	r3, [pc, #120]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001768:	2201      	movs	r2, #1
 800176a:	701a      	strb	r2, [r3, #0]
    }

    //---------------------------------------------------------
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800176c:	2028      	movs	r0, #40	@ 0x28
 800176e:	f001 f93e 	bl	80029ee <HAL_NVIC_EnableIRQ>

  }//USER_BTN_Pin

  if(GPIO_Pin == TEST_BTN_Pin)
 8001772:	88fb      	ldrh	r3, [r7, #6]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d12f      	bne.n	80017d8 <HAL_GPIO_EXTI_Callback+0x98>
  {
    HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8001778:	2006      	movs	r0, #6
 800177a:	f001 f946 	bl	8002a0a <HAL_NVIC_DisableIRQ>
    //---------------------------------------------------------
    if(key_pressed == 0)
 800177e:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d125      	bne.n	80017d2 <HAL_GPIO_EXTI_Callback+0x92>
    {
      uTimer_Regist(((uint8_t)uTimerDebounce), KEY_TIMERCNT);
 8001786:	21c8      	movs	r1, #200	@ 0xc8
 8001788:	2002      	movs	r0, #2
 800178a:	f015 fb07 	bl	8016d9c <uTimer_Regist>
      keyno = fan_step;
 800178e:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001790:	781a      	ldrb	r2, [r3, #0]
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 8001794:	701a      	strb	r2, [r3, #0]

      if(keyno <5 ) {
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b04      	cmp	r3, #4
 800179c:	d805      	bhi.n	80017aa <HAL_GPIO_EXTI_Callback+0x6a>
        keyno++;
 800179e:	4b13      	ldr	r3, [pc, #76]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	3301      	adds	r3, #1
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017a8:	701a      	strb	r2, [r3, #0]
      }
      if (keyno > 4) {
 80017aa:	4b10      	ldr	r3, [pc, #64]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d902      	bls.n	80017b8 <HAL_GPIO_EXTI_Callback+0x78>
        keyno = 0;
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	701a      	strb	r2, [r3, #0]
      }
      fan_step = keyno;
 80017b8:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <HAL_GPIO_EXTI_Callback+0xa8>)
 80017be:	701a      	strb	r2, [r3, #0]

      key_pressed = 1;
 80017c0:	4b07      	ldr	r3, [pc, #28]	@ (80017e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]

      printf("STEP : %d \n", keyno);
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_GPIO_EXTI_Callback+0xac>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	4619      	mov	r1, r3
 80017cc:	4808      	ldr	r0, [pc, #32]	@ (80017f0 <HAL_GPIO_EXTI_Callback+0xb0>)
 80017ce:	f016 ffc9 	bl	8018764 <iprintf>
    }
    //---------------------------------------------------------
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80017d2:	2006      	movs	r0, #6
 80017d4:	f001 f90b 	bl	80029ee <HAL_NVIC_EnableIRQ>

  }//TEST_BTN_Pin
}
 80017d8:	bf00      	nop
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200002bc 	.word	0x200002bc
 80017e4:	0801b718 	.word	0x0801b718
 80017e8:	20000022 	.word	0x20000022
 80017ec:	200002bd 	.word	0x200002bd
 80017f0:	0801b728 	.word	0x0801b728

080017f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f8:	b672      	cpsid	i
}
 80017fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <Error_Handler+0x8>

08001800 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001804:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001806:	4a18      	ldr	r2, [pc, #96]	@ (8001868 <MX_SPI3_Init+0x68>)
 8001808:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800180a:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <MX_SPI3_Init+0x64>)
 800180c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001810:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <MX_SPI3_Init+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800181e:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001826:	2200      	movs	r2, #0
 8001828:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800182a:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <MX_SPI3_Init+0x64>)
 800182c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001830:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001832:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001834:	2200      	movs	r2, #0
 8001836:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001838:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <MX_SPI3_Init+0x64>)
 800183a:	2200      	movs	r2, #0
 800183c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800183e:	4b09      	ldr	r3, [pc, #36]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001840:	2200      	movs	r2, #0
 8001842:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001844:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001846:	2200      	movs	r2, #0
 8001848:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800184a:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <MX_SPI3_Init+0x64>)
 800184c:	220a      	movs	r2, #10
 800184e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001850:	4804      	ldr	r0, [pc, #16]	@ (8001864 <MX_SPI3_Init+0x64>)
 8001852:	f004 ff49 	bl	80066e8 <HAL_SPI_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800185c:	f7ff ffca 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	200002c4 	.word	0x200002c4
 8001868:	40003c00 	.word	0x40003c00

0800186c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b08a      	sub	sp, #40	@ 0x28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	2200      	movs	r2, #0
 800187a:	601a      	str	r2, [r3, #0]
 800187c:	605a      	str	r2, [r3, #4]
 800187e:	609a      	str	r2, [r3, #8]
 8001880:	60da      	str	r2, [r3, #12]
 8001882:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a19      	ldr	r2, [pc, #100]	@ (80018f0 <HAL_SPI_MspInit+0x84>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d12c      	bne.n	80018e8 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
 8001892:	4b18      	ldr	r3, [pc, #96]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	4a17      	ldr	r2, [pc, #92]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 8001898:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800189c:	6413      	str	r3, [r2, #64]	@ 0x40
 800189e:	4b15      	ldr	r3, [pc, #84]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	60fb      	str	r3, [r7, #12]
 80018ae:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a10      	ldr	r2, [pc, #64]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <HAL_SPI_MspInit+0x88>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = SEG_SPI3_SCK_Pin|SEG_SPI3_MISO_Pin|SEG_SPI3_MOSI_Pin;
 80018c6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018d8:	2306      	movs	r3, #6
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4805      	ldr	r0, [pc, #20]	@ (80018f8 <HAL_SPI_MspInit+0x8c>)
 80018e4:	f002 fc78 	bl	80041d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	@ 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40003c00 	.word	0x40003c00
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40020800 	.word	0x40020800

080018fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <HAL_MspInit+0x4c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a0f      	ldr	r2, [pc, #60]	@ (8001948 <HAL_MspInit+0x4c>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <HAL_MspInit+0x4c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
 8001922:	4b09      	ldr	r3, [pc, #36]	@ (8001948 <HAL_MspInit+0x4c>)
 8001924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001926:	4a08      	ldr	r2, [pc, #32]	@ (8001948 <HAL_MspInit+0x4c>)
 8001928:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192c:	6413      	str	r3, [r2, #64]	@ 0x40
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <HAL_MspInit+0x4c>)
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	40023800 	.word	0x40023800

0800194c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001950:	bf00      	nop
 8001952:	e7fd      	b.n	8001950 <NMI_Handler+0x4>

08001954 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <HardFault_Handler+0x4>

0800195c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <MemManage_Handler+0x4>

08001964 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <BusFault_Handler+0x4>

0800196c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <UsageFault_Handler+0x4>

08001974 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001982:	b480      	push	{r7}
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a2:	f015 fa5f 	bl	8016e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80019a6:	f001 f84a 	bl	8002a3e <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}

080019ae <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TEST_BTN_Pin);
 80019b2:	2001      	movs	r0, #1
 80019b4:	f002 fe08 	bl	80045c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}

080019bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019c0:	4802      	ldr	r0, [pc, #8]	@ (80019cc <TIM2_IRQHandler+0x10>)
 80019c2:	f005 fd37 	bl	8007434 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000368 	.word	0x20000368

080019d0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80019d4:	4802      	ldr	r0, [pc, #8]	@ (80019e0 <TIM4_IRQHandler+0x10>)
 80019d6:	f005 fd2d 	bl	8007434 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200003f8 	.word	0x200003f8

080019e4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	uart_isr(&huart3);
 80019e8:	4803      	ldr	r0, [pc, #12]	@ (80019f8 <USART3_IRQHandler+0x14>)
 80019ea:	f014 fcb9 	bl	8016360 <uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019ee:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <USART3_IRQHandler+0x14>)
 80019f0:	f006 fd5e 	bl	80084b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	20000488 	.word	0x20000488

080019fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BTN_Pin);
 8001a00:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a04:	f002 fde0 	bl	80045c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001a10:	4802      	ldr	r0, [pc, #8]	@ (8001a1c <TIM6_DAC_IRQHandler+0x10>)
 8001a12:	f005 fd0f 	bl	8007434 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000440 	.word	0x20000440

08001a20 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001a24:	4802      	ldr	r0, [pc, #8]	@ (8001a30 <ETH_IRQHandler+0x10>)
 8001a26:	f001 fc05 	bl	8003234 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20004ff4 	.word	0x20004ff4

08001a34 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return 1;
 8001a38:	2301      	movs	r3, #1
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <_kill>:

int _kill(int pid, int sig)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a4e:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <_kill+0x20>)
 8001a50:	2216      	movs	r2, #22
 8001a52:	601a      	str	r2, [r3, #0]
  return -1;
 8001a54:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	20008cf0 	.word	0x20008cf0

08001a68 <_exit>:

void _exit (int status)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a70:	f04f 31ff 	mov.w	r1, #4294967295
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ffe5 	bl	8001a44 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a7a:	bf00      	nop
 8001a7c:	e7fd      	b.n	8001a7a <_exit+0x12>

08001a7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b086      	sub	sp, #24
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	60f8      	str	r0, [r7, #12]
 8001a86:	60b9      	str	r1, [r7, #8]
 8001a88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	e00a      	b.n	8001aa6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a90:	f3af 8000 	nop.w
 8001a94:	4601      	mov	r1, r0
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	1c5a      	adds	r2, r3, #1
 8001a9a:	60ba      	str	r2, [r7, #8]
 8001a9c:	b2ca      	uxtb	r2, r1
 8001a9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa0:	697b      	ldr	r3, [r7, #20]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	697a      	ldr	r2, [r7, #20]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	429a      	cmp	r2, r3
 8001aac:	dbf0      	blt.n	8001a90 <_read+0x12>
  }

  return len;
 8001aae:	687b      	ldr	r3, [r7, #4]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <_isatty>:

int _isatty(int file)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001af8:	2301      	movs	r3, #1
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d205      	bcs.n	8001b5c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001b50:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <_sbrk+0x6c>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b56:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5a:	e009      	b.n	8001b70 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <_sbrk+0x64>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b62:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a06      	ldr	r2, [pc, #24]	@ (8001b84 <_sbrk+0x64>)
 8001b6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	371c      	adds	r7, #28
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	20030000 	.word	0x20030000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	2000031c 	.word	0x2000031c
 8001b88:	20008d00 	.word	0x20008d00
 8001b8c:	20008cf0 	.word	0x20008cf0

08001b90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <SystemInit+0x20>)
 8001b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b9a:	4a05      	ldr	r2, [pc, #20]	@ (8001bb0 <SystemInit+0x20>)
 8001b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
 8001bae:	bf00      	nop
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b092      	sub	sp, #72	@ 0x48
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bba:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
 8001bd4:	615a      	str	r2, [r3, #20]
 8001bd6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	2220      	movs	r2, #32
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f017 f82a 	bl	8018c38 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001be4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001be6:	4a40      	ldr	r2, [pc, #256]	@ (8001ce8 <MX_TIM1_Init+0x134>)
 8001be8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9-1;
 8001bea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001bec:	2208      	movs	r2, #8
 8001bee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf0:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 400-1;
 8001bf6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001bf8:	f240 128f 	movw	r2, #399	@ 0x18f
 8001bfc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bfe:	4b39      	ldr	r3, [pc, #228]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c04:	4b37      	ldr	r3, [pc, #220]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0a:	4b36      	ldr	r3, [pc, #216]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c10:	4834      	ldr	r0, [pc, #208]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c12:	f005 f8d1 	bl	8006db8 <HAL_TIM_PWM_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001c1c:	f7ff fdea 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c20:	2300      	movs	r3, #0
 8001c22:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c28:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	482d      	ldr	r0, [pc, #180]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c30:	f006 fa5c 	bl	80080ec <HAL_TIMEx_MasterConfigSynchronization>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001c3a:	f7ff fddb 	bl	80017f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c3e:	2360      	movs	r3, #96	@ 0x60
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c52:	2300      	movs	r3, #0
 8001c54:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5e:	2200      	movs	r2, #0
 8001c60:	4619      	mov	r1, r3
 8001c62:	4820      	ldr	r0, [pc, #128]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c64:	f005 fd72 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001c6e:	f7ff fdc1 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001c72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c76:	2204      	movs	r2, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	481a      	ldr	r0, [pc, #104]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c7c:	f005 fd66 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001c86:	f7ff fdb5 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c8e:	2208      	movs	r2, #8
 8001c90:	4619      	mov	r1, r3
 8001c92:	4814      	ldr	r0, [pc, #80]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001c94:	f005 fd5a 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001c9e:	f7ff fda9 	bl	80017f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4807      	ldr	r0, [pc, #28]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001cc6:	f006 fa8d 	bl	80081e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 8001cd0:	f7ff fd90 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cd4:	4803      	ldr	r0, [pc, #12]	@ (8001ce4 <MX_TIM1_Init+0x130>)
 8001cd6:	f000 fa91 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001cda:	bf00      	nop
 8001cdc:	3748      	adds	r7, #72	@ 0x48
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000320 	.word	0x20000320
 8001ce8:	40010000 	.word	0x40010000

08001cec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d08:	4b2c      	ldr	r3, [pc, #176]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001d10:	4b2a      	ldr	r3, [pc, #168]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d12:	2259      	movs	r2, #89	@ 0x59
 8001d14:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d16:	4b29      	ldr	r3, [pc, #164]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d1c:	4b27      	ldr	r3, [pc, #156]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8001d22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d24:	4b25      	ldr	r3, [pc, #148]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d2a:	4b24      	ldr	r3, [pc, #144]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001d30:	4822      	ldr	r0, [pc, #136]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d32:	f005 f959 	bl	8006fe8 <HAL_TIM_IC_Init>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001d3c:	f7ff fd5a 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d40:	2300      	movs	r3, #0
 8001d42:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d48:	f107 0310 	add.w	r3, r7, #16
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	481b      	ldr	r0, [pc, #108]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d50:	f006 f9cc 	bl	80080ec <HAL_TIMEx_MasterConfigSynchronization>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d5a:	f7ff fd4b 	bl	80017f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d62:	2301      	movs	r3, #1
 8001d64:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d66:	2300      	movs	r3, #0
 8001d68:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8001d6a:	230f      	movs	r3, #15
 8001d6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d6e:	463b      	mov	r3, r7
 8001d70:	2200      	movs	r2, #0
 8001d72:	4619      	mov	r1, r3
 8001d74:	4811      	ldr	r0, [pc, #68]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d76:	f005 fc4d 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001d80:	f7ff fd38 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001d84:	463b      	mov	r3, r7
 8001d86:	2208      	movs	r2, #8
 8001d88:	4619      	mov	r1, r3
 8001d8a:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001d8c:	f005 fc42 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8001d96:	f7ff fd2d 	bl	80017f4 <Error_Handler>
  }
  sConfigIC.ICFilter = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001d9e:	463b      	mov	r3, r7
 8001da0:	220c      	movs	r2, #12
 8001da2:	4619      	mov	r1, r3
 8001da4:	4805      	ldr	r0, [pc, #20]	@ (8001dbc <MX_TIM2_Init+0xd0>)
 8001da6:	f005 fc35 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 8001db0:	f7ff fd20 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000368 	.word	0x20000368

08001dc0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08a      	sub	sp, #40	@ 0x28
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc6:	f107 0320 	add.w	r3, r7, #32
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	60da      	str	r2, [r3, #12]
 8001ddc:	611a      	str	r2, [r3, #16]
 8001dde:	615a      	str	r2, [r3, #20]
 8001de0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001de2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001de4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e9c <MX_TIM3_Init+0xdc>)
 8001de6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9-1;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001dea:	2208      	movs	r2, #8
 8001dec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dee:	4b2a      	ldr	r3, [pc, #168]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 400-1;
 8001df4:	4b28      	ldr	r3, [pc, #160]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001df6:	f240 128f 	movw	r2, #399	@ 0x18f
 8001dfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	4b25      	ldr	r3, [pc, #148]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e08:	4823      	ldr	r0, [pc, #140]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e0a:	f004 ffd5 	bl	8006db8 <HAL_TIM_PWM_Init>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001e14:	f7ff fcee 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e20:	f107 0320 	add.w	r3, r7, #32
 8001e24:	4619      	mov	r1, r3
 8001e26:	481c      	ldr	r0, [pc, #112]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e28:	f006 f960 	bl	80080ec <HAL_TIMEx_MasterConfigSynchronization>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d001      	beq.n	8001e36 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001e32:	f7ff fcdf 	bl	80017f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e36:	2360      	movs	r3, #96	@ 0x60
 8001e38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e46:	1d3b      	adds	r3, r7, #4
 8001e48:	2200      	movs	r2, #0
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4812      	ldr	r0, [pc, #72]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e4e:	f005 fc7d 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001e58:	f7ff fccc 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	2204      	movs	r2, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e64:	f005 fc72 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001e6e:	f7ff fcc1 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	2208      	movs	r2, #8
 8001e76:	4619      	mov	r1, r3
 8001e78:	4807      	ldr	r0, [pc, #28]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e7a:	f005 fc67 	bl	800774c <HAL_TIM_PWM_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001e84:	f7ff fcb6 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <MX_TIM3_Init+0xd8>)
 8001e8a:	f000 f9b7 	bl	80021fc <HAL_TIM_MspPostInit>

}
 8001e8e:	bf00      	nop
 8001e90:	3728      	adds	r7, #40	@ 0x28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	200003b0 	.word	0x200003b0
 8001e9c:	40000400 	.word	0x40000400

08001ea0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea6:	f107 0310 	add.w	r3, r7, #16
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ebe:	4a2c      	ldr	r2, [pc, #176]	@ (8001f70 <MX_TIM4_Init+0xd0>)
 8001ec0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8001ec2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ec4:	2259      	movs	r2, #89	@ 0x59
 8001ec6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec8:	4b28      	ldr	r3, [pc, #160]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ece:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ed0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ed4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed6:	4b25      	ldr	r3, [pc, #148]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001edc:	4b23      	ldr	r3, [pc, #140]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001ee2:	4822      	ldr	r0, [pc, #136]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001ee4:	f005 f880 	bl	8006fe8 <HAL_TIM_IC_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001eee:	f7ff fc81 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001efa:	f107 0310 	add.w	r3, r7, #16
 8001efe:	4619      	mov	r1, r3
 8001f00:	481a      	ldr	r0, [pc, #104]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001f02:	f006 f8f3 	bl	80080ec <HAL_TIMEx_MasterConfigSynchronization>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001f0c:	f7ff fc72 	bl	80017f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f10:	2300      	movs	r3, #0
 8001f12:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f14:	2301      	movs	r3, #1
 8001f16:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f20:	463b      	mov	r3, r7
 8001f22:	2200      	movs	r2, #0
 8001f24:	4619      	mov	r1, r3
 8001f26:	4811      	ldr	r0, [pc, #68]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001f28:	f005 fb74 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001f32:	f7ff fc5f 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f36:	463b      	mov	r3, r7
 8001f38:	2204      	movs	r2, #4
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	480b      	ldr	r0, [pc, #44]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001f3e:	f005 fb69 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001f48:	f7ff fc54 	bl	80017f4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	2208      	movs	r2, #8
 8001f50:	4619      	mov	r1, r3
 8001f52:	4806      	ldr	r0, [pc, #24]	@ (8001f6c <MX_TIM4_Init+0xcc>)
 8001f54:	f005 fb5e 	bl	8007614 <HAL_TIM_IC_ConfigChannel>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 8001f5e:	f7ff fc49 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	200003f8 	.word	0x200003f8
 8001f70:	40000800 	.word	0x40000800

08001f74 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f7a:	463b      	mov	r3, r7
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001f84:	4a15      	ldr	r2, [pc, #84]	@ (8001fdc <MX_TIM6_Init+0x68>)
 8001f86:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 900-1;
 8001f88:	4b13      	ldr	r3, [pc, #76]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001f8a:	f240 3283 	movw	r2, #899	@ 0x383
 8001f8e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001f96:	4b10      	ldr	r3, [pc, #64]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001f98:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f9c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001fa4:	480c      	ldr	r0, [pc, #48]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001fa6:	f004 fe47 	bl	8006c38 <HAL_TIM_Base_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001fb0:	f7ff fc20 	bl	80017f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001fbc:	463b      	mov	r3, r7
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <MX_TIM6_Init+0x64>)
 8001fc2:	f006 f893 	bl	80080ec <HAL_TIMEx_MasterConfigSynchronization>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001fcc:	f7ff fc12 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20000440 	.word	0x20000440
 8001fdc:	40001000 	.word	0x40001000

08001fe0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a15      	ldr	r2, [pc, #84]	@ (8002044 <HAL_TIM_PWM_MspInit+0x64>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d10e      	bne.n	8002010 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b14      	ldr	r3, [pc, #80]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffa:	4a13      	ldr	r2, [pc, #76]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6453      	str	r3, [r2, #68]	@ 0x44
 8002002:	4b11      	ldr	r3, [pc, #68]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800200e:	e012      	b.n	8002036 <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	@ (800204c <HAL_TIM_PWM_MspInit+0x6c>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d10d      	bne.n	8002036 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	4a09      	ldr	r2, [pc, #36]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 8002024:	f043 0302 	orr.w	r3, r3, #2
 8002028:	6413      	str	r3, [r2, #64]	@ 0x40
 800202a:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <HAL_TIM_PWM_MspInit+0x68>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
}
 8002036:	bf00      	nop
 8002038:	3714      	adds	r7, #20
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	40010000 	.word	0x40010000
 8002048:	40023800 	.word	0x40023800
 800204c:	40000400 	.word	0x40000400

08002050 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08c      	sub	sp, #48	@ 0x30
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002070:	d153      	bne.n	800211a <HAL_TIM_IC_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	61bb      	str	r3, [r7, #24]
 8002076:	4b48      	ldr	r3, [pc, #288]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	4a47      	ldr	r2, [pc, #284]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	6413      	str	r3, [r2, #64]	@ 0x40
 8002082:	4b45      	ldr	r3, [pc, #276]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	61bb      	str	r3, [r7, #24]
 800208c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800208e:	2300      	movs	r3, #0
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	4b41      	ldr	r3, [pc, #260]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	4a40      	ldr	r2, [pc, #256]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002098:	f043 0301 	orr.w	r3, r3, #1
 800209c:	6313      	str	r3, [r2, #48]	@ 0x30
 800209e:	4b3e      	ldr	r3, [pc, #248]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	613b      	str	r3, [r7, #16]
 80020ae:	4b3a      	ldr	r3, [pc, #232]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	4a39      	ldr	r2, [pc, #228]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 80020b4:	f043 0302 	orr.w	r3, r3, #2
 80020b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ba:	4b37      	ldr	r3, [pc, #220]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020be:	f003 0302 	and.w	r3, r3, #2
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = TIM2_CH1_IC1_Pin;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ca:	2302      	movs	r3, #2
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020d6:	2301      	movs	r3, #1
 80020d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM2_CH1_IC1_GPIO_Port, &GPIO_InitStruct);
 80020da:	f107 031c 	add.w	r3, r7, #28
 80020de:	4619      	mov	r1, r3
 80020e0:	482e      	ldr	r0, [pc, #184]	@ (800219c <HAL_TIM_IC_MspInit+0x14c>)
 80020e2:	f002 f879 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TIM2_CH3_IC2_Pin|TIM2_CH4_IC3_Pin;
 80020e6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80020ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2300      	movs	r3, #0
 80020f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020f8:	2301      	movs	r3, #1
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fc:	f107 031c 	add.w	r3, r7, #28
 8002100:	4619      	mov	r1, r3
 8002102:	4827      	ldr	r0, [pc, #156]	@ (80021a0 <HAL_TIM_IC_MspInit+0x150>)
 8002104:	f002 f868 	bl	80041d8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002108:	2200      	movs	r2, #0
 800210a:	2100      	movs	r1, #0
 800210c:	201c      	movs	r0, #28
 800210e:	f000 fc52 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002112:	201c      	movs	r0, #28
 8002114:	f000 fc6b 	bl	80029ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002118:	e039      	b.n	800218e <HAL_TIM_IC_MspInit+0x13e>
  else if(tim_icHandle->Instance==TIM4)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a21      	ldr	r2, [pc, #132]	@ (80021a4 <HAL_TIM_IC_MspInit+0x154>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d134      	bne.n	800218e <HAL_TIM_IC_MspInit+0x13e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	4b1b      	ldr	r3, [pc, #108]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 800212a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212c:	4a1a      	ldr	r2, [pc, #104]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 800212e:	f043 0304 	orr.w	r3, r3, #4
 8002132:	6413      	str	r3, [r2, #64]	@ 0x40
 8002134:	4b18      	ldr	r3, [pc, #96]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002140:	2300      	movs	r3, #0
 8002142:	60bb      	str	r3, [r7, #8]
 8002144:	4b14      	ldr	r3, [pc, #80]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	4a13      	ldr	r2, [pc, #76]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 800214a:	f043 0308 	orr.w	r3, r3, #8
 800214e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002150:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <HAL_TIM_IC_MspInit+0x148>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TIM4_CH1_IC4_Pin|TIM4_CH2_IC5_Pin|TIM4_CH3_IC6_Pin;
 800215c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002162:	2302      	movs	r3, #2
 8002164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	2300      	movs	r3, #0
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800216a:	2300      	movs	r3, #0
 800216c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800216e:	2302      	movs	r3, #2
 8002170:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002172:	f107 031c 	add.w	r3, r7, #28
 8002176:	4619      	mov	r1, r3
 8002178:	480b      	ldr	r0, [pc, #44]	@ (80021a8 <HAL_TIM_IC_MspInit+0x158>)
 800217a:	f002 f82d 	bl	80041d8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800217e:	2200      	movs	r2, #0
 8002180:	2100      	movs	r1, #0
 8002182:	201e      	movs	r0, #30
 8002184:	f000 fc17 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002188:	201e      	movs	r0, #30
 800218a:	f000 fc30 	bl	80029ee <HAL_NVIC_EnableIRQ>
}
 800218e:	bf00      	nop
 8002190:	3730      	adds	r7, #48	@ 0x30
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800
 800219c:	40020000 	.word	0x40020000
 80021a0:	40020400 	.word	0x40020400
 80021a4:	40000800 	.word	0x40000800
 80021a8:	40020c00 	.word	0x40020c00

080021ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a0e      	ldr	r2, [pc, #56]	@ (80021f4 <HAL_TIM_Base_MspInit+0x48>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d115      	bne.n	80021ea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <HAL_TIM_Base_MspInit+0x4c>)
 80021c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021c6:	4a0c      	ldr	r2, [pc, #48]	@ (80021f8 <HAL_TIM_Base_MspInit+0x4c>)
 80021c8:	f043 0310 	orr.w	r3, r3, #16
 80021cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ce:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <HAL_TIM_Base_MspInit+0x4c>)
 80021d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d2:	f003 0310 	and.w	r3, r3, #16
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2101      	movs	r1, #1
 80021de:	2036      	movs	r0, #54	@ 0x36
 80021e0:	f000 fbe9 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021e4:	2036      	movs	r0, #54	@ 0x36
 80021e6:	f000 fc02 	bl	80029ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40001000 	.word	0x40001000
 80021f8:	40023800 	.word	0x40023800

080021fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b08a      	sub	sp, #40	@ 0x28
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
 8002212:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a25      	ldr	r2, [pc, #148]	@ (80022b0 <HAL_TIM_MspPostInit+0xb4>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d11f      	bne.n	800225e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	4b24      	ldr	r3, [pc, #144]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	4a23      	ldr	r2, [pc, #140]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 8002228:	f043 0310 	orr.w	r3, r3, #16
 800222c:	6313      	str	r3, [r2, #48]	@ 0x30
 800222e:	4b21      	ldr	r3, [pc, #132]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	f003 0310 	and.w	r3, r3, #16
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TIM1_CH1_PWM1_Pin|TIM1_CH2_PWM2_Pin|TIM1_CH3_PWM3_Pin;
 800223a:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 800223e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800224c:	2301      	movs	r3, #1
 800224e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	4619      	mov	r1, r3
 8002256:	4818      	ldr	r0, [pc, #96]	@ (80022b8 <HAL_TIM_MspPostInit+0xbc>)
 8002258:	f001 ffbe 	bl	80041d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800225c:	e023      	b.n	80022a6 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM3)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a16      	ldr	r2, [pc, #88]	@ (80022bc <HAL_TIM_MspPostInit+0xc0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d11e      	bne.n	80022a6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 800226e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002270:	4a10      	ldr	r2, [pc, #64]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 8002272:	f043 0304 	orr.w	r3, r3, #4
 8002276:	6313      	str	r3, [r2, #48]	@ 0x30
 8002278:	4b0e      	ldr	r3, [pc, #56]	@ (80022b4 <HAL_TIM_MspPostInit+0xb8>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM3_CH1_PWM4_Pin|TIM3_CH2_PWM5_Pin|TIM3_CH3_PWM6_Pin;
 8002284:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002292:	2300      	movs	r3, #0
 8002294:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002296:	2302      	movs	r3, #2
 8002298:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800229a:	f107 0314 	add.w	r3, r7, #20
 800229e:	4619      	mov	r1, r3
 80022a0:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <HAL_TIM_MspPostInit+0xc4>)
 80022a2:	f001 ff99 	bl	80041d8 <HAL_GPIO_Init>
}
 80022a6:	bf00      	nop
 80022a8:	3728      	adds	r7, #40	@ 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40010000 	.word	0x40010000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40000400 	.word	0x40000400
 80022c0:	40020800 	.word	0x40020800

080022c4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022ca:	4a12      	ldr	r2, [pc, #72]	@ (8002314 <MX_USART3_UART_Init+0x50>)
 80022cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022ce:	4b10      	ldr	r3, [pc, #64]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022d8:	2200      	movs	r2, #0
 80022da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022de:	2200      	movs	r2, #0
 80022e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022e8:	4b09      	ldr	r3, [pc, #36]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022ea:	220c      	movs	r2, #12
 80022ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ee:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022fa:	4805      	ldr	r0, [pc, #20]	@ (8002310 <MX_USART3_UART_Init+0x4c>)
 80022fc:	f005 ffd8 	bl	80082b0 <HAL_UART_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002306:	f7ff fa75 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800230a:	bf00      	nop
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	20000488 	.word	0x20000488
 8002314:	40004800 	.word	0x40004800

08002318 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a1d      	ldr	r2, [pc, #116]	@ (80023ac <HAL_UART_MspInit+0x94>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d134      	bne.n	80023a4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b1c      	ldr	r3, [pc, #112]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4a1b      	ldr	r2, [pc, #108]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002344:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002348:	6413      	str	r3, [r2, #64]	@ 0x40
 800234a:	4b19      	ldr	r3, [pc, #100]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b15      	ldr	r3, [pc, #84]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a14      	ldr	r2, [pc, #80]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_UART_MspInit+0x98>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002372:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002380:	2303      	movs	r3, #3
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002384:	2307      	movs	r3, #7
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4619      	mov	r1, r3
 800238e:	4809      	ldr	r0, [pc, #36]	@ (80023b4 <HAL_UART_MspInit+0x9c>)
 8002390:	f001 ff22 	bl	80041d8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2100      	movs	r1, #0
 8002398:	2027      	movs	r0, #39	@ 0x27
 800239a:	f000 fb0c 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800239e:	2027      	movs	r0, #39	@ 0x27
 80023a0:	f000 fb25 	bl	80029ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023a4:	bf00      	nop
 80023a6:	3728      	adds	r7, #40	@ 0x28
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40004800 	.word	0x40004800
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020c00 	.word	0x40020c00

080023b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80023b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023bc:	f7ff fbe8 	bl	8001b90 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023c0:	480c      	ldr	r0, [pc, #48]	@ (80023f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023c2:	490d      	ldr	r1, [pc, #52]	@ (80023f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023c4:	4a0d      	ldr	r2, [pc, #52]	@ (80023fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023c8:	e002      	b.n	80023d0 <LoopCopyDataInit>

080023ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ce:	3304      	adds	r3, #4

080023d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023d4:	d3f9      	bcc.n	80023ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002400 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002404 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023dc:	e001      	b.n	80023e2 <LoopFillZerobss>

080023de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023e0:	3204      	adds	r2, #4

080023e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023e4:	d3fb      	bcc.n	80023de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023e6:	f016 fd01 	bl	8018dec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023ea:	f7ff f891 	bl	8001510 <main>
  bx  lr    
 80023ee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023f0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023f8:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80023fc:	0801eee4 	.word	0x0801eee4
  ldr r2, =_sbss
 8002400:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002404:	20008d00 	.word	0x20008d00

08002408 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002408:	e7fe      	b.n	8002408 <ADC_IRQHandler>

0800240a <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00b      	beq.n	8002432 <LAN8742_RegisterBusIO+0x28>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <LAN8742_RegisterBusIO+0x28>
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <LAN8742_RegisterBusIO+0x28>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	691b      	ldr	r3, [r3, #16]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d102      	bne.n	8002438 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295
 8002436:	e014      	b.n	8002462 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	691a      	ldr	r2, [r3, #16]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800246e:	b580      	push	{r7, lr}
 8002470:	b086      	sub	sp, #24
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d17c      	bne.n	8002588 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d002      	beq.n	800249c <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2220      	movs	r2, #32
 80024a0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	e01c      	b.n	80024e2 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	695b      	ldr	r3, [r3, #20]
 80024ac:	f107 0208 	add.w	r2, r7, #8
 80024b0:	2112      	movs	r1, #18
 80024b2:	6978      	ldr	r0, [r7, #20]
 80024b4:	4798      	blx	r3
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	da03      	bge.n	80024c4 <LAN8742_Init+0x56>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80024bc:	f06f 0304 	mvn.w	r3, #4
 80024c0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80024c2:	e00b      	b.n	80024dc <LAN8742_Init+0x6e>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	f003 031f 	and.w	r3, r3, #31
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d105      	bne.n	80024dc <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80024d6:	2300      	movs	r3, #0
 80024d8:	613b      	str	r3, [r7, #16]
         break;
 80024da:	e005      	b.n	80024e8 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	3301      	adds	r3, #1
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b1f      	cmp	r3, #31
 80024e6:	d9df      	bls.n	80024a8 <LAN8742_Init+0x3a>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b1f      	cmp	r3, #31
 80024ee:	d902      	bls.n	80024f6 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80024f0:	f06f 0302 	mvn.w	r3, #2
 80024f4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d145      	bne.n	8002588 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	6810      	ldr	r0, [r2, #0]
 8002504:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002508:	2100      	movs	r1, #0
 800250a:	4798      	blx	r3
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	db37      	blt.n	8002582 <LAN8742_Init+0x114>
       {
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6810      	ldr	r0, [r2, #0]
 800251a:	f107 0208 	add.w	r2, r7, #8
 800251e:	2100      	movs	r1, #0
 8002520:	4798      	blx	r3
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	db28      	blt.n	800257a <LAN8742_Init+0x10c>
         {
           tickstart = pObj->IO.GetTick();
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	4798      	blx	r3
 800252e:	4603      	mov	r3, r0
 8002530:	60fb      	str	r3, [r7, #12]

           /* wait until software reset is done or timeout occurred */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8002532:	e01c      	b.n	800256e <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	4798      	blx	r3
 800253a:	4603      	mov	r3, r0
 800253c:	461a      	mov	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002546:	d80e      	bhi.n	8002566 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	695b      	ldr	r3, [r3, #20]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6810      	ldr	r0, [r2, #0]
 8002550:	f107 0208 	add.w	r2, r7, #8
 8002554:	2100      	movs	r1, #0
 8002556:	4798      	blx	r3
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	da07      	bge.n	800256e <LAN8742_Init+0x100>
               {
                 status = LAN8742_STATUS_READ_ERROR;
 800255e:	f06f 0304 	mvn.w	r3, #4
 8002562:	613b      	str	r3, [r7, #16]
                 break;
 8002564:	e010      	b.n	8002588 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8002566:	f06f 0301 	mvn.w	r3, #1
 800256a:	613b      	str	r3, [r7, #16]
               break;
 800256c:	e00c      	b.n	8002588 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1dd      	bne.n	8002534 <LAN8742_Init+0xc6>
 8002578:	e006      	b.n	8002588 <LAN8742_Init+0x11a>
             }
           }
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 800257a:	f06f 0304 	mvn.w	r3, #4
 800257e:	613b      	str	r3, [r7, #16]
 8002580:	e002      	b.n	8002588 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8002582:	f06f 0303 	mvn.w	r3, #3
 8002586:	613b      	str	r3, [r7, #16]
       }
     }
   }

   if(status == LAN8742_STATUS_OK)
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d112      	bne.n	80025b4 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	4798      	blx	r3
 8002594:	4603      	mov	r3, r0
 8002596:	60fb      	str	r3, [r7, #12]

     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8002598:	bf00      	nop
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	4798      	blx	r3
 80025a0:	4603      	mov	r3, r0
 80025a2:	461a      	mov	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80025ac:	d9f5      	bls.n	800259a <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	605a      	str	r2, [r3, #4]
   }

   return status;
 80025b4:	693b      	ldr	r3, [r7, #16]
 }
 80025b6:	4618      	mov	r0, r3
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b084      	sub	sp, #16
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6810      	ldr	r0, [r2, #0]
 80025d2:	f107 020c 	add.w	r2, r7, #12
 80025d6:	2101      	movs	r1, #1
 80025d8:	4798      	blx	r3
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	da02      	bge.n	80025e6 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80025e0:	f06f 0304 	mvn.w	r3, #4
 80025e4:	e06e      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	695b      	ldr	r3, [r3, #20]
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6810      	ldr	r0, [r2, #0]
 80025ee:	f107 020c 	add.w	r2, r7, #12
 80025f2:	2101      	movs	r1, #1
 80025f4:	4798      	blx	r3
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	da02      	bge.n	8002602 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80025fc:	f06f 0304 	mvn.w	r3, #4
 8002600:	e060      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f003 0304 	and.w	r3, r3, #4
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800260c:	2301      	movs	r3, #1
 800260e:	e059      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	695b      	ldr	r3, [r3, #20]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6810      	ldr	r0, [r2, #0]
 8002618:	f107 020c 	add.w	r2, r7, #12
 800261c:	2100      	movs	r1, #0
 800261e:	4798      	blx	r3
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	da02      	bge.n	800262c <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002626:	f06f 0304 	mvn.w	r3, #4
 800262a:	e04b      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d11b      	bne.n	800266e <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d006      	beq.n	800264e <LAN8742_GetLinkState+0x90>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 800264a:	2302      	movs	r3, #2
 800264c:	e03a      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002658:	2303      	movs	r3, #3
 800265a:	e033      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002666:	2304      	movs	r3, #4
 8002668:	e02c      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800266a:	2305      	movs	r3, #5
 800266c:	e02a      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6810      	ldr	r0, [r2, #0]
 8002676:	f107 020c 	add.w	r2, r7, #12
 800267a:	211f      	movs	r1, #31
 800267c:	4798      	blx	r3
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	da02      	bge.n	800268a <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002684:	f06f 0304 	mvn.w	r3, #4
 8002688:	e01c      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d101      	bne.n	8002698 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002694:	2306      	movs	r3, #6
 8002696:	e015      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f003 031c 	and.w	r3, r3, #28
 800269e:	2b18      	cmp	r3, #24
 80026a0:	d101      	bne.n	80026a6 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80026a2:	2302      	movs	r3, #2
 80026a4:	e00e      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f003 031c 	and.w	r3, r3, #28
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d101      	bne.n	80026b4 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e007      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	f003 031c 	and.w	r3, r3, #28
 80026ba:	2b14      	cmp	r3, #20
 80026bc:	d101      	bne.n	80026c2 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80026be:	2304      	movs	r3, #4
 80026c0:	e000      	b.n	80026c4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80026c2:	2305      	movs	r3, #5
    }
  }
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3710      	adds	r7, #16
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026d0:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <HAL_Init+0x40>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0d      	ldr	r2, [pc, #52]	@ (800270c <HAL_Init+0x40>)
 80026d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026dc:	4b0b      	ldr	r3, [pc, #44]	@ (800270c <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <HAL_Init+0x40>)
 80026e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026e8:	4b08      	ldr	r3, [pc, #32]	@ (800270c <HAL_Init+0x40>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a07      	ldr	r2, [pc, #28]	@ (800270c <HAL_Init+0x40>)
 80026ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026f4:	2003      	movs	r0, #3
 80026f6:	f000 f953 	bl	80029a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026fa:	2000      	movs	r0, #0
 80026fc:	f000 f808 	bl	8002710 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002700:	f7ff f8fc 	bl	80018fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40023c00 	.word	0x40023c00

08002710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002718:	4b12      	ldr	r3, [pc, #72]	@ (8002764 <HAL_InitTick+0x54>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <HAL_InitTick+0x58>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	4619      	mov	r1, r3
 8002722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002726:	fbb3 f3f1 	udiv	r3, r3, r1
 800272a:	fbb2 f3f3 	udiv	r3, r2, r3
 800272e:	4618      	mov	r0, r3
 8002730:	f000 f979 	bl	8002a26 <HAL_SYSTICK_Config>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e00e      	b.n	800275c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2b0f      	cmp	r3, #15
 8002742:	d80a      	bhi.n	800275a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002744:	2200      	movs	r2, #0
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	f04f 30ff 	mov.w	r0, #4294967295
 800274c:	f000 f933 	bl	80029b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002750:	4a06      	ldr	r2, [pc, #24]	@ (800276c <HAL_InitTick+0x5c>)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	e000      	b.n	800275c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
}
 800275c:	4618      	mov	r0, r3
 800275e:	3708      	adds	r7, #8
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}
 8002764:	20000000 	.word	0x20000000
 8002768:	20000008 	.word	0x20000008
 800276c:	20000004 	.word	0x20000004

08002770 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002778:	f014 fb88 	bl	8016e8c <HAL_GetTick>
 800277c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002788:	d005      	beq.n	8002796 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800278a:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <HAL_Delay+0x44>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	461a      	mov	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4413      	add	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002796:	bf00      	nop
 8002798:	f014 fb78 	bl	8016e8c <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d8f7      	bhi.n	8002798 <HAL_Delay+0x28>
  {
  }
}
 80027a8:	bf00      	nop
 80027aa:	bf00      	nop
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	20000008 	.word	0x20000008

080027b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c8:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <__NVIC_SetPriorityGrouping+0x44>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027d4:	4013      	ands	r3, r2
 80027d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ea:	4a04      	ldr	r2, [pc, #16]	@ (80027fc <__NVIC_SetPriorityGrouping+0x44>)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	60d3      	str	r3, [r2, #12]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002804:	4b04      	ldr	r3, [pc, #16]	@ (8002818 <__NVIC_GetPriorityGrouping+0x18>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	0a1b      	lsrs	r3, r3, #8
 800280a:	f003 0307 	and.w	r3, r3, #7
}
 800280e:	4618      	mov	r0, r3
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	2b00      	cmp	r3, #0
 800282c:	db0b      	blt.n	8002846 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	f003 021f 	and.w	r2, r3, #31
 8002834:	4907      	ldr	r1, [pc, #28]	@ (8002854 <__NVIC_EnableIRQ+0x38>)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	2001      	movs	r0, #1
 800283e:	fa00 f202 	lsl.w	r2, r0, r2
 8002842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	e000e100 	.word	0xe000e100

08002858 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	2b00      	cmp	r3, #0
 8002868:	db12      	blt.n	8002890 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	f003 021f 	and.w	r2, r3, #31
 8002870:	490a      	ldr	r1, [pc, #40]	@ (800289c <__NVIC_DisableIRQ+0x44>)
 8002872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002876:	095b      	lsrs	r3, r3, #5
 8002878:	2001      	movs	r0, #1
 800287a:	fa00 f202 	lsl.w	r2, r0, r2
 800287e:	3320      	adds	r3, #32
 8002880:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002884:	f3bf 8f4f 	dsb	sy
}
 8002888:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800288a:	f3bf 8f6f 	isb	sy
}
 800288e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr
 800289c:	e000e100 	.word	0xe000e100

080028a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	6039      	str	r1, [r7, #0]
 80028aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	db0a      	blt.n	80028ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	b2da      	uxtb	r2, r3
 80028b8:	490c      	ldr	r1, [pc, #48]	@ (80028ec <__NVIC_SetPriority+0x4c>)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	0112      	lsls	r2, r2, #4
 80028c0:	b2d2      	uxtb	r2, r2
 80028c2:	440b      	add	r3, r1
 80028c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c8:	e00a      	b.n	80028e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	4908      	ldr	r1, [pc, #32]	@ (80028f0 <__NVIC_SetPriority+0x50>)
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	3b04      	subs	r3, #4
 80028d8:	0112      	lsls	r2, r2, #4
 80028da:	b2d2      	uxtb	r2, r2
 80028dc:	440b      	add	r3, r1
 80028de:	761a      	strb	r2, [r3, #24]
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr
 80028ec:	e000e100 	.word	0xe000e100
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	@ 0x24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f003 0307 	and.w	r3, r3, #7
 8002906:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f1c3 0307 	rsb	r3, r3, #7
 800290e:	2b04      	cmp	r3, #4
 8002910:	bf28      	it	cs
 8002912:	2304      	movcs	r3, #4
 8002914:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	3304      	adds	r3, #4
 800291a:	2b06      	cmp	r3, #6
 800291c:	d902      	bls.n	8002924 <NVIC_EncodePriority+0x30>
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	3b03      	subs	r3, #3
 8002922:	e000      	b.n	8002926 <NVIC_EncodePriority+0x32>
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002928:	f04f 32ff 	mov.w	r2, #4294967295
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	43da      	mvns	r2, r3
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	401a      	ands	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800293c:	f04f 31ff 	mov.w	r1, #4294967295
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa01 f303 	lsl.w	r3, r1, r3
 8002946:	43d9      	mvns	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800294c:	4313      	orrs	r3, r2
         );
}
 800294e:	4618      	mov	r0, r3
 8002950:	3724      	adds	r7, #36	@ 0x24
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr
	...

0800295c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3b01      	subs	r3, #1
 8002968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800296c:	d301      	bcc.n	8002972 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800296e:	2301      	movs	r3, #1
 8002970:	e00f      	b.n	8002992 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002972:	4a0a      	ldr	r2, [pc, #40]	@ (800299c <SysTick_Config+0x40>)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3b01      	subs	r3, #1
 8002978:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800297a:	210f      	movs	r1, #15
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	f7ff ff8e 	bl	80028a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002984:	4b05      	ldr	r3, [pc, #20]	@ (800299c <SysTick_Config+0x40>)
 8002986:	2200      	movs	r2, #0
 8002988:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800298a:	4b04      	ldr	r3, [pc, #16]	@ (800299c <SysTick_Config+0x40>)
 800298c:	2207      	movs	r2, #7
 800298e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	e000e010 	.word	0xe000e010

080029a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b082      	sub	sp, #8
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f7ff ff05 	bl	80027b8 <__NVIC_SetPriorityGrouping>
}
 80029ae:	bf00      	nop
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b086      	sub	sp, #24
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	607a      	str	r2, [r7, #4]
 80029c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029c4:	2300      	movs	r3, #0
 80029c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c8:	f7ff ff1a 	bl	8002800 <__NVIC_GetPriorityGrouping>
 80029cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	68b9      	ldr	r1, [r7, #8]
 80029d2:	6978      	ldr	r0, [r7, #20]
 80029d4:	f7ff ff8e 	bl	80028f4 <NVIC_EncodePriority>
 80029d8:	4602      	mov	r2, r0
 80029da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029de:	4611      	mov	r1, r2
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff5d 	bl	80028a0 <__NVIC_SetPriority>
}
 80029e6:	bf00      	nop
 80029e8:	3718      	adds	r7, #24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b082      	sub	sp, #8
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ff0d 	bl	800281c <__NVIC_EnableIRQ>
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	4603      	mov	r3, r0
 8002a12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff1d 	bl	8002858 <__NVIC_DisableIRQ>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7ff ff94 	bl	800295c <SysTick_Config>
 8002a34:	4603      	mov	r3, r0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002a42:	f014 f9e5 	bl	8016e10 <HAL_SYSTICK_Callback>
}
 8002a46:	bf00      	nop
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b084      	sub	sp, #16
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a56:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a58:	f014 fa18 	bl	8016e8c <HAL_GetTick>
 8002a5c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d008      	beq.n	8002a7c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2280      	movs	r2, #128	@ 0x80
 8002a6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e052      	b.n	8002b22 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f022 0216 	bic.w	r2, r2, #22
 8002a8a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695a      	ldr	r2, [r3, #20]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a9a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d103      	bne.n	8002aac <HAL_DMA_Abort+0x62>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d007      	beq.n	8002abc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0208 	bic.w	r2, r2, #8
 8002aba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 0201 	bic.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002acc:	e013      	b.n	8002af6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ace:	f014 f9dd 	bl	8016e8c <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b05      	cmp	r3, #5
 8002ada:	d90c      	bls.n	8002af6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2220      	movs	r2, #32
 8002ae0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2203      	movs	r2, #3
 8002ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e015      	b.n	8002b22 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0301 	and.w	r3, r3, #1
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1e4      	bne.n	8002ace <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b08:	223f      	movs	r2, #63	@ 0x3f
 8002b0a:	409a      	lsls	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3710      	adds	r7, #16
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b2a:	b480      	push	{r7}
 8002b2c:	b083      	sub	sp, #12
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d004      	beq.n	8002b48 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2280      	movs	r2, #128	@ 0x80
 8002b42:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e00c      	b.n	8002b62 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2205      	movs	r2, #5
 8002b4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f022 0201 	bic.w	r2, r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
	...

08002b70 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e06c      	b.n	8002c5c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d106      	bne.n	8002b9a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2223      	movs	r2, #35	@ 0x23
 8002b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f006 fec7 	bl	8009928 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_ETH_Init+0xf4>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba2:	4a30      	ldr	r2, [pc, #192]	@ (8002c64 <HAL_ETH_Init+0xf4>)
 8002ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002baa:	4b2e      	ldr	r3, [pc, #184]	@ (8002c64 <HAL_ETH_Init+0xf4>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002bb6:	4b2c      	ldr	r3, [pc, #176]	@ (8002c68 <HAL_ETH_Init+0xf8>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	4a2b      	ldr	r2, [pc, #172]	@ (8002c68 <HAL_ETH_Init+0xf8>)
 8002bbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002bc0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002bc2:	4b29      	ldr	r3, [pc, #164]	@ (8002c68 <HAL_ETH_Init+0xf8>)
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	4927      	ldr	r1, [pc, #156]	@ (8002c68 <HAL_ETH_Init+0xf8>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002bd0:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <HAL_ETH_Init+0xf8>)
 8002bd2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bec:	f014 f94e 	bl	8016e8c <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002bf2:	e011      	b.n	8002c18 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002bf4:	f014 f94a 	bl	8016e8c <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002c02:	d909      	bls.n	8002c18 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2204      	movs	r2, #4
 8002c08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	22e0      	movs	r2, #224	@ 0xe0
 8002c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e021      	b.n	8002c5c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e4      	bne.n	8002bf4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f001 f82e 	bl	8003c8c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f001 f8d5 	bl	8003de0 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f001 f92b 	bl	8003e92 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	461a      	mov	r2, r3
 8002c42:	2100      	movs	r1, #0
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f001 f893 	bl	8003d70 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2210      	movs	r2, #16
 8002c56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002c5a:	2300      	movs	r3, #0
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	3710      	adds	r7, #16
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40013800 	.word	0x40013800

08002c6c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c7a:	2b10      	cmp	r3, #16
 8002c7c:	d17f      	bne.n	8002d7e <HAL_ETH_Start_IT+0x112>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2223      	movs	r2, #35	@ 0x23
 8002c82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Disable MMC Interrupts */
    SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002c9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable Rx MMC Interrupts */
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002ca4:	687a      	ldr	r2, [r7, #4]
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cac:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002cb0:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
            ETH_MMCRIMR_RFCEM);

    /* Disable Tx MMC Interrupts */
    SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002cc4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
            ETH_MMCTIMR_TGFSCM);

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2204      	movs	r2, #4
 8002ccc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 fa30 	bl	8003134 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0208 	orr.w	r2, r2, #8
 8002ce2:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002cec:	2001      	movs	r0, #1
 8002cee:	f7ff fd3f 	bl	8002770 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68fa      	ldr	r2, [r7, #12]
 8002cf8:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f042 0204 	orr.w	r2, r2, #4
 8002d08:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d12:	2001      	movs	r0, #1
 8002d14:	f7ff fd2c 	bl	8002770 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 fe54 	bl	80039ce <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002d38:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d3c:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	6812      	ldr	r2, [r2, #0]
 8002d4c:	f043 0302 	orr.w	r3, r3, #2
 8002d50:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d54:	6193      	str	r3, [r2, #24]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6812      	ldr	r2, [r2, #0]
 8002d64:	f443 33d0 	orr.w	r3, r3, #106496	@ 0x1a000
 8002d68:	f043 03c1 	orr.w	r3, r3, #193	@ 0xc1
 8002d6c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d70:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2223      	movs	r2, #35	@ 0x23
 8002d76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e000      	b.n	8002d80 <HAL_ETH_Start_IT+0x114>
  }
  else
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
  }
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002d96:	2b23      	cmp	r3, #35	@ 0x23
 8002d98:	d170      	bne.n	8002e7c <HAL_ETH_Stop_IT+0xf4>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2223      	movs	r2, #35	@ 0x23
 8002d9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002daa:	69db      	ldr	r3, [r3, #28]
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6812      	ldr	r2, [r2, #0]
 8002db0:	f423 33d0 	bic.w	r3, r3, #106496	@ 0x1a000
 8002db4:	f023 03c1 	bic.w	r3, r3, #193	@ 0xc1
 8002db8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dbc:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	687a      	ldr	r2, [r7, #4]
 8002dca:	6812      	ldr	r2, [r2, #0]
 8002dcc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002dd0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dd4:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	f023 0302 	bic.w	r3, r3, #2
 8002de8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002dec:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0204 	bic.w	r2, r2, #4
 8002dfc:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e06:	2001      	movs	r0, #1
 8002e08:	f7ff fcb2 	bl	8002770 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 fdda 	bl	80039ce <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0208 	bic.w	r2, r2, #8
 8002e28:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002e32:	2001      	movs	r0, #1
 8002e34:	f7ff fc9c 	bl	8002770 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002e40:	2300      	movs	r3, #0
 8002e42:	617b      	str	r3, [r7, #20]
 8002e44:	e00e      	b.n	8002e64 <HAL_ETH_Stop_IT+0xdc>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	3212      	adds	r2, #18
 8002e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e50:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	3301      	adds	r3, #1
 8002e62:	617b      	str	r3, [r7, #20]
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b03      	cmp	r3, #3
 8002e68:	d9ed      	bls.n	8002e46 <HAL_ETH_Stop_IT+0xbe>
    }

    heth->RxDescList.ItMode = 0U;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2210      	movs	r2, #16
 8002e74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e000      	b.n	8002e7e <HAL_ETH_Stop_IT+0xf6>
  }
  else
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
  }
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3718      	adds	r7, #24
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b086      	sub	sp, #24
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d109      	bne.n	8002eac <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9e:	f043 0201 	orr.w	r2, r3, #1
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e07c      	b.n	8002fa6 <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002eb2:	2b23      	cmp	r3, #35	@ 0x23
 8002eb4:	d176      	bne.n	8002fa4 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	68b9      	ldr	r1, [r7, #8]
 8002eba:	68f8      	ldr	r0, [r7, #12]
 8002ebc:	f001 f856 	bl	8003f6c <ETH_Prepare_Tx_Descriptors>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d009      	beq.n	8002eda <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ecc:	f043 0202 	orr.w	r2, r3, #2
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e065      	b.n	8002fa6 <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 8002eda:	f3bf 8f4f 	dsb	sy
}
 8002ede:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3206      	adds	r2, #6
 8002ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eec:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef2:	1c5a      	adds	r2, r3, #1
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002efc:	2b03      	cmp	r3, #3
 8002efe:	d904      	bls.n	8002f0a <HAL_ETH_Transmit+0x84>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	1f1a      	subs	r2, r3, #4
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	3106      	adds	r1, #6
 8002f16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002f1a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002f1e:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8002f20:	f013 ffb4 	bl	8016e8c <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002f26:	e037      	b.n	8002f98 <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d011      	beq.n	8002f5e <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f40:	f043 0208 	orr.w	r2, r3, #8
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f52:	695a      	ldr	r2, [r3, #20]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e023      	b.n	8002fa6 <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d018      	beq.n	8002f98 <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f013 ff91 	bl	8016e8c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <HAL_ETH_Transmit+0xf6>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d10d      	bne.n	8002f98 <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f82:	f043 0204 	orr.w	r2, r3, #4
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8002f92:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e006      	b.n	8002fa6 <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	dbc3      	blt.n	8002f28 <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	e000      	b.n	8002fa6 <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
  }
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b088      	sub	sp, #32
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	73fb      	strb	r3, [r7, #15]

  if (pAppBuff == NULL)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e0a8      	b.n	800312c <HAL_ETH_ReadData+0x17e>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fe0:	2b23      	cmp	r3, #35	@ 0x23
 8002fe2:	d001      	beq.n	8002fe8 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0a1      	b.n	800312c <HAL_ETH_ReadData+0x17e>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69fa      	ldr	r2, [r7, #28]
 8002ff2:	3212      	adds	r2, #18
 8002ff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff8:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ffe:	f1c3 0304 	rsb	r3, r3, #4
 8003002:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003004:	e06a      	b.n	80030dc <HAL_ETH_ReadData+0x12e>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300e:	2b00      	cmp	r3, #0
 8003010:	d007      	beq.n	8003022 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	69da      	ldr	r2, [r3, #28]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	699a      	ldr	r2, [r3, #24]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800302a:	2b00      	cmp	r3, #0
 800302c:	d103      	bne.n	8003036 <HAL_ETH_ReadData+0x88>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003032:	2b00      	cmp	r3, #0
 8003034:	d040      	beq.n	80030b8 <HAL_ETH_ReadData+0x10a>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00c      	beq.n	800307a <HAL_ETH_ReadData+0xcc>
      {
        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
        bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	0c1b      	lsrs	r3, r3, #16
 8003066:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800306a:	3b04      	subs	r3, #4
 800306c:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 800306e:	69bb      	ldr	r3, [r7, #24]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8003076:	2301      	movs	r3, #1
 8003078:	73fb      	strb	r3, [r7, #15]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003092:	461a      	mov	r2, r3
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	b29b      	uxth	r3, r3
 8003098:	f006 fe1e 	bl	8009cd8 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a0:	1c5a      	adds	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	441a      	add	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	2200      	movs	r2, #0
 80030b6:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	3301      	adds	r3, #1
 80030bc:	61fb      	str	r3, [r7, #28]
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	2b03      	cmp	r3, #3
 80030c2:	d902      	bls.n	80030ca <HAL_ETH_ReadData+0x11c>
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	3b04      	subs	r3, #4
 80030c8:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69fa      	ldr	r2, [r7, #28]
 80030ce:	3212      	adds	r2, #18
 80030d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d4:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	3301      	adds	r3, #1
 80030da:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	db06      	blt.n	80030f2 <HAL_ETH_ReadData+0x144>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d202      	bcs.n	80030f2 <HAL_ETH_ReadData+0x144>
         && (rxdataready == 0U))
 80030ec:	7bfb      	ldrb	r3, [r7, #15]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d089      	beq.n	8003006 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	441a      	add	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003102:	2b00      	cmp	r3, #0
 8003104:	d002      	beq.n	800310c <HAL_ETH_ReadData+0x15e>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f000 f814 	bl	8003134 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	69fa      	ldr	r2, [r7, #28]
 8003110:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8003112:	7bfb      	ldrb	r3, [r7, #15]
 8003114:	2b01      	cmp	r3, #1
 8003116:	d108      	bne.n	800312a <HAL_ETH_ReadData+0x17c>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003126:	2300      	movs	r3, #0
 8003128:	e000      	b.n	800312c <HAL_ETH_ReadData+0x17e>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
}
 800312c:	4618      	mov	r0, r3
 800312e:	3720      	adds	r7, #32
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tailidx;
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800313c:	2300      	movs	r3, #0
 800313e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8003140:	2301      	movs	r3, #1
 8003142:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003148:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69fa      	ldr	r2, [r7, #28]
 800314e:	3212      	adds	r2, #18
 8003150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003154:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800315a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800315c:	e03d      	b.n	80031da <ETH_UpdateDescriptor+0xa6>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	6a1b      	ldr	r3, [r3, #32]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d112      	bne.n	800318c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003166:	f107 0308 	add.w	r3, r7, #8
 800316a:	4618      	mov	r0, r3
 800316c:	f006 fd84 	bl	8009c78 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d102      	bne.n	800317c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003176:	2300      	movs	r3, #0
 8003178:	74fb      	strb	r3, [r7, #19]
 800317a:	e007      	b.n	800318c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	461a      	mov	r2, r3
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	461a      	mov	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 800318c:	7cfb      	ldrb	r3, [r7, #19]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d023      	beq.n	80031da <ETH_UpdateDescriptor+0xa6>
    {
      if (heth->RxDescList.ItMode == 0U)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	4a24      	ldr	r2, [pc, #144]	@ (8003230 <ETH_UpdateDescriptor+0xfc>)
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	e003      	b.n	80031aa <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f44f 428c 	mov.w	r2, #17920	@ 0x4600
 80031a8:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3301      	adds	r3, #1
 80031ba:	61fb      	str	r3, [r7, #28]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	2b03      	cmp	r3, #3
 80031c0:	d902      	bls.n	80031c8 <ETH_UpdateDescriptor+0x94>
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	3b04      	subs	r3, #4
 80031c6:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69fa      	ldr	r2, [r7, #28]
 80031cc:	3212      	adds	r2, #18
 80031ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031d2:	617b      	str	r3, [r7, #20]
      desccount--;
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	3b01      	subs	r3, #1
 80031d8:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d002      	beq.n	80031e6 <ETH_UpdateDescriptor+0xb2>
 80031e0:	7cfb      	ldrb	r3, [r7, #19]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1bb      	bne.n	800315e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d01a      	beq.n	8003226 <ETH_UpdateDescriptor+0xf2>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	3301      	adds	r3, #1
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80031fa:	f3bf 8f5f 	dmb	sy
}
 80031fe:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6919      	ldr	r1, [r3, #16]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	18ca      	adds	r2, r1, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003218:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	69fa      	ldr	r2, [r7, #28]
 800321e:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8003226:	bf00      	nop
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	80004600 	.word	0x80004600

08003234 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003244:	695b      	ldr	r3, [r3, #20]
 8003246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800324a:	2b40      	cmp	r3, #64	@ 0x40
 800324c:	d112      	bne.n	8003274 <HAL_ETH_IRQHandler+0x40>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003256:	69db      	ldr	r3, [r3, #28]
 8003258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325c:	2b40      	cmp	r3, #64	@ 0x40
 800325e:	d109      	bne.n	8003274 <HAL_ETH_IRQHandler+0x40>
    {
      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003268:	461a      	mov	r2, r3
 800326a:	4b50      	ldr	r3, [pc, #320]	@ (80033ac <HAL_ETH_IRQHandler+0x178>)
 800326c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f8ac 	bl	80033cc <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b01      	cmp	r3, #1
 8003284:	d113      	bne.n	80032ae <HAL_ETH_IRQHandler+0x7a>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d10a      	bne.n	80032ae <HAL_ETH_IRQHandler+0x7a>
    {
      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032a0:	461a      	mov	r2, r3
 80032a2:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80032a6:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Transmit complete callback*/
      heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 f885 	bl	80033b8 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032c0:	d14c      	bne.n	800335c <HAL_ETH_IRQHandler+0x128>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032d4:	d142      	bne.n	800335c <HAL_ETH_IRQHandler+0x128>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032dc:	f043 0208 	orr.w	r2, r3, #8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032f8:	d11a      	bne.n	8003330 <HAL_ETH_IRQHandler+0xfc>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003302:	695a      	ldr	r2, [r3, #20]
 8003304:	4b2a      	ldr	r3, [pc, #168]	@ (80033b0 <HAL_ETH_IRQHandler+0x17c>)
 8003306:	4013      	ands	r3, r2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003316:	69db      	ldr	r3, [r3, #28]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	6812      	ldr	r2, [r2, #0]
 800331c:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003320:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003324:	61d3      	str	r3, [r2, #28]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	22e0      	movs	r2, #224	@ 0xe0
 800332a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800332e:	e012      	b.n	8003356 <HAL_ETH_IRQHandler+0x122>
      }
      else
      {
        /* Get DMA error status  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003338:	695a      	ldr	r2, [r3, #20]
 800333a:	f248 6380 	movw	r3, #34432	@ 0x8680
 800333e:	4013      	ands	r3, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                              ETH_DMASR_RBUS | ETH_DMASR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800334e:	461a      	mov	r2, r3
 8003350:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003354:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered Error callback*/
      heth->ErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_ErrorCallback(heth);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 f842 	bl	80033e0 <HAL_ETH_ErrorCallback>
    }
  }


  /* ETH PMT IT */
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b08      	cmp	r3, #8
 8003368:	d10e      	bne.n	8003388 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f83a 	bl	80033f4 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8003388:	4b0a      	ldr	r3, [pc, #40]	@ (80033b4 <HAL_ETH_IRQHandler+0x180>)
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d006      	beq.n	80033a2 <HAL_ETH_IRQHandler+0x16e>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003394:	4b07      	ldr	r3, [pc, #28]	@ (80033b4 <HAL_ETH_IRQHandler+0x180>)
 8003396:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800339a:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f833 	bl	8003408 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	00010040 	.word	0x00010040
 80033b0:	007e2000 	.word	0x007e2000
 80033b4:	40013c00 	.word	0x40013c00

080033b8 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033c0:	bf00      	nop
 80033c2:	370c      	adds	r7, #12
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 80033d4:	bf00      	nop
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 80033e8:	bf00      	nop
 80033ea:	370c      	adds	r7, #12
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr

080033f4 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80033fc:	bf00      	nop
 80033fe:	370c      	adds	r7, #12
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f003 031c 	and.w	r3, r3, #28
 8003438:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	02db      	lsls	r3, r3, #11
 800343e:	b29b      	uxth	r3, r3
 8003440:	697a      	ldr	r2, [r7, #20]
 8003442:	4313      	orrs	r3, r2
 8003444:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	019b      	lsls	r3, r3, #6
 800344a:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	4313      	orrs	r3, r2
 8003452:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f023 0302 	bic.w	r3, r3, #2
 800345a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	697a      	ldr	r2, [r7, #20]
 800346a:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 800346c:	f013 fd0e 	bl	8016e8c <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003472:	e00d      	b.n	8003490 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003474:	f013 fd0a 	bl	8016e8c <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003482:	d301      	bcc.n	8003488 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e010      	b.n	80034aa <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d1ec      	bne.n	8003474 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	695b      	ldr	r3, [r3, #20]
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3718      	adds	r7, #24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b086      	sub	sp, #24
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	607a      	str	r2, [r7, #4]
 80034be:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f003 031c 	and.w	r3, r3, #28
 80034ce:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	02db      	lsls	r3, r3, #11
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	019b      	lsls	r3, r3, #6
 80034e0:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 80034e4:	697a      	ldr	r2, [r7, #20]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f043 0302 	orr.w	r3, r3, #2
 80034f0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f043 0301 	orr.w	r3, r3, #1
 80034f8:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	b29a      	uxth	r2, r3
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800350c:	f013 fcbe 	bl	8016e8c <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003512:	e00d      	b.n	8003530 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8003514:	f013 fcba 	bl	8016e8c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003522:	d301      	bcc.n	8003528 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e009      	b.n	800353c <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1ec      	bne.n	8003514 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0d9      	b.n	800370c <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	2b00      	cmp	r3, #0
 8003564:	bf14      	ite	ne
 8003566:	2301      	movne	r3, #1
 8003568:	2300      	moveq	r3, #0
 800356a:	b2db      	uxtb	r3, r3
 800356c:	461a      	mov	r2, r3
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf14      	ite	ne
 80035ac:	2301      	movne	r3, #1
 80035ae:	2300      	moveq	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	bf0c      	ite	eq
 80035c6:	2301      	moveq	r3, #1
 80035c8:	2300      	movne	r3, #0
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	461a      	mov	r2, r3
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035dc:	2b00      	cmp	r3, #0
 80035de:	bf14      	ite	ne
 80035e0:	2301      	movne	r3, #1
 80035e2:	2300      	moveq	r3, #0
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	461a      	mov	r2, r3
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003612:	2b00      	cmp	r3, #0
 8003614:	bf0c      	ite	eq
 8003616:	2301      	moveq	r3, #1
 8003618:	2300      	movne	r3, #0
 800361a:	b2db      	uxtb	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800362c:	2b00      	cmp	r3, #0
 800362e:	bf0c      	ite	eq
 8003630:	2301      	moveq	r3, #1
 8003632:	2300      	movne	r3, #0
 8003634:	b2db      	uxtb	r3, r3
 8003636:	461a      	mov	r2, r3
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003646:	2b00      	cmp	r3, #0
 8003648:	bf14      	ite	ne
 800364a:	2301      	movne	r3, #1
 800364c:	2300      	moveq	r3, #0
 800364e:	b2db      	uxtb	r3, r3
 8003650:	461a      	mov	r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800366e:	2b00      	cmp	r3, #0
 8003670:	bf14      	ite	ne
 8003672:	2301      	movne	r3, #1
 8003674:	2300      	moveq	r3, #0
 8003676:	b2db      	uxtb	r3, r3
 8003678:	461a      	mov	r2, r3
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	f003 0302 	and.w	r3, r3, #2
 8003688:	2b00      	cmp	r3, #0
 800368a:	bf14      	ite	ne
 800368c:	2301      	movne	r3, #1
 800368e:	2300      	moveq	r3, #0
 8003690:	b2db      	uxtb	r3, r3
 8003692:	461a      	mov	r2, r3
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	699b      	ldr	r3, [r3, #24]
 80036a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bf0c      	ite	eq
 80036a8:	2301      	moveq	r3, #1
 80036aa:	2300      	movne	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	461a      	mov	r2, r3
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	0c1b      	lsrs	r3, r3, #16
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	bf14      	ite	ne
 80036e0:	2301      	movne	r3, #1
 80036e2:	2300      	moveq	r3, #0
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf14      	ite	ne
 80036fc:	2301      	movne	r3, #1
 80036fe:	2300      	moveq	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e00b      	b.n	8003744 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003732:	2b10      	cmp	r3, #16
 8003734:	d105      	bne.n	8003742 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003736:	6839      	ldr	r1, [r7, #0]
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 f96d 	bl	8003a18 <ETH_SetMACConfig>

    return HAL_OK;
 800373e:	2300      	movs	r3, #0
 8003740:	e000      	b.n	8003744 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f023 031c 	bic.w	r3, r3, #28
 8003762:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003764:	f002 ff8c 	bl	8006680 <HAL_RCC_GetHCLKFreq>
 8003768:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	4a1d      	ldr	r2, [pc, #116]	@ (80037e4 <HAL_ETH_SetMDIOClockRange+0x98>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d908      	bls.n	8003784 <HAL_ETH_SetMDIOClockRange+0x38>
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	4a1c      	ldr	r2, [pc, #112]	@ (80037e8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d804      	bhi.n	8003784 <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f043 0308 	orr.w	r3, r3, #8
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	e027      	b.n	80037d4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4a18      	ldr	r2, [pc, #96]	@ (80037e8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d908      	bls.n	800379e <HAL_ETH_SetMDIOClockRange+0x52>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4a17      	ldr	r2, [pc, #92]	@ (80037ec <HAL_ETH_SetMDIOClockRange+0xa0>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d204      	bcs.n	800379e <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f043 030c 	orr.w	r3, r3, #12
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	e01a      	b.n	80037d4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	4a12      	ldr	r2, [pc, #72]	@ (80037ec <HAL_ETH_SetMDIOClockRange+0xa0>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d303      	bcc.n	80037ae <HAL_ETH_SetMDIOClockRange+0x62>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	4a11      	ldr	r2, [pc, #68]	@ (80037f0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d911      	bls.n	80037d2 <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4a0f      	ldr	r2, [pc, #60]	@ (80037f0 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d908      	bls.n	80037c8 <HAL_ETH_SetMDIOClockRange+0x7c>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	4a0e      	ldr	r2, [pc, #56]	@ (80037f4 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d804      	bhi.n	80037c8 <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f043 0304 	orr.w	r3, r3, #4
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	e005      	b.n	80037d4 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f043 0310 	orr.w	r3, r3, #16
 80037ce:	60fb      	str	r3, [r7, #12]
 80037d0:	e000      	b.n	80037d4 <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80037d2:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	611a      	str	r2, [r3, #16]
}
 80037dc:	bf00      	nop
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	01312cff 	.word	0x01312cff
 80037e8:	02160ebf 	.word	0x02160ebf
 80037ec:	03938700 	.word	0x03938700
 80037f0:	05f5e0ff 	.word	0x05f5e0ff
 80037f4:	08f0d17f 	.word	0x08f0d17f

080037f8 <HAL_ETH_SetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t filterconfig;
  uint32_t tmpreg1;

  if (pFilterConfig == NULL)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_ETH_SetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e044      	b.n	8003896 <HAL_ETH_SetMACFilterConfig+0x9e>
  }

  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	461a      	mov	r2, r3
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	78db      	ldrb	r3, [r3, #3]
 8003816:	005b      	lsls	r3, r3, #1
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003818:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	791b      	ldrb	r3, [r3, #4]
 800381e:	009b      	lsls	r3, r3, #2
                  ((uint32_t)pFilterConfig->HashUnicast << 1) |
 8003820:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	7a1b      	ldrb	r3, [r3, #8]
 8003826:	00db      	lsls	r3, r3, #3
                  ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 8003828:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	795b      	ldrb	r3, [r3, #5]
 800382e:	011b      	lsls	r3, r3, #4
                  ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 8003830:	4313      	orrs	r3, r2
                  ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	7a52      	ldrb	r2, [r2, #9]
 8003836:	2a00      	cmp	r2, #0
 8003838:	d101      	bne.n	800383e <HAL_ETH_SetMACFilterConfig+0x46>
 800383a:	2220      	movs	r2, #32
 800383c:	e000      	b.n	8003840 <HAL_ETH_SetMACFilterConfig+0x48>
 800383e:	2200      	movs	r2, #0
                  ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 8003840:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	79db      	ldrb	r3, [r3, #7]
 8003846:	021b      	lsls	r3, r3, #8
                  ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 8003848:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	799b      	ldrb	r3, [r3, #6]
 800384e:	025b      	lsls	r3, r3, #9
                  ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 8003850:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	789b      	ldrb	r3, [r3, #2]
 8003856:	029b      	lsls	r3, r3, #10
                  ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 8003858:	431a      	orrs	r2, r3
                  ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	785b      	ldrb	r3, [r3, #1]
 800385e:	07db      	lsls	r3, r3, #31
                  ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 8003860:	431a      	orrs	r2, r3
                  pFilterConfig->ControlPacketsFilter);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
  filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
 8003866:	4313      	orrs	r3, r2
 8003868:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	685a      	ldr	r2, [r3, #4]
 8003870:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <HAL_ETH_SetMACFilterConfig+0xa8>)
 8003872:	4013      	ands	r3, r2
 8003874:	687a      	ldr	r2, [r7, #4]
 8003876:	6812      	ldr	r2, [r2, #0]
 8003878:	68f9      	ldr	r1, [r7, #12]
 800387a:	430b      	orrs	r3, r1
 800387c:	6053      	str	r3, [r2, #4]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	60bb      	str	r3, [r7, #8]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003886:	2001      	movs	r0, #1
 8003888:	f7fe ff72 	bl	8002770 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	7ffff800 	.word	0x7ffff800

080038a4 <HAL_ETH_GetMACFilterConfig>:
  * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
  *         the configuration of the ETH MAC filters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *pFilterConfig)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  if (pFilterConfig == NULL)
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_ETH_GetMACFilterConfig+0x14>
  {
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e084      	b.n	80039c2 <HAL_ETH_GetMACFilterConfig+0x11e>
  }

  pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABLE : DISABLE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	bf14      	ite	ne
 80038c6:	2301      	movne	r3, #1
 80038c8:	2300      	moveq	r3, #0
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	461a      	mov	r2, r3
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	701a      	strb	r2, [r3, #0]
  pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENABLE : DISABLE;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	bf14      	ite	ne
 80038e0:	2301      	movne	r3, #1
 80038e2:	2300      	moveq	r3, #0
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	461a      	mov	r2, r3
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	70da      	strb	r2, [r3, #3]
  pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? ENABLE : DISABLE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0304 	and.w	r3, r3, #4
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	bf14      	ite	ne
 80038fa:	2301      	movne	r3, #1
 80038fc:	2300      	moveq	r3, #0
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	461a      	mov	r2, r3
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	711a      	strb	r2, [r3, #4]
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
                                                       ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISABLE;
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	bf14      	ite	ne
 8003914:	2301      	movne	r3, #1
 8003916:	2300      	moveq	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	461a      	mov	r2, r3
  pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	721a      	strb	r2, [r3, #8]
  pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) ? ENABLE : DISABLE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f003 0310 	and.w	r3, r3, #16
 800392a:	2b00      	cmp	r3, #0
 800392c:	bf14      	ite	ne
 800392e:	2301      	movne	r3, #1
 8003930:	2300      	moveq	r3, #0
 8003932:	b2db      	uxtb	r3, r3
 8003934:	461a      	mov	r2, r3
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	715a      	strb	r2, [r3, #5]
  pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) ? ENABLE : DISABLE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f003 0320 	and.w	r3, r3, #32
 8003944:	2b00      	cmp	r3, #0
 8003946:	bf0c      	ite	eq
 8003948:	2301      	moveq	r3, #1
 800394a:	2300      	movne	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	461a      	mov	r2, r3
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	725a      	strb	r2, [r3, #9]
  pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	60da      	str	r2, [r3, #12]
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
                                                      ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISABLE;
 8003968:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800396c:	2b00      	cmp	r3, #0
 800396e:	bf14      	ite	ne
 8003970:	2301      	movne	r3, #1
 8003972:	2300      	moveq	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	461a      	mov	r2, r3
  pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	71da      	strb	r2, [r3, #7]
  pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) ? ENABLE : DISABLE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf14      	ite	ne
 800398a:	2301      	movne	r3, #1
 800398c:	2300      	moveq	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	719a      	strb	r2, [r3, #6]
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
                                       ? ENABLE : DISABLE;
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf14      	ite	ne
 80039a4:	2301      	movne	r3, #1
 80039a6:	2300      	moveq	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
  pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 0U)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	709a      	strb	r2, [r3, #2]
  pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? ENABLE : DISABLE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	0fdb      	lsrs	r3, r3, #31
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	705a      	strb	r2, [r3, #1]

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr

080039ce <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b084      	sub	sp, #16
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80039d6:	2300      	movs	r3, #0
 80039d8:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	6812      	ldr	r2, [r2, #0]
 80039e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039ec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80039f0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039fe:	2001      	movs	r0, #1
 8003a00:	f7fe feb6 	bl	8002770 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003a0e:	6193      	str	r3, [r2, #24]
}
 8003a10:	bf00      	nop
 8003a12:	3710      	adds	r7, #16
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4b51      	ldr	r3, [pc, #324]	@ (8003b74 <ETH_SetMACConfig+0x15c>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	7c1b      	ldrb	r3, [r3, #16]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d102      	bne.n	8003a40 <ETH_SetMACConfig+0x28>
 8003a3a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003a3e:	e000      	b.n	8003a42 <ETH_SetMACConfig+0x2a>
 8003a40:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	7c5b      	ldrb	r3, [r3, #17]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d102      	bne.n	8003a50 <ETH_SetMACConfig+0x38>
 8003a4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a4e:	e000      	b.n	8003a52 <ETH_SetMACConfig+0x3a>
 8003a50:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003a52:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003a58:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	7fdb      	ldrb	r3, [r3, #31]
 8003a5e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003a60:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003a66:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	7f92      	ldrb	r2, [r2, #30]
 8003a6c:	2a00      	cmp	r2, #0
 8003a6e:	d102      	bne.n	8003a76 <ETH_SetMACConfig+0x5e>
 8003a70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a74:	e000      	b.n	8003a78 <ETH_SetMACConfig+0x60>
 8003a76:	2200      	movs	r2, #0
                        macconf->Speed |
 8003a78:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	7f1b      	ldrb	r3, [r3, #28]
 8003a7e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003a80:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003a86:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	791b      	ldrb	r3, [r3, #4]
 8003a8c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003a8e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003a96:	2a00      	cmp	r2, #0
 8003a98:	d102      	bne.n	8003aa0 <ETH_SetMACConfig+0x88>
 8003a9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a9e:	e000      	b.n	8003aa2 <ETH_SetMACConfig+0x8a>
 8003aa0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003aa2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	7bdb      	ldrb	r3, [r3, #15]
 8003aa8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003aaa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003ab0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003ab8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003aba:	4313      	orrs	r3, r2
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68fa      	ldr	r2, [r7, #12]
 8003ac8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	f7fe fe4c 	bl	8002770 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8003aee:	4013      	ands	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8003afe:	2a00      	cmp	r2, #0
 8003b00:	d101      	bne.n	8003b06 <ETH_SetMACConfig+0xee>
 8003b02:	2280      	movs	r2, #128	@ 0x80
 8003b04:	e000      	b.n	8003b08 <ETH_SetMACConfig+0xf0>
 8003b06:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003b08:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003b0e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003b10:	683a      	ldr	r2, [r7, #0]
 8003b12:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003b16:	2a01      	cmp	r2, #1
 8003b18:	d101      	bne.n	8003b1e <ETH_SetMACConfig+0x106>
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	e000      	b.n	8003b20 <ETH_SetMACConfig+0x108>
 8003b1e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003b20:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003b22:	683a      	ldr	r2, [r7, #0]
 8003b24:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003b28:	2a01      	cmp	r2, #1
 8003b2a:	d101      	bne.n	8003b30 <ETH_SetMACConfig+0x118>
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	e000      	b.n	8003b32 <ETH_SetMACConfig+0x11a>
 8003b30:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003b32:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8003b3a:	2a01      	cmp	r2, #1
 8003b3c:	d101      	bne.n	8003b42 <ETH_SetMACConfig+0x12a>
 8003b3e:	2202      	movs	r2, #2
 8003b40:	e000      	b.n	8003b44 <ETH_SetMACConfig+0x12c>
 8003b42:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003b44:	4313      	orrs	r3, r2
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b5c:	2001      	movs	r0, #1
 8003b5e:	f7fe fe07 	bl	8002770 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	619a      	str	r2, [r3, #24]
}
 8003b6a:	bf00      	nop
 8003b6c:	3710      	adds	r7, #16
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	ff20810f 	.word	0xff20810f

08003b78 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	4b3d      	ldr	r3, [pc, #244]	@ (8003c88 <ETH_SetDMAConfig+0x110>)
 8003b92:	4013      	ands	r3, r2
 8003b94:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	7b1b      	ldrb	r3, [r3, #12]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d102      	bne.n	8003ba4 <ETH_SetDMAConfig+0x2c>
 8003b9e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003ba2:	e000      	b.n	8003ba6 <ETH_SetDMAConfig+0x2e>
 8003ba4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	7b5b      	ldrb	r3, [r3, #13]
 8003baa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003bac:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	7f52      	ldrb	r2, [r2, #29]
 8003bb2:	2a00      	cmp	r2, #0
 8003bb4:	d102      	bne.n	8003bbc <ETH_SetDMAConfig+0x44>
 8003bb6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003bba:	e000      	b.n	8003bbe <ETH_SetDMAConfig+0x46>
 8003bbc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003bbe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	7b9b      	ldrb	r3, [r3, #14]
 8003bc4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003bc6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003bcc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	7f1b      	ldrb	r3, [r3, #28]
 8003bd2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003bd4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	7f9b      	ldrb	r3, [r3, #30]
 8003bda:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003bdc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003be2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bea:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003bec:	4313      	orrs	r3, r2
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c0e:	2001      	movs	r0, #1
 8003c10:	f7fe fdae 	bl	8002770 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c1c:	461a      	mov	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	791b      	ldrb	r3, [r3, #4]
 8003c26:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003c2c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003c32:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003c38:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003c40:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003c42:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c48:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003c4a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003c50:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	6812      	ldr	r2, [r2, #0]
 8003c56:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003c5a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003c5e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003c6c:	2001      	movs	r0, #1
 8003c6e:	f7fe fd7f 	bl	8002770 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6013      	str	r3, [r2, #0]
}
 8003c80:	bf00      	nop
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	f8de3f23 	.word	0xf8de3f23

08003c8c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b0a6      	sub	sp, #152	@ 0x98
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003c94:	2301      	movs	r3, #1
 8003c96:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003caa:	2301      	movs	r3, #1
 8003cac:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003cee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003cf2:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8003cf4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003d00:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003d04:	4619      	mov	r1, r3
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff fe86 	bl	8003a18 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003d10:	2301      	movs	r3, #1
 8003d12:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8003d14:	2301      	movs	r3, #1
 8003d16:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003d22:	2300      	movs	r3, #0
 8003d24:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003d32:	2301      	movs	r3, #1
 8003d34:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003d3c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d40:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003d42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d46:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003d4c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8003d54:	2300      	movs	r3, #0
 8003d56:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003d5c:	f107 0308 	add.w	r3, r7, #8
 8003d60:	4619      	mov	r1, r3
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ff08 	bl	8003b78 <ETH_SetDMAConfig>
}
 8003d68:	bf00      	nop
 8003d6a:	3798      	adds	r7, #152	@ 0x98
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b087      	sub	sp, #28
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3305      	adds	r3, #5
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	021b      	lsls	r3, r3, #8
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	3204      	adds	r2, #4
 8003d88:	7812      	ldrb	r2, [r2, #0]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003d8e:	68ba      	ldr	r2, [r7, #8]
 8003d90:	4b11      	ldr	r3, [pc, #68]	@ (8003dd8 <ETH_MACAddressConfig+0x68>)
 8003d92:	4413      	add	r3, r2
 8003d94:	461a      	mov	r2, r3
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	3303      	adds	r3, #3
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	061a      	lsls	r2, r3, #24
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	3302      	adds	r3, #2
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	041b      	lsls	r3, r3, #16
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	3301      	adds	r3, #1
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	021b      	lsls	r3, r3, #8
 8003db4:	4313      	orrs	r3, r2
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	7812      	ldrb	r2, [r2, #0]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	4b06      	ldr	r3, [pc, #24]	@ (8003ddc <ETH_MACAddressConfig+0x6c>)
 8003dc2:	4413      	add	r3, r2
 8003dc4:	461a      	mov	r2, r3
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	6013      	str	r3, [r2, #0]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40028040 	.word	0x40028040
 8003ddc:	40028044 	.word	0x40028044

08003de0 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003de8:	2300      	movs	r3, #0
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	e03e      	b.n	8003e6c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	68d9      	ldr	r1, [r3, #12]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	4613      	mov	r3, r2
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	4413      	add	r3, r2
 8003dfa:	00db      	lsls	r3, r3, #3
 8003dfc:	440b      	add	r3, r1
 8003dfe:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	2200      	movs	r2, #0
 8003e04:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	2200      	movs	r2, #0
 8003e16:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003e18:	68b9      	ldr	r1, [r7, #8]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	3206      	adds	r2, #6
 8003e20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d80c      	bhi.n	8003e50 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68d9      	ldr	r1, [r3, #12]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1c5a      	adds	r2, r3, #1
 8003e3e:	4613      	mov	r3, r2
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	4413      	add	r3, r2
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	440b      	add	r3, r1
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
 8003e4e:	e004      	b.n	8003e5a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	461a      	mov	r2, r3
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	60fb      	str	r3, [r7, #12]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b03      	cmp	r3, #3
 8003e70:	d9bd      	bls.n	8003dee <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003e84:	611a      	str	r2, [r3, #16]
}
 8003e86:	bf00      	nop
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b085      	sub	sp, #20
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e046      	b.n	8003f2e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6919      	ldr	r1, [r3, #16]
 8003ea4:	68fa      	ldr	r2, [r7, #12]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	440b      	add	r3, r1
 8003eb0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8003edc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f44f 428c 	mov.w	r2, #17920	@ 0x4600
 8003ee4:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	3212      	adds	r2, #18
 8003efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d80c      	bhi.n	8003f1e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6919      	ldr	r1, [r3, #16]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	1c5a      	adds	r2, r3, #1
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	4413      	add	r3, r2
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	440b      	add	r3, r1
 8003f16:	461a      	mov	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	60da      	str	r2, [r3, #12]
 8003f1c:	e004      	b.n	8003f28 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	461a      	mov	r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	60fb      	str	r3, [r7, #12]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2b03      	cmp	r3, #3
 8003f32:	d9b5      	bls.n	8003ea0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691a      	ldr	r2, [r3, #16]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f5e:	60da      	str	r2, [r3, #12]
}
 8003f60:	bf00      	nop
 8003f62:	3714      	adds	r7, #20
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b08d      	sub	sp, #52	@ 0x34
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	3318      	adds	r3, #24
 8003f7c:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003f8e:	697b      	ldr	r3, [r7, #20]
 8003f90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f96:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003fa2:	6a3b      	ldr	r3, [r7, #32]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003faa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003fae:	d007      	beq.n	8003fc0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003fb0:	697a      	ldr	r2, [r7, #20]
 8003fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003fc0:	2302      	movs	r3, #2
 8003fc2:	e103      	b.n	80041cc <ETH_Prepare_Tx_Descriptors+0x260>
  }


  descnbr += 1U;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8003fdc:	f023 031f 	bic.w	r3, r3, #31
 8003fe0:	69fa      	ldr	r2, [r7, #28]
 8003fe2:	6852      	ldr	r2, [r2, #4]
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	6a3b      	ldr	r3, [r7, #32]
 8003fe8:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d008      	beq.n	8004008 <ETH_Prepare_Tx_Descriptors+0x9c>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	431a      	orrs	r2, r3
 8004004:	6a3b      	ldr	r3, [r7, #32]
 8004006:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0320 	and.w	r3, r3, #32
 8004010:	2b00      	cmp	r3, #0
 8004012:	d008      	beq.n	8004026 <ETH_Prepare_Tx_Descriptors+0xba>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004014:	6a3b      	ldr	r3, [r7, #32]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	431a      	orrs	r2, r3
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <ETH_Prepare_Tx_Descriptors+0xd2>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 800403e:	6a3b      	ldr	r3, [r7, #32]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004046:	6a3b      	ldr	r3, [r7, #32]
 8004048:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 800404a:	f3bf 8f5f 	dmb	sy
}
 800404e:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 800405c:	e084      	b.n	8004168 <ETH_Prepare_Tx_Descriptors+0x1fc>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d006      	beq.n	800407e <ETH_Prepare_Tx_Descriptors+0x112>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	601a      	str	r2, [r3, #0]
 800407c:	e005      	b.n	800408a <ETH_Prepare_Tx_Descriptors+0x11e>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800407e:	6a3b      	ldr	r3, [r7, #32]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800408a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800408c:	3301      	adds	r3, #1
 800408e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004092:	2b03      	cmp	r3, #3
 8004094:	d902      	bls.n	800409c <ETH_Prepare_Tx_Descriptors+0x130>
 8004096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004098:	3b04      	subs	r3, #4
 800409a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040a4:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80040a6:	6a3b      	ldr	r3, [r7, #32]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80040ae:	6a3b      	ldr	r3, [r7, #32]
 80040b0:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040be:	d007      	beq.n	80040d0 <ETH_Prepare_Tx_Descriptors+0x164>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040c4:	3304      	adds	r3, #4
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	4413      	add	r3, r2
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d029      	beq.n	8004124 <ETH_Prepare_Tx_Descriptors+0x1b8>
    {
      descidx = firstdescidx;
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040dc:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80040de:	2300      	movs	r3, #0
 80040e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040e2:	e019      	b.n	8004118 <ETH_Prepare_Tx_Descriptors+0x1ac>
  __ASM volatile ("dmb 0xF":::"memory");
 80040e4:	f3bf 8f5f 	dmb	sy
}
 80040e8:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80040f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040f8:	3301      	adds	r3, #1
 80040fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d902      	bls.n	8004108 <ETH_Prepare_Tx_Descriptors+0x19c>
 8004102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004104:	3b04      	subs	r3, #4
 8004106:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800410c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004110:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8004112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004114:	3301      	adds	r3, #1
 8004116:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004118:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800411a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800411c:	429a      	cmp	r2, r3
 800411e:	d3e1      	bcc.n	80040e4 <ETH_Prepare_Tx_Descriptors+0x178>
      }

      return HAL_ETH_ERROR_BUSY;
 8004120:	2302      	movs	r3, #2
 8004122:	e053      	b.n	80041cc <ETH_Prepare_Tx_Descriptors+0x260>
    }

    descnbr += 1U;
 8004124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004126:	3301      	adds	r3, #1
 8004128:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	461a      	mov	r2, r3
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8004142:	f023 031f 	bic.w	r3, r3, #31
 8004146:	69fa      	ldr	r2, [r7, #28]
 8004148:	6852      	ldr	r2, [r2, #4]
 800414a:	431a      	orrs	r2, r3
 800414c:	6a3b      	ldr	r3, [r7, #32]
 800414e:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	3301      	adds	r3, #1
 8004154:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8004156:	f3bf 8f5f 	dmb	sy
}
 800415a:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004164:	6a3b      	ldr	r3, [r7, #32]
 8004166:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	f47f af76 	bne.w	800405e <ETH_Prepare_Tx_Descriptors+0xf2>
  }

  if (ItMode != ((uint32_t)RESET))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d006      	beq.n	8004186 <ETH_Prepare_Tx_Descriptors+0x21a>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	601a      	str	r2, [r3, #0]
 8004184:	e005      	b.n	8004192 <ETH_Prepare_Tx_Descriptors+0x226>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004186:	6a3b      	ldr	r3, [r7, #32]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800418e:	6a3b      	ldr	r3, [r7, #32]
 8004190:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041a2:	6979      	ldr	r1, [r7, #20]
 80041a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a6:	3304      	adds	r3, #4
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041b2:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80041b4:	b672      	cpsid	i
}
 80041b6:	bf00      	nop
  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	4413      	add	r3, r2
 80041c0:	1c5a      	adds	r2, r3, #1
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	629a      	str	r2, [r3, #40]	@ 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 80041c6:	b662      	cpsie	i
}
 80041c8:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3734      	adds	r7, #52	@ 0x34
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80041d8:	b480      	push	{r7}
 80041da:	b089      	sub	sp, #36	@ 0x24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
 80041e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80041e2:	2300      	movs	r3, #0
 80041e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80041e6:	2300      	movs	r3, #0
 80041e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041ee:	2300      	movs	r3, #0
 80041f0:	61fb      	str	r3, [r7, #28]
 80041f2:	e177      	b.n	80044e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041f4:	2201      	movs	r2, #1
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	4013      	ands	r3, r2
 8004206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	429a      	cmp	r2, r3
 800420e:	f040 8166 	bne.w	80044de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	2b01      	cmp	r3, #1
 800421c:	d005      	beq.n	800422a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004226:	2b02      	cmp	r3, #2
 8004228:	d130      	bne.n	800428c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	2203      	movs	r2, #3
 8004236:	fa02 f303 	lsl.w	r3, r2, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	4013      	ands	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4313      	orrs	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004260:	2201      	movs	r2, #1
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	091b      	lsrs	r3, r3, #4
 8004276:	f003 0201 	and.w	r2, r3, #1
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	4313      	orrs	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	2b03      	cmp	r3, #3
 8004296:	d017      	beq.n	80042c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	005b      	lsls	r3, r3, #1
 80042a2:	2203      	movs	r2, #3
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	43db      	mvns	r3, r3
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	4313      	orrs	r3, r2
 80042c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f003 0303 	and.w	r3, r3, #3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d123      	bne.n	800431c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	08da      	lsrs	r2, r3, #3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	3208      	adds	r2, #8
 80042dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f003 0307 	and.w	r3, r3, #7
 80042e8:	009b      	lsls	r3, r3, #2
 80042ea:	220f      	movs	r2, #15
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4013      	ands	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	691a      	ldr	r2, [r3, #16]
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	4313      	orrs	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	08da      	lsrs	r2, r3, #3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	3208      	adds	r2, #8
 8004316:	69b9      	ldr	r1, [r7, #24]
 8004318:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	2203      	movs	r2, #3
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	43db      	mvns	r3, r3
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	4013      	ands	r3, r2
 8004332:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	f003 0203 	and.w	r2, r3, #3
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	005b      	lsls	r3, r3, #1
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4313      	orrs	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004358:	2b00      	cmp	r3, #0
 800435a:	f000 80c0 	beq.w	80044de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	4b66      	ldr	r3, [pc, #408]	@ (80044fc <HAL_GPIO_Init+0x324>)
 8004364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004366:	4a65      	ldr	r2, [pc, #404]	@ (80044fc <HAL_GPIO_Init+0x324>)
 8004368:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800436c:	6453      	str	r3, [r2, #68]	@ 0x44
 800436e:	4b63      	ldr	r3, [pc, #396]	@ (80044fc <HAL_GPIO_Init+0x324>)
 8004370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004372:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800437a:	4a61      	ldr	r2, [pc, #388]	@ (8004500 <HAL_GPIO_Init+0x328>)
 800437c:	69fb      	ldr	r3, [r7, #28]
 800437e:	089b      	lsrs	r3, r3, #2
 8004380:	3302      	adds	r3, #2
 8004382:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004386:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f003 0303 	and.w	r3, r3, #3
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	220f      	movs	r2, #15
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	43db      	mvns	r3, r3
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	4013      	ands	r3, r2
 800439c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a58      	ldr	r2, [pc, #352]	@ (8004504 <HAL_GPIO_Init+0x32c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d037      	beq.n	8004416 <HAL_GPIO_Init+0x23e>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a57      	ldr	r2, [pc, #348]	@ (8004508 <HAL_GPIO_Init+0x330>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d031      	beq.n	8004412 <HAL_GPIO_Init+0x23a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a56      	ldr	r2, [pc, #344]	@ (800450c <HAL_GPIO_Init+0x334>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d02b      	beq.n	800440e <HAL_GPIO_Init+0x236>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a55      	ldr	r2, [pc, #340]	@ (8004510 <HAL_GPIO_Init+0x338>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d025      	beq.n	800440a <HAL_GPIO_Init+0x232>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a54      	ldr	r2, [pc, #336]	@ (8004514 <HAL_GPIO_Init+0x33c>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d01f      	beq.n	8004406 <HAL_GPIO_Init+0x22e>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a53      	ldr	r2, [pc, #332]	@ (8004518 <HAL_GPIO_Init+0x340>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d019      	beq.n	8004402 <HAL_GPIO_Init+0x22a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a52      	ldr	r2, [pc, #328]	@ (800451c <HAL_GPIO_Init+0x344>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d013      	beq.n	80043fe <HAL_GPIO_Init+0x226>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a51      	ldr	r2, [pc, #324]	@ (8004520 <HAL_GPIO_Init+0x348>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00d      	beq.n	80043fa <HAL_GPIO_Init+0x222>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a50      	ldr	r2, [pc, #320]	@ (8004524 <HAL_GPIO_Init+0x34c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d007      	beq.n	80043f6 <HAL_GPIO_Init+0x21e>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a4f      	ldr	r2, [pc, #316]	@ (8004528 <HAL_GPIO_Init+0x350>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d101      	bne.n	80043f2 <HAL_GPIO_Init+0x21a>
 80043ee:	2309      	movs	r3, #9
 80043f0:	e012      	b.n	8004418 <HAL_GPIO_Init+0x240>
 80043f2:	230a      	movs	r3, #10
 80043f4:	e010      	b.n	8004418 <HAL_GPIO_Init+0x240>
 80043f6:	2308      	movs	r3, #8
 80043f8:	e00e      	b.n	8004418 <HAL_GPIO_Init+0x240>
 80043fa:	2307      	movs	r3, #7
 80043fc:	e00c      	b.n	8004418 <HAL_GPIO_Init+0x240>
 80043fe:	2306      	movs	r3, #6
 8004400:	e00a      	b.n	8004418 <HAL_GPIO_Init+0x240>
 8004402:	2305      	movs	r3, #5
 8004404:	e008      	b.n	8004418 <HAL_GPIO_Init+0x240>
 8004406:	2304      	movs	r3, #4
 8004408:	e006      	b.n	8004418 <HAL_GPIO_Init+0x240>
 800440a:	2303      	movs	r3, #3
 800440c:	e004      	b.n	8004418 <HAL_GPIO_Init+0x240>
 800440e:	2302      	movs	r3, #2
 8004410:	e002      	b.n	8004418 <HAL_GPIO_Init+0x240>
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <HAL_GPIO_Init+0x240>
 8004416:	2300      	movs	r3, #0
 8004418:	69fa      	ldr	r2, [r7, #28]
 800441a:	f002 0203 	and.w	r2, r2, #3
 800441e:	0092      	lsls	r2, r2, #2
 8004420:	4093      	lsls	r3, r2
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	4313      	orrs	r3, r2
 8004426:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004428:	4935      	ldr	r1, [pc, #212]	@ (8004500 <HAL_GPIO_Init+0x328>)
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	089b      	lsrs	r3, r3, #2
 800442e:	3302      	adds	r3, #2
 8004430:	69ba      	ldr	r2, [r7, #24]
 8004432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004436:	4b3d      	ldr	r3, [pc, #244]	@ (800452c <HAL_GPIO_Init+0x354>)
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	43db      	mvns	r3, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4013      	ands	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800445a:	4a34      	ldr	r2, [pc, #208]	@ (800452c <HAL_GPIO_Init+0x354>)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004460:	4b32      	ldr	r3, [pc, #200]	@ (800452c <HAL_GPIO_Init+0x354>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	43db      	mvns	r3, r3
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4013      	ands	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004484:	4a29      	ldr	r2, [pc, #164]	@ (800452c <HAL_GPIO_Init+0x354>)
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800448a:	4b28      	ldr	r3, [pc, #160]	@ (800452c <HAL_GPIO_Init+0x354>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	43db      	mvns	r3, r3
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	4013      	ands	r3, r2
 8004498:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	4313      	orrs	r3, r2
 80044ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044ae:	4a1f      	ldr	r2, [pc, #124]	@ (800452c <HAL_GPIO_Init+0x354>)
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044b4:	4b1d      	ldr	r3, [pc, #116]	@ (800452c <HAL_GPIO_Init+0x354>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	43db      	mvns	r3, r3
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	4013      	ands	r3, r2
 80044c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80044d0:	69ba      	ldr	r2, [r7, #24]
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044d8:	4a14      	ldr	r2, [pc, #80]	@ (800452c <HAL_GPIO_Init+0x354>)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	3301      	adds	r3, #1
 80044e2:	61fb      	str	r3, [r7, #28]
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	2b0f      	cmp	r3, #15
 80044e8:	f67f ae84 	bls.w	80041f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044ec:	bf00      	nop
 80044ee:	bf00      	nop
 80044f0:	3724      	adds	r7, #36	@ 0x24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	40023800 	.word	0x40023800
 8004500:	40013800 	.word	0x40013800
 8004504:	40020000 	.word	0x40020000
 8004508:	40020400 	.word	0x40020400
 800450c:	40020800 	.word	0x40020800
 8004510:	40020c00 	.word	0x40020c00
 8004514:	40021000 	.word	0x40021000
 8004518:	40021400 	.word	0x40021400
 800451c:	40021800 	.word	0x40021800
 8004520:	40021c00 	.word	0x40021c00
 8004524:	40022000 	.word	0x40022000
 8004528:	40022400 	.word	0x40022400
 800452c:	40013c00 	.word	0x40013c00

08004530 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004530:	b480      	push	{r7}
 8004532:	b085      	sub	sp, #20
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	460b      	mov	r3, r1
 800453a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691a      	ldr	r2, [r3, #16]
 8004540:	887b      	ldrh	r3, [r7, #2]
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d002      	beq.n	800454e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004548:	2301      	movs	r3, #1
 800454a:	73fb      	strb	r3, [r7, #15]
 800454c:	e001      	b.n	8004552 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800454e:	2300      	movs	r3, #0
 8004550:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004552:	7bfb      	ldrb	r3, [r7, #15]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	460b      	mov	r3, r1
 800456a:	807b      	strh	r3, [r7, #2]
 800456c:	4613      	mov	r3, r2
 800456e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004570:	787b      	ldrb	r3, [r7, #1]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d003      	beq.n	800457e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004576:	887a      	ldrh	r2, [r7, #2]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800457c:	e003      	b.n	8004586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800457e:	887b      	ldrh	r3, [r7, #2]
 8004580:	041a      	lsls	r2, r3, #16
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	619a      	str	r2, [r3, #24]
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004592:	b480      	push	{r7}
 8004594:	b085      	sub	sp, #20
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
 800459a:	460b      	mov	r3, r1
 800459c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80045a4:	887a      	ldrh	r2, [r7, #2]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	4013      	ands	r3, r2
 80045aa:	041a      	lsls	r2, r3, #16
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	43d9      	mvns	r1, r3
 80045b0:	887b      	ldrh	r3, [r7, #2]
 80045b2:	400b      	ands	r3, r1
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	619a      	str	r2, [r3, #24]
}
 80045ba:	bf00      	nop
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
	...

080045c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b082      	sub	sp, #8
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	4603      	mov	r3, r0
 80045d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80045d2:	4b08      	ldr	r3, [pc, #32]	@ (80045f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045d4:	695a      	ldr	r2, [r3, #20]
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	4013      	ands	r3, r2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d006      	beq.n	80045ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80045de:	4a05      	ldr	r2, [pc, #20]	@ (80045f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80045e0:	88fb      	ldrh	r3, [r7, #6]
 80045e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80045e4:	88fb      	ldrh	r3, [r7, #6]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fd f8aa 	bl	8001740 <HAL_GPIO_EXTI_Callback>
  }
}
 80045ec:	bf00      	nop
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	40013c00 	.word	0x40013c00

080045f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e12b      	b.n	8004862 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f7fc fec2 	bl	80013a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2224      	movs	r2, #36	@ 0x24
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0201 	bic.w	r2, r2, #1
 800463a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800464a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800465a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800465c:	f002 f81c 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
 8004660:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	4a81      	ldr	r2, [pc, #516]	@ (800486c <HAL_I2C_Init+0x274>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d807      	bhi.n	800467c <HAL_I2C_Init+0x84>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4a80      	ldr	r2, [pc, #512]	@ (8004870 <HAL_I2C_Init+0x278>)
 8004670:	4293      	cmp	r3, r2
 8004672:	bf94      	ite	ls
 8004674:	2301      	movls	r3, #1
 8004676:	2300      	movhi	r3, #0
 8004678:	b2db      	uxtb	r3, r3
 800467a:	e006      	b.n	800468a <HAL_I2C_Init+0x92>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	4a7d      	ldr	r2, [pc, #500]	@ (8004874 <HAL_I2C_Init+0x27c>)
 8004680:	4293      	cmp	r3, r2
 8004682:	bf94      	ite	ls
 8004684:	2301      	movls	r3, #1
 8004686:	2300      	movhi	r3, #0
 8004688:	b2db      	uxtb	r3, r3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e0e7      	b.n	8004862 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4a78      	ldr	r2, [pc, #480]	@ (8004878 <HAL_I2C_Init+0x280>)
 8004696:	fba2 2303 	umull	r2, r3, r2, r3
 800469a:	0c9b      	lsrs	r3, r3, #18
 800469c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	4a6a      	ldr	r2, [pc, #424]	@ (800486c <HAL_I2C_Init+0x274>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d802      	bhi.n	80046cc <HAL_I2C_Init+0xd4>
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	3301      	adds	r3, #1
 80046ca:	e009      	b.n	80046e0 <HAL_I2C_Init+0xe8>
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	4a69      	ldr	r2, [pc, #420]	@ (800487c <HAL_I2C_Init+0x284>)
 80046d8:	fba2 2303 	umull	r2, r3, r2, r3
 80046dc:	099b      	lsrs	r3, r3, #6
 80046de:	3301      	adds	r3, #1
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	430b      	orrs	r3, r1
 80046e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80046f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	495c      	ldr	r1, [pc, #368]	@ (800486c <HAL_I2C_Init+0x274>)
 80046fc:	428b      	cmp	r3, r1
 80046fe:	d819      	bhi.n	8004734 <HAL_I2C_Init+0x13c>
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	1e59      	subs	r1, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	fbb1 f3f3 	udiv	r3, r1, r3
 800470e:	1c59      	adds	r1, r3, #1
 8004710:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004714:	400b      	ands	r3, r1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00a      	beq.n	8004730 <HAL_I2C_Init+0x138>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1e59      	subs	r1, r3, #1
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	fbb1 f3f3 	udiv	r3, r1, r3
 8004728:	3301      	adds	r3, #1
 800472a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800472e:	e051      	b.n	80047d4 <HAL_I2C_Init+0x1dc>
 8004730:	2304      	movs	r3, #4
 8004732:	e04f      	b.n	80047d4 <HAL_I2C_Init+0x1dc>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d111      	bne.n	8004760 <HAL_I2C_Init+0x168>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	1e58      	subs	r0, r3, #1
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6859      	ldr	r1, [r3, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	440b      	add	r3, r1
 800474a:	fbb0 f3f3 	udiv	r3, r0, r3
 800474e:	3301      	adds	r3, #1
 8004750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004754:	2b00      	cmp	r3, #0
 8004756:	bf0c      	ite	eq
 8004758:	2301      	moveq	r3, #1
 800475a:	2300      	movne	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e012      	b.n	8004786 <HAL_I2C_Init+0x18e>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	1e58      	subs	r0, r3, #1
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6859      	ldr	r1, [r3, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	440b      	add	r3, r1
 800476e:	0099      	lsls	r1, r3, #2
 8004770:	440b      	add	r3, r1
 8004772:	fbb0 f3f3 	udiv	r3, r0, r3
 8004776:	3301      	adds	r3, #1
 8004778:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800477c:	2b00      	cmp	r3, #0
 800477e:	bf0c      	ite	eq
 8004780:	2301      	moveq	r3, #1
 8004782:	2300      	movne	r3, #0
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	d001      	beq.n	800478e <HAL_I2C_Init+0x196>
 800478a:	2301      	movs	r3, #1
 800478c:	e022      	b.n	80047d4 <HAL_I2C_Init+0x1dc>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10e      	bne.n	80047b4 <HAL_I2C_Init+0x1bc>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1e58      	subs	r0, r3, #1
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6859      	ldr	r1, [r3, #4]
 800479e:	460b      	mov	r3, r1
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	440b      	add	r3, r1
 80047a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80047a8:	3301      	adds	r3, #1
 80047aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047b2:	e00f      	b.n	80047d4 <HAL_I2C_Init+0x1dc>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	1e58      	subs	r0, r3, #1
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6859      	ldr	r1, [r3, #4]
 80047bc:	460b      	mov	r3, r1
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	0099      	lsls	r1, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80047ca:	3301      	adds	r3, #1
 80047cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047d4:	6879      	ldr	r1, [r7, #4]
 80047d6:	6809      	ldr	r1, [r1, #0]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69da      	ldr	r2, [r3, #28]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004802:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	6911      	ldr	r1, [r2, #16]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	68d2      	ldr	r2, [r2, #12]
 800480e:	4311      	orrs	r1, r2
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	430b      	orrs	r3, r1
 8004816:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	695a      	ldr	r2, [r3, #20]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	430a      	orrs	r2, r1
 8004832:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2220      	movs	r2, #32
 800484e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	000186a0 	.word	0x000186a0
 8004870:	001e847f 	.word	0x001e847f
 8004874:	003d08ff 	.word	0x003d08ff
 8004878:	431bde83 	.word	0x431bde83
 800487c:	10624dd3 	.word	0x10624dd3

08004880 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af02      	add	r7, sp, #8
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	607a      	str	r2, [r7, #4]
 800488a:	461a      	mov	r2, r3
 800488c:	460b      	mov	r3, r1
 800488e:	817b      	strh	r3, [r7, #10]
 8004890:	4613      	mov	r3, r2
 8004892:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004894:	f012 fafa 	bl	8016e8c <HAL_GetTick>
 8004898:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b20      	cmp	r3, #32
 80048a4:	f040 80e0 	bne.w	8004a68 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	2319      	movs	r3, #25
 80048ae:	2201      	movs	r2, #1
 80048b0:	4970      	ldr	r1, [pc, #448]	@ (8004a74 <HAL_I2C_Master_Transmit+0x1f4>)
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 ff7e 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80048be:	2302      	movs	r3, #2
 80048c0:	e0d3      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d101      	bne.n	80048d0 <HAL_I2C_Master_Transmit+0x50>
 80048cc:	2302      	movs	r3, #2
 80048ce:	e0cc      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0301 	and.w	r3, r3, #1
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d007      	beq.n	80048f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 0201 	orr.w	r2, r2, #1
 80048f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004904:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2221      	movs	r2, #33	@ 0x21
 800490a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2210      	movs	r2, #16
 8004912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2200      	movs	r2, #0
 800491a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	893a      	ldrh	r2, [r7, #8]
 8004926:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492c:	b29a      	uxth	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	4a50      	ldr	r2, [pc, #320]	@ (8004a78 <HAL_I2C_Master_Transmit+0x1f8>)
 8004936:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004938:	8979      	ldrh	r1, [r7, #10]
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	6a3a      	ldr	r2, [r7, #32]
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 fd00 	bl	8005344 <I2C_MasterRequestWrite>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	e08d      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494e:	2300      	movs	r3, #0
 8004950:	613b      	str	r3, [r7, #16]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	695b      	ldr	r3, [r3, #20]
 8004958:	613b      	str	r3, [r7, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699b      	ldr	r3, [r3, #24]
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004964:	e066      	b.n	8004a34 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	6a39      	ldr	r1, [r7, #32]
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f001 f83c 	bl	80059e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00d      	beq.n	8004992 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497a:	2b04      	cmp	r3, #4
 800497c:	d107      	bne.n	800498e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800498c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e06b      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004996:	781a      	ldrb	r2, [r3, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	1c5a      	adds	r2, r3, #1
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	3b01      	subs	r3, #1
 80049b0:	b29a      	uxth	r2, r3
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049ba:	3b01      	subs	r3, #1
 80049bc:	b29a      	uxth	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	695b      	ldr	r3, [r3, #20]
 80049c8:	f003 0304 	and.w	r3, r3, #4
 80049cc:	2b04      	cmp	r3, #4
 80049ce:	d11b      	bne.n	8004a08 <HAL_I2C_Master_Transmit+0x188>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d017      	beq.n	8004a08 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	781a      	ldrb	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e8:	1c5a      	adds	r2, r3, #1
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	6a39      	ldr	r1, [r7, #32]
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f001 f833 	bl	8005a78 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00d      	beq.n	8004a34 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a1c:	2b04      	cmp	r3, #4
 8004a1e:	d107      	bne.n	8004a30 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a2e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e01a      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d194      	bne.n	8004966 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2220      	movs	r2, #32
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a64:	2300      	movs	r3, #0
 8004a66:	e000      	b.n	8004a6a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004a68:	2302      	movs	r3, #2
  }
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3718      	adds	r7, #24
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	00100002 	.word	0x00100002
 8004a78:	ffff0000 	.word	0xffff0000

08004a7c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b08c      	sub	sp, #48	@ 0x30
 8004a80:	af02      	add	r7, sp, #8
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	607a      	str	r2, [r7, #4]
 8004a86:	461a      	mov	r2, r3
 8004a88:	460b      	mov	r3, r1
 8004a8a:	817b      	strh	r3, [r7, #10]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a90:	f012 f9fc 	bl	8016e8c <HAL_GetTick>
 8004a94:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b20      	cmp	r3, #32
 8004aa0:	f040 8217 	bne.w	8004ed2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	2319      	movs	r3, #25
 8004aaa:	2201      	movs	r2, #1
 8004aac:	497c      	ldr	r1, [pc, #496]	@ (8004ca0 <HAL_I2C_Master_Receive+0x224>)
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 fe80 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d001      	beq.n	8004abe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004aba:	2302      	movs	r3, #2
 8004abc:	e20a      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d101      	bne.n	8004acc <HAL_I2C_Master_Receive+0x50>
 8004ac8:	2302      	movs	r3, #2
 8004aca:	e203      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d007      	beq.n	8004af2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681a      	ldr	r2, [r3, #0]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f042 0201 	orr.w	r2, r2, #1
 8004af0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2222      	movs	r2, #34	@ 0x22
 8004b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2210      	movs	r2, #16
 8004b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	893a      	ldrh	r2, [r7, #8]
 8004b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	4a5c      	ldr	r2, [pc, #368]	@ (8004ca4 <HAL_I2C_Master_Receive+0x228>)
 8004b32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b34:	8979      	ldrh	r1, [r7, #10]
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fc84 	bl	8005448 <I2C_MasterRequestRead>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e1c4      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d113      	bne.n	8004b7a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b52:	2300      	movs	r3, #0
 8004b54:	623b      	str	r3, [r7, #32]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	623b      	str	r3, [r7, #32]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	699b      	ldr	r3, [r3, #24]
 8004b64:	623b      	str	r3, [r7, #32]
 8004b66:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	e198      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d11b      	bne.n	8004bba <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	61fb      	str	r3, [r7, #28]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	61fb      	str	r3, [r7, #28]
 8004ba6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	e178      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d11b      	bne.n	8004bfa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bd0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004be0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be2:	2300      	movs	r3, #0
 8004be4:	61bb      	str	r3, [r7, #24]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	61bb      	str	r3, [r7, #24]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	61bb      	str	r3, [r7, #24]
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	e158      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c20:	e144      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c26:	2b03      	cmp	r3, #3
 8004c28:	f200 80f1 	bhi.w	8004e0e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d123      	bne.n	8004c7c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c36:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f000 ff65 	bl	8005b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e145      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691a      	ldr	r2, [r3, #16]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c64:	3b01      	subs	r3, #1
 8004c66:	b29a      	uxth	r2, r3
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	3b01      	subs	r3, #1
 8004c74:	b29a      	uxth	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c7a:	e117      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d14e      	bne.n	8004d22 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	4906      	ldr	r1, [pc, #24]	@ (8004ca8 <HAL_I2C_Master_Receive+0x22c>)
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f000 fd90 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d008      	beq.n	8004cac <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e11a      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
 8004c9e:	bf00      	nop
 8004ca0:	00100002 	.word	0x00100002
 8004ca4:	ffff0000 	.word	0xffff0000
 8004ca8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	691a      	ldr	r2, [r3, #16]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc6:	b2d2      	uxtb	r2, r2
 8004cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	b29a      	uxth	r2, r3
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf8:	b2d2      	uxtb	r2, r2
 8004cfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d00:	1c5a      	adds	r2, r3, #1
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	b29a      	uxth	r2, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d20:	e0c4      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d28:	2200      	movs	r2, #0
 8004d2a:	496c      	ldr	r1, [pc, #432]	@ (8004edc <HAL_I2C_Master_Receive+0x460>)
 8004d2c:	68f8      	ldr	r0, [r7, #12]
 8004d2e:	f000 fd41 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e0cb      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	691a      	ldr	r2, [r3, #16]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d56:	b2d2      	uxtb	r2, r2
 8004d58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d84:	2200      	movs	r2, #0
 8004d86:	4955      	ldr	r1, [pc, #340]	@ (8004edc <HAL_I2C_Master_Receive+0x460>)
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 fd13 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e09d      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004da6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691a      	ldr	r2, [r3, #16]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db2:	b2d2      	uxtb	r2, r2
 8004db4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	b29a      	uxth	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	691a      	ldr	r2, [r3, #16]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de4:	b2d2      	uxtb	r2, r2
 8004de6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	3b01      	subs	r3, #1
 8004e06:	b29a      	uxth	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e0c:	e04e      	b.n	8004eac <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e10:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 fe78 	bl	8005b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e058      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691a      	ldr	r2, [r3, #16]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	b29a      	uxth	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	695b      	ldr	r3, [r3, #20]
 8004e5a:	f003 0304 	and.w	r3, r3, #4
 8004e5e:	2b04      	cmp	r3, #4
 8004e60:	d124      	bne.n	8004eac <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e66:	2b03      	cmp	r3, #3
 8004e68:	d107      	bne.n	8004e7a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e78:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	691a      	ldr	r2, [r3, #16]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	f47f aeb6 	bne.w	8004c22 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2220      	movs	r2, #32
 8004eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e000      	b.n	8004ed4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004ed2:	2302      	movs	r3, #2
  }
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3728      	adds	r7, #40	@ 0x28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	00010004 	.word	0x00010004

08004ee0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08c      	sub	sp, #48	@ 0x30
 8004ee4:	af02      	add	r7, sp, #8
 8004ee6:	60f8      	str	r0, [r7, #12]
 8004ee8:	4608      	mov	r0, r1
 8004eea:	4611      	mov	r1, r2
 8004eec:	461a      	mov	r2, r3
 8004eee:	4603      	mov	r3, r0
 8004ef0:	817b      	strh	r3, [r7, #10]
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	813b      	strh	r3, [r7, #8]
 8004ef6:	4613      	mov	r3, r2
 8004ef8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004efa:	f011 ffc7 	bl	8016e8c <HAL_GetTick>
 8004efe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	2b20      	cmp	r3, #32
 8004f0a:	f040 8214 	bne.w	8005336 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f10:	9300      	str	r3, [sp, #0]
 8004f12:	2319      	movs	r3, #25
 8004f14:	2201      	movs	r2, #1
 8004f16:	497b      	ldr	r1, [pc, #492]	@ (8005104 <HAL_I2C_Mem_Read+0x224>)
 8004f18:	68f8      	ldr	r0, [r7, #12]
 8004f1a:	f000 fc4b 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
 8004f26:	e207      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d101      	bne.n	8004f36 <HAL_I2C_Mem_Read+0x56>
 8004f32:	2302      	movs	r3, #2
 8004f34:	e200      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d007      	beq.n	8004f5c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0201 	orr.w	r2, r2, #1
 8004f5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2222      	movs	r2, #34	@ 0x22
 8004f70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2240      	movs	r2, #64	@ 0x40
 8004f78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004f8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	4a5b      	ldr	r2, [pc, #364]	@ (8005108 <HAL_I2C_Mem_Read+0x228>)
 8004f9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f9e:	88f8      	ldrh	r0, [r7, #6]
 8004fa0:	893a      	ldrh	r2, [r7, #8]
 8004fa2:	8979      	ldrh	r1, [r7, #10]
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	4603      	mov	r3, r0
 8004fae:	68f8      	ldr	r0, [r7, #12]
 8004fb0:	f000 fb18 	bl	80055e4 <I2C_RequestMemoryRead>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d001      	beq.n	8004fbe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e1bc      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d113      	bne.n	8004fee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	623b      	str	r3, [r7, #32]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	623b      	str	r3, [r7, #32]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	623b      	str	r3, [r7, #32]
 8004fda:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fea:	601a      	str	r2, [r3, #0]
 8004fec:	e190      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d11b      	bne.n	800502e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005004:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005006:	2300      	movs	r3, #0
 8005008:	61fb      	str	r3, [r7, #28]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	61fb      	str	r3, [r7, #28]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	61fb      	str	r3, [r7, #28]
 800501a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800502a:	601a      	str	r2, [r3, #0]
 800502c:	e170      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005032:	2b02      	cmp	r3, #2
 8005034:	d11b      	bne.n	800506e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005044:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005054:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005056:	2300      	movs	r3, #0
 8005058:	61bb      	str	r3, [r7, #24]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	61bb      	str	r3, [r7, #24]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	61bb      	str	r3, [r7, #24]
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	e150      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800506e:	2300      	movs	r3, #0
 8005070:	617b      	str	r3, [r7, #20]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	617b      	str	r3, [r7, #20]
 8005082:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005084:	e144      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800508a:	2b03      	cmp	r3, #3
 800508c:	f200 80f1 	bhi.w	8005272 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005094:	2b01      	cmp	r3, #1
 8005096:	d123      	bne.n	80050e0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005098:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800509a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 fd33 	bl	8005b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d001      	beq.n	80050ac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e145      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b6:	b2d2      	uxtb	r2, r2
 80050b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050be:	1c5a      	adds	r2, r3, #1
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050de:	e117      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d14e      	bne.n	8005186 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ee:	2200      	movs	r2, #0
 80050f0:	4906      	ldr	r1, [pc, #24]	@ (800510c <HAL_I2C_Mem_Read+0x22c>)
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 fb5e 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d008      	beq.n	8005110 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e11a      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
 8005102:	bf00      	nop
 8005104:	00100002 	.word	0x00100002
 8005108:	ffff0000 	.word	0xffff0000
 800510c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800511e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	691a      	ldr	r2, [r3, #16]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512a:	b2d2      	uxtb	r2, r2
 800512c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800513c:	3b01      	subs	r3, #1
 800513e:	b29a      	uxth	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005148:	b29b      	uxth	r3, r3
 800514a:	3b01      	subs	r3, #1
 800514c:	b29a      	uxth	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	691a      	ldr	r2, [r3, #16]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005164:	1c5a      	adds	r2, r3, #1
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516e:	3b01      	subs	r3, #1
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517a:	b29b      	uxth	r3, r3
 800517c:	3b01      	subs	r3, #1
 800517e:	b29a      	uxth	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005184:	e0c4      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800518c:	2200      	movs	r2, #0
 800518e:	496c      	ldr	r1, [pc, #432]	@ (8005340 <HAL_I2C_Mem_Read+0x460>)
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 fb0f 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d001      	beq.n	80051a0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0cb      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	691a      	ldr	r2, [r3, #16]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051e8:	2200      	movs	r2, #0
 80051ea:	4955      	ldr	r1, [pc, #340]	@ (8005340 <HAL_I2C_Mem_Read+0x460>)
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 fae1 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 80051f2:	4603      	mov	r3, r0
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d001      	beq.n	80051fc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e09d      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800520a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	691a      	ldr	r2, [r3, #16]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005216:	b2d2      	uxtb	r2, r2
 8005218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521e:	1c5a      	adds	r2, r3, #1
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005228:	3b01      	subs	r3, #1
 800522a:	b29a      	uxth	r2, r3
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005234:	b29b      	uxth	r3, r3
 8005236:	3b01      	subs	r3, #1
 8005238:	b29a      	uxth	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	691a      	ldr	r2, [r3, #16]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	b29a      	uxth	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005270:	e04e      	b.n	8005310 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005274:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 fc46 	bl	8005b08 <I2C_WaitOnRXNEFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d001      	beq.n	8005286 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	e058      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	691a      	ldr	r2, [r3, #16]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005290:	b2d2      	uxtb	r2, r2
 8005292:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005298:	1c5a      	adds	r2, r3, #1
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a2:	3b01      	subs	r3, #1
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ae:	b29b      	uxth	r3, r3
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	d124      	bne.n	8005310 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052ca:	2b03      	cmp	r3, #3
 80052cc:	d107      	bne.n	80052de <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	691a      	ldr	r2, [r3, #16]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	b2d2      	uxtb	r2, r2
 80052ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	1c5a      	adds	r2, r3, #1
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fa:	3b01      	subs	r3, #1
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005306:	b29b      	uxth	r3, r3
 8005308:	3b01      	subs	r3, #1
 800530a:	b29a      	uxth	r2, r3
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005314:	2b00      	cmp	r3, #0
 8005316:	f47f aeb6 	bne.w	8005086 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2220      	movs	r2, #32
 800531e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2200      	movs	r2, #0
 800532e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005332:	2300      	movs	r3, #0
 8005334:	e000      	b.n	8005338 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005336:	2302      	movs	r3, #2
  }
}
 8005338:	4618      	mov	r0, r3
 800533a:	3728      	adds	r7, #40	@ 0x28
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}
 8005340:	00010004 	.word	0x00010004

08005344 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b088      	sub	sp, #32
 8005348:	af02      	add	r7, sp, #8
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	607a      	str	r2, [r7, #4]
 800534e:	603b      	str	r3, [r7, #0]
 8005350:	460b      	mov	r3, r1
 8005352:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005358:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2b08      	cmp	r3, #8
 800535e:	d006      	beq.n	800536e <I2C_MasterRequestWrite+0x2a>
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d003      	beq.n	800536e <I2C_MasterRequestWrite+0x2a>
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800536c:	d108      	bne.n	8005380 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800537c:	601a      	str	r2, [r3, #0]
 800537e:	e00b      	b.n	8005398 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005384:	2b12      	cmp	r3, #18
 8005386:	d107      	bne.n	8005398 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005396:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	9300      	str	r3, [sp, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f000 fa05 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00d      	beq.n	80053cc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053be:	d103      	bne.n	80053c8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e035      	b.n	8005438 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	691b      	ldr	r3, [r3, #16]
 80053d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80053d4:	d108      	bne.n	80053e8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053d6:	897b      	ldrh	r3, [r7, #10]
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	461a      	mov	r2, r3
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80053e4:	611a      	str	r2, [r3, #16]
 80053e6:	e01b      	b.n	8005420 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80053e8:	897b      	ldrh	r3, [r7, #10]
 80053ea:	11db      	asrs	r3, r3, #7
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	f003 0306 	and.w	r3, r3, #6
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	f063 030f 	orn	r3, r3, #15
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	490e      	ldr	r1, [pc, #56]	@ (8005440 <I2C_MasterRequestWrite+0xfc>)
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f000 fa4e 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800540c:	4603      	mov	r3, r0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d001      	beq.n	8005416 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005412:	2301      	movs	r3, #1
 8005414:	e010      	b.n	8005438 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005416:	897b      	ldrh	r3, [r7, #10]
 8005418:	b2da      	uxtb	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	4907      	ldr	r1, [pc, #28]	@ (8005444 <I2C_MasterRequestWrite+0x100>)
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f000 fa3e 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e000      	b.n	8005438 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3718      	adds	r7, #24
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	00010008 	.word	0x00010008
 8005444:	00010002 	.word	0x00010002

08005448 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af02      	add	r7, sp, #8
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	607a      	str	r2, [r7, #4]
 8005452:	603b      	str	r3, [r7, #0]
 8005454:	460b      	mov	r3, r1
 8005456:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800546c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2b08      	cmp	r3, #8
 8005472:	d006      	beq.n	8005482 <I2C_MasterRequestRead+0x3a>
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d003      	beq.n	8005482 <I2C_MasterRequestRead+0x3a>
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005480:	d108      	bne.n	8005494 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e00b      	b.n	80054ac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005498:	2b11      	cmp	r3, #17
 800549a:	d107      	bne.n	80054ac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f97b 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00d      	beq.n	80054e0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054d2:	d103      	bne.n	80054dc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e079      	b.n	80055d4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054e8:	d108      	bne.n	80054fc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80054ea:	897b      	ldrh	r3, [r7, #10]
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	f043 0301 	orr.w	r3, r3, #1
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	611a      	str	r2, [r3, #16]
 80054fa:	e05f      	b.n	80055bc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80054fc:	897b      	ldrh	r3, [r7, #10]
 80054fe:	11db      	asrs	r3, r3, #7
 8005500:	b2db      	uxtb	r3, r3
 8005502:	f003 0306 	and.w	r3, r3, #6
 8005506:	b2db      	uxtb	r3, r3
 8005508:	f063 030f 	orn	r3, r3, #15
 800550c:	b2da      	uxtb	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	4930      	ldr	r1, [pc, #192]	@ (80055dc <I2C_MasterRequestRead+0x194>)
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 f9c4 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e054      	b.n	80055d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800552a:	897b      	ldrh	r3, [r7, #10]
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	4929      	ldr	r1, [pc, #164]	@ (80055e0 <I2C_MasterRequestRead+0x198>)
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 f9b4 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e044      	b.n	80055d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800554a:	2300      	movs	r3, #0
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	695b      	ldr	r3, [r3, #20]
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	613b      	str	r3, [r7, #16]
 800555e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800556e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800557c:	68f8      	ldr	r0, [r7, #12]
 800557e:	f000 f919 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8005582:	4603      	mov	r3, r0
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00d      	beq.n	80055a4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005592:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005596:	d103      	bne.n	80055a0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800559e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e017      	b.n	80055d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80055a4:	897b      	ldrh	r3, [r7, #10]
 80055a6:	11db      	asrs	r3, r3, #7
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	f003 0306 	and.w	r3, r3, #6
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	f063 030e 	orn	r3, r3, #14
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	4907      	ldr	r1, [pc, #28]	@ (80055e0 <I2C_MasterRequestRead+0x198>)
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 f970 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e000      	b.n	80055d4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	00010008 	.word	0x00010008
 80055e0:	00010002 	.word	0x00010002

080055e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b088      	sub	sp, #32
 80055e8:	af02      	add	r7, sp, #8
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	4608      	mov	r0, r1
 80055ee:	4611      	mov	r1, r2
 80055f0:	461a      	mov	r2, r3
 80055f2:	4603      	mov	r3, r0
 80055f4:	817b      	strh	r3, [r7, #10]
 80055f6:	460b      	mov	r3, r1
 80055f8:	813b      	strh	r3, [r7, #8]
 80055fa:	4613      	mov	r3, r2
 80055fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800560c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800561c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800561e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	2200      	movs	r2, #0
 8005626:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f000 f8c2 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00d      	beq.n	8005652 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005640:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005644:	d103      	bne.n	800564e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800564c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e0aa      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005652:	897b      	ldrh	r3, [r7, #10]
 8005654:	b2db      	uxtb	r3, r3
 8005656:	461a      	mov	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005660:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005664:	6a3a      	ldr	r2, [r7, #32]
 8005666:	4952      	ldr	r1, [pc, #328]	@ (80057b0 <I2C_RequestMemoryRead+0x1cc>)
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f91d 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e097      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	617b      	str	r3, [r7, #20]
 800568c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800568e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005690:	6a39      	ldr	r1, [r7, #32]
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 f9a8 	bl	80059e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00d      	beq.n	80056ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a2:	2b04      	cmp	r3, #4
 80056a4:	d107      	bne.n	80056b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e076      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056ba:	88fb      	ldrh	r3, [r7, #6]
 80056bc:	2b01      	cmp	r3, #1
 80056be:	d105      	bne.n	80056cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056c0:	893b      	ldrh	r3, [r7, #8]
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	611a      	str	r2, [r3, #16]
 80056ca:	e021      	b.n	8005710 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056cc:	893b      	ldrh	r3, [r7, #8]
 80056ce:	0a1b      	lsrs	r3, r3, #8
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	b2da      	uxtb	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056dc:	6a39      	ldr	r1, [r7, #32]
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 f982 	bl	80059e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00d      	beq.n	8005706 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	d107      	bne.n	8005702 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005700:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e050      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005706:	893b      	ldrh	r3, [r7, #8]
 8005708:	b2da      	uxtb	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005712:	6a39      	ldr	r1, [r7, #32]
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f000 f967 	bl	80059e8 <I2C_WaitOnTXEFlagUntilTimeout>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d00d      	beq.n	800573c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005724:	2b04      	cmp	r3, #4
 8005726:	d107      	bne.n	8005738 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005736:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e035      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800574a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	6a3b      	ldr	r3, [r7, #32]
 8005752:	2200      	movs	r2, #0
 8005754:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f82b 	bl	80057b4 <I2C_WaitOnFlagUntilTimeout>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d00d      	beq.n	8005780 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005772:	d103      	bne.n	800577c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800577a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e013      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005780:	897b      	ldrh	r3, [r7, #10]
 8005782:	b2db      	uxtb	r3, r3
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	b2da      	uxtb	r2, r3
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005792:	6a3a      	ldr	r2, [r7, #32]
 8005794:	4906      	ldr	r1, [pc, #24]	@ (80057b0 <I2C_RequestMemoryRead+0x1cc>)
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f000 f886 	bl	80058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d001      	beq.n	80057a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e000      	b.n	80057a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3718      	adds	r7, #24
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	00010002 	.word	0x00010002

080057b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b084      	sub	sp, #16
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	603b      	str	r3, [r7, #0]
 80057c0:	4613      	mov	r3, r2
 80057c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057c4:	e048      	b.n	8005858 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057cc:	d044      	beq.n	8005858 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ce:	f011 fb5d 	bl	8016e8c <HAL_GetTick>
 80057d2:	4602      	mov	r2, r0
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	1ad3      	subs	r3, r2, r3
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	429a      	cmp	r2, r3
 80057dc:	d302      	bcc.n	80057e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d139      	bne.n	8005858 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	0c1b      	lsrs	r3, r3, #16
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d10d      	bne.n	800580a <I2C_WaitOnFlagUntilTimeout+0x56>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	43da      	mvns	r2, r3
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	4013      	ands	r3, r2
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	bf0c      	ite	eq
 8005800:	2301      	moveq	r3, #1
 8005802:	2300      	movne	r3, #0
 8005804:	b2db      	uxtb	r3, r3
 8005806:	461a      	mov	r2, r3
 8005808:	e00c      	b.n	8005824 <I2C_WaitOnFlagUntilTimeout+0x70>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	43da      	mvns	r2, r3
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	4013      	ands	r3, r2
 8005816:	b29b      	uxth	r3, r3
 8005818:	2b00      	cmp	r3, #0
 800581a:	bf0c      	ite	eq
 800581c:	2301      	moveq	r3, #1
 800581e:	2300      	movne	r3, #0
 8005820:	b2db      	uxtb	r3, r3
 8005822:	461a      	mov	r2, r3
 8005824:	79fb      	ldrb	r3, [r7, #7]
 8005826:	429a      	cmp	r2, r3
 8005828:	d116      	bne.n	8005858 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2220      	movs	r2, #32
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005844:	f043 0220 	orr.w	r2, r3, #32
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e023      	b.n	80058a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	0c1b      	lsrs	r3, r3, #16
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b01      	cmp	r3, #1
 8005860:	d10d      	bne.n	800587e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	43da      	mvns	r2, r3
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	4013      	ands	r3, r2
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	461a      	mov	r2, r3
 800587c:	e00c      	b.n	8005898 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	43da      	mvns	r2, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	4013      	ands	r3, r2
 800588a:	b29b      	uxth	r3, r3
 800588c:	2b00      	cmp	r3, #0
 800588e:	bf0c      	ite	eq
 8005890:	2301      	moveq	r3, #1
 8005892:	2300      	movne	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	461a      	mov	r2, r3
 8005898:	79fb      	ldrb	r3, [r7, #7]
 800589a:	429a      	cmp	r2, r3
 800589c:	d093      	beq.n	80057c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3710      	adds	r7, #16
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
 80058b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058b6:	e071      	b.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058c6:	d123      	bne.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fc:	f043 0204 	orr.w	r2, r3, #4
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e067      	b.n	80059e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005916:	d041      	beq.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005918:	f011 fab8 	bl	8016e8c <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	429a      	cmp	r2, r3
 8005926:	d302      	bcc.n	800592e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d136      	bne.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	0c1b      	lsrs	r3, r3, #16
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b01      	cmp	r3, #1
 8005936:	d10c      	bne.n	8005952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	43da      	mvns	r2, r3
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	4013      	ands	r3, r2
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	bf14      	ite	ne
 800594a:	2301      	movne	r3, #1
 800594c:	2300      	moveq	r3, #0
 800594e:	b2db      	uxtb	r3, r3
 8005950:	e00b      	b.n	800596a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	43da      	mvns	r2, r3
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	4013      	ands	r3, r2
 800595e:	b29b      	uxth	r3, r3
 8005960:	2b00      	cmp	r3, #0
 8005962:	bf14      	ite	ne
 8005964:	2301      	movne	r3, #1
 8005966:	2300      	moveq	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d016      	beq.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2220      	movs	r2, #32
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005988:	f043 0220 	orr.w	r2, r3, #32
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e021      	b.n	80059e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	0c1b      	lsrs	r3, r3, #16
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d10c      	bne.n	80059c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	695b      	ldr	r3, [r3, #20]
 80059ac:	43da      	mvns	r2, r3
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	4013      	ands	r3, r2
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	bf14      	ite	ne
 80059b8:	2301      	movne	r3, #1
 80059ba:	2300      	moveq	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	e00b      	b.n	80059d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	43da      	mvns	r2, r3
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	4013      	ands	r3, r2
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	bf14      	ite	ne
 80059d2:	2301      	movne	r3, #1
 80059d4:	2300      	moveq	r3, #0
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f47f af6d 	bne.w	80058b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059f4:	e034      	b.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059f6:	68f8      	ldr	r0, [r7, #12]
 80059f8:	f000 f8e3 	bl	8005bc2 <I2C_IsAcknowledgeFailed>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d001      	beq.n	8005a06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e034      	b.n	8005a70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a0c:	d028      	beq.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0e:	f011 fa3d 	bl	8016e8c <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	68ba      	ldr	r2, [r7, #8]
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d302      	bcc.n	8005a24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d11d      	bne.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a2e:	2b80      	cmp	r3, #128	@ 0x80
 8005a30:	d016      	beq.n	8005a60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4c:	f043 0220 	orr.w	r2, r3, #32
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e007      	b.n	8005a70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a6a:	2b80      	cmp	r3, #128	@ 0x80
 8005a6c:	d1c3      	bne.n	80059f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a6e:	2300      	movs	r3, #0
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3710      	adds	r7, #16
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a84:	e034      	b.n	8005af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 f89b 	bl	8005bc2 <I2C_IsAcknowledgeFailed>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e034      	b.n	8005b00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9c:	d028      	beq.n	8005af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a9e:	f011 f9f5 	bl	8016e8c <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d302      	bcc.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d11d      	bne.n	8005af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d016      	beq.n	8005af0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2220      	movs	r2, #32
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005adc:	f043 0220 	orr.w	r2, r3, #32
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e007      	b.n	8005b00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	d1c3      	bne.n	8005a86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3710      	adds	r7, #16
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b14:	e049      	b.n	8005baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b10      	cmp	r3, #16
 8005b22:	d119      	bne.n	8005b58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f06f 0210 	mvn.w	r2, #16
 8005b2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e030      	b.n	8005bba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b58:	f011 f998 	bl	8016e8c <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d302      	bcc.n	8005b6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d11d      	bne.n	8005baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b78:	2b40      	cmp	r3, #64	@ 0x40
 8005b7a:	d016      	beq.n	8005baa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2220      	movs	r2, #32
 8005b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b96:	f043 0220 	orr.w	r2, r3, #32
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e007      	b.n	8005bba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	695b      	ldr	r3, [r3, #20]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb4:	2b40      	cmp	r3, #64	@ 0x40
 8005bb6:	d1ae      	bne.n	8005b16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3710      	adds	r7, #16
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd8:	d11b      	bne.n	8005c12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005be2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfe:	f043 0204 	orr.w	r2, r3, #4
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e000      	b.n	8005c14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	370c      	adds	r7, #12
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b20      	cmp	r3, #32
 8005c34:	d129      	bne.n	8005c8a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2224      	movs	r2, #36	@ 0x24
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f022 0201 	bic.w	r2, r2, #1
 8005c4c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0210 	bic.w	r2, r2, #16
 8005c5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	683a      	ldr	r2, [r7, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2220      	movs	r2, #32
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005c86:	2300      	movs	r3, #0
 8005c88:	e000      	b.n	8005c8c <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005c8a:	2302      	movs	r3, #2
  }
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	2b20      	cmp	r3, #32
 8005cb0:	d12a      	bne.n	8005d08 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2224      	movs	r2, #36	@ 0x24
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0201 	bic.w	r2, r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005cd2:	89fb      	ldrh	r3, [r7, #14]
 8005cd4:	f023 030f 	bic.w	r3, r3, #15
 8005cd8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	89fb      	ldrh	r3, [r7, #14]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	89fa      	ldrh	r2, [r7, #14]
 8005cea:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f042 0201 	orr.w	r2, r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2220      	movs	r2, #32
 8005d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	e000      	b.n	8005d0a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005d08:	2302      	movs	r3, #2
  }
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
	...

08005d18 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005d22:	2300      	movs	r3, #0
 8005d24:	603b      	str	r3, [r7, #0]
 8005d26:	4b20      	ldr	r3, [pc, #128]	@ (8005da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8005da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d32:	4b1d      	ldr	r3, [pc, #116]	@ (8005da8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d3a:	603b      	str	r3, [r7, #0]
 8005d3c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8005dac <HAL_PWREx_EnableOverDrive+0x94>)
 8005d40:	2201      	movs	r2, #1
 8005d42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d44:	f011 f8a2 	bl	8016e8c <HAL_GetTick>
 8005d48:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d4a:	e009      	b.n	8005d60 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d4c:	f011 f89e 	bl	8016e8c <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d5a:	d901      	bls.n	8005d60 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e01f      	b.n	8005da0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d60:	4b13      	ldr	r3, [pc, #76]	@ (8005db0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d6c:	d1ee      	bne.n	8005d4c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005d6e:	4b11      	ldr	r3, [pc, #68]	@ (8005db4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d70:	2201      	movs	r2, #1
 8005d72:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d74:	f011 f88a 	bl	8016e8c <HAL_GetTick>
 8005d78:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d7a:	e009      	b.n	8005d90 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d7c:	f011 f886 	bl	8016e8c <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d8a:	d901      	bls.n	8005d90 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e007      	b.n	8005da0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d90:	4b07      	ldr	r3, [pc, #28]	@ (8005db0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d9c:	d1ee      	bne.n	8005d7c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005d9e:	2300      	movs	r3, #0
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	40023800 	.word	0x40023800
 8005dac:	420e0040 	.word	0x420e0040
 8005db0:	40007000 	.word	0x40007000
 8005db4:	420e0044 	.word	0x420e0044

08005db8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b086      	sub	sp, #24
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e267      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d075      	beq.n	8005ec2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dd6:	4b88      	ldr	r3, [pc, #544]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f003 030c 	and.w	r3, r3, #12
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d00c      	beq.n	8005dfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005de2:	4b85      	ldr	r3, [pc, #532]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dea:	2b08      	cmp	r3, #8
 8005dec:	d112      	bne.n	8005e14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dee:	4b82      	ldr	r3, [pc, #520]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005df6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dfa:	d10b      	bne.n	8005e14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dfc:	4b7e      	ldr	r3, [pc, #504]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d05b      	beq.n	8005ec0 <HAL_RCC_OscConfig+0x108>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d157      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e242      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e1c:	d106      	bne.n	8005e2c <HAL_RCC_OscConfig+0x74>
 8005e1e:	4b76      	ldr	r3, [pc, #472]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a75      	ldr	r2, [pc, #468]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	e01d      	b.n	8005e68 <HAL_RCC_OscConfig+0xb0>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e34:	d10c      	bne.n	8005e50 <HAL_RCC_OscConfig+0x98>
 8005e36:	4b70      	ldr	r3, [pc, #448]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a6f      	ldr	r2, [pc, #444]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e40:	6013      	str	r3, [r2, #0]
 8005e42:	4b6d      	ldr	r3, [pc, #436]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a6c      	ldr	r2, [pc, #432]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	e00b      	b.n	8005e68 <HAL_RCC_OscConfig+0xb0>
 8005e50:	4b69      	ldr	r3, [pc, #420]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a68      	ldr	r2, [pc, #416]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e5a:	6013      	str	r3, [r2, #0]
 8005e5c:	4b66      	ldr	r3, [pc, #408]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a65      	ldr	r2, [pc, #404]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d013      	beq.n	8005e98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f011 f80c 	bl	8016e8c <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e78:	f011 f808 	bl	8016e8c <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b64      	cmp	r3, #100	@ 0x64
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e207      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e8a:	4b5b      	ldr	r3, [pc, #364]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d0f0      	beq.n	8005e78 <HAL_RCC_OscConfig+0xc0>
 8005e96:	e014      	b.n	8005ec2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e98:	f010 fff8 	bl	8016e8c <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ea0:	f010 fff4 	bl	8016e8c <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b64      	cmp	r3, #100	@ 0x64
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e1f3      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eb2:	4b51      	ldr	r3, [pc, #324]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1f0      	bne.n	8005ea0 <HAL_RCC_OscConfig+0xe8>
 8005ebe:	e000      	b.n	8005ec2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0302 	and.w	r3, r3, #2
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d063      	beq.n	8005f96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ece:	4b4a      	ldr	r3, [pc, #296]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f003 030c 	and.w	r3, r3, #12
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00b      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eda:	4b47      	ldr	r3, [pc, #284]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ee2:	2b08      	cmp	r3, #8
 8005ee4:	d11c      	bne.n	8005f20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ee6:	4b44      	ldr	r3, [pc, #272]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d116      	bne.n	8005f20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ef2:	4b41      	ldr	r3, [pc, #260]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d005      	beq.n	8005f0a <HAL_RCC_OscConfig+0x152>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d001      	beq.n	8005f0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e1c7      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	00db      	lsls	r3, r3, #3
 8005f18:	4937      	ldr	r1, [pc, #220]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f1e:	e03a      	b.n	8005f96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d020      	beq.n	8005f6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f28:	4b34      	ldr	r3, [pc, #208]	@ (8005ffc <HAL_RCC_OscConfig+0x244>)
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f2e:	f010 ffad 	bl	8016e8c <HAL_GetTick>
 8005f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f34:	e008      	b.n	8005f48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f36:	f010 ffa9 	bl	8016e8c <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e1a8      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f48:	4b2b      	ldr	r3, [pc, #172]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d0f0      	beq.n	8005f36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f54:	4b28      	ldr	r3, [pc, #160]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	691b      	ldr	r3, [r3, #16]
 8005f60:	00db      	lsls	r3, r3, #3
 8005f62:	4925      	ldr	r1, [pc, #148]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	600b      	str	r3, [r1, #0]
 8005f68:	e015      	b.n	8005f96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f6a:	4b24      	ldr	r3, [pc, #144]	@ (8005ffc <HAL_RCC_OscConfig+0x244>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f70:	f010 ff8c 	bl	8016e8c <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f76:	e008      	b.n	8005f8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f78:	f010 ff88 	bl	8016e8c <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	2b02      	cmp	r3, #2
 8005f84:	d901      	bls.n	8005f8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f86:	2303      	movs	r3, #3
 8005f88:	e187      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d1f0      	bne.n	8005f78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0308 	and.w	r3, r3, #8
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d036      	beq.n	8006010 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d016      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005faa:	4b15      	ldr	r3, [pc, #84]	@ (8006000 <HAL_RCC_OscConfig+0x248>)
 8005fac:	2201      	movs	r2, #1
 8005fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fb0:	f010 ff6c 	bl	8016e8c <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fb6:	e008      	b.n	8005fca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fb8:	f010 ff68 	bl	8016e8c <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e167      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fca:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff8 <HAL_RCC_OscConfig+0x240>)
 8005fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fce:	f003 0302 	and.w	r3, r3, #2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0f0      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x200>
 8005fd6:	e01b      	b.n	8006010 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fd8:	4b09      	ldr	r3, [pc, #36]	@ (8006000 <HAL_RCC_OscConfig+0x248>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fde:	f010 ff55 	bl	8016e8c <HAL_GetTick>
 8005fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe4:	e00e      	b.n	8006004 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fe6:	f010 ff51 	bl	8016e8c <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d907      	bls.n	8006004 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e150      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
 8005ff8:	40023800 	.word	0x40023800
 8005ffc:	42470000 	.word	0x42470000
 8006000:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006004:	4b88      	ldr	r3, [pc, #544]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1ea      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 8097 	beq.w	800614c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800601e:	2300      	movs	r3, #0
 8006020:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006022:	4b81      	ldr	r3, [pc, #516]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d10f      	bne.n	800604e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800602e:	2300      	movs	r3, #0
 8006030:	60bb      	str	r3, [r7, #8]
 8006032:	4b7d      	ldr	r3, [pc, #500]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006036:	4a7c      	ldr	r2, [pc, #496]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800603c:	6413      	str	r3, [r2, #64]	@ 0x40
 800603e:	4b7a      	ldr	r3, [pc, #488]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006046:	60bb      	str	r3, [r7, #8]
 8006048:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800604a:	2301      	movs	r3, #1
 800604c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800604e:	4b77      	ldr	r3, [pc, #476]	@ (800622c <HAL_RCC_OscConfig+0x474>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006056:	2b00      	cmp	r3, #0
 8006058:	d118      	bne.n	800608c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800605a:	4b74      	ldr	r3, [pc, #464]	@ (800622c <HAL_RCC_OscConfig+0x474>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a73      	ldr	r2, [pc, #460]	@ (800622c <HAL_RCC_OscConfig+0x474>)
 8006060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006064:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006066:	f010 ff11 	bl	8016e8c <HAL_GetTick>
 800606a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606c:	e008      	b.n	8006080 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800606e:	f010 ff0d 	bl	8016e8c <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	2b02      	cmp	r3, #2
 800607a:	d901      	bls.n	8006080 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e10c      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006080:	4b6a      	ldr	r3, [pc, #424]	@ (800622c <HAL_RCC_OscConfig+0x474>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006088:	2b00      	cmp	r3, #0
 800608a:	d0f0      	beq.n	800606e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d106      	bne.n	80060a2 <HAL_RCC_OscConfig+0x2ea>
 8006094:	4b64      	ldr	r3, [pc, #400]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006098:	4a63      	ldr	r2, [pc, #396]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 800609a:	f043 0301 	orr.w	r3, r3, #1
 800609e:	6713      	str	r3, [r2, #112]	@ 0x70
 80060a0:	e01c      	b.n	80060dc <HAL_RCC_OscConfig+0x324>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	2b05      	cmp	r3, #5
 80060a8:	d10c      	bne.n	80060c4 <HAL_RCC_OscConfig+0x30c>
 80060aa:	4b5f      	ldr	r3, [pc, #380]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ae:	4a5e      	ldr	r2, [pc, #376]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060b0:	f043 0304 	orr.w	r3, r3, #4
 80060b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060b6:	4b5c      	ldr	r3, [pc, #368]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ba:	4a5b      	ldr	r2, [pc, #364]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060bc:	f043 0301 	orr.w	r3, r3, #1
 80060c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c2:	e00b      	b.n	80060dc <HAL_RCC_OscConfig+0x324>
 80060c4:	4b58      	ldr	r3, [pc, #352]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060c8:	4a57      	ldr	r2, [pc, #348]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060ca:	f023 0301 	bic.w	r3, r3, #1
 80060ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80060d0:	4b55      	ldr	r3, [pc, #340]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d4:	4a54      	ldr	r2, [pc, #336]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80060d6:	f023 0304 	bic.w	r3, r3, #4
 80060da:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d015      	beq.n	8006110 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060e4:	f010 fed2 	bl	8016e8c <HAL_GetTick>
 80060e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ea:	e00a      	b.n	8006102 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060ec:	f010 fece 	bl	8016e8c <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d901      	bls.n	8006102 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e0cb      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006102:	4b49      	ldr	r3, [pc, #292]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d0ee      	beq.n	80060ec <HAL_RCC_OscConfig+0x334>
 800610e:	e014      	b.n	800613a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006110:	f010 febc 	bl	8016e8c <HAL_GetTick>
 8006114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006116:	e00a      	b.n	800612e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006118:	f010 feb8 	bl	8016e8c <HAL_GetTick>
 800611c:	4602      	mov	r2, r0
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006126:	4293      	cmp	r3, r2
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e0b5      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800612e:	4b3e      	ldr	r3, [pc, #248]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1ee      	bne.n	8006118 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800613a:	7dfb      	ldrb	r3, [r7, #23]
 800613c:	2b01      	cmp	r3, #1
 800613e:	d105      	bne.n	800614c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006140:	4b39      	ldr	r3, [pc, #228]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006144:	4a38      	ldr	r2, [pc, #224]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006146:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800614a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 80a1 	beq.w	8006298 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006156:	4b34      	ldr	r3, [pc, #208]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f003 030c 	and.w	r3, r3, #12
 800615e:	2b08      	cmp	r3, #8
 8006160:	d05c      	beq.n	800621c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	699b      	ldr	r3, [r3, #24]
 8006166:	2b02      	cmp	r3, #2
 8006168:	d141      	bne.n	80061ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800616a:	4b31      	ldr	r3, [pc, #196]	@ (8006230 <HAL_RCC_OscConfig+0x478>)
 800616c:	2200      	movs	r2, #0
 800616e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006170:	f010 fe8c 	bl	8016e8c <HAL_GetTick>
 8006174:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006176:	e008      	b.n	800618a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006178:	f010 fe88 	bl	8016e8c <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	2b02      	cmp	r3, #2
 8006184:	d901      	bls.n	800618a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006186:	2303      	movs	r3, #3
 8006188:	e087      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800618a:	4b27      	ldr	r3, [pc, #156]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d1f0      	bne.n	8006178 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	69da      	ldr	r2, [r3, #28]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	431a      	orrs	r2, r3
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a4:	019b      	lsls	r3, r3, #6
 80061a6:	431a      	orrs	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ac:	085b      	lsrs	r3, r3, #1
 80061ae:	3b01      	subs	r3, #1
 80061b0:	041b      	lsls	r3, r3, #16
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b8:	061b      	lsls	r3, r3, #24
 80061ba:	491b      	ldr	r1, [pc, #108]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006230 <HAL_RCC_OscConfig+0x478>)
 80061c2:	2201      	movs	r2, #1
 80061c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061c6:	f010 fe61 	bl	8016e8c <HAL_GetTick>
 80061ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061cc:	e008      	b.n	80061e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ce:	f010 fe5d 	bl	8016e8c <HAL_GetTick>
 80061d2:	4602      	mov	r2, r0
 80061d4:	693b      	ldr	r3, [r7, #16]
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d901      	bls.n	80061e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e05c      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061e0:	4b11      	ldr	r3, [pc, #68]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d0f0      	beq.n	80061ce <HAL_RCC_OscConfig+0x416>
 80061ec:	e054      	b.n	8006298 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ee:	4b10      	ldr	r3, [pc, #64]	@ (8006230 <HAL_RCC_OscConfig+0x478>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061f4:	f010 fe4a 	bl	8016e8c <HAL_GetTick>
 80061f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061fa:	e008      	b.n	800620e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061fc:	f010 fe46 	bl	8016e8c <HAL_GetTick>
 8006200:	4602      	mov	r2, r0
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	1ad3      	subs	r3, r2, r3
 8006206:	2b02      	cmp	r3, #2
 8006208:	d901      	bls.n	800620e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800620a:	2303      	movs	r3, #3
 800620c:	e045      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800620e:	4b06      	ldr	r3, [pc, #24]	@ (8006228 <HAL_RCC_OscConfig+0x470>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1f0      	bne.n	80061fc <HAL_RCC_OscConfig+0x444>
 800621a:	e03d      	b.n	8006298 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	699b      	ldr	r3, [r3, #24]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d107      	bne.n	8006234 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e038      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
 8006228:	40023800 	.word	0x40023800
 800622c:	40007000 	.word	0x40007000
 8006230:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006234:	4b1b      	ldr	r3, [pc, #108]	@ (80062a4 <HAL_RCC_OscConfig+0x4ec>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d028      	beq.n	8006294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800624c:	429a      	cmp	r2, r3
 800624e:	d121      	bne.n	8006294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800625a:	429a      	cmp	r2, r3
 800625c:	d11a      	bne.n	8006294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800625e:	68fa      	ldr	r2, [r7, #12]
 8006260:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006264:	4013      	ands	r3, r2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800626a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800626c:	4293      	cmp	r3, r2
 800626e:	d111      	bne.n	8006294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800627a:	085b      	lsrs	r3, r3, #1
 800627c:	3b01      	subs	r3, #1
 800627e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006280:	429a      	cmp	r2, r3
 8006282:	d107      	bne.n	8006294 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800628e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006290:	429a      	cmp	r2, r3
 8006292:	d001      	beq.n	8006298 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e000      	b.n	800629a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3718      	adds	r7, #24
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	40023800 	.word	0x40023800

080062a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b084      	sub	sp, #16
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d101      	bne.n	80062bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e0cc      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062bc:	4b68      	ldr	r3, [pc, #416]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d90c      	bls.n	80062e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ca:	4b65      	ldr	r3, [pc, #404]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	b2d2      	uxtb	r2, r2
 80062d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062d2:	4b63      	ldr	r3, [pc, #396]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 030f 	and.w	r3, r3, #15
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d001      	beq.n	80062e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0b8      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d020      	beq.n	8006332 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0304 	and.w	r3, r3, #4
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d005      	beq.n	8006308 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062fc:	4b59      	ldr	r3, [pc, #356]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	4a58      	ldr	r2, [pc, #352]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006306:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0308 	and.w	r3, r3, #8
 8006310:	2b00      	cmp	r3, #0
 8006312:	d005      	beq.n	8006320 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006314:	4b53      	ldr	r3, [pc, #332]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006316:	689b      	ldr	r3, [r3, #8]
 8006318:	4a52      	ldr	r2, [pc, #328]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800631a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800631e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006320:	4b50      	ldr	r3, [pc, #320]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	494d      	ldr	r1, [pc, #308]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800632e:	4313      	orrs	r3, r2
 8006330:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d044      	beq.n	80063c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2b01      	cmp	r3, #1
 8006344:	d107      	bne.n	8006356 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006346:	4b47      	ldr	r3, [pc, #284]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d119      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e07f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b02      	cmp	r3, #2
 800635c:	d003      	beq.n	8006366 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006362:	2b03      	cmp	r3, #3
 8006364:	d107      	bne.n	8006376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006366:	4b3f      	ldr	r3, [pc, #252]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e06f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006376:	4b3b      	ldr	r3, [pc, #236]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e067      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006386:	4b37      	ldr	r3, [pc, #220]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f023 0203 	bic.w	r2, r3, #3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	4934      	ldr	r1, [pc, #208]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006394:	4313      	orrs	r3, r2
 8006396:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006398:	f010 fd78 	bl	8016e8c <HAL_GetTick>
 800639c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800639e:	e00a      	b.n	80063b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063a0:	f010 fd74 	bl	8016e8c <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d901      	bls.n	80063b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e04f      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063b6:	4b2b      	ldr	r3, [pc, #172]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 020c 	and.w	r2, r3, #12
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d1eb      	bne.n	80063a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063c8:	4b25      	ldr	r3, [pc, #148]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f003 030f 	and.w	r3, r3, #15
 80063d0:	683a      	ldr	r2, [r7, #0]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d20c      	bcs.n	80063f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063d6:	4b22      	ldr	r3, [pc, #136]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	b2d2      	uxtb	r2, r2
 80063dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063de:	4b20      	ldr	r3, [pc, #128]	@ (8006460 <HAL_RCC_ClockConfig+0x1b8>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f003 030f 	and.w	r3, r3, #15
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	429a      	cmp	r2, r3
 80063ea:	d001      	beq.n	80063f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e032      	b.n	8006456 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 0304 	and.w	r3, r3, #4
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d008      	beq.n	800640e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063fc:	4b19      	ldr	r3, [pc, #100]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	4916      	ldr	r1, [pc, #88]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0308 	and.w	r3, r3, #8
 8006416:	2b00      	cmp	r3, #0
 8006418:	d009      	beq.n	800642e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800641a:	4b12      	ldr	r3, [pc, #72]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	490e      	ldr	r1, [pc, #56]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 800642a:	4313      	orrs	r3, r2
 800642c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800642e:	f000 f821 	bl	8006474 <HAL_RCC_GetSysClockFreq>
 8006432:	4602      	mov	r2, r0
 8006434:	4b0b      	ldr	r3, [pc, #44]	@ (8006464 <HAL_RCC_ClockConfig+0x1bc>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	091b      	lsrs	r3, r3, #4
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	490a      	ldr	r1, [pc, #40]	@ (8006468 <HAL_RCC_ClockConfig+0x1c0>)
 8006440:	5ccb      	ldrb	r3, [r1, r3]
 8006442:	fa22 f303 	lsr.w	r3, r2, r3
 8006446:	4a09      	ldr	r2, [pc, #36]	@ (800646c <HAL_RCC_ClockConfig+0x1c4>)
 8006448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <HAL_RCC_ClockConfig+0x1c8>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f7fc f95e 	bl	8002710 <HAL_InitTick>

  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3710      	adds	r7, #16
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40023c00 	.word	0x40023c00
 8006464:	40023800 	.word	0x40023800
 8006468:	0801e858 	.word	0x0801e858
 800646c:	20000000 	.word	0x20000000
 8006470:	20000004 	.word	0x20000004

08006474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006474:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006478:	b094      	sub	sp, #80	@ 0x50
 800647a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800647c:	2300      	movs	r3, #0
 800647e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006480:	2300      	movs	r3, #0
 8006482:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006484:	2300      	movs	r3, #0
 8006486:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800648c:	4b79      	ldr	r3, [pc, #484]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f003 030c 	and.w	r3, r3, #12
 8006494:	2b08      	cmp	r3, #8
 8006496:	d00d      	beq.n	80064b4 <HAL_RCC_GetSysClockFreq+0x40>
 8006498:	2b08      	cmp	r3, #8
 800649a:	f200 80e1 	bhi.w	8006660 <HAL_RCC_GetSysClockFreq+0x1ec>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d002      	beq.n	80064a8 <HAL_RCC_GetSysClockFreq+0x34>
 80064a2:	2b04      	cmp	r3, #4
 80064a4:	d003      	beq.n	80064ae <HAL_RCC_GetSysClockFreq+0x3a>
 80064a6:	e0db      	b.n	8006660 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064a8:	4b73      	ldr	r3, [pc, #460]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x204>)
 80064aa:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80064ac:	e0db      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064ae:	4b73      	ldr	r3, [pc, #460]	@ (800667c <HAL_RCC_GetSysClockFreq+0x208>)
 80064b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064b2:	e0d8      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064b4:	4b6f      	ldr	r3, [pc, #444]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064be:	4b6d      	ldr	r3, [pc, #436]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d063      	beq.n	8006592 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064ca:	4b6a      	ldr	r3, [pc, #424]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	099b      	lsrs	r3, r3, #6
 80064d0:	2200      	movs	r2, #0
 80064d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80064d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80064d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80064de:	2300      	movs	r3, #0
 80064e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80064e6:	4622      	mov	r2, r4
 80064e8:	462b      	mov	r3, r5
 80064ea:	f04f 0000 	mov.w	r0, #0
 80064ee:	f04f 0100 	mov.w	r1, #0
 80064f2:	0159      	lsls	r1, r3, #5
 80064f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064f8:	0150      	lsls	r0, r2, #5
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	4621      	mov	r1, r4
 8006500:	1a51      	subs	r1, r2, r1
 8006502:	6139      	str	r1, [r7, #16]
 8006504:	4629      	mov	r1, r5
 8006506:	eb63 0301 	sbc.w	r3, r3, r1
 800650a:	617b      	str	r3, [r7, #20]
 800650c:	f04f 0200 	mov.w	r2, #0
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006518:	4659      	mov	r1, fp
 800651a:	018b      	lsls	r3, r1, #6
 800651c:	4651      	mov	r1, sl
 800651e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006522:	4651      	mov	r1, sl
 8006524:	018a      	lsls	r2, r1, #6
 8006526:	4651      	mov	r1, sl
 8006528:	ebb2 0801 	subs.w	r8, r2, r1
 800652c:	4659      	mov	r1, fp
 800652e:	eb63 0901 	sbc.w	r9, r3, r1
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	f04f 0300 	mov.w	r3, #0
 800653a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800653e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006542:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006546:	4690      	mov	r8, r2
 8006548:	4699      	mov	r9, r3
 800654a:	4623      	mov	r3, r4
 800654c:	eb18 0303 	adds.w	r3, r8, r3
 8006550:	60bb      	str	r3, [r7, #8]
 8006552:	462b      	mov	r3, r5
 8006554:	eb49 0303 	adc.w	r3, r9, r3
 8006558:	60fb      	str	r3, [r7, #12]
 800655a:	f04f 0200 	mov.w	r2, #0
 800655e:	f04f 0300 	mov.w	r3, #0
 8006562:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006566:	4629      	mov	r1, r5
 8006568:	024b      	lsls	r3, r1, #9
 800656a:	4621      	mov	r1, r4
 800656c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006570:	4621      	mov	r1, r4
 8006572:	024a      	lsls	r2, r1, #9
 8006574:	4610      	mov	r0, r2
 8006576:	4619      	mov	r1, r3
 8006578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800657a:	2200      	movs	r2, #0
 800657c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800657e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006580:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006584:	f7fa fb90 	bl	8000ca8 <__aeabi_uldivmod>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4613      	mov	r3, r2
 800658e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006590:	e058      	b.n	8006644 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006592:	4b38      	ldr	r3, [pc, #224]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	099b      	lsrs	r3, r3, #6
 8006598:	2200      	movs	r2, #0
 800659a:	4618      	mov	r0, r3
 800659c:	4611      	mov	r1, r2
 800659e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065a2:	623b      	str	r3, [r7, #32]
 80065a4:	2300      	movs	r3, #0
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065ac:	4642      	mov	r2, r8
 80065ae:	464b      	mov	r3, r9
 80065b0:	f04f 0000 	mov.w	r0, #0
 80065b4:	f04f 0100 	mov.w	r1, #0
 80065b8:	0159      	lsls	r1, r3, #5
 80065ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065be:	0150      	lsls	r0, r2, #5
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4641      	mov	r1, r8
 80065c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80065ca:	4649      	mov	r1, r9
 80065cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80065d0:	f04f 0200 	mov.w	r2, #0
 80065d4:	f04f 0300 	mov.w	r3, #0
 80065d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80065e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80065e4:	ebb2 040a 	subs.w	r4, r2, sl
 80065e8:	eb63 050b 	sbc.w	r5, r3, fp
 80065ec:	f04f 0200 	mov.w	r2, #0
 80065f0:	f04f 0300 	mov.w	r3, #0
 80065f4:	00eb      	lsls	r3, r5, #3
 80065f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065fa:	00e2      	lsls	r2, r4, #3
 80065fc:	4614      	mov	r4, r2
 80065fe:	461d      	mov	r5, r3
 8006600:	4643      	mov	r3, r8
 8006602:	18e3      	adds	r3, r4, r3
 8006604:	603b      	str	r3, [r7, #0]
 8006606:	464b      	mov	r3, r9
 8006608:	eb45 0303 	adc.w	r3, r5, r3
 800660c:	607b      	str	r3, [r7, #4]
 800660e:	f04f 0200 	mov.w	r2, #0
 8006612:	f04f 0300 	mov.w	r3, #0
 8006616:	e9d7 4500 	ldrd	r4, r5, [r7]
 800661a:	4629      	mov	r1, r5
 800661c:	028b      	lsls	r3, r1, #10
 800661e:	4621      	mov	r1, r4
 8006620:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006624:	4621      	mov	r1, r4
 8006626:	028a      	lsls	r2, r1, #10
 8006628:	4610      	mov	r0, r2
 800662a:	4619      	mov	r1, r3
 800662c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800662e:	2200      	movs	r2, #0
 8006630:	61bb      	str	r3, [r7, #24]
 8006632:	61fa      	str	r2, [r7, #28]
 8006634:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006638:	f7fa fb36 	bl	8000ca8 <__aeabi_uldivmod>
 800663c:	4602      	mov	r2, r0
 800663e:	460b      	mov	r3, r1
 8006640:	4613      	mov	r3, r2
 8006642:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006644:	4b0b      	ldr	r3, [pc, #44]	@ (8006674 <HAL_RCC_GetSysClockFreq+0x200>)
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	f003 0303 	and.w	r3, r3, #3
 800664e:	3301      	adds	r3, #1
 8006650:	005b      	lsls	r3, r3, #1
 8006652:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8006654:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006658:	fbb2 f3f3 	udiv	r3, r2, r3
 800665c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800665e:	e002      	b.n	8006666 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006660:	4b05      	ldr	r3, [pc, #20]	@ (8006678 <HAL_RCC_GetSysClockFreq+0x204>)
 8006662:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006664:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006666:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006668:	4618      	mov	r0, r3
 800666a:	3750      	adds	r7, #80	@ 0x50
 800666c:	46bd      	mov	sp, r7
 800666e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006672:	bf00      	nop
 8006674:	40023800 	.word	0x40023800
 8006678:	00f42400 	.word	0x00f42400
 800667c:	007a1200 	.word	0x007a1200

08006680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006684:	4b03      	ldr	r3, [pc, #12]	@ (8006694 <HAL_RCC_GetHCLKFreq+0x14>)
 8006686:	681b      	ldr	r3, [r3, #0]
}
 8006688:	4618      	mov	r0, r3
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	20000000 	.word	0x20000000

08006698 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800669c:	f7ff fff0 	bl	8006680 <HAL_RCC_GetHCLKFreq>
 80066a0:	4602      	mov	r2, r0
 80066a2:	4b05      	ldr	r3, [pc, #20]	@ (80066b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	0a9b      	lsrs	r3, r3, #10
 80066a8:	f003 0307 	and.w	r3, r3, #7
 80066ac:	4903      	ldr	r1, [pc, #12]	@ (80066bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80066ae:	5ccb      	ldrb	r3, [r1, r3]
 80066b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	40023800 	.word	0x40023800
 80066bc:	0801e868 	.word	0x0801e868

080066c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80066c4:	f7ff ffdc 	bl	8006680 <HAL_RCC_GetHCLKFreq>
 80066c8:	4602      	mov	r2, r0
 80066ca:	4b05      	ldr	r3, [pc, #20]	@ (80066e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	0b5b      	lsrs	r3, r3, #13
 80066d0:	f003 0307 	and.w	r3, r3, #7
 80066d4:	4903      	ldr	r1, [pc, #12]	@ (80066e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066d6:	5ccb      	ldrb	r3, [r1, r3]
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40023800 	.word	0x40023800
 80066e4:	0801e868 	.word	0x0801e868

080066e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e07b      	b.n	80067f2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d108      	bne.n	8006714 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800670a:	d009      	beq.n	8006720 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	61da      	str	r2, [r3, #28]
 8006712:	e005      	b.n	8006720 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d106      	bne.n	8006740 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f7fb f896 	bl	800186c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2202      	movs	r2, #2
 8006744:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006756:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006768:	431a      	orrs	r2, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	431a      	orrs	r2, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006790:	431a      	orrs	r2, r3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a1b      	ldr	r3, [r3, #32]
 80067a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067a4:	ea42 0103 	orr.w	r1, r2, r3
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ac:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	430a      	orrs	r2, r1
 80067b6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	699b      	ldr	r3, [r3, #24]
 80067bc:	0c1b      	lsrs	r3, r3, #16
 80067be:	f003 0104 	and.w	r1, r3, #4
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c6:	f003 0210 	and.w	r2, r3, #16
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	430a      	orrs	r2, r1
 80067d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	69da      	ldr	r2, [r3, #28]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3708      	adds	r7, #8
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}

080067fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b088      	sub	sp, #32
 80067fe:	af00      	add	r7, sp, #0
 8006800:	60f8      	str	r0, [r7, #12]
 8006802:	60b9      	str	r1, [r7, #8]
 8006804:	603b      	str	r3, [r7, #0]
 8006806:	4613      	mov	r3, r2
 8006808:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800680a:	2300      	movs	r3, #0
 800680c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006814:	2b01      	cmp	r3, #1
 8006816:	d101      	bne.n	800681c <HAL_SPI_Transmit+0x22>
 8006818:	2302      	movs	r3, #2
 800681a:	e12d      	b.n	8006a78 <HAL_SPI_Transmit+0x27e>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006824:	f010 fb32 	bl	8016e8c <HAL_GetTick>
 8006828:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800682a:	88fb      	ldrh	r3, [r7, #6]
 800682c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b01      	cmp	r3, #1
 8006838:	d002      	beq.n	8006840 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800683a:	2302      	movs	r3, #2
 800683c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800683e:	e116      	b.n	8006a6e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d002      	beq.n	800684c <HAL_SPI_Transmit+0x52>
 8006846:	88fb      	ldrh	r3, [r7, #6]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d102      	bne.n	8006852 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006850:	e10d      	b.n	8006a6e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2203      	movs	r2, #3
 8006856:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	68ba      	ldr	r2, [r7, #8]
 8006864:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	88fa      	ldrh	r2, [r7, #6]
 800686a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	88fa      	ldrh	r2, [r7, #6]
 8006870:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006898:	d10f      	bne.n	80068ba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c4:	2b40      	cmp	r3, #64	@ 0x40
 80068c6:	d007      	beq.n	80068d8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068e0:	d14f      	bne.n	8006982 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <HAL_SPI_Transmit+0xf6>
 80068ea:	8afb      	ldrh	r3, [r7, #22]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d142      	bne.n	8006976 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f4:	881a      	ldrh	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006900:	1c9a      	adds	r2, r3, #2
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800690a:	b29b      	uxth	r3, r3
 800690c:	3b01      	subs	r3, #1
 800690e:	b29a      	uxth	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006914:	e02f      	b.n	8006976 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b02      	cmp	r3, #2
 8006922:	d112      	bne.n	800694a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006928:	881a      	ldrh	r2, [r3, #0]
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006934:	1c9a      	adds	r2, r3, #2
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800693e:	b29b      	uxth	r3, r3
 8006940:	3b01      	subs	r3, #1
 8006942:	b29a      	uxth	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006948:	e015      	b.n	8006976 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800694a:	f010 fa9f 	bl	8016e8c <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d803      	bhi.n	8006962 <HAL_SPI_Transmit+0x168>
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006960:	d102      	bne.n	8006968 <HAL_SPI_Transmit+0x16e>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d106      	bne.n	8006976 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2201      	movs	r2, #1
 8006970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006974:	e07b      	b.n	8006a6e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1ca      	bne.n	8006916 <HAL_SPI_Transmit+0x11c>
 8006980:	e050      	b.n	8006a24 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d002      	beq.n	8006990 <HAL_SPI_Transmit+0x196>
 800698a:	8afb      	ldrh	r3, [r7, #22]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d144      	bne.n	8006a1a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	330c      	adds	r3, #12
 800699a:	7812      	ldrb	r2, [r2, #0]
 800699c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069a2:	1c5a      	adds	r2, r3, #1
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	3b01      	subs	r3, #1
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069b6:	e030      	b.n	8006a1a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f003 0302 	and.w	r3, r3, #2
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d113      	bne.n	80069ee <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	330c      	adds	r3, #12
 80069d0:	7812      	ldrb	r2, [r2, #0]
 80069d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d8:	1c5a      	adds	r2, r3, #1
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	3b01      	subs	r3, #1
 80069e6:	b29a      	uxth	r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	86da      	strh	r2, [r3, #54]	@ 0x36
 80069ec:	e015      	b.n	8006a1a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069ee:	f010 fa4d 	bl	8016e8c <HAL_GetTick>
 80069f2:	4602      	mov	r2, r0
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	683a      	ldr	r2, [r7, #0]
 80069fa:	429a      	cmp	r2, r3
 80069fc:	d803      	bhi.n	8006a06 <HAL_SPI_Transmit+0x20c>
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a04:	d102      	bne.n	8006a0c <HAL_SPI_Transmit+0x212>
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d106      	bne.n	8006a1a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2201      	movs	r2, #1
 8006a14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8006a18:	e029      	b.n	8006a6e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1c9      	bne.n	80069b8 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a24:	69ba      	ldr	r2, [r7, #24]
 8006a26:	6839      	ldr	r1, [r7, #0]
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f8b1 	bl	8006b90 <SPI_EndRxTxTransaction>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2220      	movs	r2, #32
 8006a38:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d10a      	bne.n	8006a58 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a42:	2300      	movs	r3, #0
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	613b      	str	r3, [r7, #16]
 8006a56:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d002      	beq.n	8006a66 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	77fb      	strb	r3, [r7, #31]
 8006a64:	e003      	b.n	8006a6e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8006a76:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3720      	adds	r7, #32
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b088      	sub	sp, #32
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	603b      	str	r3, [r7, #0]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006a90:	f010 f9fc 	bl	8016e8c <HAL_GetTick>
 8006a94:	4602      	mov	r2, r0
 8006a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a98:	1a9b      	subs	r3, r3, r2
 8006a9a:	683a      	ldr	r2, [r7, #0]
 8006a9c:	4413      	add	r3, r2
 8006a9e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006aa0:	f010 f9f4 	bl	8016e8c <HAL_GetTick>
 8006aa4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006aa6:	4b39      	ldr	r3, [pc, #228]	@ (8006b8c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	015b      	lsls	r3, r3, #5
 8006aac:	0d1b      	lsrs	r3, r3, #20
 8006aae:	69fa      	ldr	r2, [r7, #28]
 8006ab0:	fb02 f303 	mul.w	r3, r2, r3
 8006ab4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ab6:	e054      	b.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abe:	d050      	beq.n	8006b62 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ac0:	f010 f9e4 	bl	8016e8c <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	1ad3      	subs	r3, r2, r3
 8006aca:	69fa      	ldr	r2, [r7, #28]
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d902      	bls.n	8006ad6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d13d      	bne.n	8006b52 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006ae4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006aee:	d111      	bne.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006af8:	d004      	beq.n	8006b04 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b02:	d107      	bne.n	8006b14 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b12:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b1c:	d10f      	bne.n	8006b3e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b3c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2201      	movs	r2, #1
 8006b42:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e017      	b.n	8006b82 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	3b01      	subs	r3, #1
 8006b60:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	689a      	ldr	r2, [r3, #8]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	bf0c      	ite	eq
 8006b72:	2301      	moveq	r3, #1
 8006b74:	2300      	movne	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	79fb      	ldrb	r3, [r7, #7]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d19b      	bne.n	8006ab8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3720      	adds	r7, #32
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
 8006b8a:	bf00      	nop
 8006b8c:	20000000 	.word	0x20000000

08006b90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b088      	sub	sp, #32
 8006b94:	af02      	add	r7, sp, #8
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	9300      	str	r3, [sp, #0]
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	2102      	movs	r1, #2
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f7ff ff6a 	bl	8006a80 <SPI_WaitFlagStateUntilTimeout>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d007      	beq.n	8006bc2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb6:	f043 0220 	orr.w	r2, r3, #32
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006bbe:	2303      	movs	r3, #3
 8006bc0:	e032      	b.n	8006c28 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c30 <SPI_EndRxTxTransaction+0xa0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8006c34 <SPI_EndRxTxTransaction+0xa4>)
 8006bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bcc:	0d5b      	lsrs	r3, r3, #21
 8006bce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006bd2:	fb02 f303 	mul.w	r3, r2, r3
 8006bd6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006be0:	d112      	bne.n	8006c08 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	9300      	str	r3, [sp, #0]
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2200      	movs	r2, #0
 8006bea:	2180      	movs	r1, #128	@ 0x80
 8006bec:	68f8      	ldr	r0, [r7, #12]
 8006bee:	f7ff ff47 	bl	8006a80 <SPI_WaitFlagStateUntilTimeout>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d016      	beq.n	8006c26 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bfc:	f043 0220 	orr.w	r2, r3, #32
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e00f      	b.n	8006c28 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00a      	beq.n	8006c24 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	3b01      	subs	r3, #1
 8006c12:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c1e:	2b80      	cmp	r3, #128	@ 0x80
 8006c20:	d0f2      	beq.n	8006c08 <SPI_EndRxTxTransaction+0x78>
 8006c22:	e000      	b.n	8006c26 <SPI_EndRxTxTransaction+0x96>
        break;
 8006c24:	bf00      	nop
  }

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	20000000 	.word	0x20000000
 8006c34:	165e9f81 	.word	0x165e9f81

08006c38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e041      	b.n	8006cce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d106      	bne.n	8006c64 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fb faa4 	bl	80021ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2202      	movs	r2, #2
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	3304      	adds	r3, #4
 8006c74:	4619      	mov	r1, r3
 8006c76:	4610      	mov	r0, r2
 8006c78:	f000 fe8c 	bl	8007994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3708      	adds	r7, #8
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
	...

08006cd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b085      	sub	sp, #20
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d001      	beq.n	8006cf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e04e      	b.n	8006d8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2202      	movs	r2, #2
 8006cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	68da      	ldr	r2, [r3, #12]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0201 	orr.w	r2, r2, #1
 8006d06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a23      	ldr	r2, [pc, #140]	@ (8006d9c <HAL_TIM_Base_Start_IT+0xc4>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d022      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d1a:	d01d      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a1f      	ldr	r2, [pc, #124]	@ (8006da0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d018      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006da4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d013      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a1c      	ldr	r2, [pc, #112]	@ (8006da8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d00e      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a1b      	ldr	r2, [pc, #108]	@ (8006dac <HAL_TIM_Base_Start_IT+0xd4>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d009      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a19      	ldr	r2, [pc, #100]	@ (8006db0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d004      	beq.n	8006d58 <HAL_TIM_Base_Start_IT+0x80>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a18      	ldr	r2, [pc, #96]	@ (8006db4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d111      	bne.n	8006d7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f003 0307 	and.w	r3, r3, #7
 8006d62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2b06      	cmp	r3, #6
 8006d68:	d010      	beq.n	8006d8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d7a:	e007      	b.n	8006d8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f042 0201 	orr.w	r2, r2, #1
 8006d8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	40010000 	.word	0x40010000
 8006da0:	40000400 	.word	0x40000400
 8006da4:	40000800 	.word	0x40000800
 8006da8:	40000c00 	.word	0x40000c00
 8006dac:	40010400 	.word	0x40010400
 8006db0:	40014000 	.word	0x40014000
 8006db4:	40001800 	.word	0x40001800

08006db8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d101      	bne.n	8006dca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e041      	b.n	8006e4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d106      	bne.n	8006de4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f7fb f8fe 	bl	8001fe0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	3304      	adds	r3, #4
 8006df4:	4619      	mov	r1, r3
 8006df6:	4610      	mov	r0, r2
 8006df8:	f000 fdcc 	bl	8007994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2201      	movs	r2, #1
 8006e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006e4c:	2300      	movs	r3, #0
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	3708      	adds	r7, #8
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bd80      	pop	{r7, pc}
	...

08006e58 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d109      	bne.n	8006e7c <HAL_TIM_PWM_Start+0x24>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e6e:	b2db      	uxtb	r3, r3
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	bf14      	ite	ne
 8006e74:	2301      	movne	r3, #1
 8006e76:	2300      	moveq	r3, #0
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	e022      	b.n	8006ec2 <HAL_TIM_PWM_Start+0x6a>
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	2b04      	cmp	r3, #4
 8006e80:	d109      	bne.n	8006e96 <HAL_TIM_PWM_Start+0x3e>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	bf14      	ite	ne
 8006e8e:	2301      	movne	r3, #1
 8006e90:	2300      	moveq	r3, #0
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	e015      	b.n	8006ec2 <HAL_TIM_PWM_Start+0x6a>
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b08      	cmp	r3, #8
 8006e9a:	d109      	bne.n	8006eb0 <HAL_TIM_PWM_Start+0x58>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	bf14      	ite	ne
 8006ea8:	2301      	movne	r3, #1
 8006eaa:	2300      	moveq	r3, #0
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	e008      	b.n	8006ec2 <HAL_TIM_PWM_Start+0x6a>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	bf14      	ite	ne
 8006ebc:	2301      	movne	r3, #1
 8006ebe:	2300      	moveq	r3, #0
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e07c      	b.n	8006fc4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d104      	bne.n	8006eda <HAL_TIM_PWM_Start+0x82>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ed8:	e013      	b.n	8006f02 <HAL_TIM_PWM_Start+0xaa>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	2b04      	cmp	r3, #4
 8006ede:	d104      	bne.n	8006eea <HAL_TIM_PWM_Start+0x92>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ee8:	e00b      	b.n	8006f02 <HAL_TIM_PWM_Start+0xaa>
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	2b08      	cmp	r3, #8
 8006eee:	d104      	bne.n	8006efa <HAL_TIM_PWM_Start+0xa2>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ef8:	e003      	b.n	8006f02 <HAL_TIM_PWM_Start+0xaa>
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2202      	movs	r2, #2
 8006efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	2201      	movs	r2, #1
 8006f08:	6839      	ldr	r1, [r7, #0]
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f001 f8c8 	bl	80080a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a2d      	ldr	r2, [pc, #180]	@ (8006fcc <HAL_TIM_PWM_Start+0x174>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d004      	beq.n	8006f24 <HAL_TIM_PWM_Start+0xcc>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8006fd0 <HAL_TIM_PWM_Start+0x178>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d101      	bne.n	8006f28 <HAL_TIM_PWM_Start+0xd0>
 8006f24:	2301      	movs	r3, #1
 8006f26:	e000      	b.n	8006f2a <HAL_TIM_PWM_Start+0xd2>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d007      	beq.n	8006f3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006f3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a22      	ldr	r2, [pc, #136]	@ (8006fcc <HAL_TIM_PWM_Start+0x174>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d022      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f50:	d01d      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a1f      	ldr	r2, [pc, #124]	@ (8006fd4 <HAL_TIM_PWM_Start+0x17c>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d018      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a1d      	ldr	r2, [pc, #116]	@ (8006fd8 <HAL_TIM_PWM_Start+0x180>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d013      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a1c      	ldr	r2, [pc, #112]	@ (8006fdc <HAL_TIM_PWM_Start+0x184>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d00e      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a16      	ldr	r2, [pc, #88]	@ (8006fd0 <HAL_TIM_PWM_Start+0x178>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d009      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a18      	ldr	r2, [pc, #96]	@ (8006fe0 <HAL_TIM_PWM_Start+0x188>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d004      	beq.n	8006f8e <HAL_TIM_PWM_Start+0x136>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a16      	ldr	r2, [pc, #88]	@ (8006fe4 <HAL_TIM_PWM_Start+0x18c>)
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	d111      	bne.n	8006fb2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 0307 	and.w	r3, r3, #7
 8006f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2b06      	cmp	r3, #6
 8006f9e:	d010      	beq.n	8006fc2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f042 0201 	orr.w	r2, r2, #1
 8006fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fb0:	e007      	b.n	8006fc2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	681a      	ldr	r2, [r3, #0]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0201 	orr.w	r2, r2, #1
 8006fc0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40010400 	.word	0x40010400
 8006fd4:	40000400 	.word	0x40000400
 8006fd8:	40000800 	.word	0x40000800
 8006fdc:	40000c00 	.word	0x40000c00
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40001800 	.word	0x40001800

08006fe8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e041      	b.n	800707e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007000:	b2db      	uxtb	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d106      	bne.n	8007014 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7fb f81e 	bl	8002050 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2202      	movs	r2, #2
 8007018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	3304      	adds	r3, #4
 8007024:	4619      	mov	r1, r3
 8007026:	4610      	mov	r0, r2
 8007028:	f000 fcb4 	bl	8007994 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2201      	movs	r2, #1
 8007030:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2201      	movs	r2, #1
 8007038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2201      	movs	r2, #1
 8007040:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2201      	movs	r2, #1
 8007050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2201      	movs	r2, #1
 8007058:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2201      	movs	r2, #1
 8007068:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
	...

08007088 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d104      	bne.n	80070a6 <HAL_TIM_IC_Start_IT+0x1e>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	e013      	b.n	80070ce <HAL_TIM_IC_Start_IT+0x46>
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d104      	bne.n	80070b6 <HAL_TIM_IC_Start_IT+0x2e>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	e00b      	b.n	80070ce <HAL_TIM_IC_Start_IT+0x46>
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d104      	bne.n	80070c6 <HAL_TIM_IC_Start_IT+0x3e>
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	e003      	b.n	80070ce <HAL_TIM_IC_Start_IT+0x46>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d104      	bne.n	80070e0 <HAL_TIM_IC_Start_IT+0x58>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	e013      	b.n	8007108 <HAL_TIM_IC_Start_IT+0x80>
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d104      	bne.n	80070f0 <HAL_TIM_IC_Start_IT+0x68>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	e00b      	b.n	8007108 <HAL_TIM_IC_Start_IT+0x80>
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	2b08      	cmp	r3, #8
 80070f4:	d104      	bne.n	8007100 <HAL_TIM_IC_Start_IT+0x78>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	e003      	b.n	8007108 <HAL_TIM_IC_Start_IT+0x80>
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007106:	b2db      	uxtb	r3, r3
 8007108:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800710a:	7bbb      	ldrb	r3, [r7, #14]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d102      	bne.n	8007116 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007110:	7b7b      	ldrb	r3, [r7, #13]
 8007112:	2b01      	cmp	r3, #1
 8007114:	d001      	beq.n	800711a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e0cc      	b.n	80072b4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d104      	bne.n	800712a <HAL_TIM_IC_Start_IT+0xa2>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2202      	movs	r2, #2
 8007124:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007128:	e013      	b.n	8007152 <HAL_TIM_IC_Start_IT+0xca>
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b04      	cmp	r3, #4
 800712e:	d104      	bne.n	800713a <HAL_TIM_IC_Start_IT+0xb2>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2202      	movs	r2, #2
 8007134:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007138:	e00b      	b.n	8007152 <HAL_TIM_IC_Start_IT+0xca>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b08      	cmp	r3, #8
 800713e:	d104      	bne.n	800714a <HAL_TIM_IC_Start_IT+0xc2>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2202      	movs	r2, #2
 8007144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007148:	e003      	b.n	8007152 <HAL_TIM_IC_Start_IT+0xca>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2202      	movs	r2, #2
 800714e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d104      	bne.n	8007162 <HAL_TIM_IC_Start_IT+0xda>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2202      	movs	r2, #2
 800715c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007160:	e013      	b.n	800718a <HAL_TIM_IC_Start_IT+0x102>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2b04      	cmp	r3, #4
 8007166:	d104      	bne.n	8007172 <HAL_TIM_IC_Start_IT+0xea>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2202      	movs	r2, #2
 800716c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007170:	e00b      	b.n	800718a <HAL_TIM_IC_Start_IT+0x102>
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	2b08      	cmp	r3, #8
 8007176:	d104      	bne.n	8007182 <HAL_TIM_IC_Start_IT+0xfa>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007180:	e003      	b.n	800718a <HAL_TIM_IC_Start_IT+0x102>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b0c      	cmp	r3, #12
 800718e:	d841      	bhi.n	8007214 <HAL_TIM_IC_Start_IT+0x18c>
 8007190:	a201      	add	r2, pc, #4	@ (adr r2, 8007198 <HAL_TIM_IC_Start_IT+0x110>)
 8007192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007196:	bf00      	nop
 8007198:	080071cd 	.word	0x080071cd
 800719c:	08007215 	.word	0x08007215
 80071a0:	08007215 	.word	0x08007215
 80071a4:	08007215 	.word	0x08007215
 80071a8:	080071df 	.word	0x080071df
 80071ac:	08007215 	.word	0x08007215
 80071b0:	08007215 	.word	0x08007215
 80071b4:	08007215 	.word	0x08007215
 80071b8:	080071f1 	.word	0x080071f1
 80071bc:	08007215 	.word	0x08007215
 80071c0:	08007215 	.word	0x08007215
 80071c4:	08007215 	.word	0x08007215
 80071c8:	08007203 	.word	0x08007203
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0202 	orr.w	r2, r2, #2
 80071da:	60da      	str	r2, [r3, #12]
      break;
 80071dc:	e01d      	b.n	800721a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68da      	ldr	r2, [r3, #12]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0204 	orr.w	r2, r2, #4
 80071ec:	60da      	str	r2, [r3, #12]
      break;
 80071ee:	e014      	b.n	800721a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68da      	ldr	r2, [r3, #12]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0208 	orr.w	r2, r2, #8
 80071fe:	60da      	str	r2, [r3, #12]
      break;
 8007200:	e00b      	b.n	800721a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68da      	ldr	r2, [r3, #12]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f042 0210 	orr.w	r2, r2, #16
 8007210:	60da      	str	r2, [r3, #12]
      break;
 8007212:	e002      	b.n	800721a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	73fb      	strb	r3, [r7, #15]
      break;
 8007218:	bf00      	nop
  }

  if (status == HAL_OK)
 800721a:	7bfb      	ldrb	r3, [r7, #15]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d148      	bne.n	80072b2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2201      	movs	r2, #1
 8007226:	6839      	ldr	r1, [r7, #0]
 8007228:	4618      	mov	r0, r3
 800722a:	f000 ff39 	bl	80080a0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a22      	ldr	r2, [pc, #136]	@ (80072bc <HAL_TIM_IC_Start_IT+0x234>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d022      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007240:	d01d      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	4a1e      	ldr	r2, [pc, #120]	@ (80072c0 <HAL_TIM_IC_Start_IT+0x238>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d018      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a1c      	ldr	r2, [pc, #112]	@ (80072c4 <HAL_TIM_IC_Start_IT+0x23c>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d013      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4a1b      	ldr	r2, [pc, #108]	@ (80072c8 <HAL_TIM_IC_Start_IT+0x240>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d00e      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a19      	ldr	r2, [pc, #100]	@ (80072cc <HAL_TIM_IC_Start_IT+0x244>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d009      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4a18      	ldr	r2, [pc, #96]	@ (80072d0 <HAL_TIM_IC_Start_IT+0x248>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d004      	beq.n	800727e <HAL_TIM_IC_Start_IT+0x1f6>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a16      	ldr	r2, [pc, #88]	@ (80072d4 <HAL_TIM_IC_Start_IT+0x24c>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d111      	bne.n	80072a2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f003 0307 	and.w	r3, r3, #7
 8007288:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	2b06      	cmp	r3, #6
 800728e:	d010      	beq.n	80072b2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f042 0201 	orr.w	r2, r2, #1
 800729e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072a0:	e007      	b.n	80072b2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	681a      	ldr	r2, [r3, #0]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f042 0201 	orr.w	r2, r2, #1
 80072b0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3710      	adds	r7, #16
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}
 80072bc:	40010000 	.word	0x40010000
 80072c0:	40000400 	.word	0x40000400
 80072c4:	40000800 	.word	0x40000800
 80072c8:	40000c00 	.word	0x40000c00
 80072cc:	40010400 	.word	0x40010400
 80072d0:	40014000 	.word	0x40014000
 80072d4:	40001800 	.word	0x40001800

080072d8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	2b0c      	cmp	r3, #12
 80072ea:	d841      	bhi.n	8007370 <HAL_TIM_IC_Stop_IT+0x98>
 80072ec:	a201      	add	r2, pc, #4	@ (adr r2, 80072f4 <HAL_TIM_IC_Stop_IT+0x1c>)
 80072ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f2:	bf00      	nop
 80072f4:	08007329 	.word	0x08007329
 80072f8:	08007371 	.word	0x08007371
 80072fc:	08007371 	.word	0x08007371
 8007300:	08007371 	.word	0x08007371
 8007304:	0800733b 	.word	0x0800733b
 8007308:	08007371 	.word	0x08007371
 800730c:	08007371 	.word	0x08007371
 8007310:	08007371 	.word	0x08007371
 8007314:	0800734d 	.word	0x0800734d
 8007318:	08007371 	.word	0x08007371
 800731c:	08007371 	.word	0x08007371
 8007320:	08007371 	.word	0x08007371
 8007324:	0800735f 	.word	0x0800735f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68da      	ldr	r2, [r3, #12]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0202 	bic.w	r2, r2, #2
 8007336:	60da      	str	r2, [r3, #12]
      break;
 8007338:	e01d      	b.n	8007376 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68da      	ldr	r2, [r3, #12]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f022 0204 	bic.w	r2, r2, #4
 8007348:	60da      	str	r2, [r3, #12]
      break;
 800734a:	e014      	b.n	8007376 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68da      	ldr	r2, [r3, #12]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f022 0208 	bic.w	r2, r2, #8
 800735a:	60da      	str	r2, [r3, #12]
      break;
 800735c:	e00b      	b.n	8007376 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68da      	ldr	r2, [r3, #12]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 0210 	bic.w	r2, r2, #16
 800736c:	60da      	str	r2, [r3, #12]
      break;
 800736e:	e002      	b.n	8007376 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007370:	2301      	movs	r3, #1
 8007372:	73fb      	strb	r3, [r7, #15]
      break;
 8007374:	bf00      	nop
  }

  if (status == HAL_OK)
 8007376:	7bfb      	ldrb	r3, [r7, #15]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d156      	bne.n	800742a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	2200      	movs	r2, #0
 8007382:	6839      	ldr	r1, [r7, #0]
 8007384:	4618      	mov	r0, r3
 8007386:	f000 fe8b 	bl	80080a0 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6a1a      	ldr	r2, [r3, #32]
 8007390:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007394:	4013      	ands	r3, r2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10f      	bne.n	80073ba <HAL_TIM_IC_Stop_IT+0xe2>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6a1a      	ldr	r2, [r3, #32]
 80073a0:	f240 4344 	movw	r3, #1092	@ 0x444
 80073a4:	4013      	ands	r3, r2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d107      	bne.n	80073ba <HAL_TIM_IC_Stop_IT+0xe2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0201 	bic.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d104      	bne.n	80073ca <HAL_TIM_IC_Stop_IT+0xf2>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073c8:	e013      	b.n	80073f2 <HAL_TIM_IC_Stop_IT+0x11a>
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	2b04      	cmp	r3, #4
 80073ce:	d104      	bne.n	80073da <HAL_TIM_IC_Stop_IT+0x102>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073d8:	e00b      	b.n	80073f2 <HAL_TIM_IC_Stop_IT+0x11a>
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	2b08      	cmp	r3, #8
 80073de:	d104      	bne.n	80073ea <HAL_TIM_IC_Stop_IT+0x112>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073e8:	e003      	b.n	80073f2 <HAL_TIM_IC_Stop_IT+0x11a>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d104      	bne.n	8007402 <HAL_TIM_IC_Stop_IT+0x12a>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007400:	e013      	b.n	800742a <HAL_TIM_IC_Stop_IT+0x152>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b04      	cmp	r3, #4
 8007406:	d104      	bne.n	8007412 <HAL_TIM_IC_Stop_IT+0x13a>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007410:	e00b      	b.n	800742a <HAL_TIM_IC_Stop_IT+0x152>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b08      	cmp	r3, #8
 8007416:	d104      	bne.n	8007422 <HAL_TIM_IC_Stop_IT+0x14a>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007420:	e003      	b.n	800742a <HAL_TIM_IC_Stop_IT+0x152>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 800742a:	7bfb      	ldrb	r3, [r7, #15]
}
 800742c:	4618      	mov	r0, r3
 800742e:	3710      	adds	r7, #16
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}

08007434 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b084      	sub	sp, #16
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	f003 0302 	and.w	r3, r3, #2
 8007452:	2b00      	cmp	r3, #0
 8007454:	d020      	beq.n	8007498 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	f003 0302 	and.w	r3, r3, #2
 800745c:	2b00      	cmp	r3, #0
 800745e:	d01b      	beq.n	8007498 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f06f 0202 	mvn.w	r2, #2
 8007468:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	f003 0303 	and.w	r3, r3, #3
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f003 f8ea 	bl	800a658 <HAL_TIM_IC_CaptureCallback>
 8007484:	e005      	b.n	8007492 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 fa66 	bl	8007958 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 fa6d 	bl	800796c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	f003 0304 	and.w	r3, r3, #4
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d020      	beq.n	80074e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d01b      	beq.n	80074e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f06f 0204 	mvn.w	r2, #4
 80074b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2202      	movs	r2, #2
 80074ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	699b      	ldr	r3, [r3, #24]
 80074c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d003      	beq.n	80074d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f003 f8c4 	bl	800a658 <HAL_TIM_IC_CaptureCallback>
 80074d0:	e005      	b.n	80074de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fa40 	bl	8007958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 fa47 	bl	800796c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2200      	movs	r2, #0
 80074e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	f003 0308 	and.w	r3, r3, #8
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d020      	beq.n	8007530 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d01b      	beq.n	8007530 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f06f 0208 	mvn.w	r2, #8
 8007500:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2204      	movs	r2, #4
 8007506:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	69db      	ldr	r3, [r3, #28]
 800750e:	f003 0303 	and.w	r3, r3, #3
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f003 f89e 	bl	800a658 <HAL_TIM_IC_CaptureCallback>
 800751c:	e005      	b.n	800752a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fa1a 	bl	8007958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007524:	6878      	ldr	r0, [r7, #4]
 8007526:	f000 fa21 	bl	800796c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2200      	movs	r2, #0
 800752e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f003 0310 	and.w	r3, r3, #16
 8007536:	2b00      	cmp	r3, #0
 8007538:	d020      	beq.n	800757c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f003 0310 	and.w	r3, r3, #16
 8007540:	2b00      	cmp	r3, #0
 8007542:	d01b      	beq.n	800757c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f06f 0210 	mvn.w	r2, #16
 800754c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2208      	movs	r2, #8
 8007552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800755e:	2b00      	cmp	r3, #0
 8007560:	d003      	beq.n	800756a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f003 f878 	bl	800a658 <HAL_TIM_IC_CaptureCallback>
 8007568:	e005      	b.n	8007576 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f000 f9f4 	bl	8007958 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f9fb 	bl	800796c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	f003 0301 	and.w	r3, r3, #1
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00c      	beq.n	80075a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f003 0301 	and.w	r3, r3, #1
 800758c:	2b00      	cmp	r3, #0
 800758e:	d007      	beq.n	80075a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f06f 0201 	mvn.w	r2, #1
 8007598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7fa f8aa 	bl	80016f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00c      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d007      	beq.n	80075c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80075bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 fe6c 	bl	800829c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d00c      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d007      	beq.n	80075e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80075e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 f9cc 	bl	8007980 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	f003 0320 	and.w	r3, r3, #32
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00c      	beq.n	800760c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d007      	beq.n	800760c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f06f 0220 	mvn.w	r2, #32
 8007604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 fe3e 	bl	8008288 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800760c:	bf00      	nop
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b086      	sub	sp, #24
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007620:	2300      	movs	r3, #0
 8007622:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800762a:	2b01      	cmp	r3, #1
 800762c:	d101      	bne.n	8007632 <HAL_TIM_IC_ConfigChannel+0x1e>
 800762e:	2302      	movs	r3, #2
 8007630:	e088      	b.n	8007744 <HAL_TIM_IC_ConfigChannel+0x130>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2201      	movs	r2, #1
 8007636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d11b      	bne.n	8007678 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007650:	f000 fbfc 	bl	8007e4c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	699a      	ldr	r2, [r3, #24]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f022 020c 	bic.w	r2, r2, #12
 8007662:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	6999      	ldr	r1, [r3, #24]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	689a      	ldr	r2, [r3, #8]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	430a      	orrs	r2, r1
 8007674:	619a      	str	r2, [r3, #24]
 8007676:	e060      	b.n	800773a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b04      	cmp	r3, #4
 800767c:	d11c      	bne.n	80076b8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800768e:	f000 fc51 	bl	8007f34 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	699a      	ldr	r2, [r3, #24]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80076a0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6999      	ldr	r1, [r3, #24]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	021a      	lsls	r2, r3, #8
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	619a      	str	r2, [r3, #24]
 80076b6:	e040      	b.n	800773a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b08      	cmp	r3, #8
 80076bc:	d11b      	bne.n	80076f6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80076ce:	f000 fc6e 	bl	8007fae <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	69da      	ldr	r2, [r3, #28]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f022 020c 	bic.w	r2, r2, #12
 80076e0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	69d9      	ldr	r1, [r3, #28]
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	689a      	ldr	r2, [r3, #8]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	430a      	orrs	r2, r1
 80076f2:	61da      	str	r2, [r3, #28]
 80076f4:	e021      	b.n	800773a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2b0c      	cmp	r3, #12
 80076fa:	d11c      	bne.n	8007736 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800770c:	f000 fc8b 	bl	8008026 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	69da      	ldr	r2, [r3, #28]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800771e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	69d9      	ldr	r1, [r3, #28]
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	021a      	lsls	r2, r3, #8
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	430a      	orrs	r2, r1
 8007732:	61da      	str	r2, [r3, #28]
 8007734:	e001      	b.n	800773a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007736:	2301      	movs	r3, #1
 8007738:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007742:	7dfb      	ldrb	r3, [r7, #23]
}
 8007744:	4618      	mov	r0, r3
 8007746:	3718      	adds	r7, #24
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b086      	sub	sp, #24
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007758:	2300      	movs	r3, #0
 800775a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007762:	2b01      	cmp	r3, #1
 8007764:	d101      	bne.n	800776a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007766:	2302      	movs	r3, #2
 8007768:	e0ae      	b.n	80078c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2b0c      	cmp	r3, #12
 8007776:	f200 809f 	bhi.w	80078b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800777a:	a201      	add	r2, pc, #4	@ (adr r2, 8007780 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800777c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007780:	080077b5 	.word	0x080077b5
 8007784:	080078b9 	.word	0x080078b9
 8007788:	080078b9 	.word	0x080078b9
 800778c:	080078b9 	.word	0x080078b9
 8007790:	080077f5 	.word	0x080077f5
 8007794:	080078b9 	.word	0x080078b9
 8007798:	080078b9 	.word	0x080078b9
 800779c:	080078b9 	.word	0x080078b9
 80077a0:	08007837 	.word	0x08007837
 80077a4:	080078b9 	.word	0x080078b9
 80077a8:	080078b9 	.word	0x080078b9
 80077ac:	080078b9 	.word	0x080078b9
 80077b0:	08007877 	.word	0x08007877
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	68b9      	ldr	r1, [r7, #8]
 80077ba:	4618      	mov	r0, r3
 80077bc:	f000 f996 	bl	8007aec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	699a      	ldr	r2, [r3, #24]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f042 0208 	orr.w	r2, r2, #8
 80077ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	699a      	ldr	r2, [r3, #24]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f022 0204 	bic.w	r2, r2, #4
 80077de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6999      	ldr	r1, [r3, #24]
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	691a      	ldr	r2, [r3, #16]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	619a      	str	r2, [r3, #24]
      break;
 80077f2:	e064      	b.n	80078be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f000 f9e6 	bl	8007bcc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	699a      	ldr	r2, [r3, #24]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800780e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	699a      	ldr	r2, [r3, #24]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800781e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	6999      	ldr	r1, [r3, #24]
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	021a      	lsls	r2, r3, #8
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	430a      	orrs	r2, r1
 8007832:	619a      	str	r2, [r3, #24]
      break;
 8007834:	e043      	b.n	80078be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68b9      	ldr	r1, [r7, #8]
 800783c:	4618      	mov	r0, r3
 800783e:	f000 fa3b 	bl	8007cb8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	69da      	ldr	r2, [r3, #28]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f042 0208 	orr.w	r2, r2, #8
 8007850:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	69da      	ldr	r2, [r3, #28]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 0204 	bic.w	r2, r2, #4
 8007860:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	69d9      	ldr	r1, [r3, #28]
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	691a      	ldr	r2, [r3, #16]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	430a      	orrs	r2, r1
 8007872:	61da      	str	r2, [r3, #28]
      break;
 8007874:	e023      	b.n	80078be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68b9      	ldr	r1, [r7, #8]
 800787c:	4618      	mov	r0, r3
 800787e:	f000 fa8f 	bl	8007da0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	69da      	ldr	r2, [r3, #28]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	69da      	ldr	r2, [r3, #28]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80078a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	69d9      	ldr	r1, [r3, #28]
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	021a      	lsls	r2, r3, #8
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	430a      	orrs	r2, r1
 80078b4:	61da      	str	r2, [r3, #28]
      break;
 80078b6:	e002      	b.n	80078be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	75fb      	strb	r3, [r7, #23]
      break;
 80078bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2200      	movs	r2, #0
 80078c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80078c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3718      	adds	r7, #24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}

080078d0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b0c      	cmp	r3, #12
 80078e2:	d831      	bhi.n	8007948 <HAL_TIM_ReadCapturedValue+0x78>
 80078e4:	a201      	add	r2, pc, #4	@ (adr r2, 80078ec <HAL_TIM_ReadCapturedValue+0x1c>)
 80078e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ea:	bf00      	nop
 80078ec:	08007921 	.word	0x08007921
 80078f0:	08007949 	.word	0x08007949
 80078f4:	08007949 	.word	0x08007949
 80078f8:	08007949 	.word	0x08007949
 80078fc:	0800792b 	.word	0x0800792b
 8007900:	08007949 	.word	0x08007949
 8007904:	08007949 	.word	0x08007949
 8007908:	08007949 	.word	0x08007949
 800790c:	08007935 	.word	0x08007935
 8007910:	08007949 	.word	0x08007949
 8007914:	08007949 	.word	0x08007949
 8007918:	08007949 	.word	0x08007949
 800791c:	0800793f 	.word	0x0800793f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007926:	60fb      	str	r3, [r7, #12]

      break;
 8007928:	e00f      	b.n	800794a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007930:	60fb      	str	r3, [r7, #12]

      break;
 8007932:	e00a      	b.n	800794a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800793a:	60fb      	str	r3, [r7, #12]

      break;
 800793c:	e005      	b.n	800794a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007944:	60fb      	str	r3, [r7, #12]

      break;
 8007946:	e000      	b.n	800794a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007948:	bf00      	nop
  }

  return tmpreg;
 800794a:	68fb      	ldr	r3, [r7, #12]
}
 800794c:	4618      	mov	r0, r3
 800794e:	3714      	adds	r7, #20
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007958:	b480      	push	{r7}
 800795a:	b083      	sub	sp, #12
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007960:	bf00      	nop
 8007962:	370c      	adds	r7, #12
 8007964:	46bd      	mov	sp, r7
 8007966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796a:	4770      	bx	lr

0800796c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800796c:	b480      	push	{r7}
 800796e:	b083      	sub	sp, #12
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007988:	bf00      	nop
 800798a:	370c      	adds	r7, #12
 800798c:	46bd      	mov	sp, r7
 800798e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007992:	4770      	bx	lr

08007994 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a46      	ldr	r2, [pc, #280]	@ (8007ac0 <TIM_Base_SetConfig+0x12c>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d013      	beq.n	80079d4 <TIM_Base_SetConfig+0x40>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079b2:	d00f      	beq.n	80079d4 <TIM_Base_SetConfig+0x40>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a43      	ldr	r2, [pc, #268]	@ (8007ac4 <TIM_Base_SetConfig+0x130>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d00b      	beq.n	80079d4 <TIM_Base_SetConfig+0x40>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	4a42      	ldr	r2, [pc, #264]	@ (8007ac8 <TIM_Base_SetConfig+0x134>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d007      	beq.n	80079d4 <TIM_Base_SetConfig+0x40>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a41      	ldr	r2, [pc, #260]	@ (8007acc <TIM_Base_SetConfig+0x138>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d003      	beq.n	80079d4 <TIM_Base_SetConfig+0x40>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a40      	ldr	r2, [pc, #256]	@ (8007ad0 <TIM_Base_SetConfig+0x13c>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d108      	bne.n	80079e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	68fa      	ldr	r2, [r7, #12]
 80079e2:	4313      	orrs	r3, r2
 80079e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a35      	ldr	r2, [pc, #212]	@ (8007ac0 <TIM_Base_SetConfig+0x12c>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d02b      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079f4:	d027      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a32      	ldr	r2, [pc, #200]	@ (8007ac4 <TIM_Base_SetConfig+0x130>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d023      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a31      	ldr	r2, [pc, #196]	@ (8007ac8 <TIM_Base_SetConfig+0x134>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d01f      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a30      	ldr	r2, [pc, #192]	@ (8007acc <TIM_Base_SetConfig+0x138>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d01b      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a2f      	ldr	r2, [pc, #188]	@ (8007ad0 <TIM_Base_SetConfig+0x13c>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d017      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	4a2e      	ldr	r2, [pc, #184]	@ (8007ad4 <TIM_Base_SetConfig+0x140>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d013      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	4a2d      	ldr	r2, [pc, #180]	@ (8007ad8 <TIM_Base_SetConfig+0x144>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d00f      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a2c      	ldr	r2, [pc, #176]	@ (8007adc <TIM_Base_SetConfig+0x148>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d00b      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a2b      	ldr	r2, [pc, #172]	@ (8007ae0 <TIM_Base_SetConfig+0x14c>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d007      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a2a      	ldr	r2, [pc, #168]	@ (8007ae4 <TIM_Base_SetConfig+0x150>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d003      	beq.n	8007a46 <TIM_Base_SetConfig+0xb2>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a29      	ldr	r2, [pc, #164]	@ (8007ae8 <TIM_Base_SetConfig+0x154>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d108      	bne.n	8007a58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	68fa      	ldr	r2, [r7, #12]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a10      	ldr	r2, [pc, #64]	@ (8007ac0 <TIM_Base_SetConfig+0x12c>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d003      	beq.n	8007a8c <TIM_Base_SetConfig+0xf8>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a12      	ldr	r2, [pc, #72]	@ (8007ad0 <TIM_Base_SetConfig+0x13c>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d103      	bne.n	8007a94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	691a      	ldr	r2, [r3, #16]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	691b      	ldr	r3, [r3, #16]
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b01      	cmp	r3, #1
 8007aa4:	d105      	bne.n	8007ab2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	f023 0201 	bic.w	r2, r3, #1
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	611a      	str	r2, [r3, #16]
  }
}
 8007ab2:	bf00      	nop
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40000400 	.word	0x40000400
 8007ac8:	40000800 	.word	0x40000800
 8007acc:	40000c00 	.word	0x40000c00
 8007ad0:	40010400 	.word	0x40010400
 8007ad4:	40014000 	.word	0x40014000
 8007ad8:	40014400 	.word	0x40014400
 8007adc:	40014800 	.word	0x40014800
 8007ae0:	40001800 	.word	0x40001800
 8007ae4:	40001c00 	.word	0x40001c00
 8007ae8:	40002000 	.word	0x40002000

08007aec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007aec:	b480      	push	{r7}
 8007aee:	b087      	sub	sp, #28
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6a1b      	ldr	r3, [r3, #32]
 8007afa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a1b      	ldr	r3, [r3, #32]
 8007b00:	f023 0201 	bic.w	r2, r3, #1
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f023 0303 	bic.w	r3, r3, #3
 8007b22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f023 0302 	bic.w	r3, r3, #2
 8007b34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a20      	ldr	r2, [pc, #128]	@ (8007bc4 <TIM_OC1_SetConfig+0xd8>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d003      	beq.n	8007b50 <TIM_OC1_SetConfig+0x64>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8007bc8 <TIM_OC1_SetConfig+0xdc>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d10c      	bne.n	8007b6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	f023 0308 	bic.w	r3, r3, #8
 8007b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f023 0304 	bic.w	r3, r3, #4
 8007b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	4a15      	ldr	r2, [pc, #84]	@ (8007bc4 <TIM_OC1_SetConfig+0xd8>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d003      	beq.n	8007b7a <TIM_OC1_SetConfig+0x8e>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a14      	ldr	r2, [pc, #80]	@ (8007bc8 <TIM_OC1_SetConfig+0xdc>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d111      	bne.n	8007b9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	693a      	ldr	r2, [r7, #16]
 8007b90:	4313      	orrs	r3, r2
 8007b92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	699b      	ldr	r3, [r3, #24]
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	697a      	ldr	r2, [r7, #20]
 8007bb6:	621a      	str	r2, [r3, #32]
}
 8007bb8:	bf00      	nop
 8007bba:	371c      	adds	r7, #28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	40010000 	.word	0x40010000
 8007bc8:	40010400 	.word	0x40010400

08007bcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b087      	sub	sp, #28
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
 8007bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6a1b      	ldr	r3, [r3, #32]
 8007bda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6a1b      	ldr	r3, [r3, #32]
 8007be0:	f023 0210 	bic.w	r2, r3, #16
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	699b      	ldr	r3, [r3, #24]
 8007bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	021b      	lsls	r3, r3, #8
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f023 0320 	bic.w	r3, r3, #32
 8007c16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	011b      	lsls	r3, r3, #4
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a22      	ldr	r2, [pc, #136]	@ (8007cb0 <TIM_OC2_SetConfig+0xe4>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d003      	beq.n	8007c34 <TIM_OC2_SetConfig+0x68>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a21      	ldr	r2, [pc, #132]	@ (8007cb4 <TIM_OC2_SetConfig+0xe8>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d10d      	bne.n	8007c50 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a17      	ldr	r2, [pc, #92]	@ (8007cb0 <TIM_OC2_SetConfig+0xe4>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d003      	beq.n	8007c60 <TIM_OC2_SetConfig+0x94>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a16      	ldr	r2, [pc, #88]	@ (8007cb4 <TIM_OC2_SetConfig+0xe8>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d113      	bne.n	8007c88 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	695b      	ldr	r3, [r3, #20]
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	699b      	ldr	r3, [r3, #24]
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	693a      	ldr	r2, [r7, #16]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	68fa      	ldr	r2, [r7, #12]
 8007c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	621a      	str	r2, [r3, #32]
}
 8007ca2:	bf00      	nop
 8007ca4:	371c      	adds	r7, #28
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cac:	4770      	bx	lr
 8007cae:	bf00      	nop
 8007cb0:	40010000 	.word	0x40010000
 8007cb4:	40010400 	.word	0x40010400

08007cb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
 8007cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a1b      	ldr	r3, [r3, #32]
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a1b      	ldr	r3, [r3, #32]
 8007ccc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	69db      	ldr	r3, [r3, #28]
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0303 	bic.w	r3, r3, #3
 8007cee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	021b      	lsls	r3, r3, #8
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a21      	ldr	r2, [pc, #132]	@ (8007d98 <TIM_OC3_SetConfig+0xe0>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d003      	beq.n	8007d1e <TIM_OC3_SetConfig+0x66>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a20      	ldr	r2, [pc, #128]	@ (8007d9c <TIM_OC3_SetConfig+0xe4>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d10d      	bne.n	8007d3a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	021b      	lsls	r3, r3, #8
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a16      	ldr	r2, [pc, #88]	@ (8007d98 <TIM_OC3_SetConfig+0xe0>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d003      	beq.n	8007d4a <TIM_OC3_SetConfig+0x92>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a15      	ldr	r2, [pc, #84]	@ (8007d9c <TIM_OC3_SetConfig+0xe4>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d113      	bne.n	8007d72 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	011b      	lsls	r3, r3, #4
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	699b      	ldr	r3, [r3, #24]
 8007d6a:	011b      	lsls	r3, r3, #4
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	685a      	ldr	r2, [r3, #4]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	697a      	ldr	r2, [r7, #20]
 8007d8a:	621a      	str	r2, [r3, #32]
}
 8007d8c:	bf00      	nop
 8007d8e:	371c      	adds	r7, #28
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr
 8007d98:	40010000 	.word	0x40010000
 8007d9c:	40010400 	.word	0x40010400

08007da0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b087      	sub	sp, #28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6a1b      	ldr	r3, [r3, #32]
 8007dae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a1b      	ldr	r3, [r3, #32]
 8007db4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	69db      	ldr	r3, [r3, #28]
 8007dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	021b      	lsls	r3, r3, #8
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	4313      	orrs	r3, r2
 8007de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007dea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	031b      	lsls	r3, r3, #12
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	4313      	orrs	r3, r2
 8007df6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a12      	ldr	r2, [pc, #72]	@ (8007e44 <TIM_OC4_SetConfig+0xa4>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d003      	beq.n	8007e08 <TIM_OC4_SetConfig+0x68>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	4a11      	ldr	r2, [pc, #68]	@ (8007e48 <TIM_OC4_SetConfig+0xa8>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d109      	bne.n	8007e1c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	019b      	lsls	r3, r3, #6
 8007e16:	697a      	ldr	r2, [r7, #20]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	621a      	str	r2, [r3, #32]
}
 8007e36:	bf00      	nop
 8007e38:	371c      	adds	r7, #28
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	40010000 	.word	0x40010000
 8007e48:	40010400 	.word	0x40010400

08007e4c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b087      	sub	sp, #28
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	60f8      	str	r0, [r7, #12]
 8007e54:	60b9      	str	r1, [r7, #8]
 8007e56:	607a      	str	r2, [r7, #4]
 8007e58:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	6a1b      	ldr	r3, [r3, #32]
 8007e64:	f023 0201 	bic.w	r2, r3, #1
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	699b      	ldr	r3, [r3, #24]
 8007e70:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	4a28      	ldr	r2, [pc, #160]	@ (8007f18 <TIM_TI1_SetConfig+0xcc>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d01b      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e80:	d017      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	4a25      	ldr	r2, [pc, #148]	@ (8007f1c <TIM_TI1_SetConfig+0xd0>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d013      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	4a24      	ldr	r2, [pc, #144]	@ (8007f20 <TIM_TI1_SetConfig+0xd4>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d00f      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	4a23      	ldr	r2, [pc, #140]	@ (8007f24 <TIM_TI1_SetConfig+0xd8>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d00b      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	4a22      	ldr	r2, [pc, #136]	@ (8007f28 <TIM_TI1_SetConfig+0xdc>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d007      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	4a21      	ldr	r2, [pc, #132]	@ (8007f2c <TIM_TI1_SetConfig+0xe0>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d003      	beq.n	8007eb2 <TIM_TI1_SetConfig+0x66>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	4a20      	ldr	r2, [pc, #128]	@ (8007f30 <TIM_TI1_SetConfig+0xe4>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d101      	bne.n	8007eb6 <TIM_TI1_SetConfig+0x6a>
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	e000      	b.n	8007eb8 <TIM_TI1_SetConfig+0x6c>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d008      	beq.n	8007ece <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f023 0303 	bic.w	r3, r3, #3
 8007ec2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	617b      	str	r3, [r7, #20]
 8007ecc:	e003      	b.n	8007ed6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	f043 0301 	orr.w	r3, r3, #1
 8007ed4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007edc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	011b      	lsls	r3, r3, #4
 8007ee2:	b2db      	uxtb	r3, r3
 8007ee4:	697a      	ldr	r2, [r7, #20]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	f023 030a 	bic.w	r3, r3, #10
 8007ef0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	f003 030a 	and.w	r3, r3, #10
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	621a      	str	r2, [r3, #32]
}
 8007f0a:	bf00      	nop
 8007f0c:	371c      	adds	r7, #28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	40010000 	.word	0x40010000
 8007f1c:	40000400 	.word	0x40000400
 8007f20:	40000800 	.word	0x40000800
 8007f24:	40000c00 	.word	0x40000c00
 8007f28:	40010400 	.word	0x40010400
 8007f2c:	40014000 	.word	0x40014000
 8007f30:	40001800 	.word	0x40001800

08007f34 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b087      	sub	sp, #28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	607a      	str	r2, [r7, #4]
 8007f40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6a1b      	ldr	r3, [r3, #32]
 8007f46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	f023 0210 	bic.w	r2, r3, #16
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	699b      	ldr	r3, [r3, #24]
 8007f58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	021b      	lsls	r3, r3, #8
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	031b      	lsls	r3, r3, #12
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	693a      	ldr	r2, [r7, #16]
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f86:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007f90:	697a      	ldr	r2, [r7, #20]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	693a      	ldr	r2, [r7, #16]
 8007f9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	697a      	ldr	r2, [r7, #20]
 8007fa0:	621a      	str	r2, [r3, #32]
}
 8007fa2:	bf00      	nop
 8007fa4:	371c      	adds	r7, #28
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b087      	sub	sp, #28
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	60f8      	str	r0, [r7, #12]
 8007fb6:	60b9      	str	r1, [r7, #8]
 8007fb8:	607a      	str	r2, [r7, #4]
 8007fba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6a1b      	ldr	r3, [r3, #32]
 8007fc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	f023 0303 	bic.w	r3, r3, #3
 8007fda:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007fdc:	693a      	ldr	r2, [r7, #16]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	011b      	lsls	r3, r3, #4
 8007ff0:	b2db      	uxtb	r3, r3
 8007ff2:	693a      	ldr	r2, [r7, #16]
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007ffe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	021b      	lsls	r3, r3, #8
 8008004:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008008:	697a      	ldr	r2, [r7, #20]
 800800a:	4313      	orrs	r3, r2
 800800c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	693a      	ldr	r2, [r7, #16]
 8008012:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	621a      	str	r2, [r3, #32]
}
 800801a:	bf00      	nop
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008026:	b480      	push	{r7}
 8008028:	b087      	sub	sp, #28
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	60b9      	str	r1, [r7, #8]
 8008030:	607a      	str	r2, [r7, #4]
 8008032:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a1b      	ldr	r3, [r3, #32]
 8008038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	69db      	ldr	r3, [r3, #28]
 800804a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008052:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	021b      	lsls	r3, r3, #8
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	4313      	orrs	r3, r2
 800805c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008064:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	031b      	lsls	r3, r3, #12
 800806a:	b29b      	uxth	r3, r3
 800806c:	693a      	ldr	r2, [r7, #16]
 800806e:	4313      	orrs	r3, r2
 8008070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008078:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	031b      	lsls	r3, r3, #12
 800807e:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008082:	697a      	ldr	r2, [r7, #20]
 8008084:	4313      	orrs	r3, r2
 8008086:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	693a      	ldr	r2, [r7, #16]
 800808c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	697a      	ldr	r2, [r7, #20]
 8008092:	621a      	str	r2, [r3, #32]
}
 8008094:	bf00      	nop
 8008096:	371c      	adds	r7, #28
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b087      	sub	sp, #28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	60f8      	str	r0, [r7, #12]
 80080a8:	60b9      	str	r1, [r7, #8]
 80080aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	f003 031f 	and.w	r3, r3, #31
 80080b2:	2201      	movs	r2, #1
 80080b4:	fa02 f303 	lsl.w	r3, r2, r3
 80080b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	6a1a      	ldr	r2, [r3, #32]
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	43db      	mvns	r3, r3
 80080c2:	401a      	ands	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6a1a      	ldr	r2, [r3, #32]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	f003 031f 	and.w	r3, r3, #31
 80080d2:	6879      	ldr	r1, [r7, #4]
 80080d4:	fa01 f303 	lsl.w	r3, r1, r3
 80080d8:	431a      	orrs	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	621a      	str	r2, [r3, #32]
}
 80080de:	bf00      	nop
 80080e0:	371c      	adds	r7, #28
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
	...

080080ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d101      	bne.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008100:	2302      	movs	r3, #2
 8008102:	e05a      	b.n	80081ba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2202      	movs	r2, #2
 8008110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800812a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68fa      	ldr	r2, [r7, #12]
 8008132:	4313      	orrs	r3, r2
 8008134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a21      	ldr	r2, [pc, #132]	@ (80081c8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d022      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008150:	d01d      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a1d      	ldr	r2, [pc, #116]	@ (80081cc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d018      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a1b      	ldr	r2, [pc, #108]	@ (80081d0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d013      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a1a      	ldr	r2, [pc, #104]	@ (80081d4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d00e      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a18      	ldr	r2, [pc, #96]	@ (80081d8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d009      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a17      	ldr	r2, [pc, #92]	@ (80081dc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d004      	beq.n	800818e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a15      	ldr	r2, [pc, #84]	@ (80081e0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d10c      	bne.n	80081a8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	68ba      	ldr	r2, [r7, #8]
 800819c:	4313      	orrs	r3, r2
 800819e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3714      	adds	r7, #20
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	40010000 	.word	0x40010000
 80081cc:	40000400 	.word	0x40000400
 80081d0:	40000800 	.word	0x40000800
 80081d4:	40000c00 	.word	0x40000c00
 80081d8:	40010400 	.word	0x40010400
 80081dc:	40014000 	.word	0x40014000
 80081e0:	40001800 	.word	0x40001800

080081e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80081ee:	2300      	movs	r3, #0
 80081f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d101      	bne.n	8008200 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80081fc:	2302      	movs	r3, #2
 80081fe:	e03d      	b.n	800827c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2201      	movs	r2, #1
 8008204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68db      	ldr	r3, [r3, #12]
 8008212:	4313      	orrs	r3, r2
 8008214:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	4313      	orrs	r3, r2
 8008222:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	4313      	orrs	r3, r2
 8008230:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4313      	orrs	r3, r2
 800823e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	4313      	orrs	r3, r2
 800824c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	695b      	ldr	r3, [r3, #20]
 8008258:	4313      	orrs	r3, r2
 800825a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	69db      	ldr	r3, [r3, #28]
 8008266:	4313      	orrs	r3, r2
 8008268:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008290:	bf00      	nop
 8008292:	370c      	adds	r7, #12
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80082a4:	bf00      	nop
 80082a6:	370c      	adds	r7, #12
 80082a8:	46bd      	mov	sp, r7
 80082aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ae:	4770      	bx	lr

080082b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d101      	bne.n	80082c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e042      	b.n	8008348 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d106      	bne.n	80082dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7fa f81e 	bl	8002318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2224      	movs	r2, #36	@ 0x24
 80082e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68da      	ldr	r2, [r3, #12]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 fdbd 	bl	8008e74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	691a      	ldr	r2, [r3, #16]
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008308:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	695a      	ldr	r2, [r3, #20]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008318:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	68da      	ldr	r2, [r3, #12]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008328:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2220      	movs	r2, #32
 8008334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2220      	movs	r2, #32
 800833c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b08a      	sub	sp, #40	@ 0x28
 8008354:	af02      	add	r7, sp, #8
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	60b9      	str	r1, [r7, #8]
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	4613      	mov	r3, r2
 800835e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008360:	2300      	movs	r3, #0
 8008362:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b20      	cmp	r3, #32
 800836e:	d175      	bne.n	800845c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d002      	beq.n	800837c <HAL_UART_Transmit+0x2c>
 8008376:	88fb      	ldrh	r3, [r7, #6]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d101      	bne.n	8008380 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e06e      	b.n	800845e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2221      	movs	r2, #33	@ 0x21
 800838a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800838e:	f00e fd7d 	bl	8016e8c <HAL_GetTick>
 8008392:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	88fa      	ldrh	r2, [r7, #6]
 8008398:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	88fa      	ldrh	r2, [r7, #6]
 800839e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	689b      	ldr	r3, [r3, #8]
 80083a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083a8:	d108      	bne.n	80083bc <HAL_UART_Transmit+0x6c>
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	691b      	ldr	r3, [r3, #16]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d104      	bne.n	80083bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80083b2:	2300      	movs	r3, #0
 80083b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	61bb      	str	r3, [r7, #24]
 80083ba:	e003      	b.n	80083c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083c0:	2300      	movs	r3, #0
 80083c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083c4:	e02e      	b.n	8008424 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	2200      	movs	r2, #0
 80083ce:	2180      	movs	r1, #128	@ 0x80
 80083d0:	68f8      	ldr	r0, [r7, #12]
 80083d2:	f000 fb1f 	bl	8008a14 <UART_WaitOnFlagUntilTimeout>
 80083d6:	4603      	mov	r3, r0
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d005      	beq.n	80083e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2220      	movs	r2, #32
 80083e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80083e4:	2303      	movs	r3, #3
 80083e6:	e03a      	b.n	800845e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d10b      	bne.n	8008406 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	881b      	ldrh	r3, [r3, #0]
 80083f2:	461a      	mov	r2, r3
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	3302      	adds	r3, #2
 8008402:	61bb      	str	r3, [r7, #24]
 8008404:	e007      	b.n	8008416 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008406:	69fb      	ldr	r3, [r7, #28]
 8008408:	781a      	ldrb	r2, [r3, #0]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	3301      	adds	r3, #1
 8008414:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800841a:	b29b      	uxth	r3, r3
 800841c:	3b01      	subs	r3, #1
 800841e:	b29a      	uxth	r2, r3
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008428:	b29b      	uxth	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1cb      	bne.n	80083c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	2200      	movs	r2, #0
 8008436:	2140      	movs	r1, #64	@ 0x40
 8008438:	68f8      	ldr	r0, [r7, #12]
 800843a:	f000 faeb 	bl	8008a14 <UART_WaitOnFlagUntilTimeout>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d005      	beq.n	8008450 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800844c:	2303      	movs	r3, #3
 800844e:	e006      	b.n	800845e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2220      	movs	r2, #32
 8008454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	e000      	b.n	800845e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800845c:	2302      	movs	r3, #2
  }
}
 800845e:	4618      	mov	r0, r3
 8008460:	3720      	adds	r7, #32
 8008462:	46bd      	mov	sp, r7
 8008464:	bd80      	pop	{r7, pc}

08008466 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008466:	b580      	push	{r7, lr}
 8008468:	b084      	sub	sp, #16
 800846a:	af00      	add	r7, sp, #0
 800846c:	60f8      	str	r0, [r7, #12]
 800846e:	60b9      	str	r1, [r7, #8]
 8008470:	4613      	mov	r3, r2
 8008472:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800847a:	b2db      	uxtb	r3, r3
 800847c:	2b20      	cmp	r3, #32
 800847e:	d112      	bne.n	80084a6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d002      	beq.n	800848c <HAL_UART_Receive_IT+0x26>
 8008486:	88fb      	ldrh	r3, [r7, #6]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d101      	bne.n	8008490 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e00b      	b.n	80084a8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008496:	88fb      	ldrh	r3, [r7, #6]
 8008498:	461a      	mov	r2, r3
 800849a:	68b9      	ldr	r1, [r7, #8]
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f000 fb12 	bl	8008ac6 <UART_Start_Receive_IT>
 80084a2:	4603      	mov	r3, r0
 80084a4:	e000      	b.n	80084a8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80084a6:	2302      	movs	r3, #2
  }
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b0ba      	sub	sp, #232	@ 0xe8
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80084dc:	2300      	movs	r3, #0
 80084de:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80084e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e6:	f003 030f 	and.w	r3, r3, #15
 80084ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80084ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d10f      	bne.n	8008516 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084fa:	f003 0320 	and.w	r3, r3, #32
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d009      	beq.n	8008516 <HAL_UART_IRQHandler+0x66>
 8008502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008506:	f003 0320 	and.w	r3, r3, #32
 800850a:	2b00      	cmp	r3, #0
 800850c:	d003      	beq.n	8008516 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 fbf2 	bl	8008cf8 <UART_Receive_IT>
      return;
 8008514:	e25b      	b.n	80089ce <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008516:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800851a:	2b00      	cmp	r3, #0
 800851c:	f000 80de 	beq.w	80086dc <HAL_UART_IRQHandler+0x22c>
 8008520:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008524:	f003 0301 	and.w	r3, r3, #1
 8008528:	2b00      	cmp	r3, #0
 800852a:	d106      	bne.n	800853a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800852c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008530:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80d1 	beq.w	80086dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800853a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800853e:	f003 0301 	and.w	r3, r3, #1
 8008542:	2b00      	cmp	r3, #0
 8008544:	d00b      	beq.n	800855e <HAL_UART_IRQHandler+0xae>
 8008546:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800854a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800854e:	2b00      	cmp	r3, #0
 8008550:	d005      	beq.n	800855e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008556:	f043 0201 	orr.w	r2, r3, #1
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800855e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008562:	f003 0304 	and.w	r3, r3, #4
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00b      	beq.n	8008582 <HAL_UART_IRQHandler+0xd2>
 800856a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800856e:	f003 0301 	and.w	r3, r3, #1
 8008572:	2b00      	cmp	r3, #0
 8008574:	d005      	beq.n	8008582 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800857a:	f043 0202 	orr.w	r2, r3, #2
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b00      	cmp	r3, #0
 800858c:	d00b      	beq.n	80085a6 <HAL_UART_IRQHandler+0xf6>
 800858e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	2b00      	cmp	r3, #0
 8008598:	d005      	beq.n	80085a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800859e:	f043 0204 	orr.w	r2, r3, #4
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085aa:	f003 0308 	and.w	r3, r3, #8
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d011      	beq.n	80085d6 <HAL_UART_IRQHandler+0x126>
 80085b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085b6:	f003 0320 	and.w	r3, r3, #32
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d105      	bne.n	80085ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80085be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085c2:	f003 0301 	and.w	r3, r3, #1
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d005      	beq.n	80085d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ce:	f043 0208 	orr.w	r2, r3, #8
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f000 81f2 	beq.w	80089c4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80085e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085e4:	f003 0320 	and.w	r3, r3, #32
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d008      	beq.n	80085fe <HAL_UART_IRQHandler+0x14e>
 80085ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085f0:	f003 0320 	and.w	r3, r3, #32
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d002      	beq.n	80085fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 fb7d 	bl	8008cf8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	695b      	ldr	r3, [r3, #20]
 8008604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008608:	2b40      	cmp	r3, #64	@ 0x40
 800860a:	bf0c      	ite	eq
 800860c:	2301      	moveq	r3, #1
 800860e:	2300      	movne	r3, #0
 8008610:	b2db      	uxtb	r3, r3
 8008612:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800861a:	f003 0308 	and.w	r3, r3, #8
 800861e:	2b00      	cmp	r3, #0
 8008620:	d103      	bne.n	800862a <HAL_UART_IRQHandler+0x17a>
 8008622:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008626:	2b00      	cmp	r3, #0
 8008628:	d04f      	beq.n	80086ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fa85 	bl	8008b3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	695b      	ldr	r3, [r3, #20]
 8008636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800863a:	2b40      	cmp	r3, #64	@ 0x40
 800863c:	d141      	bne.n	80086c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	3314      	adds	r3, #20
 8008644:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008648:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008654:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008658:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800865c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3314      	adds	r3, #20
 8008666:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800866a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800866e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008676:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800867a:	e841 2300 	strex	r3, r2, [r1]
 800867e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008682:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1d9      	bne.n	800863e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868e:	2b00      	cmp	r3, #0
 8008690:	d013      	beq.n	80086ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008696:	4a7e      	ldr	r2, [pc, #504]	@ (8008890 <HAL_UART_IRQHandler+0x3e0>)
 8008698:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800869e:	4618      	mov	r0, r3
 80086a0:	f7fa fa43 	bl	8002b2a <HAL_DMA_Abort_IT>
 80086a4:	4603      	mov	r3, r0
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d016      	beq.n	80086d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80086b4:	4610      	mov	r0, r2
 80086b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086b8:	e00e      	b.n	80086d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f994 	bl	80089e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086c0:	e00a      	b.n	80086d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 f990 	bl	80089e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086c8:	e006      	b.n	80086d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f98c 	bl	80089e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80086d6:	e175      	b.n	80089c4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086d8:	bf00      	nop
    return;
 80086da:	e173      	b.n	80089c4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	f040 814f 	bne.w	8008984 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80086e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086ea:	f003 0310 	and.w	r3, r3, #16
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	f000 8148 	beq.w	8008984 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80086f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f8:	f003 0310 	and.w	r3, r3, #16
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8141 	beq.w	8008984 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008702:	2300      	movs	r3, #0
 8008704:	60bb      	str	r3, [r7, #8]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	60bb      	str	r3, [r7, #8]
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	60bb      	str	r3, [r7, #8]
 8008716:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	695b      	ldr	r3, [r3, #20]
 800871e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008722:	2b40      	cmp	r3, #64	@ 0x40
 8008724:	f040 80b6 	bne.w	8008894 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008734:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 8145 	beq.w	80089c8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008742:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008746:	429a      	cmp	r2, r3
 8008748:	f080 813e 	bcs.w	80089c8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008752:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008758:	69db      	ldr	r3, [r3, #28]
 800875a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800875e:	f000 8088 	beq.w	8008872 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	330c      	adds	r3, #12
 8008768:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008778:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800877c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	330c      	adds	r3, #12
 800878a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800878e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008792:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008796:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800879a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800879e:	e841 2300 	strex	r3, r2, [r1]
 80087a2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80087a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1d9      	bne.n	8008762 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3314      	adds	r3, #20
 80087b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087b8:	e853 3f00 	ldrex	r3, [r3]
 80087bc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80087be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087c0:	f023 0301 	bic.w	r3, r3, #1
 80087c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3314      	adds	r3, #20
 80087ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80087d2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80087d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80087da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80087de:	e841 2300 	strex	r3, r2, [r1]
 80087e2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80087e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d1e1      	bne.n	80087ae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	3314      	adds	r3, #20
 80087f0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80087fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	3314      	adds	r3, #20
 800880a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800880e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008810:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008812:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008814:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008816:	e841 2300 	strex	r3, r2, [r1]
 800881a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800881c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800881e:	2b00      	cmp	r3, #0
 8008820:	d1e3      	bne.n	80087ea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2220      	movs	r2, #32
 8008826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2200      	movs	r2, #0
 800882e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	330c      	adds	r3, #12
 8008836:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800883a:	e853 3f00 	ldrex	r3, [r3]
 800883e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008842:	f023 0310 	bic.w	r3, r3, #16
 8008846:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	330c      	adds	r3, #12
 8008850:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008854:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008856:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008858:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800885a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800885c:	e841 2300 	strex	r3, r2, [r1]
 8008860:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008862:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e3      	bne.n	8008830 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886c:	4618      	mov	r0, r3
 800886e:	f7fa f8ec 	bl	8002a4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2202      	movs	r2, #2
 8008876:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008880:	b29b      	uxth	r3, r3
 8008882:	1ad3      	subs	r3, r2, r3
 8008884:	b29b      	uxth	r3, r3
 8008886:	4619      	mov	r1, r3
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 f8b7 	bl	80089fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800888e:	e09b      	b.n	80089c8 <HAL_UART_IRQHandler+0x518>
 8008890:	08008c01 	.word	0x08008c01
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800889c:	b29b      	uxth	r3, r3
 800889e:	1ad3      	subs	r3, r2, r3
 80088a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f000 808e 	beq.w	80089cc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80088b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	f000 8089 	beq.w	80089cc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	330c      	adds	r3, #12
 80088c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	330c      	adds	r3, #12
 80088da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80088de:	647a      	str	r2, [r7, #68]	@ 0x44
 80088e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1e3      	bne.n	80088ba <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	3314      	adds	r3, #20
 80088f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fc:	e853 3f00 	ldrex	r3, [r3]
 8008900:	623b      	str	r3, [r7, #32]
   return(result);
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	f023 0301 	bic.w	r3, r3, #1
 8008908:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	3314      	adds	r3, #20
 8008912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008916:	633a      	str	r2, [r7, #48]	@ 0x30
 8008918:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800891a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800891c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800891e:	e841 2300 	strex	r3, r2, [r1]
 8008922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1e3      	bne.n	80088f2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2220      	movs	r2, #32
 800892e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	330c      	adds	r3, #12
 800893e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	e853 3f00 	ldrex	r3, [r3]
 8008946:	60fb      	str	r3, [r7, #12]
   return(result);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f023 0310 	bic.w	r3, r3, #16
 800894e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	330c      	adds	r3, #12
 8008958:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800895c:	61fa      	str	r2, [r7, #28]
 800895e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008960:	69b9      	ldr	r1, [r7, #24]
 8008962:	69fa      	ldr	r2, [r7, #28]
 8008964:	e841 2300 	strex	r3, r2, [r1]
 8008968:	617b      	str	r3, [r7, #20]
   return(result);
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d1e3      	bne.n	8008938 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2202      	movs	r2, #2
 8008974:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008976:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800897a:	4619      	mov	r1, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f000 f83d 	bl	80089fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008982:	e023      	b.n	80089cc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800898c:	2b00      	cmp	r3, #0
 800898e:	d009      	beq.n	80089a4 <HAL_UART_IRQHandler+0x4f4>
 8008990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008998:	2b00      	cmp	r3, #0
 800899a:	d003      	beq.n	80089a4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f943 	bl	8008c28 <UART_Transmit_IT>
    return;
 80089a2:	e014      	b.n	80089ce <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80089a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00e      	beq.n	80089ce <HAL_UART_IRQHandler+0x51e>
 80089b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d008      	beq.n	80089ce <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 f983 	bl	8008cc8 <UART_EndTransmit_IT>
    return;
 80089c2:	e004      	b.n	80089ce <HAL_UART_IRQHandler+0x51e>
    return;
 80089c4:	bf00      	nop
 80089c6:	e002      	b.n	80089ce <HAL_UART_IRQHandler+0x51e>
      return;
 80089c8:	bf00      	nop
 80089ca:	e000      	b.n	80089ce <HAL_UART_IRQHandler+0x51e>
      return;
 80089cc:	bf00      	nop
  }
}
 80089ce:	37e8      	adds	r7, #232	@ 0xe8
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b083      	sub	sp, #12
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80089f0:	bf00      	nop
 80089f2:	370c      	adds	r7, #12
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr

080089fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	460b      	mov	r3, r1
 8008a06:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b086      	sub	sp, #24
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	60f8      	str	r0, [r7, #12]
 8008a1c:	60b9      	str	r1, [r7, #8]
 8008a1e:	603b      	str	r3, [r7, #0]
 8008a20:	4613      	mov	r3, r2
 8008a22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a24:	e03b      	b.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a26:	6a3b      	ldr	r3, [r7, #32]
 8008a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a2c:	d037      	beq.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a2e:	f00e fa2d 	bl	8016e8c <HAL_GetTick>
 8008a32:	4602      	mov	r2, r0
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	6a3a      	ldr	r2, [r7, #32]
 8008a3a:	429a      	cmp	r2, r3
 8008a3c:	d302      	bcc.n	8008a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a3e:	6a3b      	ldr	r3, [r7, #32]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d101      	bne.n	8008a48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a44:	2303      	movs	r3, #3
 8008a46:	e03a      	b.n	8008abe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68db      	ldr	r3, [r3, #12]
 8008a4e:	f003 0304 	and.w	r3, r3, #4
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d023      	beq.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	2b80      	cmp	r3, #128	@ 0x80
 8008a5a:	d020      	beq.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	2b40      	cmp	r3, #64	@ 0x40
 8008a60:	d01d      	beq.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f003 0308 	and.w	r3, r3, #8
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d116      	bne.n	8008a9e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008a70:	2300      	movs	r3, #0
 8008a72:	617b      	str	r3, [r7, #20]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	617b      	str	r3, [r7, #20]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	617b      	str	r3, [r7, #20]
 8008a84:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a86:	68f8      	ldr	r0, [r7, #12]
 8008a88:	f000 f857 	bl	8008b3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2208      	movs	r2, #8
 8008a90:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2200      	movs	r2, #0
 8008a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008a9a:	2301      	movs	r3, #1
 8008a9c:	e00f      	b.n	8008abe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	4013      	ands	r3, r2
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	bf0c      	ite	eq
 8008aae:	2301      	moveq	r3, #1
 8008ab0:	2300      	movne	r3, #0
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	79fb      	ldrb	r3, [r7, #7]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d0b4      	beq.n	8008a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3718      	adds	r7, #24
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bd80      	pop	{r7, pc}

08008ac6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ac6:	b480      	push	{r7}
 8008ac8:	b085      	sub	sp, #20
 8008aca:	af00      	add	r7, sp, #0
 8008acc:	60f8      	str	r0, [r7, #12]
 8008ace:	60b9      	str	r1, [r7, #8]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	88fa      	ldrh	r2, [r7, #6]
 8008ade:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	88fa      	ldrh	r2, [r7, #6]
 8008ae4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2222      	movs	r2, #34	@ 0x22
 8008af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d007      	beq.n	8008b0c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68da      	ldr	r2, [r3, #12]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008b0a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	695a      	ldr	r2, [r3, #20]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f042 0201 	orr.w	r2, r2, #1
 8008b1a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	68da      	ldr	r2, [r3, #12]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0220 	orr.w	r2, r2, #32
 8008b2a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3714      	adds	r7, #20
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b3a:	b480      	push	{r7}
 8008b3c:	b095      	sub	sp, #84	@ 0x54
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	330c      	adds	r3, #12
 8008b48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b4c:	e853 3f00 	ldrex	r3, [r3]
 8008b50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	330c      	adds	r3, #12
 8008b60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b62:	643a      	str	r2, [r7, #64]	@ 0x40
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b6a:	e841 2300 	strex	r3, r2, [r1]
 8008b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d1e5      	bne.n	8008b42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	3314      	adds	r3, #20
 8008b7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7e:	6a3b      	ldr	r3, [r7, #32]
 8008b80:	e853 3f00 	ldrex	r3, [r3]
 8008b84:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b86:	69fb      	ldr	r3, [r7, #28]
 8008b88:	f023 0301 	bic.w	r3, r3, #1
 8008b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	3314      	adds	r3, #20
 8008b94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b9e:	e841 2300 	strex	r3, r2, [r1]
 8008ba2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1e5      	bne.n	8008b76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d119      	bne.n	8008be6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	330c      	adds	r3, #12
 8008bb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	e853 3f00 	ldrex	r3, [r3]
 8008bc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	f023 0310 	bic.w	r3, r3, #16
 8008bc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	330c      	adds	r3, #12
 8008bd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008bd2:	61ba      	str	r2, [r7, #24]
 8008bd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bd6:	6979      	ldr	r1, [r7, #20]
 8008bd8:	69ba      	ldr	r2, [r7, #24]
 8008bda:	e841 2300 	strex	r3, r2, [r1]
 8008bde:	613b      	str	r3, [r7, #16]
   return(result);
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d1e5      	bne.n	8008bb2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	2220      	movs	r2, #32
 8008bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008bf4:	bf00      	nop
 8008bf6:	3754      	adds	r7, #84	@ 0x54
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfe:	4770      	bx	lr

08008c00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b084      	sub	sp, #16
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2200      	movs	r2, #0
 8008c12:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	2200      	movs	r2, #0
 8008c18:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f7ff fee4 	bl	80089e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c20:	bf00      	nop
 8008c22:	3710      	adds	r7, #16
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b085      	sub	sp, #20
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	2b21      	cmp	r3, #33	@ 0x21
 8008c3a:	d13e      	bne.n	8008cba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c44:	d114      	bne.n	8008c70 <UART_Transmit_IT+0x48>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	691b      	ldr	r3, [r3, #16]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d110      	bne.n	8008c70 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a1b      	ldr	r3, [r3, #32]
 8008c52:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c62:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6a1b      	ldr	r3, [r3, #32]
 8008c68:	1c9a      	adds	r2, r3, #2
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	621a      	str	r2, [r3, #32]
 8008c6e:	e008      	b.n	8008c82 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a1b      	ldr	r3, [r3, #32]
 8008c74:	1c59      	adds	r1, r3, #1
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	6211      	str	r1, [r2, #32]
 8008c7a:	781a      	ldrb	r2, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	4619      	mov	r1, r3
 8008c90:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d10f      	bne.n	8008cb6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68da      	ldr	r2, [r3, #12]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ca4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68da      	ldr	r2, [r3, #12]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cb4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e000      	b.n	8008cbc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008cba:	2302      	movs	r3, #2
  }
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3714      	adds	r7, #20
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cc8:	b580      	push	{r7, lr}
 8008cca:	b082      	sub	sp, #8
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68da      	ldr	r2, [r3, #12]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cde:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2220      	movs	r2, #32
 8008ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f7ff fe73 	bl	80089d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008cee:	2300      	movs	r3, #0
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3708      	adds	r7, #8
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b08c      	sub	sp, #48	@ 0x30
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	2b22      	cmp	r3, #34	@ 0x22
 8008d0a:	f040 80ae 	bne.w	8008e6a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	689b      	ldr	r3, [r3, #8]
 8008d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d16:	d117      	bne.n	8008d48 <UART_Receive_IT+0x50>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	691b      	ldr	r3, [r3, #16]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d113      	bne.n	8008d48 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d20:	2300      	movs	r3, #0
 8008d22:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d28:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	b29b      	uxth	r3, r3
 8008d32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d40:	1c9a      	adds	r2, r3, #2
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d46:	e026      	b.n	8008d96 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	689b      	ldr	r3, [r3, #8]
 8008d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d5a:	d007      	beq.n	8008d6c <UART_Receive_IT+0x74>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10a      	bne.n	8008d7a <UART_Receive_IT+0x82>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	691b      	ldr	r3, [r3, #16]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d106      	bne.n	8008d7a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	b2da      	uxtb	r2, r3
 8008d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d76:	701a      	strb	r2, [r3, #0]
 8008d78:	e008      	b.n	8008d8c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	b2db      	uxtb	r3, r3
 8008d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d86:	b2da      	uxtb	r2, r3
 8008d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d90:	1c5a      	adds	r2, r3, #1
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	3b01      	subs	r3, #1
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	687a      	ldr	r2, [r7, #4]
 8008da2:	4619      	mov	r1, r3
 8008da4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d15d      	bne.n	8008e66 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	68da      	ldr	r2, [r3, #12]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f022 0220 	bic.w	r2, r2, #32
 8008db8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68da      	ldr	r2, [r3, #12]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008dc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	695a      	ldr	r2, [r3, #20]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f022 0201 	bic.w	r2, r2, #1
 8008dd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2220      	movs	r2, #32
 8008dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d135      	bne.n	8008e5c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	330c      	adds	r3, #12
 8008dfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	e853 3f00 	ldrex	r3, [r3]
 8008e04:	613b      	str	r3, [r7, #16]
   return(result);
 8008e06:	693b      	ldr	r3, [r7, #16]
 8008e08:	f023 0310 	bic.w	r3, r3, #16
 8008e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	330c      	adds	r3, #12
 8008e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e16:	623a      	str	r2, [r7, #32]
 8008e18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1a:	69f9      	ldr	r1, [r7, #28]
 8008e1c:	6a3a      	ldr	r2, [r7, #32]
 8008e1e:	e841 2300 	strex	r3, r2, [r1]
 8008e22:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d1e5      	bne.n	8008df6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f003 0310 	and.w	r3, r3, #16
 8008e34:	2b10      	cmp	r3, #16
 8008e36:	d10a      	bne.n	8008e4e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e38:	2300      	movs	r3, #0
 8008e3a:	60fb      	str	r3, [r7, #12]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	60fb      	str	r3, [r7, #12]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e52:	4619      	mov	r1, r3
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f7ff fdd1 	bl	80089fc <HAL_UARTEx_RxEventCallback>
 8008e5a:	e002      	b.n	8008e62 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f00d fac7 	bl	80163f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008e62:	2300      	movs	r3, #0
 8008e64:	e002      	b.n	8008e6c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008e66:	2300      	movs	r3, #0
 8008e68:	e000      	b.n	8008e6c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008e6a:	2302      	movs	r3, #2
  }
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3730      	adds	r7, #48	@ 0x30
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e78:	b0c0      	sub	sp, #256	@ 0x100
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e90:	68d9      	ldr	r1, [r3, #12]
 8008e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	ea40 0301 	orr.w	r3, r0, r1
 8008e9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ea2:	689a      	ldr	r2, [r3, #8]
 8008ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	431a      	orrs	r2, r3
 8008eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb0:	695b      	ldr	r3, [r3, #20]
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008ecc:	f021 010c 	bic.w	r1, r1, #12
 8008ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008eda:	430b      	orrs	r3, r1
 8008edc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eee:	6999      	ldr	r1, [r3, #24]
 8008ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	ea40 0301 	orr.w	r3, r0, r1
 8008efa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	4b8f      	ldr	r3, [pc, #572]	@ (8009140 <UART_SetConfig+0x2cc>)
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d005      	beq.n	8008f14 <UART_SetConfig+0xa0>
 8008f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	4b8d      	ldr	r3, [pc, #564]	@ (8009144 <UART_SetConfig+0x2d0>)
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d104      	bne.n	8008f1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f14:	f7fd fbd4 	bl	80066c0 <HAL_RCC_GetPCLK2Freq>
 8008f18:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008f1c:	e003      	b.n	8008f26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f1e:	f7fd fbbb 	bl	8006698 <HAL_RCC_GetPCLK1Freq>
 8008f22:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f2a:	69db      	ldr	r3, [r3, #28]
 8008f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f30:	f040 810c 	bne.w	800914c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008f3e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008f42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008f46:	4622      	mov	r2, r4
 8008f48:	462b      	mov	r3, r5
 8008f4a:	1891      	adds	r1, r2, r2
 8008f4c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008f4e:	415b      	adcs	r3, r3
 8008f50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008f56:	4621      	mov	r1, r4
 8008f58:	eb12 0801 	adds.w	r8, r2, r1
 8008f5c:	4629      	mov	r1, r5
 8008f5e:	eb43 0901 	adc.w	r9, r3, r1
 8008f62:	f04f 0200 	mov.w	r2, #0
 8008f66:	f04f 0300 	mov.w	r3, #0
 8008f6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f76:	4690      	mov	r8, r2
 8008f78:	4699      	mov	r9, r3
 8008f7a:	4623      	mov	r3, r4
 8008f7c:	eb18 0303 	adds.w	r3, r8, r3
 8008f80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008f84:	462b      	mov	r3, r5
 8008f86:	eb49 0303 	adc.w	r3, r9, r3
 8008f8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	2200      	movs	r2, #0
 8008f96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008f9a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008f9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008fa2:	460b      	mov	r3, r1
 8008fa4:	18db      	adds	r3, r3, r3
 8008fa6:	653b      	str	r3, [r7, #80]	@ 0x50
 8008fa8:	4613      	mov	r3, r2
 8008faa:	eb42 0303 	adc.w	r3, r2, r3
 8008fae:	657b      	str	r3, [r7, #84]	@ 0x54
 8008fb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008fb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008fb8:	f7f7 fe76 	bl	8000ca8 <__aeabi_uldivmod>
 8008fbc:	4602      	mov	r2, r0
 8008fbe:	460b      	mov	r3, r1
 8008fc0:	4b61      	ldr	r3, [pc, #388]	@ (8009148 <UART_SetConfig+0x2d4>)
 8008fc2:	fba3 2302 	umull	r2, r3, r3, r2
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	011c      	lsls	r4, r3, #4
 8008fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fce:	2200      	movs	r2, #0
 8008fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008fd4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008fd8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008fdc:	4642      	mov	r2, r8
 8008fde:	464b      	mov	r3, r9
 8008fe0:	1891      	adds	r1, r2, r2
 8008fe2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008fe4:	415b      	adcs	r3, r3
 8008fe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008fe8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008fec:	4641      	mov	r1, r8
 8008fee:	eb12 0a01 	adds.w	sl, r2, r1
 8008ff2:	4649      	mov	r1, r9
 8008ff4:	eb43 0b01 	adc.w	fp, r3, r1
 8008ff8:	f04f 0200 	mov.w	r2, #0
 8008ffc:	f04f 0300 	mov.w	r3, #0
 8009000:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009004:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009008:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800900c:	4692      	mov	sl, r2
 800900e:	469b      	mov	fp, r3
 8009010:	4643      	mov	r3, r8
 8009012:	eb1a 0303 	adds.w	r3, sl, r3
 8009016:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800901a:	464b      	mov	r3, r9
 800901c:	eb4b 0303 	adc.w	r3, fp, r3
 8009020:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009028:	685b      	ldr	r3, [r3, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009030:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009034:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009038:	460b      	mov	r3, r1
 800903a:	18db      	adds	r3, r3, r3
 800903c:	643b      	str	r3, [r7, #64]	@ 0x40
 800903e:	4613      	mov	r3, r2
 8009040:	eb42 0303 	adc.w	r3, r2, r3
 8009044:	647b      	str	r3, [r7, #68]	@ 0x44
 8009046:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800904a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800904e:	f7f7 fe2b 	bl	8000ca8 <__aeabi_uldivmod>
 8009052:	4602      	mov	r2, r0
 8009054:	460b      	mov	r3, r1
 8009056:	4611      	mov	r1, r2
 8009058:	4b3b      	ldr	r3, [pc, #236]	@ (8009148 <UART_SetConfig+0x2d4>)
 800905a:	fba3 2301 	umull	r2, r3, r3, r1
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	2264      	movs	r2, #100	@ 0x64
 8009062:	fb02 f303 	mul.w	r3, r2, r3
 8009066:	1acb      	subs	r3, r1, r3
 8009068:	00db      	lsls	r3, r3, #3
 800906a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800906e:	4b36      	ldr	r3, [pc, #216]	@ (8009148 <UART_SetConfig+0x2d4>)
 8009070:	fba3 2302 	umull	r2, r3, r3, r2
 8009074:	095b      	lsrs	r3, r3, #5
 8009076:	005b      	lsls	r3, r3, #1
 8009078:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800907c:	441c      	add	r4, r3
 800907e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009082:	2200      	movs	r2, #0
 8009084:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009088:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800908c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009090:	4642      	mov	r2, r8
 8009092:	464b      	mov	r3, r9
 8009094:	1891      	adds	r1, r2, r2
 8009096:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009098:	415b      	adcs	r3, r3
 800909a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800909c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80090a0:	4641      	mov	r1, r8
 80090a2:	1851      	adds	r1, r2, r1
 80090a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80090a6:	4649      	mov	r1, r9
 80090a8:	414b      	adcs	r3, r1
 80090aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ac:	f04f 0200 	mov.w	r2, #0
 80090b0:	f04f 0300 	mov.w	r3, #0
 80090b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80090b8:	4659      	mov	r1, fp
 80090ba:	00cb      	lsls	r3, r1, #3
 80090bc:	4651      	mov	r1, sl
 80090be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090c2:	4651      	mov	r1, sl
 80090c4:	00ca      	lsls	r2, r1, #3
 80090c6:	4610      	mov	r0, r2
 80090c8:	4619      	mov	r1, r3
 80090ca:	4603      	mov	r3, r0
 80090cc:	4642      	mov	r2, r8
 80090ce:	189b      	adds	r3, r3, r2
 80090d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090d4:	464b      	mov	r3, r9
 80090d6:	460a      	mov	r2, r1
 80090d8:	eb42 0303 	adc.w	r3, r2, r3
 80090dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80090e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e4:	685b      	ldr	r3, [r3, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80090ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80090f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80090f4:	460b      	mov	r3, r1
 80090f6:	18db      	adds	r3, r3, r3
 80090f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090fa:	4613      	mov	r3, r2
 80090fc:	eb42 0303 	adc.w	r3, r2, r3
 8009100:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009102:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009106:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800910a:	f7f7 fdcd 	bl	8000ca8 <__aeabi_uldivmod>
 800910e:	4602      	mov	r2, r0
 8009110:	460b      	mov	r3, r1
 8009112:	4b0d      	ldr	r3, [pc, #52]	@ (8009148 <UART_SetConfig+0x2d4>)
 8009114:	fba3 1302 	umull	r1, r3, r3, r2
 8009118:	095b      	lsrs	r3, r3, #5
 800911a:	2164      	movs	r1, #100	@ 0x64
 800911c:	fb01 f303 	mul.w	r3, r1, r3
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	00db      	lsls	r3, r3, #3
 8009124:	3332      	adds	r3, #50	@ 0x32
 8009126:	4a08      	ldr	r2, [pc, #32]	@ (8009148 <UART_SetConfig+0x2d4>)
 8009128:	fba2 2303 	umull	r2, r3, r2, r3
 800912c:	095b      	lsrs	r3, r3, #5
 800912e:	f003 0207 	and.w	r2, r3, #7
 8009132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4422      	add	r2, r4
 800913a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800913c:	e106      	b.n	800934c <UART_SetConfig+0x4d8>
 800913e:	bf00      	nop
 8009140:	40011000 	.word	0x40011000
 8009144:	40011400 	.word	0x40011400
 8009148:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800914c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009150:	2200      	movs	r2, #0
 8009152:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009156:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800915a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800915e:	4642      	mov	r2, r8
 8009160:	464b      	mov	r3, r9
 8009162:	1891      	adds	r1, r2, r2
 8009164:	6239      	str	r1, [r7, #32]
 8009166:	415b      	adcs	r3, r3
 8009168:	627b      	str	r3, [r7, #36]	@ 0x24
 800916a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800916e:	4641      	mov	r1, r8
 8009170:	1854      	adds	r4, r2, r1
 8009172:	4649      	mov	r1, r9
 8009174:	eb43 0501 	adc.w	r5, r3, r1
 8009178:	f04f 0200 	mov.w	r2, #0
 800917c:	f04f 0300 	mov.w	r3, #0
 8009180:	00eb      	lsls	r3, r5, #3
 8009182:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009186:	00e2      	lsls	r2, r4, #3
 8009188:	4614      	mov	r4, r2
 800918a:	461d      	mov	r5, r3
 800918c:	4643      	mov	r3, r8
 800918e:	18e3      	adds	r3, r4, r3
 8009190:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009194:	464b      	mov	r3, r9
 8009196:	eb45 0303 	adc.w	r3, r5, r3
 800919a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800919e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80091ae:	f04f 0200 	mov.w	r2, #0
 80091b2:	f04f 0300 	mov.w	r3, #0
 80091b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80091ba:	4629      	mov	r1, r5
 80091bc:	008b      	lsls	r3, r1, #2
 80091be:	4621      	mov	r1, r4
 80091c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091c4:	4621      	mov	r1, r4
 80091c6:	008a      	lsls	r2, r1, #2
 80091c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80091cc:	f7f7 fd6c 	bl	8000ca8 <__aeabi_uldivmod>
 80091d0:	4602      	mov	r2, r0
 80091d2:	460b      	mov	r3, r1
 80091d4:	4b60      	ldr	r3, [pc, #384]	@ (8009358 <UART_SetConfig+0x4e4>)
 80091d6:	fba3 2302 	umull	r2, r3, r3, r2
 80091da:	095b      	lsrs	r3, r3, #5
 80091dc:	011c      	lsls	r4, r3, #4
 80091de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80091e2:	2200      	movs	r2, #0
 80091e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80091e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80091ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80091f0:	4642      	mov	r2, r8
 80091f2:	464b      	mov	r3, r9
 80091f4:	1891      	adds	r1, r2, r2
 80091f6:	61b9      	str	r1, [r7, #24]
 80091f8:	415b      	adcs	r3, r3
 80091fa:	61fb      	str	r3, [r7, #28]
 80091fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009200:	4641      	mov	r1, r8
 8009202:	1851      	adds	r1, r2, r1
 8009204:	6139      	str	r1, [r7, #16]
 8009206:	4649      	mov	r1, r9
 8009208:	414b      	adcs	r3, r1
 800920a:	617b      	str	r3, [r7, #20]
 800920c:	f04f 0200 	mov.w	r2, #0
 8009210:	f04f 0300 	mov.w	r3, #0
 8009214:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009218:	4659      	mov	r1, fp
 800921a:	00cb      	lsls	r3, r1, #3
 800921c:	4651      	mov	r1, sl
 800921e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009222:	4651      	mov	r1, sl
 8009224:	00ca      	lsls	r2, r1, #3
 8009226:	4610      	mov	r0, r2
 8009228:	4619      	mov	r1, r3
 800922a:	4603      	mov	r3, r0
 800922c:	4642      	mov	r2, r8
 800922e:	189b      	adds	r3, r3, r2
 8009230:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009234:	464b      	mov	r3, r9
 8009236:	460a      	mov	r2, r1
 8009238:	eb42 0303 	adc.w	r3, r2, r3
 800923c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	2200      	movs	r2, #0
 8009248:	67bb      	str	r3, [r7, #120]	@ 0x78
 800924a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800924c:	f04f 0200 	mov.w	r2, #0
 8009250:	f04f 0300 	mov.w	r3, #0
 8009254:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009258:	4649      	mov	r1, r9
 800925a:	008b      	lsls	r3, r1, #2
 800925c:	4641      	mov	r1, r8
 800925e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009262:	4641      	mov	r1, r8
 8009264:	008a      	lsls	r2, r1, #2
 8009266:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800926a:	f7f7 fd1d 	bl	8000ca8 <__aeabi_uldivmod>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	4611      	mov	r1, r2
 8009274:	4b38      	ldr	r3, [pc, #224]	@ (8009358 <UART_SetConfig+0x4e4>)
 8009276:	fba3 2301 	umull	r2, r3, r3, r1
 800927a:	095b      	lsrs	r3, r3, #5
 800927c:	2264      	movs	r2, #100	@ 0x64
 800927e:	fb02 f303 	mul.w	r3, r2, r3
 8009282:	1acb      	subs	r3, r1, r3
 8009284:	011b      	lsls	r3, r3, #4
 8009286:	3332      	adds	r3, #50	@ 0x32
 8009288:	4a33      	ldr	r2, [pc, #204]	@ (8009358 <UART_SetConfig+0x4e4>)
 800928a:	fba2 2303 	umull	r2, r3, r2, r3
 800928e:	095b      	lsrs	r3, r3, #5
 8009290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009294:	441c      	add	r4, r3
 8009296:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800929a:	2200      	movs	r2, #0
 800929c:	673b      	str	r3, [r7, #112]	@ 0x70
 800929e:	677a      	str	r2, [r7, #116]	@ 0x74
 80092a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80092a4:	4642      	mov	r2, r8
 80092a6:	464b      	mov	r3, r9
 80092a8:	1891      	adds	r1, r2, r2
 80092aa:	60b9      	str	r1, [r7, #8]
 80092ac:	415b      	adcs	r3, r3
 80092ae:	60fb      	str	r3, [r7, #12]
 80092b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80092b4:	4641      	mov	r1, r8
 80092b6:	1851      	adds	r1, r2, r1
 80092b8:	6039      	str	r1, [r7, #0]
 80092ba:	4649      	mov	r1, r9
 80092bc:	414b      	adcs	r3, r1
 80092be:	607b      	str	r3, [r7, #4]
 80092c0:	f04f 0200 	mov.w	r2, #0
 80092c4:	f04f 0300 	mov.w	r3, #0
 80092c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80092cc:	4659      	mov	r1, fp
 80092ce:	00cb      	lsls	r3, r1, #3
 80092d0:	4651      	mov	r1, sl
 80092d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092d6:	4651      	mov	r1, sl
 80092d8:	00ca      	lsls	r2, r1, #3
 80092da:	4610      	mov	r0, r2
 80092dc:	4619      	mov	r1, r3
 80092de:	4603      	mov	r3, r0
 80092e0:	4642      	mov	r2, r8
 80092e2:	189b      	adds	r3, r3, r2
 80092e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092e6:	464b      	mov	r3, r9
 80092e8:	460a      	mov	r2, r1
 80092ea:	eb42 0303 	adc.w	r3, r2, r3
 80092ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80092f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80092fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80092fc:	f04f 0200 	mov.w	r2, #0
 8009300:	f04f 0300 	mov.w	r3, #0
 8009304:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009308:	4649      	mov	r1, r9
 800930a:	008b      	lsls	r3, r1, #2
 800930c:	4641      	mov	r1, r8
 800930e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009312:	4641      	mov	r1, r8
 8009314:	008a      	lsls	r2, r1, #2
 8009316:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800931a:	f7f7 fcc5 	bl	8000ca8 <__aeabi_uldivmod>
 800931e:	4602      	mov	r2, r0
 8009320:	460b      	mov	r3, r1
 8009322:	4b0d      	ldr	r3, [pc, #52]	@ (8009358 <UART_SetConfig+0x4e4>)
 8009324:	fba3 1302 	umull	r1, r3, r3, r2
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	2164      	movs	r1, #100	@ 0x64
 800932c:	fb01 f303 	mul.w	r3, r1, r3
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	3332      	adds	r3, #50	@ 0x32
 8009336:	4a08      	ldr	r2, [pc, #32]	@ (8009358 <UART_SetConfig+0x4e4>)
 8009338:	fba2 2303 	umull	r2, r3, r2, r3
 800933c:	095b      	lsrs	r3, r3, #5
 800933e:	f003 020f 	and.w	r2, r3, #15
 8009342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4422      	add	r2, r4
 800934a:	609a      	str	r2, [r3, #8]
}
 800934c:	bf00      	nop
 800934e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009352:	46bd      	mov	sp, r7
 8009354:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009358:	51eb851f 	.word	0x51eb851f

0800935c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009362:	4b87      	ldr	r3, [pc, #540]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009364:	22c0      	movs	r2, #192	@ 0xc0
 8009366:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8009368:	4b85      	ldr	r3, [pc, #532]	@ (8009580 <MX_LWIP_Init+0x224>)
 800936a:	22a8      	movs	r2, #168	@ 0xa8
 800936c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 50;
 800936e:	4b84      	ldr	r3, [pc, #528]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009370:	2232      	movs	r2, #50	@ 0x32
 8009372:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 100;
 8009374:	4b82      	ldr	r3, [pc, #520]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009376:	2264      	movs	r2, #100	@ 0x64
 8009378:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800937a:	4b82      	ldr	r3, [pc, #520]	@ (8009584 <MX_LWIP_Init+0x228>)
 800937c:	22ff      	movs	r2, #255	@ 0xff
 800937e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009380:	4b80      	ldr	r3, [pc, #512]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009382:	22ff      	movs	r2, #255	@ 0xff
 8009384:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009386:	4b7f      	ldr	r3, [pc, #508]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009388:	22ff      	movs	r2, #255	@ 0xff
 800938a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800938c:	4b7d      	ldr	r3, [pc, #500]	@ (8009584 <MX_LWIP_Init+0x228>)
 800938e:	2200      	movs	r2, #0
 8009390:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009392:	4b7d      	ldr	r3, [pc, #500]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009394:	22c0      	movs	r2, #192	@ 0xc0
 8009396:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009398:	4b7b      	ldr	r3, [pc, #492]	@ (8009588 <MX_LWIP_Init+0x22c>)
 800939a:	22a8      	movs	r2, #168	@ 0xa8
 800939c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 50;
 800939e:	4b7a      	ldr	r3, [pc, #488]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80093a0:	2232      	movs	r2, #50	@ 0x32
 80093a2:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 80093a4:	4b78      	ldr	r3, [pc, #480]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80093a6:	2201      	movs	r2, #1
 80093a8:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 80093aa:	f001 fe54 	bl	800b056 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80093ae:	4b74      	ldr	r3, [pc, #464]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	061a      	lsls	r2, r3, #24
 80093b4:	4b72      	ldr	r3, [pc, #456]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093b6:	785b      	ldrb	r3, [r3, #1]
 80093b8:	041b      	lsls	r3, r3, #16
 80093ba:	431a      	orrs	r2, r3
 80093bc:	4b70      	ldr	r3, [pc, #448]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093be:	789b      	ldrb	r3, [r3, #2]
 80093c0:	021b      	lsls	r3, r3, #8
 80093c2:	4313      	orrs	r3, r2
 80093c4:	4a6e      	ldr	r2, [pc, #440]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093c6:	78d2      	ldrb	r2, [r2, #3]
 80093c8:	4313      	orrs	r3, r2
 80093ca:	061a      	lsls	r2, r3, #24
 80093cc:	4b6c      	ldr	r3, [pc, #432]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	0619      	lsls	r1, r3, #24
 80093d2:	4b6b      	ldr	r3, [pc, #428]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093d4:	785b      	ldrb	r3, [r3, #1]
 80093d6:	041b      	lsls	r3, r3, #16
 80093d8:	4319      	orrs	r1, r3
 80093da:	4b69      	ldr	r3, [pc, #420]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093dc:	789b      	ldrb	r3, [r3, #2]
 80093de:	021b      	lsls	r3, r3, #8
 80093e0:	430b      	orrs	r3, r1
 80093e2:	4967      	ldr	r1, [pc, #412]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093e4:	78c9      	ldrb	r1, [r1, #3]
 80093e6:	430b      	orrs	r3, r1
 80093e8:	021b      	lsls	r3, r3, #8
 80093ea:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80093ee:	431a      	orrs	r2, r3
 80093f0:	4b63      	ldr	r3, [pc, #396]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	0619      	lsls	r1, r3, #24
 80093f6:	4b62      	ldr	r3, [pc, #392]	@ (8009580 <MX_LWIP_Init+0x224>)
 80093f8:	785b      	ldrb	r3, [r3, #1]
 80093fa:	041b      	lsls	r3, r3, #16
 80093fc:	4319      	orrs	r1, r3
 80093fe:	4b60      	ldr	r3, [pc, #384]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009400:	789b      	ldrb	r3, [r3, #2]
 8009402:	021b      	lsls	r3, r3, #8
 8009404:	430b      	orrs	r3, r1
 8009406:	495e      	ldr	r1, [pc, #376]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009408:	78c9      	ldrb	r1, [r1, #3]
 800940a:	430b      	orrs	r3, r1
 800940c:	0a1b      	lsrs	r3, r3, #8
 800940e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009412:	431a      	orrs	r2, r3
 8009414:	4b5a      	ldr	r3, [pc, #360]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009416:	781b      	ldrb	r3, [r3, #0]
 8009418:	0619      	lsls	r1, r3, #24
 800941a:	4b59      	ldr	r3, [pc, #356]	@ (8009580 <MX_LWIP_Init+0x224>)
 800941c:	785b      	ldrb	r3, [r3, #1]
 800941e:	041b      	lsls	r3, r3, #16
 8009420:	4319      	orrs	r1, r3
 8009422:	4b57      	ldr	r3, [pc, #348]	@ (8009580 <MX_LWIP_Init+0x224>)
 8009424:	789b      	ldrb	r3, [r3, #2]
 8009426:	021b      	lsls	r3, r3, #8
 8009428:	430b      	orrs	r3, r1
 800942a:	4955      	ldr	r1, [pc, #340]	@ (8009580 <MX_LWIP_Init+0x224>)
 800942c:	78c9      	ldrb	r1, [r1, #3]
 800942e:	430b      	orrs	r3, r1
 8009430:	0e1b      	lsrs	r3, r3, #24
 8009432:	4313      	orrs	r3, r2
 8009434:	4a55      	ldr	r2, [pc, #340]	@ (800958c <MX_LWIP_Init+0x230>)
 8009436:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009438:	4b52      	ldr	r3, [pc, #328]	@ (8009584 <MX_LWIP_Init+0x228>)
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	061a      	lsls	r2, r3, #24
 800943e:	4b51      	ldr	r3, [pc, #324]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009440:	785b      	ldrb	r3, [r3, #1]
 8009442:	041b      	lsls	r3, r3, #16
 8009444:	431a      	orrs	r2, r3
 8009446:	4b4f      	ldr	r3, [pc, #316]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009448:	789b      	ldrb	r3, [r3, #2]
 800944a:	021b      	lsls	r3, r3, #8
 800944c:	4313      	orrs	r3, r2
 800944e:	4a4d      	ldr	r2, [pc, #308]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009450:	78d2      	ldrb	r2, [r2, #3]
 8009452:	4313      	orrs	r3, r2
 8009454:	061a      	lsls	r2, r3, #24
 8009456:	4b4b      	ldr	r3, [pc, #300]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	0619      	lsls	r1, r3, #24
 800945c:	4b49      	ldr	r3, [pc, #292]	@ (8009584 <MX_LWIP_Init+0x228>)
 800945e:	785b      	ldrb	r3, [r3, #1]
 8009460:	041b      	lsls	r3, r3, #16
 8009462:	4319      	orrs	r1, r3
 8009464:	4b47      	ldr	r3, [pc, #284]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009466:	789b      	ldrb	r3, [r3, #2]
 8009468:	021b      	lsls	r3, r3, #8
 800946a:	430b      	orrs	r3, r1
 800946c:	4945      	ldr	r1, [pc, #276]	@ (8009584 <MX_LWIP_Init+0x228>)
 800946e:	78c9      	ldrb	r1, [r1, #3]
 8009470:	430b      	orrs	r3, r1
 8009472:	021b      	lsls	r3, r3, #8
 8009474:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009478:	431a      	orrs	r2, r3
 800947a:	4b42      	ldr	r3, [pc, #264]	@ (8009584 <MX_LWIP_Init+0x228>)
 800947c:	781b      	ldrb	r3, [r3, #0]
 800947e:	0619      	lsls	r1, r3, #24
 8009480:	4b40      	ldr	r3, [pc, #256]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009482:	785b      	ldrb	r3, [r3, #1]
 8009484:	041b      	lsls	r3, r3, #16
 8009486:	4319      	orrs	r1, r3
 8009488:	4b3e      	ldr	r3, [pc, #248]	@ (8009584 <MX_LWIP_Init+0x228>)
 800948a:	789b      	ldrb	r3, [r3, #2]
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	430b      	orrs	r3, r1
 8009490:	493c      	ldr	r1, [pc, #240]	@ (8009584 <MX_LWIP_Init+0x228>)
 8009492:	78c9      	ldrb	r1, [r1, #3]
 8009494:	430b      	orrs	r3, r1
 8009496:	0a1b      	lsrs	r3, r3, #8
 8009498:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800949c:	431a      	orrs	r2, r3
 800949e:	4b39      	ldr	r3, [pc, #228]	@ (8009584 <MX_LWIP_Init+0x228>)
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	0619      	lsls	r1, r3, #24
 80094a4:	4b37      	ldr	r3, [pc, #220]	@ (8009584 <MX_LWIP_Init+0x228>)
 80094a6:	785b      	ldrb	r3, [r3, #1]
 80094a8:	041b      	lsls	r3, r3, #16
 80094aa:	4319      	orrs	r1, r3
 80094ac:	4b35      	ldr	r3, [pc, #212]	@ (8009584 <MX_LWIP_Init+0x228>)
 80094ae:	789b      	ldrb	r3, [r3, #2]
 80094b0:	021b      	lsls	r3, r3, #8
 80094b2:	430b      	orrs	r3, r1
 80094b4:	4933      	ldr	r1, [pc, #204]	@ (8009584 <MX_LWIP_Init+0x228>)
 80094b6:	78c9      	ldrb	r1, [r1, #3]
 80094b8:	430b      	orrs	r3, r1
 80094ba:	0e1b      	lsrs	r3, r3, #24
 80094bc:	4313      	orrs	r3, r2
 80094be:	4a34      	ldr	r2, [pc, #208]	@ (8009590 <MX_LWIP_Init+0x234>)
 80094c0:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80094c2:	4b31      	ldr	r3, [pc, #196]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	061a      	lsls	r2, r3, #24
 80094c8:	4b2f      	ldr	r3, [pc, #188]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094ca:	785b      	ldrb	r3, [r3, #1]
 80094cc:	041b      	lsls	r3, r3, #16
 80094ce:	431a      	orrs	r2, r3
 80094d0:	4b2d      	ldr	r3, [pc, #180]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094d2:	789b      	ldrb	r3, [r3, #2]
 80094d4:	021b      	lsls	r3, r3, #8
 80094d6:	4313      	orrs	r3, r2
 80094d8:	4a2b      	ldr	r2, [pc, #172]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094da:	78d2      	ldrb	r2, [r2, #3]
 80094dc:	4313      	orrs	r3, r2
 80094de:	061a      	lsls	r2, r3, #24
 80094e0:	4b29      	ldr	r3, [pc, #164]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094e2:	781b      	ldrb	r3, [r3, #0]
 80094e4:	0619      	lsls	r1, r3, #24
 80094e6:	4b28      	ldr	r3, [pc, #160]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094e8:	785b      	ldrb	r3, [r3, #1]
 80094ea:	041b      	lsls	r3, r3, #16
 80094ec:	4319      	orrs	r1, r3
 80094ee:	4b26      	ldr	r3, [pc, #152]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094f0:	789b      	ldrb	r3, [r3, #2]
 80094f2:	021b      	lsls	r3, r3, #8
 80094f4:	430b      	orrs	r3, r1
 80094f6:	4924      	ldr	r1, [pc, #144]	@ (8009588 <MX_LWIP_Init+0x22c>)
 80094f8:	78c9      	ldrb	r1, [r1, #3]
 80094fa:	430b      	orrs	r3, r1
 80094fc:	021b      	lsls	r3, r3, #8
 80094fe:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009502:	431a      	orrs	r2, r3
 8009504:	4b20      	ldr	r3, [pc, #128]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009506:	781b      	ldrb	r3, [r3, #0]
 8009508:	0619      	lsls	r1, r3, #24
 800950a:	4b1f      	ldr	r3, [pc, #124]	@ (8009588 <MX_LWIP_Init+0x22c>)
 800950c:	785b      	ldrb	r3, [r3, #1]
 800950e:	041b      	lsls	r3, r3, #16
 8009510:	4319      	orrs	r1, r3
 8009512:	4b1d      	ldr	r3, [pc, #116]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009514:	789b      	ldrb	r3, [r3, #2]
 8009516:	021b      	lsls	r3, r3, #8
 8009518:	430b      	orrs	r3, r1
 800951a:	491b      	ldr	r1, [pc, #108]	@ (8009588 <MX_LWIP_Init+0x22c>)
 800951c:	78c9      	ldrb	r1, [r1, #3]
 800951e:	430b      	orrs	r3, r1
 8009520:	0a1b      	lsrs	r3, r3, #8
 8009522:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009526:	431a      	orrs	r2, r3
 8009528:	4b17      	ldr	r3, [pc, #92]	@ (8009588 <MX_LWIP_Init+0x22c>)
 800952a:	781b      	ldrb	r3, [r3, #0]
 800952c:	0619      	lsls	r1, r3, #24
 800952e:	4b16      	ldr	r3, [pc, #88]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009530:	785b      	ldrb	r3, [r3, #1]
 8009532:	041b      	lsls	r3, r3, #16
 8009534:	4319      	orrs	r1, r3
 8009536:	4b14      	ldr	r3, [pc, #80]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009538:	789b      	ldrb	r3, [r3, #2]
 800953a:	021b      	lsls	r3, r3, #8
 800953c:	430b      	orrs	r3, r1
 800953e:	4912      	ldr	r1, [pc, #72]	@ (8009588 <MX_LWIP_Init+0x22c>)
 8009540:	78c9      	ldrb	r1, [r1, #3]
 8009542:	430b      	orrs	r3, r1
 8009544:	0e1b      	lsrs	r3, r3, #24
 8009546:	4313      	orrs	r3, r2
 8009548:	4a12      	ldr	r2, [pc, #72]	@ (8009594 <MX_LWIP_Init+0x238>)
 800954a:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800954c:	4b12      	ldr	r3, [pc, #72]	@ (8009598 <MX_LWIP_Init+0x23c>)
 800954e:	9302      	str	r3, [sp, #8]
 8009550:	4b12      	ldr	r3, [pc, #72]	@ (800959c <MX_LWIP_Init+0x240>)
 8009552:	9301      	str	r3, [sp, #4]
 8009554:	2300      	movs	r3, #0
 8009556:	9300      	str	r3, [sp, #0]
 8009558:	4b0e      	ldr	r3, [pc, #56]	@ (8009594 <MX_LWIP_Init+0x238>)
 800955a:	4a0d      	ldr	r2, [pc, #52]	@ (8009590 <MX_LWIP_Init+0x234>)
 800955c:	490b      	ldr	r1, [pc, #44]	@ (800958c <MX_LWIP_Init+0x230>)
 800955e:	4810      	ldr	r0, [pc, #64]	@ (80095a0 <MX_LWIP_Init+0x244>)
 8009560:	f002 fa66 	bl	800ba30 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009564:	480e      	ldr	r0, [pc, #56]	@ (80095a0 <MX_LWIP_Init+0x244>)
 8009566:	f002 fc29 	bl	800bdbc <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800956a:	480d      	ldr	r0, [pc, #52]	@ (80095a0 <MX_LWIP_Init+0x244>)
 800956c:	f002 fc36 	bl	800bddc <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8009570:	490c      	ldr	r1, [pc, #48]	@ (80095a4 <MX_LWIP_Init+0x248>)
 8009572:	480b      	ldr	r0, [pc, #44]	@ (80095a0 <MX_LWIP_Init+0x244>)
 8009574:	f002 fd3e 	bl	800bff4 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009578:	bf00      	nop
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}
 800957e:	bf00      	nop
 8009580:	2000051c 	.word	0x2000051c
 8009584:	20000520 	.word	0x20000520
 8009588:	20000524 	.word	0x20000524
 800958c:	20000510 	.word	0x20000510
 8009590:	20000514 	.word	0x20000514
 8009594:	20000518 	.word	0x20000518
 8009598:	08015b99 	.word	0x08015b99
 800959c:	08009889 	.word	0x08009889
 80095a0:	200004d4 	.word	0x200004d4
 80095a4:	080095a9 	.word	0x080095a9

080095a8 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b083      	sub	sp, #12
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 80095b0:	bf00      	nop
 80095b2:	370c      	adds	r7, #12
 80095b4:	46bd      	mov	sp, r7
 80095b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ba:	4770      	bx	lr

080095bc <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80095c8:	4b49      	ldr	r3, [pc, #292]	@ (80096f0 <low_level_init+0x134>)
 80095ca:	4a4a      	ldr	r2, [pc, #296]	@ (80096f4 <low_level_init+0x138>)
 80095cc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80095ce:	2300      	movs	r3, #0
 80095d0:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 80095d2:	2380      	movs	r3, #128	@ 0x80
 80095d4:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 80095d6:	23e1      	movs	r3, #225	@ 0xe1
 80095d8:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 80095da:	2300      	movs	r3, #0
 80095dc:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 80095de:	2300      	movs	r3, #0
 80095e0:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 80095e2:	2300      	movs	r3, #0
 80095e4:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 80095e6:	4a42      	ldr	r2, [pc, #264]	@ (80096f0 <low_level_init+0x134>)
 80095e8:	f107 0308 	add.w	r3, r7, #8
 80095ec:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80095ee:	4b40      	ldr	r3, [pc, #256]	@ (80096f0 <low_level_init+0x134>)
 80095f0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80095f4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80095f6:	4b3e      	ldr	r3, [pc, #248]	@ (80096f0 <low_level_init+0x134>)
 80095f8:	4a3f      	ldr	r2, [pc, #252]	@ (80096f8 <low_level_init+0x13c>)
 80095fa:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80095fc:	4b3c      	ldr	r3, [pc, #240]	@ (80096f0 <low_level_init+0x134>)
 80095fe:	4a3f      	ldr	r2, [pc, #252]	@ (80096fc <low_level_init+0x140>)
 8009600:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8009602:	4b3b      	ldr	r3, [pc, #236]	@ (80096f0 <low_level_init+0x134>)
 8009604:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009608:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800960a:	4839      	ldr	r0, [pc, #228]	@ (80096f0 <low_level_init+0x134>)
 800960c:	f7f9 fab0 	bl	8002b70 <HAL_ETH_Init>
 8009610:	4603      	mov	r3, r0
 8009612:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009614:	2238      	movs	r2, #56	@ 0x38
 8009616:	2100      	movs	r1, #0
 8009618:	4839      	ldr	r0, [pc, #228]	@ (8009700 <low_level_init+0x144>)
 800961a:	f00f fb0d 	bl	8018c38 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800961e:	4b38      	ldr	r3, [pc, #224]	@ (8009700 <low_level_init+0x144>)
 8009620:	2221      	movs	r2, #33	@ 0x21
 8009622:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009624:	4b36      	ldr	r3, [pc, #216]	@ (8009700 <low_level_init+0x144>)
 8009626:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800962a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800962c:	4b34      	ldr	r3, [pc, #208]	@ (8009700 <low_level_init+0x144>)
 800962e:	2200      	movs	r2, #0
 8009630:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009632:	4834      	ldr	r0, [pc, #208]	@ (8009704 <low_level_init+0x148>)
 8009634:	f002 f8c4 	bl	800b7c0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2206      	movs	r2, #6
 800963c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009640:	4b2b      	ldr	r3, [pc, #172]	@ (80096f0 <low_level_init+0x134>)
 8009642:	685b      	ldr	r3, [r3, #4]
 8009644:	781a      	ldrb	r2, [r3, #0]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800964c:	4b28      	ldr	r3, [pc, #160]	@ (80096f0 <low_level_init+0x134>)
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	785a      	ldrb	r2, [r3, #1]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8009658:	4b25      	ldr	r3, [pc, #148]	@ (80096f0 <low_level_init+0x134>)
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	789a      	ldrb	r2, [r3, #2]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8009664:	4b22      	ldr	r3, [pc, #136]	@ (80096f0 <low_level_init+0x134>)
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	78da      	ldrb	r2, [r3, #3]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8009670:	4b1f      	ldr	r3, [pc, #124]	@ (80096f0 <low_level_init+0x134>)
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	791a      	ldrb	r2, [r3, #4]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800967c:	4b1c      	ldr	r3, [pc, #112]	@ (80096f0 <low_level_init+0x134>)
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	795a      	ldrb	r2, [r3, #5]
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800968e:	851a      	strh	r2, [r3, #40]	@ 0x28

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009696:	f043 030a 	orr.w	r3, r3, #10
 800969a:	b2da      	uxtb	r2, r3
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80096a2:	4919      	ldr	r1, [pc, #100]	@ (8009708 <low_level_init+0x14c>)
 80096a4:	4819      	ldr	r0, [pc, #100]	@ (800970c <low_level_init+0x150>)
 80096a6:	f7f8 feb0 	bl	800240a <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 80096aa:	4818      	ldr	r0, [pc, #96]	@ (800970c <low_level_init+0x150>)
 80096ac:	f7f8 fedf 	bl	800246e <LAN8742_Init>
 80096b0:	4603      	mov	r3, r0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d006      	beq.n	80096c4 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f002 fc6c 	bl	800bf94 <netif_set_link_down>
    netif_set_down(netif);
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f002 fc03 	bl	800bec8 <netif_set_down>
 80096c2:	e011      	b.n	80096e8 <low_level_init+0x12c>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 80096c4:	7bfb      	ldrb	r3, [r7, #15]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d103      	bne.n	80096d2 <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fa48 	bl	8009b60 <ethernet_link_check_state>
 80096d0:	e001      	b.n	80096d6 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 80096d2:	f7f8 f88f 	bl	80017f4 <Error_Handler>
  }
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */
  netif->flags |= NETIF_FLAG_IGMP;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80096dc:	f043 0320 	orr.w	r3, r3, #32
 80096e0:	b2da      	uxtb	r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
/* USER CODE END LOW_LEVEL_INIT */
}
 80096e8:	3710      	adds	r7, #16
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	20004ff4 	.word	0x20004ff4
 80096f4:	40028000 	.word	0x40028000
 80096f8:	20004f54 	.word	0x20004f54
 80096fc:	20004eb4 	.word	0x20004eb4
 8009700:	200050a4 	.word	0x200050a4
 8009704:	0801e870 	.word	0x0801e870
 8009708:	2000000c 	.word	0x2000000c
 800970c:	200050dc 	.word	0x200050dc

08009710 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b092      	sub	sp, #72	@ 0x48
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800971a:	2300      	movs	r3, #0
 800971c:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800971e:	2300      	movs	r3, #0
 8009720:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8009722:	2300      	movs	r3, #0
 8009724:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8009728:	f107 030c 	add.w	r3, r7, #12
 800972c:	2230      	movs	r2, #48	@ 0x30
 800972e:	2100      	movs	r1, #0
 8009730:	4618      	mov	r0, r3
 8009732:	f00f fa81 	bl	8018c38 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8009736:	f107 030c 	add.w	r3, r7, #12
 800973a:	2230      	movs	r2, #48	@ 0x30
 800973c:	2100      	movs	r1, #0
 800973e:	4618      	mov	r0, r3
 8009740:	f00f fa7a 	bl	8018c38 <memset>

  for(q = p; q != NULL; q = q->next)
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	643b      	str	r3, [r7, #64]	@ 0x40
 8009748:	e045      	b.n	80097d6 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800974a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800974c:	2b03      	cmp	r3, #3
 800974e:	d902      	bls.n	8009756 <low_level_output+0x46>
      return ERR_IF;
 8009750:	f06f 030b 	mvn.w	r3, #11
 8009754:	e055      	b.n	8009802 <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 8009756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009758:	6859      	ldr	r1, [r3, #4]
 800975a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800975c:	4613      	mov	r3, r2
 800975e:	005b      	lsls	r3, r3, #1
 8009760:	4413      	add	r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	3348      	adds	r3, #72	@ 0x48
 8009766:	443b      	add	r3, r7
 8009768:	3b3c      	subs	r3, #60	@ 0x3c
 800976a:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800976c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800976e:	895b      	ldrh	r3, [r3, #10]
 8009770:	4619      	mov	r1, r3
 8009772:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009774:	4613      	mov	r3, r2
 8009776:	005b      	lsls	r3, r3, #1
 8009778:	4413      	add	r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	3348      	adds	r3, #72	@ 0x48
 800977e:	443b      	add	r3, r7
 8009780:	3b38      	subs	r3, #56	@ 0x38
 8009782:	6019      	str	r1, [r3, #0]

    if(i>0)
 8009784:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009786:	2b00      	cmp	r3, #0
 8009788:	d011      	beq.n	80097ae <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800978a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800978c:	1e5a      	subs	r2, r3, #1
 800978e:	f107 000c 	add.w	r0, r7, #12
 8009792:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009794:	460b      	mov	r3, r1
 8009796:	005b      	lsls	r3, r3, #1
 8009798:	440b      	add	r3, r1
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	18c1      	adds	r1, r0, r3
 800979e:	4613      	mov	r3, r2
 80097a0:	005b      	lsls	r3, r3, #1
 80097a2:	4413      	add	r3, r2
 80097a4:	009b      	lsls	r3, r3, #2
 80097a6:	3348      	adds	r3, #72	@ 0x48
 80097a8:	443b      	add	r3, r7
 80097aa:	3b34      	subs	r3, #52	@ 0x34
 80097ac:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80097ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d109      	bne.n	80097ca <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80097b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097b8:	4613      	mov	r3, r2
 80097ba:	005b      	lsls	r3, r3, #1
 80097bc:	4413      	add	r3, r2
 80097be:	009b      	lsls	r3, r3, #2
 80097c0:	3348      	adds	r3, #72	@ 0x48
 80097c2:	443b      	add	r3, r7
 80097c4:	3b34      	subs	r3, #52	@ 0x34
 80097c6:	2200      	movs	r2, #0
 80097c8:	601a      	str	r2, [r3, #0]
    }

    i++;
 80097ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097cc:	3301      	adds	r3, #1
 80097ce:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 80097d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80097d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d1b6      	bne.n	800974a <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	891b      	ldrh	r3, [r3, #8]
 80097e0:	461a      	mov	r2, r3
 80097e2:	4b0a      	ldr	r3, [pc, #40]	@ (800980c <low_level_output+0xfc>)
 80097e4:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80097e6:	4a09      	ldr	r2, [pc, #36]	@ (800980c <low_level_output+0xfc>)
 80097e8:	f107 030c 	add.w	r3, r7, #12
 80097ec:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80097ee:	4a07      	ldr	r2, [pc, #28]	@ (800980c <low_level_output+0xfc>)
 80097f0:	683b      	ldr	r3, [r7, #0]
 80097f2:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 80097f4:	2214      	movs	r2, #20
 80097f6:	4905      	ldr	r1, [pc, #20]	@ (800980c <low_level_output+0xfc>)
 80097f8:	4805      	ldr	r0, [pc, #20]	@ (8009810 <low_level_output+0x100>)
 80097fa:	f7f9 fb44 	bl	8002e86 <HAL_ETH_Transmit>

  return errval;
 80097fe:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8009802:	4618      	mov	r0, r3
 8009804:	3748      	adds	r7, #72	@ 0x48
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	200050a4 	.word	0x200050a4
 8009810:	20004ff4 	.word	0x20004ff4

08009814 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b084      	sub	sp, #16
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800981c:	2300      	movs	r3, #0
 800981e:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8009820:	4b07      	ldr	r3, [pc, #28]	@ (8009840 <low_level_input+0x2c>)
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d105      	bne.n	8009834 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8009828:	f107 030c 	add.w	r3, r7, #12
 800982c:	4619      	mov	r1, r3
 800982e:	4805      	ldr	r0, [pc, #20]	@ (8009844 <low_level_input+0x30>)
 8009830:	f7f9 fbbd 	bl	8002fae <HAL_ETH_ReadData>
  }

  return p;
 8009834:	68fb      	ldr	r3, [r7, #12]
}
 8009836:	4618      	mov	r0, r3
 8009838:	3710      	adds	r7, #16
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
 800983e:	bf00      	nop
 8009840:	20004eb0 	.word	0x20004eb0
 8009844:	20004ff4 	.word	0x20004ff4

08009848 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8009850:	2300      	movs	r3, #0
 8009852:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f7ff ffdd 	bl	8009814 <low_level_input>
 800985a:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00a      	beq.n	8009878 <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	6879      	ldr	r1, [r7, #4]
 8009868:	68f8      	ldr	r0, [r7, #12]
 800986a:	4798      	blx	r3
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d002      	beq.n	8009878 <ethernetif_input+0x30>
      {
        pbuf_free(p);
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f002 ff3e 	bl	800c6f4 <pbuf_free>
      }
    }
  } while(p!=NULL);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1ea      	bne.n	8009854 <ethernetif_input+0xc>
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	3710      	adds	r7, #16
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d106      	bne.n	80098a4 <ethernetif_init+0x1c>
 8009896:	4b0e      	ldr	r3, [pc, #56]	@ (80098d0 <ethernetif_init+0x48>)
 8009898:	f240 126f 	movw	r2, #367	@ 0x16f
 800989c:	490d      	ldr	r1, [pc, #52]	@ (80098d4 <ethernetif_init+0x4c>)
 800989e:	480e      	ldr	r0, [pc, #56]	@ (80098d8 <ethernetif_init+0x50>)
 80098a0:	f00e ff60 	bl	8018764 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2273      	movs	r2, #115	@ 0x73
 80098a8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  netif->name[1] = IFNAME1;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2274      	movs	r2, #116	@ 0x74
 80098b0:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a09      	ldr	r2, [pc, #36]	@ (80098dc <ethernetif_init+0x54>)
 80098b8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a08      	ldr	r2, [pc, #32]	@ (80098e0 <ethernetif_init+0x58>)
 80098be:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f7ff fe7b 	bl	80095bc <low_level_init>

  return ERR_OK;
 80098c6:	2300      	movs	r3, #0
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	0801b734 	.word	0x0801b734
 80098d4:	0801b750 	.word	0x0801b750
 80098d8:	0801b760 	.word	0x0801b760
 80098dc:	080136a5 	.word	0x080136a5
 80098e0:	08009711 	.word	0x08009711

080098e4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80098f0:	68f9      	ldr	r1, [r7, #12]
 80098f2:	4807      	ldr	r0, [pc, #28]	@ (8009910 <pbuf_free_custom+0x2c>)
 80098f4:	f002 f846 	bl	800b984 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80098f8:	4b06      	ldr	r3, [pc, #24]	@ (8009914 <pbuf_free_custom+0x30>)
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d102      	bne.n	8009906 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8009900:	4b04      	ldr	r3, [pc, #16]	@ (8009914 <pbuf_free_custom+0x30>)
 8009902:	2200      	movs	r2, #0
 8009904:	701a      	strb	r2, [r3, #0]
  }
}
 8009906:	bf00      	nop
 8009908:	3710      	adds	r7, #16
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	0801e870 	.word	0x0801e870
 8009914:	20004eb0 	.word	0x20004eb0

08009918 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800991c:	f00d fab6 	bl	8016e8c <HAL_GetTick>
 8009920:	4603      	mov	r3, r0
}
 8009922:	4618      	mov	r0, r3
 8009924:	bd80      	pop	{r7, pc}
	...

08009928 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b08e      	sub	sp, #56	@ 0x38
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009930:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009934:	2200      	movs	r2, #0
 8009936:	601a      	str	r2, [r3, #0]
 8009938:	605a      	str	r2, [r3, #4]
 800993a:	609a      	str	r2, [r3, #8]
 800993c:	60da      	str	r2, [r3, #12]
 800993e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a59      	ldr	r2, [pc, #356]	@ (8009aac <HAL_ETH_MspInit+0x184>)
 8009946:	4293      	cmp	r3, r2
 8009948:	f040 80ac 	bne.w	8009aa4 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800994c:	2300      	movs	r3, #0
 800994e:	623b      	str	r3, [r7, #32]
 8009950:	4b57      	ldr	r3, [pc, #348]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 8009952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009954:	4a56      	ldr	r2, [pc, #344]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 8009956:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800995a:	6313      	str	r3, [r2, #48]	@ 0x30
 800995c:	4b54      	ldr	r3, [pc, #336]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 800995e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009960:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009964:	623b      	str	r3, [r7, #32]
 8009966:	6a3b      	ldr	r3, [r7, #32]
 8009968:	2300      	movs	r3, #0
 800996a:	61fb      	str	r3, [r7, #28]
 800996c:	4b50      	ldr	r3, [pc, #320]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 800996e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009970:	4a4f      	ldr	r2, [pc, #316]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 8009972:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009976:	6313      	str	r3, [r2, #48]	@ 0x30
 8009978:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 800997a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800997c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009980:	61fb      	str	r3, [r7, #28]
 8009982:	69fb      	ldr	r3, [r7, #28]
 8009984:	2300      	movs	r3, #0
 8009986:	61bb      	str	r3, [r7, #24]
 8009988:	4b49      	ldr	r3, [pc, #292]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 800998a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800998c:	4a48      	ldr	r2, [pc, #288]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 800998e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009992:	6313      	str	r3, [r2, #48]	@ 0x30
 8009994:	4b46      	ldr	r3, [pc, #280]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 8009996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009998:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800999c:	61bb      	str	r3, [r7, #24]
 800999e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80099a0:	2300      	movs	r3, #0
 80099a2:	617b      	str	r3, [r7, #20]
 80099a4:	4b42      	ldr	r3, [pc, #264]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a8:	4a41      	ldr	r2, [pc, #260]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099aa:	f043 0304 	orr.w	r3, r3, #4
 80099ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80099b0:	4b3f      	ldr	r3, [pc, #252]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b4:	f003 0304 	and.w	r3, r3, #4
 80099b8:	617b      	str	r3, [r7, #20]
 80099ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80099bc:	2300      	movs	r3, #0
 80099be:	613b      	str	r3, [r7, #16]
 80099c0:	4b3b      	ldr	r3, [pc, #236]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099c4:	4a3a      	ldr	r2, [pc, #232]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099c6:	f043 0301 	orr.w	r3, r3, #1
 80099ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80099cc:	4b38      	ldr	r3, [pc, #224]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d0:	f003 0301 	and.w	r3, r3, #1
 80099d4:	613b      	str	r3, [r7, #16]
 80099d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80099d8:	2300      	movs	r3, #0
 80099da:	60fb      	str	r3, [r7, #12]
 80099dc:	4b34      	ldr	r3, [pc, #208]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099e0:	4a33      	ldr	r2, [pc, #204]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099e2:	f043 0302 	orr.w	r3, r3, #2
 80099e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80099e8:	4b31      	ldr	r3, [pc, #196]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099ec:	f003 0302 	and.w	r3, r3, #2
 80099f0:	60fb      	str	r3, [r7, #12]
 80099f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80099f4:	2300      	movs	r3, #0
 80099f6:	60bb      	str	r3, [r7, #8]
 80099f8:	4b2d      	ldr	r3, [pc, #180]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099fc:	4a2c      	ldr	r2, [pc, #176]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 80099fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a02:	6313      	str	r3, [r2, #48]	@ 0x30
 8009a04:	4b2a      	ldr	r3, [pc, #168]	@ (8009ab0 <HAL_ETH_MspInit+0x188>)
 8009a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a0c:	60bb      	str	r3, [r7, #8]
 8009a0e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8009a10:	2332      	movs	r3, #50	@ 0x32
 8009a12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a14:	2302      	movs	r3, #2
 8009a16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a1c:	2303      	movs	r3, #3
 8009a1e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009a20:	230b      	movs	r3, #11
 8009a22:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a28:	4619      	mov	r1, r3
 8009a2a:	4822      	ldr	r0, [pc, #136]	@ (8009ab4 <HAL_ETH_MspInit+0x18c>)
 8009a2c:	f7fa fbd4 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8009a30:	2386      	movs	r3, #134	@ 0x86
 8009a32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a34:	2302      	movs	r3, #2
 8009a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a3c:	2303      	movs	r3, #3
 8009a3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009a40:	230b      	movs	r3, #11
 8009a42:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009a44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a48:	4619      	mov	r1, r3
 8009a4a:	481b      	ldr	r0, [pc, #108]	@ (8009ab8 <HAL_ETH_MspInit+0x190>)
 8009a4c:	f7fa fbc4 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8009a50:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009a54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a56:	2302      	movs	r3, #2
 8009a58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a5e:	2303      	movs	r3, #3
 8009a60:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009a62:	230b      	movs	r3, #11
 8009a64:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8009a66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a6a:	4619      	mov	r1, r3
 8009a6c:	4813      	ldr	r0, [pc, #76]	@ (8009abc <HAL_ETH_MspInit+0x194>)
 8009a6e:	f7fa fbb3 	bl	80041d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8009a72:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8009a76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009a78:	2302      	movs	r3, #2
 8009a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009a80:	2303      	movs	r3, #3
 8009a82:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8009a84:	230b      	movs	r3, #11
 8009a86:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009a88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	480c      	ldr	r0, [pc, #48]	@ (8009ac0 <HAL_ETH_MspInit+0x198>)
 8009a90:	f7fa fba2 	bl	80041d8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8009a94:	2200      	movs	r2, #0
 8009a96:	2100      	movs	r1, #0
 8009a98:	203d      	movs	r0, #61	@ 0x3d
 8009a9a:	f7f8 ff8c 	bl	80029b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8009a9e:	203d      	movs	r0, #61	@ 0x3d
 8009aa0:	f7f8 ffa5 	bl	80029ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8009aa4:	bf00      	nop
 8009aa6:	3738      	adds	r7, #56	@ 0x38
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}
 8009aac:	40028000 	.word	0x40028000
 8009ab0:	40023800 	.word	0x40023800
 8009ab4:	40020800 	.word	0x40020800
 8009ab8:	40020000 	.word	0x40020000
 8009abc:	40020400 	.word	0x40020400
 8009ac0:	40021800 	.word	0x40021800

08009ac4 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8009ac8:	4802      	ldr	r0, [pc, #8]	@ (8009ad4 <ETH_PHY_IO_Init+0x10>)
 8009aca:	f7f9 fe3f 	bl	800374c <HAL_ETH_SetMDIOClockRange>

  return 0;
 8009ace:	2300      	movs	r3, #0
}
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	20004ff4 	.word	0x20004ff4

08009ad8 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	af00      	add	r7, sp, #0
  return 0;
 8009adc:	2300      	movs	r3, #0
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	60f8      	str	r0, [r7, #12]
 8009af0:	60b9      	str	r1, [r7, #8]
 8009af2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	68ba      	ldr	r2, [r7, #8]
 8009af8:	68f9      	ldr	r1, [r7, #12]
 8009afa:	4807      	ldr	r0, [pc, #28]	@ (8009b18 <ETH_PHY_IO_ReadReg+0x30>)
 8009afc:	f7f9 fc8e 	bl	800341c <HAL_ETH_ReadPHYRegister>
 8009b00:	4603      	mov	r3, r0
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d002      	beq.n	8009b0c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8009b06:	f04f 33ff 	mov.w	r3, #4294967295
 8009b0a:	e000      	b.n	8009b0e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8009b0c:	2300      	movs	r3, #0
}
 8009b0e:	4618      	mov	r0, r3
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	20004ff4 	.word	0x20004ff4

08009b1c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	60f8      	str	r0, [r7, #12]
 8009b24:	60b9      	str	r1, [r7, #8]
 8009b26:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	68ba      	ldr	r2, [r7, #8]
 8009b2c:	68f9      	ldr	r1, [r7, #12]
 8009b2e:	4807      	ldr	r0, [pc, #28]	@ (8009b4c <ETH_PHY_IO_WriteReg+0x30>)
 8009b30:	f7f9 fcbf 	bl	80034b2 <HAL_ETH_WritePHYRegister>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d002      	beq.n	8009b40 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8009b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b3e:	e000      	b.n	8009b42 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8009b40:	2300      	movs	r3, #0
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20004ff4 	.word	0x20004ff4

08009b50 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009b54:	f00d f99a 	bl	8016e8c <HAL_GetTick>
 8009b58:	4603      	mov	r3, r0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	bd80      	pop	{r7, pc}
	...

08009b60 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b0a0      	sub	sp, #128	@ 0x80
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8009b68:	f107 030c 	add.w	r3, r7, #12
 8009b6c:	2264      	movs	r2, #100	@ 0x64
 8009b6e:	2100      	movs	r1, #0
 8009b70:	4618      	mov	r0, r3
 8009b72:	f00f f861 	bl	8018c38 <memset>
  int32_t PHYLinkState = 0;
 8009b76:	2300      	movs	r3, #0
 8009b78:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009b7e:	2300      	movs	r3, #0
 8009b80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009b82:	2300      	movs	r3, #0
 8009b84:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8009b86:	483a      	ldr	r0, [pc, #232]	@ (8009c70 <ethernet_link_check_state+0x110>)
 8009b88:	f7f8 fd19 	bl	80025be <LAN8742_GetLinkState>
 8009b8c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009b94:	089b      	lsrs	r3, r3, #2
 8009b96:	f003 0301 	and.w	r3, r3, #1
 8009b9a:	b2db      	uxtb	r3, r3
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00c      	beq.n	8009bba <ethernet_link_check_state+0x5a>
 8009ba0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009ba2:	2b01      	cmp	r3, #1
 8009ba4:	dc09      	bgt.n	8009bba <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop_IT(&heth);
 8009ba6:	4833      	ldr	r0, [pc, #204]	@ (8009c74 <ethernet_link_check_state+0x114>)
 8009ba8:	f7f9 f8ee 	bl	8002d88 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f002 f98b 	bl	800bec8 <netif_set_down>
    netif_set_link_down(netif);
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f002 f9ee 	bl	800bf94 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 8009bb8:	e055      	b.n	8009c66 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009bc0:	f003 0304 	and.w	r3, r3, #4
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d14e      	bne.n	8009c66 <ethernet_link_check_state+0x106>
 8009bc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	dd4b      	ble.n	8009c66 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 8009bce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bd0:	3b02      	subs	r3, #2
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d82a      	bhi.n	8009c2c <ethernet_link_check_state+0xcc>
 8009bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bdc <ethernet_link_check_state+0x7c>)
 8009bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bdc:	08009bed 	.word	0x08009bed
 8009be0:	08009bff 	.word	0x08009bff
 8009be4:	08009c0f 	.word	0x08009c0f
 8009be8:	08009c1f 	.word	0x08009c1f
      duplex = ETH_FULLDUPLEX_MODE;
 8009bec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009bf0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8009bf2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009bf6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009bfc:	e017      	b.n	8009c2e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8009c02:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8009c06:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009c0c:	e00f      	b.n	8009c2e <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 8009c0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c12:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8009c14:	2300      	movs	r3, #0
 8009c16:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009c18:	2301      	movs	r3, #1
 8009c1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009c1c:	e007      	b.n	8009c2e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8009c22:	2300      	movs	r3, #0
 8009c24:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8009c26:	2301      	movs	r3, #1
 8009c28:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8009c2a:	e000      	b.n	8009c2e <ethernet_link_check_state+0xce>
      break;
 8009c2c:	bf00      	nop
    if(linkchanged)
 8009c2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d018      	beq.n	8009c66 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8009c34:	f107 030c 	add.w	r3, r7, #12
 8009c38:	4619      	mov	r1, r3
 8009c3a:	480e      	ldr	r0, [pc, #56]	@ (8009c74 <ethernet_link_check_state+0x114>)
 8009c3c:	f7f9 fc82 	bl	8003544 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8009c40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c42:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 8009c44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c46:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8009c48:	f107 030c 	add.w	r3, r7, #12
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	4809      	ldr	r0, [pc, #36]	@ (8009c74 <ethernet_link_check_state+0x114>)
 8009c50:	f7f9 fd62 	bl	8003718 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8009c54:	4807      	ldr	r0, [pc, #28]	@ (8009c74 <ethernet_link_check_state+0x114>)
 8009c56:	f7f9 f809 	bl	8002c6c <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f002 f8be 	bl	800bddc <netif_set_up>
      netif_set_link_up(netif);
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f002 f963 	bl	800bf2c <netif_set_link_up>
}
 8009c66:	bf00      	nop
 8009c68:	3780      	adds	r7, #128	@ 0x80
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	200050dc 	.word	0x200050dc
 8009c74:	20004ff4 	.word	0x20004ff4

08009c78 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b086      	sub	sp, #24
 8009c7c:	af02      	add	r7, sp, #8
 8009c7e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8009c80:	4812      	ldr	r0, [pc, #72]	@ (8009ccc <HAL_ETH_RxAllocateCallback+0x54>)
 8009c82:	f001 fe11 	bl	800b8a8 <memp_malloc_pool>
 8009c86:	60f8      	str	r0, [r7, #12]
  if (p)
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d014      	beq.n	8009cb8 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	f103 0220 	add.w	r2, r3, #32
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4a0d      	ldr	r2, [pc, #52]	@ (8009cd0 <HAL_ETH_RxAllocateCallback+0x58>)
 8009c9c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009ca6:	9201      	str	r2, [sp, #4]
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2241      	movs	r2, #65	@ 0x41
 8009cae:	2100      	movs	r1, #0
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	f002 fb65 	bl	800c380 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8009cb6:	e005      	b.n	8009cc4 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8009cb8:	4b06      	ldr	r3, [pc, #24]	@ (8009cd4 <HAL_ETH_RxAllocateCallback+0x5c>)
 8009cba:	2201      	movs	r2, #1
 8009cbc:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	601a      	str	r2, [r3, #0]
}
 8009cc4:	bf00      	nop
 8009cc6:	3710      	adds	r7, #16
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	bd80      	pop	{r7, pc}
 8009ccc:	0801e870 	.word	0x0801e870
 8009cd0:	080098e5 	.word	0x080098e5
 8009cd4:	20004eb0 	.word	0x20004eb0

08009cd8 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b089      	sub	sp, #36	@ 0x24
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	607a      	str	r2, [r7, #4]
 8009ce4:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	3b20      	subs	r3, #32
 8009cf6:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8009cf8:	69fb      	ldr	r3, [r7, #28]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	2200      	movs	r2, #0
 8009d02:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8009d04:	69fb      	ldr	r3, [r7, #28]
 8009d06:	887a      	ldrh	r2, [r7, #2]
 8009d08:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d103      	bne.n	8009d1a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	69fa      	ldr	r2, [r7, #28]
 8009d16:	601a      	str	r2, [r3, #0]
 8009d18:	e003      	b.n	8009d22 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	69fa      	ldr	r2, [r7, #28]
 8009d20:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	69fa      	ldr	r2, [r7, #28]
 8009d26:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	61fb      	str	r3, [r7, #28]
 8009d2e:	e009      	b.n	8009d44 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	891a      	ldrh	r2, [r3, #8]
 8009d34:	887b      	ldrh	r3, [r7, #2]
 8009d36:	4413      	add	r3, r2
 8009d38:	b29a      	uxth	r2, r3
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8009d3e:	69fb      	ldr	r3, [r7, #28]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	61fb      	str	r3, [r7, #28]
 8009d44:	69fb      	ldr	r3, [r7, #28]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d1f2      	bne.n	8009d30 <HAL_ETH_RxLinkCallback+0x58>
  }

/* USER CODE END HAL ETH RxLinkCallback */
}
 8009d4a:	bf00      	nop
 8009d4c:	bf00      	nop
 8009d4e:	3724      	adds	r7, #36	@ 0x24
 8009d50:	46bd      	mov	sp, r7
 8009d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d56:	4770      	bx	lr

08009d58 <ReadBq34z100>:

void ReadBq34z100(void);
void PrintBq34z100Data(void);

void ReadBq34z100(void)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	af00      	add	r7, sp, #0
      BatData16[0] = bq34z100_StdCmd(SOC);
 8009d5c:	2002      	movs	r0, #2
 8009d5e:	f000 f82b 	bl	8009db8 <bq34z100_StdCmd>
 8009d62:	4603      	mov	r3, r0
 8009d64:	461a      	mov	r2, r3
 8009d66:	4b13      	ldr	r3, [pc, #76]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009d68:	801a      	strh	r2, [r3, #0]
      BatData16[1] = bq34z100_StdCmd(VOLT);
 8009d6a:	2008      	movs	r0, #8
 8009d6c:	f000 f824 	bl	8009db8 <bq34z100_StdCmd>
 8009d70:	4603      	mov	r3, r0
 8009d72:	461a      	mov	r2, r3
 8009d74:	4b0f      	ldr	r3, [pc, #60]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009d76:	805a      	strh	r2, [r3, #2]
      BatData16[2] = bq34z100_StdCmd(AI);
 8009d78:	200a      	movs	r0, #10
 8009d7a:	f000 f81d 	bl	8009db8 <bq34z100_StdCmd>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	461a      	mov	r2, r3
 8009d82:	4b0c      	ldr	r3, [pc, #48]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009d84:	809a      	strh	r2, [r3, #4]
      //ai_val = (int16_t)(BatData16[2]&0xFFFF);
      BatData16[3] = bq34z100_ExtCmd(CC);
 8009d86:	202c      	movs	r0, #44	@ 0x2c
 8009d88:	f000 f858 	bl	8009e3c <bq34z100_ExtCmd>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	461a      	mov	r2, r3
 8009d90:	4b08      	ldr	r3, [pc, #32]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009d92:	80da      	strh	r2, [r3, #6]
      BatData16[4] = bq34z100_ExtCmd(INTTEMP);
 8009d94:	202a      	movs	r0, #42	@ 0x2a
 8009d96:	f000 f851 	bl	8009e3c <bq34z100_ExtCmd>
 8009d9a:	4603      	mov	r3, r0
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009da0:	811a      	strh	r2, [r3, #8]
      //temp_val = (float)( (float)BatData16[4]/10.0f - KELVIN);
      BatData16[5] = bq34z100_SubCmd(FW_VERSION);
 8009da2:	2002      	movs	r0, #2
 8009da4:	f000 f88c 	bl	8009ec0 <bq34z100_SubCmd>
 8009da8:	4603      	mov	r3, r0
 8009daa:	461a      	mov	r2, r3
 8009dac:	4b01      	ldr	r3, [pc, #4]	@ (8009db4 <ReadBq34z100+0x5c>)
 8009dae:	815a      	strh	r2, [r3, #10]
}
 8009db0:	bf00      	nop
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	20005110 	.word	0x20005110

08009db8 <bq34z100_StdCmd>:



uint16_t bq34z100_StdCmd(uint8_t command)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b088      	sub	sp, #32
 8009dbc:	af04      	add	r7, sp, #16
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	71fb      	strb	r3, [r7, #7]
  uint16_t ret = 0;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	81fb      	strh	r3, [r7, #14]

  error = HAL_I2C_Mem_Read(&hi2c3, I2C_BQ34Z100_ADDR, command, 1,(uint8_t*)rxbuf, 2, HAL_MAX_DELAY);
 8009dc6:	79fb      	ldrb	r3, [r7, #7]
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	f04f 33ff 	mov.w	r3, #4294967295
 8009dce:	9302      	str	r3, [sp, #8]
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	9301      	str	r3, [sp, #4]
 8009dd4:	4b13      	ldr	r3, [pc, #76]	@ (8009e24 <bq34z100_StdCmd+0x6c>)
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	2301      	movs	r3, #1
 8009dda:	21aa      	movs	r1, #170	@ 0xaa
 8009ddc:	4812      	ldr	r0, [pc, #72]	@ (8009e28 <bq34z100_StdCmd+0x70>)
 8009dde:	f7fb f87f 	bl	8004ee0 <HAL_I2C_Mem_Read>
 8009de2:	4603      	mov	r3, r0
 8009de4:	461a      	mov	r2, r3
 8009de6:	4b11      	ldr	r3, [pc, #68]	@ (8009e2c <bq34z100_StdCmd+0x74>)
 8009de8:	701a      	strb	r2, [r3, #0]
  if (error != HAL_OK)
 8009dea:	4b10      	ldr	r3, [pc, #64]	@ (8009e2c <bq34z100_StdCmd+0x74>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d003      	beq.n	8009dfa <bq34z100_StdCmd+0x42>
  {
	i2c3_error = 1;
 8009df2:	4b0f      	ldr	r3, [pc, #60]	@ (8009e30 <bq34z100_StdCmd+0x78>)
 8009df4:	2201      	movs	r2, #1
 8009df6:	701a      	strb	r2, [r3, #0]
 8009df8:	e008      	b.n	8009e0c <bq34z100_StdCmd+0x54>
    //printf("i2c rx error: STD_CMD\n");
  }
  else
  {
	i2c3_error = 0;
 8009dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8009e30 <bq34z100_StdCmd+0x78>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	701a      	strb	r2, [r3, #0]
    ret = make16(&rxbuf[1], &rxbuf[0]);
 8009e00:	4908      	ldr	r1, [pc, #32]	@ (8009e24 <bq34z100_StdCmd+0x6c>)
 8009e02:	480c      	ldr	r0, [pc, #48]	@ (8009e34 <bq34z100_StdCmd+0x7c>)
 8009e04:	f00d f8bf 	bl	8016f86 <make16>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	81fb      	strh	r3, [r7, #14]
  }
  
   //print e2c3 error
  if(i2c3_error==1) {
 8009e0c:	4b08      	ldr	r3, [pc, #32]	@ (8009e30 <bq34z100_StdCmd+0x78>)
 8009e0e:	781b      	ldrb	r3, [r3, #0]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d102      	bne.n	8009e1a <bq34z100_StdCmd+0x62>
	  printf("i2c3_comm_error1\n");
 8009e14:	4808      	ldr	r0, [pc, #32]	@ (8009e38 <bq34z100_StdCmd+0x80>)
 8009e16:	f00e fd15 	bl	8018844 <puts>
  }


  return ret;
 8009e1a:	89fb      	ldrh	r3, [r7, #14]
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}
 8009e24:	2000510c 	.word	0x2000510c
 8009e28:	20000268 	.word	0x20000268
 8009e2c:	20005108 	.word	0x20005108
 8009e30:	2000511c 	.word	0x2000511c
 8009e34:	2000510d 	.word	0x2000510d
 8009e38:	0801b788 	.word	0x0801b788

08009e3c <bq34z100_ExtCmd>:

uint16_t bq34z100_ExtCmd(uint8_t command)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b088      	sub	sp, #32
 8009e40:	af04      	add	r7, sp, #16
 8009e42:	4603      	mov	r3, r0
 8009e44:	71fb      	strb	r3, [r7, #7]
  uint16_t ret = 0;
 8009e46:	2300      	movs	r3, #0
 8009e48:	81fb      	strh	r3, [r7, #14]

  error = HAL_I2C_Mem_Read(&hi2c3, I2C_BQ34Z100_ADDR, command, 1,(uint8_t*)rxbuf, 2, HAL_MAX_DELAY);
 8009e4a:	79fb      	ldrb	r3, [r7, #7]
 8009e4c:	b29a      	uxth	r2, r3
 8009e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8009e52:	9302      	str	r3, [sp, #8]
 8009e54:	2302      	movs	r3, #2
 8009e56:	9301      	str	r3, [sp, #4]
 8009e58:	4b13      	ldr	r3, [pc, #76]	@ (8009ea8 <bq34z100_ExtCmd+0x6c>)
 8009e5a:	9300      	str	r3, [sp, #0]
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	21aa      	movs	r1, #170	@ 0xaa
 8009e60:	4812      	ldr	r0, [pc, #72]	@ (8009eac <bq34z100_ExtCmd+0x70>)
 8009e62:	f7fb f83d 	bl	8004ee0 <HAL_I2C_Mem_Read>
 8009e66:	4603      	mov	r3, r0
 8009e68:	461a      	mov	r2, r3
 8009e6a:	4b11      	ldr	r3, [pc, #68]	@ (8009eb0 <bq34z100_ExtCmd+0x74>)
 8009e6c:	701a      	strb	r2, [r3, #0]
  if (error != HAL_OK)
 8009e6e:	4b10      	ldr	r3, [pc, #64]	@ (8009eb0 <bq34z100_ExtCmd+0x74>)
 8009e70:	781b      	ldrb	r3, [r3, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d003      	beq.n	8009e7e <bq34z100_ExtCmd+0x42>
  {
	i2c3_error = 1;
 8009e76:	4b0f      	ldr	r3, [pc, #60]	@ (8009eb4 <bq34z100_ExtCmd+0x78>)
 8009e78:	2201      	movs	r2, #1
 8009e7a:	701a      	strb	r2, [r3, #0]
 8009e7c:	e008      	b.n	8009e90 <bq34z100_ExtCmd+0x54>
    //printf("i2c rx error: EXT_CMD\n");
  }
  else {
    i2c3_error = 0;
 8009e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009eb4 <bq34z100_ExtCmd+0x78>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	701a      	strb	r2, [r3, #0]
    ret = make16(&rxbuf[1], &rxbuf[0]);
 8009e84:	4908      	ldr	r1, [pc, #32]	@ (8009ea8 <bq34z100_ExtCmd+0x6c>)
 8009e86:	480c      	ldr	r0, [pc, #48]	@ (8009eb8 <bq34z100_ExtCmd+0x7c>)
 8009e88:	f00d f87d 	bl	8016f86 <make16>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	81fb      	strh	r3, [r7, #14]
  }

  //print e2c3 error
  if(i2c3_error==1) {
 8009e90:	4b08      	ldr	r3, [pc, #32]	@ (8009eb4 <bq34z100_ExtCmd+0x78>)
 8009e92:	781b      	ldrb	r3, [r3, #0]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d102      	bne.n	8009e9e <bq34z100_ExtCmd+0x62>
	  printf("i2c3_comm_error2\n");
 8009e98:	4808      	ldr	r0, [pc, #32]	@ (8009ebc <bq34z100_ExtCmd+0x80>)
 8009e9a:	f00e fcd3 	bl	8018844 <puts>
  }

  return ret;
 8009e9e:	89fb      	ldrh	r3, [r7, #14]
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3710      	adds	r7, #16
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	2000510c 	.word	0x2000510c
 8009eac:	20000268 	.word	0x20000268
 8009eb0:	20005108 	.word	0x20005108
 8009eb4:	2000511c 	.word	0x2000511c
 8009eb8:	2000510d 	.word	0x2000510d
 8009ebc:	0801b79c 	.word	0x0801b79c

08009ec0 <bq34z100_SubCmd>:

uint16_t bq34z100_SubCmd(uint16_t subcommand)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b088      	sub	sp, #32
 8009ec4:	af04      	add	r7, sp, #16
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	80fb      	strh	r3, [r7, #6]
  uint16_t ret = 0;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	81fb      	strh	r3, [r7, #14]

  uint8_t command[3];
  command[0] = 0x00;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	723b      	strb	r3, [r7, #8]
  command[1] = make8(subcommand, 0);
 8009ed2:	88fb      	ldrh	r3, [r7, #6]
 8009ed4:	2100      	movs	r1, #0
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f00d f86f 	bl	8016fba <make8>
 8009edc:	4603      	mov	r3, r0
 8009ede:	727b      	strb	r3, [r7, #9]
  command[2] = make8(subcommand, 1);
 8009ee0:	88fb      	ldrh	r3, [r7, #6]
 8009ee2:	2101      	movs	r1, #1
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f00d f868 	bl	8016fba <make8>
 8009eea:	4603      	mov	r3, r0
 8009eec:	72bb      	strb	r3, [r7, #10]

  error = HAL_I2C_Master_Transmit(&hi2c3, I2C_BQ34Z100_ADDR, command, 3, HAL_MAX_DELAY);
 8009eee:	f107 0208 	add.w	r2, r7, #8
 8009ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	2303      	movs	r3, #3
 8009efa:	21aa      	movs	r1, #170	@ 0xaa
 8009efc:	481f      	ldr	r0, [pc, #124]	@ (8009f7c <bq34z100_SubCmd+0xbc>)
 8009efe:	f7fa fcbf 	bl	8004880 <HAL_I2C_Master_Transmit>
 8009f02:	4603      	mov	r3, r0
 8009f04:	461a      	mov	r2, r3
 8009f06:	4b1e      	ldr	r3, [pc, #120]	@ (8009f80 <bq34z100_SubCmd+0xc0>)
 8009f08:	701a      	strb	r2, [r3, #0]
  if (error != HAL_OK)
 8009f0a:	4b1d      	ldr	r3, [pc, #116]	@ (8009f80 <bq34z100_SubCmd+0xc0>)
 8009f0c:	781b      	ldrb	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d003      	beq.n	8009f1a <bq34z100_SubCmd+0x5a>
  {
	i2c3_error = 1;
 8009f12:	4b1c      	ldr	r3, [pc, #112]	@ (8009f84 <bq34z100_SubCmd+0xc4>)
 8009f14:	2201      	movs	r2, #1
 8009f16:	701a      	strb	r2, [r3, #0]
 8009f18:	e002      	b.n	8009f20 <bq34z100_SubCmd+0x60>
    //printf("i2c tx error: SUB_CMD_TX\n");
  }
  else {
	i2c3_error = 0;
 8009f1a:	4b1a      	ldr	r3, [pc, #104]	@ (8009f84 <bq34z100_SubCmd+0xc4>)
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	701a      	strb	r2, [r3, #0]
  }
  error = HAL_I2C_Mem_Read(&hi2c3, I2C_BQ34Z100_ADDR, CNTL, 1,(uint8_t*)rxbuf, 2, HAL_MAX_DELAY);
 8009f20:	f04f 33ff 	mov.w	r3, #4294967295
 8009f24:	9302      	str	r3, [sp, #8]
 8009f26:	2302      	movs	r3, #2
 8009f28:	9301      	str	r3, [sp, #4]
 8009f2a:	4b17      	ldr	r3, [pc, #92]	@ (8009f88 <bq34z100_SubCmd+0xc8>)
 8009f2c:	9300      	str	r3, [sp, #0]
 8009f2e:	2301      	movs	r3, #1
 8009f30:	2200      	movs	r2, #0
 8009f32:	21aa      	movs	r1, #170	@ 0xaa
 8009f34:	4811      	ldr	r0, [pc, #68]	@ (8009f7c <bq34z100_SubCmd+0xbc>)
 8009f36:	f7fa ffd3 	bl	8004ee0 <HAL_I2C_Mem_Read>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	4b10      	ldr	r3, [pc, #64]	@ (8009f80 <bq34z100_SubCmd+0xc0>)
 8009f40:	701a      	strb	r2, [r3, #0]
  if (error != HAL_OK)
 8009f42:	4b0f      	ldr	r3, [pc, #60]	@ (8009f80 <bq34z100_SubCmd+0xc0>)
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d003      	beq.n	8009f52 <bq34z100_SubCmd+0x92>
  {
	i2c3_error = 1;
 8009f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8009f84 <bq34z100_SubCmd+0xc4>)
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	701a      	strb	r2, [r3, #0]
 8009f50:	e008      	b.n	8009f64 <bq34z100_SubCmd+0xa4>
    //printf("i2c rx error: SUB_CMD_RX\n");
  }
  else
  {
	i2c3_error = 0;
 8009f52:	4b0c      	ldr	r3, [pc, #48]	@ (8009f84 <bq34z100_SubCmd+0xc4>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	701a      	strb	r2, [r3, #0]
    ret = make16(&rxbuf[1], &rxbuf[0]);
 8009f58:	490b      	ldr	r1, [pc, #44]	@ (8009f88 <bq34z100_SubCmd+0xc8>)
 8009f5a:	480c      	ldr	r0, [pc, #48]	@ (8009f8c <bq34z100_SubCmd+0xcc>)
 8009f5c:	f00d f813 	bl	8016f86 <make16>
 8009f60:	4603      	mov	r3, r0
 8009f62:	81fb      	strh	r3, [r7, #14]
  }

  //print e2c3 error
  if(i2c3_error==1) {
 8009f64:	4b07      	ldr	r3, [pc, #28]	@ (8009f84 <bq34z100_SubCmd+0xc4>)
 8009f66:	781b      	ldrb	r3, [r3, #0]
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d102      	bne.n	8009f72 <bq34z100_SubCmd+0xb2>
	  printf("i2c_comm_error3\n");
 8009f6c:	4808      	ldr	r0, [pc, #32]	@ (8009f90 <bq34z100_SubCmd+0xd0>)
 8009f6e:	f00e fc69 	bl	8018844 <puts>
  }

  return ret;
 8009f72:	89fb      	ldrh	r3, [r7, #14]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3710      	adds	r7, #16
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}
 8009f7c:	20000268 	.word	0x20000268
 8009f80:	20005108 	.word	0x20005108
 8009f84:	2000511c 	.word	0x2000511c
 8009f88:	2000510c 	.word	0x2000510c
 8009f8c:	2000510d 	.word	0x2000510d
 8009f90:	0801b7b0 	.word	0x0801b7b0

08009f94 <Buzzer_Init>:

extern TIM_HandleTypeDef htim5;
double timer5_cnt_freq=0;

void Buzzer_Init(void)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	af00      	add	r7, sp, #0
  Buzzer_Off();
 8009f98:	f000 f80e 	bl	8009fb8 <Buzzer_Off>
  //Set_Buzzer_Frequency(BUZ_FREQ);
}
 8009f9c:	bf00      	nop
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <Buzzer_On>:

void Buzzer_On(void)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, SET);
 8009fa4:	2201      	movs	r2, #1
 8009fa6:	2108      	movs	r1, #8
 8009fa8:	4802      	ldr	r0, [pc, #8]	@ (8009fb4 <Buzzer_On+0x14>)
 8009faa:	f7fa fad9 	bl	8004560 <HAL_GPIO_WritePin>
    //HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
}
 8009fae:	bf00      	nop
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	bf00      	nop
 8009fb4:	40020000 	.word	0x40020000

08009fb8 <Buzzer_Off>:

void Buzzer_Off(void)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, RESET);
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	2108      	movs	r1, #8
 8009fc0:	4802      	ldr	r0, [pc, #8]	@ (8009fcc <Buzzer_Off+0x14>)
 8009fc2:	f7fa facd 	bl	8004560 <HAL_GPIO_WritePin>
    //HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_4);
}
 8009fc6:	bf00      	nop
 8009fc8:	bd80      	pop	{r7, pc}
 8009fca:	bf00      	nop
 8009fcc:	40020000 	.word	0x40020000

08009fd0 <FAN_Init>:
FanData_t DbgFan[MAX_FAN_QTY];  // for Debug

static uint8_t FAN_IsRPMOverRange(uint8_t ch, uint16_t rpm);

void FAN_Init(void)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	af00      	add	r7, sp, #0

  TIM1->CCR1 = 0;
 8009fd4:	4b21      	ldr	r3, [pc, #132]	@ (800a05c <FAN_Init+0x8c>)
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = 0;
 8009fda:	4b20      	ldr	r3, [pc, #128]	@ (800a05c <FAN_Init+0x8c>)
 8009fdc:	2200      	movs	r2, #0
 8009fde:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = 0;
 8009fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800a05c <FAN_Init+0x8c>)
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
  TIM3->CCR1 = 0;
 8009fe6:	4b1e      	ldr	r3, [pc, #120]	@ (800a060 <FAN_Init+0x90>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM3->CCR2 = 0;
 8009fec:	4b1c      	ldr	r3, [pc, #112]	@ (800a060 <FAN_Init+0x90>)
 8009fee:	2200      	movs	r2, #0
 8009ff0:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM3->CCR3 = 0;
 8009ff2:	4b1b      	ldr	r3, [pc, #108]	@ (800a060 <FAN_Init+0x90>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	63da      	str	r2, [r3, #60]	@ 0x3c


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	481a      	ldr	r0, [pc, #104]	@ (800a064 <FAN_Init+0x94>)
 8009ffc:	f7fc ff2c 	bl	8006e58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800a000:	2104      	movs	r1, #4
 800a002:	4818      	ldr	r0, [pc, #96]	@ (800a064 <FAN_Init+0x94>)
 800a004:	f7fc ff28 	bl	8006e58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800a008:	2108      	movs	r1, #8
 800a00a:	4816      	ldr	r0, [pc, #88]	@ (800a064 <FAN_Init+0x94>)
 800a00c:	f7fc ff24 	bl	8006e58 <HAL_TIM_PWM_Start>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800a010:	2100      	movs	r1, #0
 800a012:	4815      	ldr	r0, [pc, #84]	@ (800a068 <FAN_Init+0x98>)
 800a014:	f7fc ff20 	bl	8006e58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800a018:	2104      	movs	r1, #4
 800a01a:	4813      	ldr	r0, [pc, #76]	@ (800a068 <FAN_Init+0x98>)
 800a01c:	f7fc ff1c 	bl	8006e58 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800a020:	2108      	movs	r1, #8
 800a022:	4811      	ldr	r0, [pc, #68]	@ (800a068 <FAN_Init+0x98>)
 800a024:	f7fc ff18 	bl	8006e58 <HAL_TIM_PWM_Start>

  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800a028:	2100      	movs	r1, #0
 800a02a:	4810      	ldr	r0, [pc, #64]	@ (800a06c <FAN_Init+0x9c>)
 800a02c:	f7fd f82c 	bl	8007088 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 800a030:	2108      	movs	r1, #8
 800a032:	480e      	ldr	r0, [pc, #56]	@ (800a06c <FAN_Init+0x9c>)
 800a034:	f7fd f828 	bl	8007088 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 800a038:	210c      	movs	r1, #12
 800a03a:	480c      	ldr	r0, [pc, #48]	@ (800a06c <FAN_Init+0x9c>)
 800a03c:	f7fd f824 	bl	8007088 <HAL_TIM_IC_Start_IT>

  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800a040:	2100      	movs	r1, #0
 800a042:	480b      	ldr	r0, [pc, #44]	@ (800a070 <FAN_Init+0xa0>)
 800a044:	f7fd f820 	bl	8007088 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 800a048:	2104      	movs	r1, #4
 800a04a:	4809      	ldr	r0, [pc, #36]	@ (800a070 <FAN_Init+0xa0>)
 800a04c:	f7fd f81c 	bl	8007088 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3);
 800a050:	2108      	movs	r1, #8
 800a052:	4807      	ldr	r0, [pc, #28]	@ (800a070 <FAN_Init+0xa0>)
 800a054:	f7fd f818 	bl	8007088 <HAL_TIM_IC_Start_IT>
}
 800a058:	bf00      	nop
 800a05a:	bd80      	pop	{r7, pc}
 800a05c:	40010000 	.word	0x40010000
 800a060:	40000400 	.word	0x40000400
 800a064:	20000320 	.word	0x20000320
 800a068:	200003b0 	.word	0x200003b0
 800a06c:	20000368 	.word	0x20000368
 800a070:	200003f8 	.word	0x200003f8

0800a074 <FAN_Set_RPM>:


void FAN_Set_RPM(uint8_t fan_step)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	4603      	mov	r3, r0
 800a07c:	71fb      	strb	r3, [r7, #7]
  if(fan_step == 0) {
 800a07e:	79fb      	ldrb	r3, [r7, #7]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d112      	bne.n	800a0aa <FAN_Set_RPM+0x36>
    set_rpm = 0;
 800a084:	4b45      	ldr	r3, [pc, #276]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a086:	2200      	movs	r2, #0
 800a088:	801a      	strh	r2, [r3, #0]
    ccr = (set_rpm*(TIM1->ARR))/MAX_RPM;
 800a08a:	4b44      	ldr	r3, [pc, #272]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a08c:	881b      	ldrh	r3, [r3, #0]
 800a08e:	461a      	mov	r2, r3
 800a090:	4b43      	ldr	r3, [pc, #268]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a094:	fb02 f303 	mul.w	r3, r2, r3
 800a098:	08db      	lsrs	r3, r3, #3
 800a09a:	4a42      	ldr	r2, [pc, #264]	@ (800a1a4 <FAN_Set_RPM+0x130>)
 800a09c:	fba2 2303 	umull	r2, r3, r2, r3
 800a0a0:	095b      	lsrs	r3, r3, #5
 800a0a2:	b29a      	uxth	r2, r3
 800a0a4:	4b40      	ldr	r3, [pc, #256]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a0a6:	801a      	strh	r2, [r3, #0]
 800a0a8:	e05a      	b.n	800a160 <FAN_Set_RPM+0xec>
  }
  else if(fan_step == 1) {
 800a0aa:	79fb      	ldrb	r3, [r7, #7]
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d113      	bne.n	800a0d8 <FAN_Set_RPM+0x64>
    set_rpm = 1000;
 800a0b0:	4b3a      	ldr	r3, [pc, #232]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a0b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a0b6:	801a      	strh	r2, [r3, #0]
    ccr = (set_rpm*(TIM1->ARR))/MAX_RPM;
 800a0b8:	4b38      	ldr	r3, [pc, #224]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a0ba:	881b      	ldrh	r3, [r3, #0]
 800a0bc:	461a      	mov	r2, r3
 800a0be:	4b38      	ldr	r3, [pc, #224]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a0c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c2:	fb02 f303 	mul.w	r3, r2, r3
 800a0c6:	08db      	lsrs	r3, r3, #3
 800a0c8:	4a36      	ldr	r2, [pc, #216]	@ (800a1a4 <FAN_Set_RPM+0x130>)
 800a0ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ce:	095b      	lsrs	r3, r3, #5
 800a0d0:	b29a      	uxth	r2, r3
 800a0d2:	4b35      	ldr	r3, [pc, #212]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a0d4:	801a      	strh	r2, [r3, #0]
 800a0d6:	e043      	b.n	800a160 <FAN_Set_RPM+0xec>
  }
  else if(fan_step == 2) {
 800a0d8:	79fb      	ldrb	r3, [r7, #7]
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d113      	bne.n	800a106 <FAN_Set_RPM+0x92>
    set_rpm = 1500;
 800a0de:	4b2f      	ldr	r3, [pc, #188]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a0e0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800a0e4:	801a      	strh	r2, [r3, #0]
    ccr = (set_rpm*(TIM1->ARR))/MAX_RPM;
 800a0e6:	4b2d      	ldr	r3, [pc, #180]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a0e8:	881b      	ldrh	r3, [r3, #0]
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	4b2c      	ldr	r3, [pc, #176]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a0ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f0:	fb02 f303 	mul.w	r3, r2, r3
 800a0f4:	08db      	lsrs	r3, r3, #3
 800a0f6:	4a2b      	ldr	r2, [pc, #172]	@ (800a1a4 <FAN_Set_RPM+0x130>)
 800a0f8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0fc:	095b      	lsrs	r3, r3, #5
 800a0fe:	b29a      	uxth	r2, r3
 800a100:	4b29      	ldr	r3, [pc, #164]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a102:	801a      	strh	r2, [r3, #0]
 800a104:	e02c      	b.n	800a160 <FAN_Set_RPM+0xec>
  }
  else if(fan_step == 3) {
 800a106:	79fb      	ldrb	r3, [r7, #7]
 800a108:	2b03      	cmp	r3, #3
 800a10a:	d113      	bne.n	800a134 <FAN_Set_RPM+0xc0>
    set_rpm = 2000;
 800a10c:	4b23      	ldr	r3, [pc, #140]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a10e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800a112:	801a      	strh	r2, [r3, #0]
    ccr = (set_rpm*(TIM1->ARR))/MAX_RPM;
 800a114:	4b21      	ldr	r3, [pc, #132]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a116:	881b      	ldrh	r3, [r3, #0]
 800a118:	461a      	mov	r2, r3
 800a11a:	4b21      	ldr	r3, [pc, #132]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a11c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11e:	fb02 f303 	mul.w	r3, r2, r3
 800a122:	08db      	lsrs	r3, r3, #3
 800a124:	4a1f      	ldr	r2, [pc, #124]	@ (800a1a4 <FAN_Set_RPM+0x130>)
 800a126:	fba2 2303 	umull	r2, r3, r2, r3
 800a12a:	095b      	lsrs	r3, r3, #5
 800a12c:	b29a      	uxth	r2, r3
 800a12e:	4b1e      	ldr	r3, [pc, #120]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a130:	801a      	strh	r2, [r3, #0]
 800a132:	e015      	b.n	800a160 <FAN_Set_RPM+0xec>
 }
  else if(fan_step == 4) {
 800a134:	79fb      	ldrb	r3, [r7, #7]
 800a136:	2b04      	cmp	r3, #4
 800a138:	d112      	bne.n	800a160 <FAN_Set_RPM+0xec>
    set_rpm = MAX_RPM;
 800a13a:	4b18      	ldr	r3, [pc, #96]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a13c:	f640 0298 	movw	r2, #2200	@ 0x898
 800a140:	801a      	strh	r2, [r3, #0]
    ccr = (set_rpm*(TIM1->ARR))/MAX_RPM;
 800a142:	4b16      	ldr	r3, [pc, #88]	@ (800a19c <FAN_Set_RPM+0x128>)
 800a144:	881b      	ldrh	r3, [r3, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	4b15      	ldr	r3, [pc, #84]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14c:	fb02 f303 	mul.w	r3, r2, r3
 800a150:	08db      	lsrs	r3, r3, #3
 800a152:	4a14      	ldr	r2, [pc, #80]	@ (800a1a4 <FAN_Set_RPM+0x130>)
 800a154:	fba2 2303 	umull	r2, r3, r2, r3
 800a158:	095b      	lsrs	r3, r3, #5
 800a15a:	b29a      	uxth	r2, r3
 800a15c:	4b12      	ldr	r3, [pc, #72]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a15e:	801a      	strh	r2, [r3, #0]
  }
  else {
   ;
  }
  TIM1->CCR1 = ccr;
 800a160:	4b11      	ldr	r3, [pc, #68]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a162:	881a      	ldrh	r2, [r3, #0]
 800a164:	4b0e      	ldr	r3, [pc, #56]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a166:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM1->CCR2 = ccr;
 800a168:	4b0f      	ldr	r3, [pc, #60]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a16a:	881a      	ldrh	r2, [r3, #0]
 800a16c:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a16e:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM1->CCR3 = ccr;
 800a170:	4b0d      	ldr	r3, [pc, #52]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a172:	881a      	ldrh	r2, [r3, #0]
 800a174:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a0 <FAN_Set_RPM+0x12c>)
 800a176:	63da      	str	r2, [r3, #60]	@ 0x3c
  TIM3->CCR1 = ccr;
 800a178:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a17a:	881a      	ldrh	r2, [r3, #0]
 800a17c:	4b0b      	ldr	r3, [pc, #44]	@ (800a1ac <FAN_Set_RPM+0x138>)
 800a17e:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM3->CCR2 = ccr;
 800a180:	4b09      	ldr	r3, [pc, #36]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a182:	881a      	ldrh	r2, [r3, #0]
 800a184:	4b09      	ldr	r3, [pc, #36]	@ (800a1ac <FAN_Set_RPM+0x138>)
 800a186:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM3->CCR3 = ccr;
 800a188:	4b07      	ldr	r3, [pc, #28]	@ (800a1a8 <FAN_Set_RPM+0x134>)
 800a18a:	881a      	ldrh	r2, [r3, #0]
 800a18c:	4b07      	ldr	r3, [pc, #28]	@ (800a1ac <FAN_Set_RPM+0x138>)
 800a18e:	63da      	str	r2, [r3, #60]	@ 0x3c

}
 800a190:	bf00      	nop
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr
 800a19c:	20000020 	.word	0x20000020
 800a1a0:	40010000 	.word	0x40010000
 800a1a4:	1dca01dd 	.word	0x1dca01dd
 800a1a8:	2000518a 	.word	0x2000518a
 800a1ac:	40000400 	.word	0x40000400

0800a1b0 <FAN_Read_FansStatus>:

void FAN_Read_FansStatus(void)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	af00      	add	r7, sp, #0
  FAN_Set_RPM(fan_step);
 800a1b4:	4b08      	ldr	r3, [pc, #32]	@ (800a1d8 <FAN_Read_FansStatus+0x28>)
 800a1b6:	781b      	ldrb	r3, [r3, #0]
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f7ff ff5b 	bl	800a074 <FAN_Set_RPM>

  if(fan_done == 0) {
 800a1be:	4b07      	ldr	r3, [pc, #28]	@ (800a1dc <FAN_Read_FansStatus+0x2c>)
 800a1c0:	781b      	ldrb	r3, [r3, #0]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d105      	bne.n	800a1d2 <FAN_Read_FansStatus+0x22>
    fan_done = FAN_Read_RPM();
 800a1c6:	f000 f80b 	bl	800a1e0 <FAN_Read_RPM>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	4b03      	ldr	r3, [pc, #12]	@ (800a1dc <FAN_Read_FansStatus+0x2c>)
 800a1d0:	701a      	strb	r2, [r3, #0]
  }

}
 800a1d2:	bf00      	nop
 800a1d4:	bd80      	pop	{r7, pc}
 800a1d6:	bf00      	nop
 800a1d8:	20000022 	.word	0x20000022
 800a1dc:	2000518e 	.word	0x2000518e

0800a1e0 <FAN_Read_RPM>:

uint8_t FAN_Read_RPM(void)
{
 800a1e0:	b590      	push	{r4, r7, lr}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
	uint8_t ret = 0;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	73fb      	strb	r3, [r7, #15]

	 switch(step)
 800a1ea:	4b6a      	ldr	r3, [pc, #424]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	2b03      	cmp	r3, #3
 800a1f0:	f200 80c7 	bhi.w	800a382 <FAN_Read_RPM+0x1a2>
 800a1f4:	a201      	add	r2, pc, #4	@ (adr r2, 800a1fc <FAN_Read_RPM+0x1c>)
 800a1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fa:	bf00      	nop
 800a1fc:	0800a20d 	.word	0x0800a20d
 800a200:	0800a23d 	.word	0x0800a23d
 800a204:	0800a28b 	.word	0x0800a28b
 800a208:	0800a305 	.word	0x0800a305
	 {
	 case 0:
		Stop_InputCapute();
 800a20c:	f000 f940 	bl	800a490 <Stop_InputCapute>
		Start_InputCapute(ch);
 800a210:	4b61      	ldr	r3, [pc, #388]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	4618      	mov	r0, r3
 800a216:	f000 f95b 	bl	800a4d0 <Start_InputCapute>
		if(fan_step==2) {
 800a21a:	4b60      	ldr	r3, [pc, #384]	@ (800a39c <FAN_Read_RPM+0x1bc>)
 800a21c:	781b      	ldrb	r3, [r3, #0]
 800a21e:	2b02      	cmp	r3, #2
 800a220:	d104      	bne.n	800a22c <FAN_Read_RPM+0x4c>
			uTimer_Regist(((uint8_t)uTimerFanCheck), FAN_TIMERCNT1);
 800a222:	2196      	movs	r1, #150	@ 0x96
 800a224:	2001      	movs	r0, #1
 800a226:	f00c fdb9 	bl	8016d9c <uTimer_Regist>
 800a22a:	e003      	b.n	800a234 <FAN_Read_RPM+0x54>
		}
		else {
			uTimer_Regist(((uint8_t)uTimerFanCheck), FAN_TIMERCNT2);
 800a22c:	2196      	movs	r1, #150	@ 0x96
 800a22e:	2001      	movs	r0, #1
 800a230:	f00c fdb4 	bl	8016d9c <uTimer_Regist>
		}
		step = 1;
 800a234:	4b57      	ldr	r3, [pc, #348]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a236:	2201      	movs	r2, #1
 800a238:	701a      	strb	r2, [r3, #0]
		break;
 800a23a:	e0a6      	b.n	800a38a <FAN_Read_RPM+0x1aa>

	 case 1:
		  if(uTimer_CheckTimeOut((uint8_t)uTimerFanCheck) == TRUE)
 800a23c:	2001      	movs	r0, #1
 800a23e:	f00c fdc3 	bl	8016dc8 <uTimer_CheckTimeOut>
 800a242:	4603      	mov	r3, r0
 800a244:	2b01      	cmp	r3, #1
 800a246:	d10a      	bne.n	800a25e <FAN_Read_RPM+0x7e>
		  {
        Fan[ch].err = 1;
 800a248:	4b53      	ldr	r3, [pc, #332]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	4a54      	ldr	r2, [pc, #336]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	4413      	add	r3, r2
 800a252:	2201      	movs	r2, #1
 800a254:	709a      	strb	r2, [r3, #2]
        step = 2;
 800a256:	4b4f      	ldr	r3, [pc, #316]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a258:	2202      	movs	r2, #2
 800a25a:	701a      	strb	r2, [r3, #0]
        break;
 800a25c:	e095      	b.n	800a38a <FAN_Read_RPM+0x1aa>
		  }
		  if(capture_done[ch] == 1 )
 800a25e:	4b4e      	ldr	r3, [pc, #312]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	461a      	mov	r2, r3
 800a264:	4b4f      	ldr	r3, [pc, #316]	@ (800a3a4 <FAN_Read_RPM+0x1c4>)
 800a266:	5c9b      	ldrb	r3, [r3, r2]
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d10a      	bne.n	800a282 <FAN_Read_RPM+0xa2>
		  {
		    Fan[ch].err = 0;
 800a26c:	4b4a      	ldr	r3, [pc, #296]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	4a4b      	ldr	r2, [pc, #300]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a272:	009b      	lsls	r3, r3, #2
 800a274:	4413      	add	r3, r2
 800a276:	2200      	movs	r2, #0
 800a278:	709a      	strb	r2, [r3, #2]
        step = 2;
 800a27a:	4b46      	ldr	r3, [pc, #280]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a27c:	2202      	movs	r2, #2
 800a27e:	701a      	strb	r2, [r3, #0]
        break;
 800a280:	e083      	b.n	800a38a <FAN_Read_RPM+0x1aa>
		  }

      step = 1;
 800a282:	4b44      	ldr	r3, [pc, #272]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a284:	2201      	movs	r2, #1
 800a286:	701a      	strb	r2, [r3, #0]
      break;
 800a288:	e07f      	b.n	800a38a <FAN_Read_RPM+0x1aa>

	 case 2:
		Stop_InputCapute();
 800a28a:	f000 f901 	bl	800a490 <Stop_InputCapute>
		Fan[ch].rpm = (int16_t) (frequency[ch]*60/2);
 800a28e:	4b42      	ldr	r3, [pc, #264]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a290:	781b      	ldrb	r3, [r3, #0]
 800a292:	4a45      	ldr	r2, [pc, #276]	@ (800a3a8 <FAN_Read_RPM+0x1c8>)
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	4413      	add	r3, r2
 800a298:	edd3 7a00 	vldr	s15, [r3]
 800a29c:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800a3ac <FAN_Read_RPM+0x1cc>
 800a2a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a2a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800a2a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a2ac:	4b3a      	ldr	r3, [pc, #232]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a2b6:	ee17 3a90 	vmov	r3, s15
 800a2ba:	b219      	sxth	r1, r3
 800a2bc:	4b38      	ldr	r3, [pc, #224]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a2be:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
		Fan[ch].err = FAN_IsRPMOverRange(ch, Fan[ch].rpm);
 800a2c2:	4b35      	ldr	r3, [pc, #212]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a2c4:	781b      	ldrb	r3, [r3, #0]
 800a2c6:	4a34      	ldr	r2, [pc, #208]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a2c8:	7812      	ldrb	r2, [r2, #0]
 800a2ca:	4611      	mov	r1, r2
 800a2cc:	4a34      	ldr	r2, [pc, #208]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a2ce:	f932 2021 	ldrsh.w	r2, [r2, r1, lsl #2]
 800a2d2:	b292      	uxth	r2, r2
 800a2d4:	4930      	ldr	r1, [pc, #192]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a2d6:	7809      	ldrb	r1, [r1, #0]
 800a2d8:	460c      	mov	r4, r1
 800a2da:	4611      	mov	r1, r2
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f000 f869 	bl	800a3b4 <FAN_IsRPMOverRange>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	4a2e      	ldr	r2, [pc, #184]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a2e8:	00a3      	lsls	r3, r4, #2
 800a2ea:	4413      	add	r3, r2
 800a2ec:	460a      	mov	r2, r1
 800a2ee:	709a      	strb	r2, [r3, #2]

		capture_done[ch] = 0;
 800a2f0:	4b29      	ldr	r3, [pc, #164]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	461a      	mov	r2, r3
 800a2f6:	4b2b      	ldr	r3, [pc, #172]	@ (800a3a4 <FAN_Read_RPM+0x1c4>)
 800a2f8:	2100      	movs	r1, #0
 800a2fa:	5499      	strb	r1, [r3, r2]

		step = 3;
 800a2fc:	4b25      	ldr	r3, [pc, #148]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a2fe:	2203      	movs	r2, #3
 800a300:	701a      	strb	r2, [r3, #0]
		break;
 800a302:	e042      	b.n	800a38a <FAN_Read_RPM+0x1aa>

	 case 3:
		ch++;
 800a304:	4b24      	ldr	r3, [pc, #144]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	3301      	adds	r3, #1
 800a30a:	b2da      	uxtb	r2, r3
 800a30c:	4b22      	ldr	r3, [pc, #136]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a30e:	701a      	strb	r2, [r3, #0]
		if(ch>(MAX_FAN_QTY-1))
 800a310:	4b21      	ldr	r3, [pc, #132]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a312:	781b      	ldrb	r3, [r3, #0]
 800a314:	2b05      	cmp	r3, #5
 800a316:	d930      	bls.n	800a37a <FAN_Read_RPM+0x19a>
		{
			//copy the result for debugging
		  for(int i=0; i<MAX_FAN_QTY; i++)
 800a318:	2300      	movs	r3, #0
 800a31a:	60bb      	str	r3, [r7, #8]
 800a31c:	e015      	b.n	800a34a <FAN_Read_RPM+0x16a>
		  {
		    DbgFan[i].rpm = Fan[i].rpm;
 800a31e:	4a20      	ldr	r2, [pc, #128]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	f932 1023 	ldrsh.w	r1, [r2, r3, lsl #2]
 800a326:	4a22      	ldr	r2, [pc, #136]	@ (800a3b0 <FAN_Read_RPM+0x1d0>)
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		    DbgFan[i].err = Fan[i].err;
 800a32e:	4a1c      	ldr	r2, [pc, #112]	@ (800a3a0 <FAN_Read_RPM+0x1c0>)
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	4413      	add	r3, r2
 800a336:	7899      	ldrb	r1, [r3, #2]
 800a338:	4a1d      	ldr	r2, [pc, #116]	@ (800a3b0 <FAN_Read_RPM+0x1d0>)
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	009b      	lsls	r3, r3, #2
 800a33e:	4413      	add	r3, r2
 800a340:	460a      	mov	r2, r1
 800a342:	709a      	strb	r2, [r3, #2]
		  for(int i=0; i<MAX_FAN_QTY; i++)
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	3301      	adds	r3, #1
 800a348:	60bb      	str	r3, [r7, #8]
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	2b05      	cmp	r3, #5
 800a34e:	dde6      	ble.n	800a31e <FAN_Read_RPM+0x13e>
		  }
		  //clear frequency
			for(int i=0; i<MAX_FAN_QTY; i++) { frequency[i] = 0; }
 800a350:	2300      	movs	r3, #0
 800a352:	607b      	str	r3, [r7, #4]
 800a354:	e009      	b.n	800a36a <FAN_Read_RPM+0x18a>
 800a356:	4a14      	ldr	r2, [pc, #80]	@ (800a3a8 <FAN_Read_RPM+0x1c8>)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	4413      	add	r3, r2
 800a35e:	f04f 0200 	mov.w	r2, #0
 800a362:	601a      	str	r2, [r3, #0]
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	3301      	adds	r3, #1
 800a368:	607b      	str	r3, [r7, #4]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2b05      	cmp	r3, #5
 800a36e:	ddf2      	ble.n	800a356 <FAN_Read_RPM+0x176>
      ch = 0;
 800a370:	4b09      	ldr	r3, [pc, #36]	@ (800a398 <FAN_Read_RPM+0x1b8>)
 800a372:	2200      	movs	r2, #0
 800a374:	701a      	strb	r2, [r3, #0]
			ret = 1;
 800a376:	2301      	movs	r3, #1
 800a378:	73fb      	strb	r3, [r7, #15]
		}
		//HAL_Delay(10);
		step = 0;
 800a37a:	4b06      	ldr	r3, [pc, #24]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a37c:	2200      	movs	r2, #0
 800a37e:	701a      	strb	r2, [r3, #0]
		break;
 800a380:	e003      	b.n	800a38a <FAN_Read_RPM+0x1aa>

	 default:
		 step = 0;
 800a382:	4b04      	ldr	r3, [pc, #16]	@ (800a394 <FAN_Read_RPM+0x1b4>)
 800a384:	2200      	movs	r2, #0
 800a386:	701a      	strb	r2, [r3, #0]
		 break;
 800a388:	bf00      	nop
	 }//switch

	return ret;
 800a38a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3714      	adds	r7, #20
 800a390:	46bd      	mov	sp, r7
 800a392:	bd90      	pop	{r4, r7, pc}
 800a394:	2000518d 	.word	0x2000518d
 800a398:	2000518c 	.word	0x2000518c
 800a39c:	20000022 	.word	0x20000022
 800a3a0:	20005190 	.word	0x20005190
 800a3a4:	20005184 	.word	0x20005184
 800a3a8:	20005168 	.word	0x20005168
 800a3ac:	42700000 	.word	0x42700000
 800a3b0:	200051a8 	.word	0x200051a8

0800a3b4 <FAN_IsRPMOverRange>:

static uint8_t FAN_IsRPMOverRange(uint8_t ch, uint16_t rpm)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b085      	sub	sp, #20
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	460a      	mov	r2, r1
 800a3be:	71fb      	strb	r3, [r7, #7]
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	80bb      	strh	r3, [r7, #4]
  uint8_t error = 0;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	73fb      	strb	r3, [r7, #15]

  if(rpm<MIN_RPM || rpm>OVER_MAX_RPM)
 800a3c8:	88bb      	ldrh	r3, [r7, #4]
 800a3ca:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 800a3ce:	d304      	bcc.n	800a3da <FAN_IsRPMOverRange+0x26>
 800a3d0:	88bb      	ldrh	r3, [r7, #4]
 800a3d2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d902      	bls.n	800a3e0 <FAN_IsRPMOverRange+0x2c>
    error = 1;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	73fb      	strb	r3, [r7, #15]
 800a3de:	e001      	b.n	800a3e4 <FAN_IsRPMOverRange+0x30>
  else
    error = 0;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	73fb      	strb	r3, [r7, #15]

  return error;
 800a3e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	3714      	adds	r7, #20
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr
	...

0800a3f4 <Print_FanStatus>:

  return pFan;
}

void Print_FanStatus(void)
{
 800a3f4:	b5b0      	push	{r4, r5, r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af04      	add	r7, sp, #16
	printf("\nFanStep[%d] ", fan_step);
 800a3fa:	4b21      	ldr	r3, [pc, #132]	@ (800a480 <Print_FanStatus+0x8c>)
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	4619      	mov	r1, r3
 800a400:	4820      	ldr	r0, [pc, #128]	@ (800a484 <Print_FanStatus+0x90>)
 800a402:	f00e f9af 	bl	8018764 <iprintf>
	printf("%d %d %d : %d %d %d \n", DbgFan[0].err, DbgFan[1].err, DbgFan[2].err, DbgFan[3].err, DbgFan[4].err, DbgFan[5].err );
 800a406:	4b20      	ldr	r3, [pc, #128]	@ (800a488 <Print_FanStatus+0x94>)
 800a408:	789b      	ldrb	r3, [r3, #2]
 800a40a:	4618      	mov	r0, r3
 800a40c:	4b1e      	ldr	r3, [pc, #120]	@ (800a488 <Print_FanStatus+0x94>)
 800a40e:	799b      	ldrb	r3, [r3, #6]
 800a410:	461c      	mov	r4, r3
 800a412:	4b1d      	ldr	r3, [pc, #116]	@ (800a488 <Print_FanStatus+0x94>)
 800a414:	7a9b      	ldrb	r3, [r3, #10]
 800a416:	461d      	mov	r5, r3
 800a418:	4b1b      	ldr	r3, [pc, #108]	@ (800a488 <Print_FanStatus+0x94>)
 800a41a:	7b9b      	ldrb	r3, [r3, #14]
 800a41c:	461a      	mov	r2, r3
 800a41e:	4b1a      	ldr	r3, [pc, #104]	@ (800a488 <Print_FanStatus+0x94>)
 800a420:	7c9b      	ldrb	r3, [r3, #18]
 800a422:	4619      	mov	r1, r3
 800a424:	4b18      	ldr	r3, [pc, #96]	@ (800a488 <Print_FanStatus+0x94>)
 800a426:	7d9b      	ldrb	r3, [r3, #22]
 800a428:	9302      	str	r3, [sp, #8]
 800a42a:	9101      	str	r1, [sp, #4]
 800a42c:	9200      	str	r2, [sp, #0]
 800a42e:	462b      	mov	r3, r5
 800a430:	4622      	mov	r2, r4
 800a432:	4601      	mov	r1, r0
 800a434:	4815      	ldr	r0, [pc, #84]	@ (800a48c <Print_FanStatus+0x98>)
 800a436:	f00e f995 	bl	8018764 <iprintf>
	printf("%d %d %d : %d %d %d \n", DbgFan[0].rpm, DbgFan[1].rpm, DbgFan[2].rpm, DbgFan[3].rpm, DbgFan[4].rpm, DbgFan[5].rpm );
 800a43a:	4b13      	ldr	r3, [pc, #76]	@ (800a488 <Print_FanStatus+0x94>)
 800a43c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a440:	4618      	mov	r0, r3
 800a442:	4b11      	ldr	r3, [pc, #68]	@ (800a488 <Print_FanStatus+0x94>)
 800a444:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a448:	461c      	mov	r4, r3
 800a44a:	4b0f      	ldr	r3, [pc, #60]	@ (800a488 <Print_FanStatus+0x94>)
 800a44c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a450:	461d      	mov	r5, r3
 800a452:	4b0d      	ldr	r3, [pc, #52]	@ (800a488 <Print_FanStatus+0x94>)
 800a454:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800a458:	461a      	mov	r2, r3
 800a45a:	4b0b      	ldr	r3, [pc, #44]	@ (800a488 <Print_FanStatus+0x94>)
 800a45c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800a460:	4619      	mov	r1, r3
 800a462:	4b09      	ldr	r3, [pc, #36]	@ (800a488 <Print_FanStatus+0x94>)
 800a464:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800a468:	9302      	str	r3, [sp, #8]
 800a46a:	9101      	str	r1, [sp, #4]
 800a46c:	9200      	str	r2, [sp, #0]
 800a46e:	462b      	mov	r3, r5
 800a470:	4622      	mov	r2, r4
 800a472:	4601      	mov	r1, r0
 800a474:	4805      	ldr	r0, [pc, #20]	@ (800a48c <Print_FanStatus+0x98>)
 800a476:	f00e f975 	bl	8018764 <iprintf>
}
 800a47a:	bf00      	nop
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bdb0      	pop	{r4, r5, r7, pc}
 800a480:	20000022 	.word	0x20000022
 800a484:	0801b874 	.word	0x0801b874
 800a488:	200051a8 	.word	0x200051a8
 800a48c:	0801b884 	.word	0x0801b884

0800a490 <Stop_InputCapute>:


void Stop_InputCapute(void)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	af00      	add	r7, sp, #0
  HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
 800a494:	2100      	movs	r1, #0
 800a496:	480c      	ldr	r0, [pc, #48]	@ (800a4c8 <Stop_InputCapute+0x38>)
 800a498:	f7fc ff1e 	bl	80072d8 <HAL_TIM_IC_Stop_IT>
  HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_3);
 800a49c:	2108      	movs	r1, #8
 800a49e:	480a      	ldr	r0, [pc, #40]	@ (800a4c8 <Stop_InputCapute+0x38>)
 800a4a0:	f7fc ff1a 	bl	80072d8 <HAL_TIM_IC_Stop_IT>
  HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_4);
 800a4a4:	210c      	movs	r1, #12
 800a4a6:	4808      	ldr	r0, [pc, #32]	@ (800a4c8 <Stop_InputCapute+0x38>)
 800a4a8:	f7fc ff16 	bl	80072d8 <HAL_TIM_IC_Stop_IT>

  HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
 800a4ac:	2100      	movs	r1, #0
 800a4ae:	4807      	ldr	r0, [pc, #28]	@ (800a4cc <Stop_InputCapute+0x3c>)
 800a4b0:	f7fc ff12 	bl	80072d8 <HAL_TIM_IC_Stop_IT>
  HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_2);
 800a4b4:	2104      	movs	r1, #4
 800a4b6:	4805      	ldr	r0, [pc, #20]	@ (800a4cc <Stop_InputCapute+0x3c>)
 800a4b8:	f7fc ff0e 	bl	80072d8 <HAL_TIM_IC_Stop_IT>
  HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_3);
 800a4bc:	2108      	movs	r1, #8
 800a4be:	4803      	ldr	r0, [pc, #12]	@ (800a4cc <Stop_InputCapute+0x3c>)
 800a4c0:	f7fc ff0a 	bl	80072d8 <HAL_TIM_IC_Stop_IT>

}
 800a4c4:	bf00      	nop
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	20000368 	.word	0x20000368
 800a4cc:	200003f8 	.word	0x200003f8

0800a4d0 <Start_InputCapute>:

void Start_InputCapute(uint8_t channel)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b082      	sub	sp, #8
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	71fb      	strb	r3, [r7, #7]

  if(channel == 0)
 800a4da:	79fb      	ldrb	r3, [r7, #7]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d104      	bne.n	800a4ea <Start_InputCapute+0x1a>
  {
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	4819      	ldr	r0, [pc, #100]	@ (800a548 <Start_InputCapute+0x78>)
 800a4e4:	f7fc fdd0 	bl	8007088 <HAL_TIM_IC_Start_IT>
 800a4e8:	e026      	b.n	800a538 <Start_InputCapute+0x68>
  }
  else if(channel == 1)
 800a4ea:	79fb      	ldrb	r3, [r7, #7]
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d104      	bne.n	800a4fa <Start_InputCapute+0x2a>
  {
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 800a4f0:	2108      	movs	r1, #8
 800a4f2:	4815      	ldr	r0, [pc, #84]	@ (800a548 <Start_InputCapute+0x78>)
 800a4f4:	f7fc fdc8 	bl	8007088 <HAL_TIM_IC_Start_IT>
 800a4f8:	e01e      	b.n	800a538 <Start_InputCapute+0x68>
  }
  else if(channel == 2)
 800a4fa:	79fb      	ldrb	r3, [r7, #7]
 800a4fc:	2b02      	cmp	r3, #2
 800a4fe:	d104      	bne.n	800a50a <Start_InputCapute+0x3a>
  {
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 800a500:	210c      	movs	r1, #12
 800a502:	4811      	ldr	r0, [pc, #68]	@ (800a548 <Start_InputCapute+0x78>)
 800a504:	f7fc fdc0 	bl	8007088 <HAL_TIM_IC_Start_IT>
 800a508:	e016      	b.n	800a538 <Start_InputCapute+0x68>
  }
  else if(channel == 3)
 800a50a:	79fb      	ldrb	r3, [r7, #7]
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d104      	bne.n	800a51a <Start_InputCapute+0x4a>
  {
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800a510:	2100      	movs	r1, #0
 800a512:	480e      	ldr	r0, [pc, #56]	@ (800a54c <Start_InputCapute+0x7c>)
 800a514:	f7fc fdb8 	bl	8007088 <HAL_TIM_IC_Start_IT>
 800a518:	e00e      	b.n	800a538 <Start_InputCapute+0x68>
  }
  else if(channel == 4)
 800a51a:	79fb      	ldrb	r3, [r7, #7]
 800a51c:	2b04      	cmp	r3, #4
 800a51e:	d104      	bne.n	800a52a <Start_InputCapute+0x5a>
  {
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 800a520:	2104      	movs	r1, #4
 800a522:	480a      	ldr	r0, [pc, #40]	@ (800a54c <Start_InputCapute+0x7c>)
 800a524:	f7fc fdb0 	bl	8007088 <HAL_TIM_IC_Start_IT>
 800a528:	e006      	b.n	800a538 <Start_InputCapute+0x68>
  }
  else if(channel == 5)
 800a52a:	79fb      	ldrb	r3, [r7, #7]
 800a52c:	2b05      	cmp	r3, #5
 800a52e:	d103      	bne.n	800a538 <Start_InputCapute+0x68>
  {
    HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_3);
 800a530:	2108      	movs	r1, #8
 800a532:	4806      	ldr	r0, [pc, #24]	@ (800a54c <Start_InputCapute+0x7c>)
 800a534:	f7fc fda8 	bl	8007088 <HAL_TIM_IC_Start_IT>
  }
  pwm_ch = channel;
 800a538:	4a05      	ldr	r2, [pc, #20]	@ (800a550 <Start_InputCapute+0x80>)
 800a53a:	79fb      	ldrb	r3, [r7, #7]
 800a53c:	7013      	strb	r3, [r2, #0]
}
 800a53e:	bf00      	nop
 800a540:	3708      	adds	r7, #8
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	20000368 	.word	0x20000368
 800a54c:	200003f8 	.word	0x200003f8
 800a550:	2000511d 	.word	0x2000511d

0800a554 <TIM_IC_Capture>:

/* Measure Frequency */
void TIM_IC_Capture(TIM_HandleTypeDef *htim, uint8_t ch, uint32_t tim_channel)
{
 800a554:	b590      	push	{r4, r7, lr}
 800a556:	b087      	sub	sp, #28
 800a558:	af00      	add	r7, sp, #0
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	460b      	mov	r3, r1
 800a55e:	607a      	str	r2, [r7, #4]
 800a560:	72fb      	strb	r3, [r7, #11]
  if (Is_First_Captured[ch]==0) // if the first rising edge is not captured
 800a562:	7afb      	ldrb	r3, [r7, #11]
 800a564:	4a35      	ldr	r2, [pc, #212]	@ (800a63c <TIM_IC_Capture+0xe8>)
 800a566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d10e      	bne.n	800a58c <TIM_IC_Capture+0x38>
  {
    IC_Val1[ch] = HAL_TIM_ReadCapturedValue(htim, tim_channel); // read the first value
 800a56e:	7afc      	ldrb	r4, [r7, #11]
 800a570:	6879      	ldr	r1, [r7, #4]
 800a572:	68f8      	ldr	r0, [r7, #12]
 800a574:	f7fd f9ac 	bl	80078d0 <HAL_TIM_ReadCapturedValue>
 800a578:	4603      	mov	r3, r0
 800a57a:	4a31      	ldr	r2, [pc, #196]	@ (800a640 <TIM_IC_Capture+0xec>)
 800a57c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    Is_First_Captured[ch] = 1;  // set the first captured as true
 800a580:	7afb      	ldrb	r3, [r7, #11]
 800a582:	4a2e      	ldr	r2, [pc, #184]	@ (800a63c <TIM_IC_Capture+0xe8>)
 800a584:	2101      	movs	r1, #1
 800a586:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    __HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
    Is_First_Captured[ch] = 0; // set it back to false
    capture_done[ch] = 1;
  }
}
 800a58a:	e053      	b.n	800a634 <TIM_IC_Capture+0xe0>
    IC_Val2[ch] = HAL_TIM_ReadCapturedValue(htim, tim_channel);  // read second value
 800a58c:	7afc      	ldrb	r4, [r7, #11]
 800a58e:	6879      	ldr	r1, [r7, #4]
 800a590:	68f8      	ldr	r0, [r7, #12]
 800a592:	f7fd f99d 	bl	80078d0 <HAL_TIM_ReadCapturedValue>
 800a596:	4603      	mov	r3, r0
 800a598:	4a2a      	ldr	r2, [pc, #168]	@ (800a644 <TIM_IC_Capture+0xf0>)
 800a59a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    if (IC_Val2[ch] > IC_Val1[ch])
 800a59e:	7afb      	ldrb	r3, [r7, #11]
 800a5a0:	4a28      	ldr	r2, [pc, #160]	@ (800a644 <TIM_IC_Capture+0xf0>)
 800a5a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a5a6:	7afb      	ldrb	r3, [r7, #11]
 800a5a8:	4925      	ldr	r1, [pc, #148]	@ (800a640 <TIM_IC_Capture+0xec>)
 800a5aa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d90b      	bls.n	800a5ca <TIM_IC_Capture+0x76>
      Difference = IC_Val2[ch]-IC_Val1[ch];
 800a5b2:	7afb      	ldrb	r3, [r7, #11]
 800a5b4:	4a23      	ldr	r2, [pc, #140]	@ (800a644 <TIM_IC_Capture+0xf0>)
 800a5b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a5ba:	7afb      	ldrb	r3, [r7, #11]
 800a5bc:	4920      	ldr	r1, [pc, #128]	@ (800a640 <TIM_IC_Capture+0xec>)
 800a5be:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a5c2:	1ad3      	subs	r3, r2, r3
 800a5c4:	4a20      	ldr	r2, [pc, #128]	@ (800a648 <TIM_IC_Capture+0xf4>)
 800a5c6:	6013      	str	r3, [r2, #0]
 800a5c8:	e015      	b.n	800a5f6 <TIM_IC_Capture+0xa2>
    else if (IC_Val1[ch] > IC_Val2[ch])
 800a5ca:	7afb      	ldrb	r3, [r7, #11]
 800a5cc:	4a1c      	ldr	r2, [pc, #112]	@ (800a640 <TIM_IC_Capture+0xec>)
 800a5ce:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a5d2:	7afb      	ldrb	r3, [r7, #11]
 800a5d4:	491b      	ldr	r1, [pc, #108]	@ (800a644 <TIM_IC_Capture+0xf0>)
 800a5d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d90b      	bls.n	800a5f6 <TIM_IC_Capture+0xa2>
      Difference = (0xffffffff - IC_Val1[ch]) + IC_Val2[ch];
 800a5de:	7afb      	ldrb	r3, [r7, #11]
 800a5e0:	4a18      	ldr	r2, [pc, #96]	@ (800a644 <TIM_IC_Capture+0xf0>)
 800a5e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a5e6:	7afb      	ldrb	r3, [r7, #11]
 800a5e8:	4915      	ldr	r1, [pc, #84]	@ (800a640 <TIM_IC_Capture+0xec>)
 800a5ea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a5ee:	1ad3      	subs	r3, r2, r3
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	4a15      	ldr	r2, [pc, #84]	@ (800a648 <TIM_IC_Capture+0xf4>)
 800a5f4:	6013      	str	r3, [r2, #0]
    float refClock = TIMCLOCK/(PRESCALAR);
 800a5f6:	4b15      	ldr	r3, [pc, #84]	@ (800a64c <TIM_IC_Capture+0xf8>)
 800a5f8:	617b      	str	r3, [r7, #20]
    frequency[ch] = refClock/Difference;
 800a5fa:	4b13      	ldr	r3, [pc, #76]	@ (800a648 <TIM_IC_Capture+0xf4>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	ee07 3a90 	vmov	s15, r3
 800a602:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a606:	7afb      	ldrb	r3, [r7, #11]
 800a608:	edd7 6a05 	vldr	s13, [r7, #20]
 800a60c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a610:	4a0f      	ldr	r2, [pc, #60]	@ (800a650 <TIM_IC_Capture+0xfc>)
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4413      	add	r3, r2
 800a616:	edc3 7a00 	vstr	s15, [r3]
    __HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2200      	movs	r2, #0
 800a620:	625a      	str	r2, [r3, #36]	@ 0x24
    Is_First_Captured[ch] = 0; // set it back to false
 800a622:	7afb      	ldrb	r3, [r7, #11]
 800a624:	4a05      	ldr	r2, [pc, #20]	@ (800a63c <TIM_IC_Capture+0xe8>)
 800a626:	2100      	movs	r1, #0
 800a628:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    capture_done[ch] = 1;
 800a62c:	7afb      	ldrb	r3, [r7, #11]
 800a62e:	4a09      	ldr	r2, [pc, #36]	@ (800a654 <TIM_IC_Capture+0x100>)
 800a630:	2101      	movs	r1, #1
 800a632:	54d1      	strb	r1, [r2, r3]
}
 800a634:	bf00      	nop
 800a636:	371c      	adds	r7, #28
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd90      	pop	{r4, r7, pc}
 800a63c:	20005150 	.word	0x20005150
 800a640:	20005120 	.word	0x20005120
 800a644:	20005138 	.word	0x20005138
 800a648:	20005180 	.word	0x20005180
 800a64c:	49742400 	.word	0x49742400
 800a650:	20005168 	.word	0x20005168
 800a654:	20005184 	.word	0x20005184

0800a658 <HAL_TIM_IC_CaptureCallback>:

//Input Capture time a channel  = 30ms
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]

  if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) && (pwm_ch == 0))
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a668:	d10d      	bne.n	800a686 <HAL_TIM_IC_CaptureCallback+0x2e>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	7f1b      	ldrb	r3, [r3, #28]
 800a66e:	2b01      	cmp	r3, #1
 800a670:	d109      	bne.n	800a686 <HAL_TIM_IC_CaptureCallback+0x2e>
 800a672:	4b36      	ldr	r3, [pc, #216]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d105      	bne.n	800a686 <HAL_TIM_IC_CaptureCallback+0x2e>
  {
    TIM_IC_Capture(htim, 0, TIM_CHANNEL_1);
 800a67a:	2200      	movs	r2, #0
 800a67c:	2100      	movs	r1, #0
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f7ff ff68 	bl	800a554 <TIM_IC_Capture>
    return;
 800a684:	e05e      	b.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  }

  if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) && (pwm_ch == 1))
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a68e:	d10d      	bne.n	800a6ac <HAL_TIM_IC_CaptureCallback+0x54>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	7f1b      	ldrb	r3, [r3, #28]
 800a694:	2b04      	cmp	r3, #4
 800a696:	d109      	bne.n	800a6ac <HAL_TIM_IC_CaptureCallback+0x54>
 800a698:	4b2c      	ldr	r3, [pc, #176]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a69a:	781b      	ldrb	r3, [r3, #0]
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d105      	bne.n	800a6ac <HAL_TIM_IC_CaptureCallback+0x54>
  {
    TIM_IC_Capture(htim, 1, TIM_CHANNEL_2);
 800a6a0:	2204      	movs	r2, #4
 800a6a2:	2101      	movs	r1, #1
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f7ff ff55 	bl	800a554 <TIM_IC_Capture>
    return;
 800a6aa:	e04b      	b.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  }

  if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) && (pwm_ch == 2))
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6b4:	d10d      	bne.n	800a6d2 <HAL_TIM_IC_CaptureCallback+0x7a>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	7f1b      	ldrb	r3, [r3, #28]
 800a6ba:	2b08      	cmp	r3, #8
 800a6bc:	d109      	bne.n	800a6d2 <HAL_TIM_IC_CaptureCallback+0x7a>
 800a6be:	4b23      	ldr	r3, [pc, #140]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	2b02      	cmp	r3, #2
 800a6c4:	d105      	bne.n	800a6d2 <HAL_TIM_IC_CaptureCallback+0x7a>
  {
    TIM_IC_Capture(htim, 2, TIM_CHANNEL_3);
 800a6c6:	2208      	movs	r2, #8
 800a6c8:	2102      	movs	r1, #2
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f7ff ff42 	bl	800a554 <TIM_IC_Capture>
    return;
 800a6d0:	e038      	b.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  }

  /////////////////////////////////////////////////////////////////////////////////////////////////
  if ((htim->Instance == TIM4) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) && (pwm_ch == 3))
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4a1e      	ldr	r2, [pc, #120]	@ (800a750 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d10d      	bne.n	800a6f8 <HAL_TIM_IC_CaptureCallback+0xa0>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	7f1b      	ldrb	r3, [r3, #28]
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d109      	bne.n	800a6f8 <HAL_TIM_IC_CaptureCallback+0xa0>
 800a6e4:	4b19      	ldr	r3, [pc, #100]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	2b03      	cmp	r3, #3
 800a6ea:	d105      	bne.n	800a6f8 <HAL_TIM_IC_CaptureCallback+0xa0>
  {
    TIM_IC_Capture(htim, 3, TIM_CHANNEL_1);
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2103      	movs	r1, #3
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f7ff ff2f 	bl	800a554 <TIM_IC_Capture>
    return;
 800a6f6:	e025      	b.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  }

  if ((htim->Instance == TIM4) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) && (pwm_ch == 4))
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a14      	ldr	r2, [pc, #80]	@ (800a750 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d10d      	bne.n	800a71e <HAL_TIM_IC_CaptureCallback+0xc6>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	7f1b      	ldrb	r3, [r3, #28]
 800a706:	2b02      	cmp	r3, #2
 800a708:	d109      	bne.n	800a71e <HAL_TIM_IC_CaptureCallback+0xc6>
 800a70a:	4b10      	ldr	r3, [pc, #64]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	2b04      	cmp	r3, #4
 800a710:	d105      	bne.n	800a71e <HAL_TIM_IC_CaptureCallback+0xc6>
  {
    TIM_IC_Capture(htim, 4, TIM_CHANNEL_2);
 800a712:	2204      	movs	r2, #4
 800a714:	2104      	movs	r1, #4
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f7ff ff1c 	bl	800a554 <TIM_IC_Capture>
    return;
 800a71c:	e012      	b.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  }

  if ((htim->Instance == TIM4) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) && (pwm_ch == 5))
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a0b      	ldr	r2, [pc, #44]	@ (800a750 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d10d      	bne.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	7f1b      	ldrb	r3, [r3, #28]
 800a72c:	2b04      	cmp	r3, #4
 800a72e:	d109      	bne.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
 800a730:	4b06      	ldr	r3, [pc, #24]	@ (800a74c <HAL_TIM_IC_CaptureCallback+0xf4>)
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	2b05      	cmp	r3, #5
 800a736:	d105      	bne.n	800a744 <HAL_TIM_IC_CaptureCallback+0xec>
  {
    TIM_IC_Capture(htim, 5, TIM_CHANNEL_3);
 800a738:	2208      	movs	r2, #8
 800a73a:	2105      	movs	r1, #5
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f7ff ff09 	bl	800a554 <TIM_IC_Capture>
    return;
 800a742:	bf00      	nop
  }
}
 800a744:	3708      	adds	r7, #8
 800a746:	46bd      	mov	sp, r7
 800a748:	bd80      	pop	{r7, pc}
 800a74a:	bf00      	nop
 800a74c:	2000511d 	.word	0x2000511d
 800a750:	40000800 	.word	0x40000800

0800a754 <Control_Fan>:



void Control_Fan(Console_Status_t *Status)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]

  uint8_t temp_status = GetTempStatus();
 800a75c:	f00b fc9e 	bl	801609c <GetTempStatus>
 800a760:	4603      	mov	r3, r0
 800a762:	73fb      	strb	r3, [r7, #15]

  // Temp is within Normal range
  if( temp_status == 0 )
 800a764:	7bfb      	ldrb	r3, [r7, #15]
 800a766:	2b00      	cmp	r3, #0
 800a768:	d103      	bne.n	800a772 <Control_Fan+0x1e>
  {
    fan_step = 2;
 800a76a:	4b0e      	ldr	r3, [pc, #56]	@ (800a7a4 <Control_Fan+0x50>)
 800a76c:	2202      	movs	r2, #2
 800a76e:	701a      	strb	r2, [r3, #0]
  else if( temp_status == 3 )
  {
    fan_step = 0;
  }

}
 800a770:	e013      	b.n	800a79a <Control_Fan+0x46>
  else if( temp_status == 2 )
 800a772:	7bfb      	ldrb	r3, [r7, #15]
 800a774:	2b02      	cmp	r3, #2
 800a776:	d103      	bne.n	800a780 <Control_Fan+0x2c>
    fan_step = 3;
 800a778:	4b0a      	ldr	r3, [pc, #40]	@ (800a7a4 <Control_Fan+0x50>)
 800a77a:	2203      	movs	r2, #3
 800a77c:	701a      	strb	r2, [r3, #0]
}
 800a77e:	e00c      	b.n	800a79a <Control_Fan+0x46>
  else if( temp_status == 1 )
 800a780:	7bfb      	ldrb	r3, [r7, #15]
 800a782:	2b01      	cmp	r3, #1
 800a784:	d103      	bne.n	800a78e <Control_Fan+0x3a>
    fan_step = 4;
 800a786:	4b07      	ldr	r3, [pc, #28]	@ (800a7a4 <Control_Fan+0x50>)
 800a788:	2204      	movs	r2, #4
 800a78a:	701a      	strb	r2, [r3, #0]
}
 800a78c:	e005      	b.n	800a79a <Control_Fan+0x46>
  else if( temp_status == 3 )
 800a78e:	7bfb      	ldrb	r3, [r7, #15]
 800a790:	2b03      	cmp	r3, #3
 800a792:	d102      	bne.n	800a79a <Control_Fan+0x46>
    fan_step = 0;
 800a794:	4b03      	ldr	r3, [pc, #12]	@ (800a7a4 <Control_Fan+0x50>)
 800a796:	2200      	movs	r2, #0
 800a798:	701a      	strb	r2, [r3, #0]
}
 800a79a:	bf00      	nop
 800a79c:	3710      	adds	r7, #16
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}
 800a7a2:	bf00      	nop
 800a7a4:	20000022 	.word	0x20000022

0800a7a8 <HMTP_Read_Temp_Value>:
uint8_t i2c_error[2] = {0,};

static void HMTP_Reset(void);

void HMTP_Read_Temp_Value(void)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	af00      	add	r7, sp, #0
  Read_HIH8131Data();
 800a7ac:	f000 f830 	bl	800a810 <Read_HIH8131Data>
  HMTP_CnvData(data_buf);
 800a7b0:	4802      	ldr	r0, [pc, #8]	@ (800a7bc <HMTP_Read_Temp_Value+0x14>)
 800a7b2:	f000 f889 	bl	800a8c8 <HMTP_CnvData>
}
 800a7b6:	bf00      	nop
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	200051d8 	.word	0x200051d8

0800a7c0 <HMTP_Init>:

void HMTP_Init(void) {
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	af00      	add	r7, sp, #0

    HMTP_Reset();
 800a7c4:	f000 f806 	bl	800a7d4 <HMTP_Reset>

    Delay_clock(1U);/*범용 지연함수*/
 800a7c8:	2001      	movs	r0, #1
 800a7ca:	f00c fb6b 	bl	8016ea4 <Delay_clock>
}
 800a7ce:	bf00      	nop
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <HMTP_Reset>:

static void HMTP_Reset(void) {
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(TEMP_I2C1_nRESET_GPIO_Port, TEMP_I2C1_nRESET_Pin,GPIO_PIN_SET);
 800a7d8:	2201      	movs	r2, #1
 800a7da:	2140      	movs	r1, #64	@ 0x40
 800a7dc:	480b      	ldr	r0, [pc, #44]	@ (800a80c <HMTP_Reset+0x38>)
 800a7de:	f7f9 febf 	bl	8004560 <HAL_GPIO_WritePin>
	Delay_clock(10U);
 800a7e2:	200a      	movs	r0, #10
 800a7e4:	f00c fb5e 	bl	8016ea4 <Delay_clock>
	HAL_GPIO_WritePin(TEMP_I2C1_nRESET_GPIO_Port, TEMP_I2C1_nRESET_Pin,GPIO_PIN_RESET);
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2140      	movs	r1, #64	@ 0x40
 800a7ec:	4807      	ldr	r0, [pc, #28]	@ (800a80c <HMTP_Reset+0x38>)
 800a7ee:	f7f9 feb7 	bl	8004560 <HAL_GPIO_WritePin>
	Delay_clock(200U);
 800a7f2:	20c8      	movs	r0, #200	@ 0xc8
 800a7f4:	f00c fb56 	bl	8016ea4 <Delay_clock>
	HAL_GPIO_WritePin(TEMP_I2C1_nRESET_GPIO_Port, TEMP_I2C1_nRESET_Pin,GPIO_PIN_SET);
 800a7f8:	2201      	movs	r2, #1
 800a7fa:	2140      	movs	r1, #64	@ 0x40
 800a7fc:	4803      	ldr	r0, [pc, #12]	@ (800a80c <HMTP_Reset+0x38>)
 800a7fe:	f7f9 feaf 	bl	8004560 <HAL_GPIO_WritePin>
	Delay_clock(10U);
 800a802:	200a      	movs	r0, #10
 800a804:	f00c fb4e 	bl	8016ea4 <Delay_clock>
}
 800a808:	bf00      	nop
 800a80a:	bd80      	pop	{r7, pc}
 800a80c:	40020400 	.word	0x40020400

0800a810 <Read_HIH8131Data>:

void Read_HIH8131Data(void)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b084      	sub	sp, #16
 800a814:	af02      	add	r7, sp, #8
  for(int ch=0; ch<MAX_HMTP_CH; ch++)
 800a816:	2300      	movs	r3, #0
 800a818:	607b      	str	r3, [r7, #4]
 800a81a:	e044      	b.n	800a8a6 <Read_HIH8131Data+0x96>
  {
    uint8_t ch_data = 0x01U << ch;
 800a81c:	2201      	movs	r2, #1
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	fa02 f303 	lsl.w	r3, r2, r3
 800a824:	b2db      	uxtb	r3, r3
 800a826:	70fb      	strb	r3, [r7, #3]

    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR_TCA9546, &ch_data, 1U, I2C_TIMEOUT);
 800a828:	1cfa      	adds	r2, r7, #3
 800a82a:	230a      	movs	r3, #10
 800a82c:	9300      	str	r3, [sp, #0]
 800a82e:	2301      	movs	r3, #1
 800a830:	21e0      	movs	r1, #224	@ 0xe0
 800a832:	4821      	ldr	r0, [pc, #132]	@ (800a8b8 <Read_HIH8131Data+0xa8>)
 800a834:	f7fa f824 	bl	8004880 <HAL_I2C_Master_Transmit>
    Delay_clock(100U);
 800a838:	2064      	movs	r0, #100	@ 0x64
 800a83a:	f00c fb33 	bl	8016ea4 <Delay_clock>

    HAL_I2C_Master_Transmit(&hi2c1, devAddr, &ch_data, 0U, I2C_TIMEOUT);
 800a83e:	4b1f      	ldr	r3, [pc, #124]	@ (800a8bc <Read_HIH8131Data+0xac>)
 800a840:	8819      	ldrh	r1, [r3, #0]
 800a842:	1cfa      	adds	r2, r7, #3
 800a844:	230a      	movs	r3, #10
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	2300      	movs	r3, #0
 800a84a:	481b      	ldr	r0, [pc, #108]	@ (800a8b8 <Read_HIH8131Data+0xa8>)
 800a84c:	f7fa f818 	bl	8004880 <HAL_I2C_Master_Transmit>
    HAL_Delay(100U);
 800a850:	2064      	movs	r0, #100	@ 0x64
 800a852:	f7f7 ff8d 	bl	8002770 <HAL_Delay>

    HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR_TCA9546, &ch_data, 1, I2C_TIMEOUT);
 800a856:	1cfa      	adds	r2, r7, #3
 800a858:	230a      	movs	r3, #10
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	2301      	movs	r3, #1
 800a85e:	21e0      	movs	r1, #224	@ 0xe0
 800a860:	4815      	ldr	r0, [pc, #84]	@ (800a8b8 <Read_HIH8131Data+0xa8>)
 800a862:	f7fa f80d 	bl	8004880 <HAL_I2C_Master_Transmit>
    Delay_clock(200U);
 800a866:	20c8      	movs	r0, #200	@ 0xc8
 800a868:	f00c fb1c 	bl	8016ea4 <Delay_clock>
    if(HAL_I2C_Master_Receive(&hi2c1, devAddr, (uint8_t *)&data_buf[ch], 4, I2C_TIMEOUT) != HAL_OK)
 800a86c:	4b13      	ldr	r3, [pc, #76]	@ (800a8bc <Read_HIH8131Data+0xac>)
 800a86e:	8819      	ldrh	r1, [r3, #0]
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4a12      	ldr	r2, [pc, #72]	@ (800a8c0 <Read_HIH8131Data+0xb0>)
 800a876:	441a      	add	r2, r3
 800a878:	230a      	movs	r3, #10
 800a87a:	9300      	str	r3, [sp, #0]
 800a87c:	2304      	movs	r3, #4
 800a87e:	480e      	ldr	r0, [pc, #56]	@ (800a8b8 <Read_HIH8131Data+0xa8>)
 800a880:	f7fa f8fc 	bl	8004a7c <HAL_I2C_Master_Receive>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d005      	beq.n	800a896 <Read_HIH8131Data+0x86>
    {
      i2c_error[ch] = 1;
 800a88a:	4a0e      	ldr	r2, [pc, #56]	@ (800a8c4 <Read_HIH8131Data+0xb4>)
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4413      	add	r3, r2
 800a890:	2201      	movs	r2, #1
 800a892:	701a      	strb	r2, [r3, #0]
 800a894:	e004      	b.n	800a8a0 <Read_HIH8131Data+0x90>
    }
    else
    {
      i2c_error[ch] = 0;
 800a896:	4a0b      	ldr	r2, [pc, #44]	@ (800a8c4 <Read_HIH8131Data+0xb4>)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	4413      	add	r3, r2
 800a89c:	2200      	movs	r2, #0
 800a89e:	701a      	strb	r2, [r3, #0]
  for(int ch=0; ch<MAX_HMTP_CH; ch++)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	3301      	adds	r3, #1
 800a8a4:	607b      	str	r3, [r7, #4]
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2b01      	cmp	r3, #1
 800a8aa:	ddb7      	ble.n	800a81c <Read_HIH8131Data+0xc>
    }

  }
}
 800a8ac:	bf00      	nop
 800a8ae:	bf00      	nop
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	20000214 	.word	0x20000214
 800a8bc:	20000024 	.word	0x20000024
 800a8c0:	200051d8 	.word	0x200051d8
 800a8c4:	200051e0 	.word	0x200051e0

0800a8c8 <HMTP_CnvData>:

void HMTP_CnvData(uint8_t data_buf[][4]) {
 800a8c8:	b480      	push	{r7}
 800a8ca:	b089      	sub	sp, #36	@ 0x24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]

	for(int ch=0; ch<MAX_HMTP_CH; ch++)
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	61fb      	str	r3, [r7, #28]
 800a8d4:	e086      	b.n	800a9e4 <HMTP_CnvData+0x11c>
	{
		uint16_t  Humidity, Humidity_H, Humidity_L;
		uint16_t  Temperature, Temperature_H, Temperature_L;

		if(i2c_error[ch] == 0)
 800a8d6:	4a49      	ldr	r2, [pc, #292]	@ (800a9fc <HMTP_CnvData+0x134>)
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	4413      	add	r3, r2
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d173      	bne.n	800a9ca <HMTP_CnvData+0x102>
		{
		  uint8_t temp_data_buf = data_buf[ch][0U];
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	76fb      	strb	r3, [r7, #27]
		  Humidity_H = ((uint16_t)temp_data_buf);
 800a8ee:	7efb      	ldrb	r3, [r7, #27]
 800a8f0:	833b      	strh	r3, [r7, #24]
		  Humidity_H = Humidity_H << 8U;
 800a8f2:	8b3b      	ldrh	r3, [r7, #24]
 800a8f4:	021b      	lsls	r3, r3, #8
 800a8f6:	833b      	strh	r3, [r7, #24]
		  temp_data_buf = data_buf[ch][1U];
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	009b      	lsls	r3, r3, #2
 800a8fc:	687a      	ldr	r2, [r7, #4]
 800a8fe:	4413      	add	r3, r2
 800a900:	785b      	ldrb	r3, [r3, #1]
 800a902:	76fb      	strb	r3, [r7, #27]
		  Humidity_L = ((uint16_t)temp_data_buf);
 800a904:	7efb      	ldrb	r3, [r7, #27]
 800a906:	82fb      	strh	r3, [r7, #22]
		  Humidity = (Humidity_H | Humidity_L) & 0x3FFFU;
 800a908:	8b3a      	ldrh	r2, [r7, #24]
 800a90a:	8afb      	ldrh	r3, [r7, #22]
 800a90c:	4313      	orrs	r3, r2
 800a90e:	b29b      	uxth	r3, r3
 800a910:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a914:	82bb      	strh	r3, [r7, #20]

		  temp_data_buf = data_buf[ch][2U];
 800a916:	69fb      	ldr	r3, [r7, #28]
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	687a      	ldr	r2, [r7, #4]
 800a91c:	4413      	add	r3, r2
 800a91e:	789b      	ldrb	r3, [r3, #2]
 800a920:	76fb      	strb	r3, [r7, #27]
		  Temperature_H = ((uint16_t)temp_data_buf);
 800a922:	7efb      	ldrb	r3, [r7, #27]
 800a924:	827b      	strh	r3, [r7, #18]
		  Temperature_H = Temperature_H << 8U;
 800a926:	8a7b      	ldrh	r3, [r7, #18]
 800a928:	021b      	lsls	r3, r3, #8
 800a92a:	827b      	strh	r3, [r7, #18]
		  temp_data_buf = data_buf[ch][3U];
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	009b      	lsls	r3, r3, #2
 800a930:	687a      	ldr	r2, [r7, #4]
 800a932:	4413      	add	r3, r2
 800a934:	78db      	ldrb	r3, [r3, #3]
 800a936:	76fb      	strb	r3, [r7, #27]
		  Temperature_L = ((uint16_t)temp_data_buf);
 800a938:	7efb      	ldrb	r3, [r7, #27]
 800a93a:	823b      	strh	r3, [r7, #16]
		  Temperature = (((Temperature_H | Temperature_L) >> 2U) + 1U) & 0x3FFFU;
 800a93c:	8a7a      	ldrh	r2, [r7, #18]
 800a93e:	8a3b      	ldrh	r3, [r7, #16]
 800a940:	4313      	orrs	r3, r2
 800a942:	b29b      	uxth	r3, r3
 800a944:	089b      	lsrs	r3, r3, #2
 800a946:	b29b      	uxth	r3, r3
 800a948:	3301      	adds	r3, #1
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a950:	81fb      	strh	r3, [r7, #14]

		  HMTP_Data[ch].fHum = ((float)Humidity * 100.0F)/(16383.0F);
 800a952:	8abb      	ldrh	r3, [r7, #20]
 800a954:	ee07 3a90 	vmov	s15, r3
 800a958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a95c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 800aa00 <HMTP_CnvData+0x138>
 800a960:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a964:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800aa04 <HMTP_CnvData+0x13c>
 800a968:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a96c:	4926      	ldr	r1, [pc, #152]	@ (800aa08 <HMTP_CnvData+0x140>)
 800a96e:	69fa      	ldr	r2, [r7, #28]
 800a970:	4613      	mov	r3, r2
 800a972:	005b      	lsls	r3, r3, #1
 800a974:	4413      	add	r3, r2
 800a976:	009b      	lsls	r3, r3, #2
 800a978:	440b      	add	r3, r1
 800a97a:	3304      	adds	r3, #4
 800a97c:	edc3 7a00 	vstr	s15, [r3]
		  HMTP_Data[ch].fTemp = (((float)Temperature * 165.0F)/(16383.0F)) - 40.0F;
 800a980:	89fb      	ldrh	r3, [r7, #14]
 800a982:	ee07 3a90 	vmov	s15, r3
 800a986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a98a:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800aa0c <HMTP_CnvData+0x144>
 800a98e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a992:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800aa04 <HMTP_CnvData+0x13c>
 800a996:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800a99a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800aa10 <HMTP_CnvData+0x148>
 800a99e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9a2:	4919      	ldr	r1, [pc, #100]	@ (800aa08 <HMTP_CnvData+0x140>)
 800a9a4:	69fa      	ldr	r2, [r7, #28]
 800a9a6:	4613      	mov	r3, r2
 800a9a8:	005b      	lsls	r3, r3, #1
 800a9aa:	4413      	add	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	440b      	add	r3, r1
 800a9b0:	edc3 7a00 	vstr	s15, [r3]

      HMTP_Data[ch].error = 0;
 800a9b4:	4914      	ldr	r1, [pc, #80]	@ (800aa08 <HMTP_CnvData+0x140>)
 800a9b6:	69fa      	ldr	r2, [r7, #28]
 800a9b8:	4613      	mov	r3, r2
 800a9ba:	005b      	lsls	r3, r3, #1
 800a9bc:	4413      	add	r3, r2
 800a9be:	009b      	lsls	r3, r3, #2
 800a9c0:	440b      	add	r3, r1
 800a9c2:	3308      	adds	r3, #8
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	701a      	strb	r2, [r3, #0]
 800a9c8:	e009      	b.n	800a9de <HMTP_CnvData+0x116>
		}
		else
		{
      HMTP_Data[ch].error = 1;
 800a9ca:	490f      	ldr	r1, [pc, #60]	@ (800aa08 <HMTP_CnvData+0x140>)
 800a9cc:	69fa      	ldr	r2, [r7, #28]
 800a9ce:	4613      	mov	r3, r2
 800a9d0:	005b      	lsls	r3, r3, #1
 800a9d2:	4413      	add	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	440b      	add	r3, r1
 800a9d8:	3308      	adds	r3, #8
 800a9da:	2201      	movs	r2, #1
 800a9dc:	701a      	strb	r2, [r3, #0]
	for(int ch=0; ch<MAX_HMTP_CH; ch++)
 800a9de:	69fb      	ldr	r3, [r7, #28]
 800a9e0:	3301      	adds	r3, #1
 800a9e2:	61fb      	str	r3, [r7, #28]
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	2b01      	cmp	r3, #1
 800a9e8:	f77f af75 	ble.w	800a8d6 <HMTP_CnvData+0xe>

		}
	}
}
 800a9ec:	bf00      	nop
 800a9ee:	bf00      	nop
 800a9f0:	3724      	adds	r7, #36	@ 0x24
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	200051e0 	.word	0x200051e0
 800aa00:	42c80000 	.word	0x42c80000
 800aa04:	467ffc00 	.word	0x467ffc00
 800aa08:	200051c0 	.word	0x200051c0
 800aa0c:	43250000 	.word	0x43250000
 800aa10:	42200000 	.word	0x42200000

0800aa14 <MAX7219_Write>:
//    0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71, 0x3D, 0x76, 0x06, 0x1E, // 100-109 (c, d, e, f, g, h, i, j, k, l)
//    0x76, 0x38, 0x37, 0x3F, 0x3F, 0x73, 0x67, 0x77, 0x7C, 0x39, // 110-119 (m, n, o, p, q, r, s, t, u, v)
//    0x5E, 0x79, 0x71, 0x3D, 0x76, 0x06, 0x1E, 0x76, 0x00,       // 120-127 (w, x, y, z, {, |, }, ~)
//};

void MAX7219_Write(uint8_t address, uint8_t data) {
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	460a      	mov	r2, r1
 800aa1e:	71fb      	strb	r3, [r7, #7]
 800aa20:	4613      	mov	r3, r2
 800aa22:	71bb      	strb	r3, [r7, #6]
    uint8_t txData[2] = {address, data};
 800aa24:	79fb      	ldrb	r3, [r7, #7]
 800aa26:	733b      	strb	r3, [r7, #12]
 800aa28:	79bb      	ldrb	r3, [r7, #6]
 800aa2a:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(SEG_LOAD_GPIO_Port, SEG_LOAD_Pin, GPIO_PIN_RESET); // CS 핀 LOW
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa32:	480a      	ldr	r0, [pc, #40]	@ (800aa5c <MAX7219_Write+0x48>)
 800aa34:	f7f9 fd94 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, txData, 2, HAL_MAX_DELAY);
 800aa38:	f107 010c 	add.w	r1, r7, #12
 800aa3c:	f04f 33ff 	mov.w	r3, #4294967295
 800aa40:	2202      	movs	r2, #2
 800aa42:	4807      	ldr	r0, [pc, #28]	@ (800aa60 <MAX7219_Write+0x4c>)
 800aa44:	f7fb fed9 	bl	80067fa <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SEG_LOAD_GPIO_Port, SEG_LOAD_Pin, GPIO_PIN_SET);   // CS 핀 HIGH
 800aa48:	2201      	movs	r2, #1
 800aa4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa4e:	4803      	ldr	r0, [pc, #12]	@ (800aa5c <MAX7219_Write+0x48>)
 800aa50:	f7f9 fd86 	bl	8004560 <HAL_GPIO_WritePin>
}
 800aa54:	bf00      	nop
 800aa56:	3710      	adds	r7, #16
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	bd80      	pop	{r7, pc}
 800aa5c:	40020000 	.word	0x40020000
 800aa60:	200002c4 	.word	0x200002c4

0800aa64 <MAX7219_Clear_3Digits>:
    for (uint8_t i = 0; i < 8; i++) {
        MAX7219_Write(i, 0x0F); // 모든 digit을 OFF
    }
}

static void MAX7219_Clear_3Digits(void) {
 800aa64:	b580      	push	{r7, lr}
 800aa66:	af00      	add	r7, sp, #0
    MAX7219_Write(MAX7219_DIGIT0, 0x0F); // 첫 번째 digit OFF
 800aa68:	210f      	movs	r1, #15
 800aa6a:	2001      	movs	r0, #1
 800aa6c:	f7ff ffd2 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_DIGIT1, 0x0F); // 두 번째 digit OFF
 800aa70:	210f      	movs	r1, #15
 800aa72:	2002      	movs	r0, #2
 800aa74:	f7ff ffce 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_DIGIT2, 0x0F); // 세 번째 digit OFF
 800aa78:	210f      	movs	r1, #15
 800aa7a:	2003      	movs	r0, #3
 800aa7c:	f7ff ffca 	bl	800aa14 <MAX7219_Write>
}
 800aa80:	bf00      	nop
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <MAX7219_Init>:

void MAX7219_Init(void) {
 800aa84:	b580      	push	{r7, lr}
 800aa86:	af00      	add	r7, sp, #0
    MAX7219_Write(MAX7219_SCAN_LIMIT, 0x02);  // 3-digit 사용
 800aa88:	2102      	movs	r1, #2
 800aa8a:	200b      	movs	r0, #11
 800aa8c:	f7ff ffc2 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_DECODE_MODE, 0x00); // no decode mode
 800aa90:	2100      	movs	r1, #0
 800aa92:	2009      	movs	r0, #9
 800aa94:	f7ff ffbe 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_INTENSITY, 0x0F);   // 최대 밝기
 800aa98:	210f      	movs	r1, #15
 800aa9a:	200a      	movs	r0, #10
 800aa9c:	f7ff ffba 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_SHUTDOWN, 0x01);    // 정상 작동 모드
 800aaa0:	2101      	movs	r1, #1
 800aaa2:	200c      	movs	r0, #12
 800aaa4:	f7ff ffb6 	bl	800aa14 <MAX7219_Write>

    MAX7219_Clear_3Digits();
 800aaa8:	f7ff ffdc 	bl	800aa64 <MAX7219_Clear_3Digits>
    Display_3Digit("   ");
 800aaac:	4802      	ldr	r0, [pc, #8]	@ (800aab8 <MAX7219_Init+0x34>)
 800aaae:	f000 f805 	bl	800aabc <Display_3Digit>
}
 800aab2:	bf00      	nop
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	0801b89c 	.word	0x0801b89c

0800aabc <Display_3Digit>:

void Display_3Digit(const char* str) {
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d01d      	beq.n	800ab06 <Display_3Digit+0x4a>

    MAX7219_Write(MAX7219_DIGIT0, char_map[(uint8_t)str[0]]);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	461a      	mov	r2, r3
 800aad0:	4b0f      	ldr	r3, [pc, #60]	@ (800ab10 <Display_3Digit+0x54>)
 800aad2:	5c9b      	ldrb	r3, [r3, r2]
 800aad4:	4619      	mov	r1, r3
 800aad6:	2001      	movs	r0, #1
 800aad8:	f7ff ff9c 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_DIGIT1, char_map[(uint8_t)str[1]]);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	3301      	adds	r3, #1
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	461a      	mov	r2, r3
 800aae4:	4b0a      	ldr	r3, [pc, #40]	@ (800ab10 <Display_3Digit+0x54>)
 800aae6:	5c9b      	ldrb	r3, [r3, r2]
 800aae8:	4619      	mov	r1, r3
 800aaea:	2002      	movs	r0, #2
 800aaec:	f7ff ff92 	bl	800aa14 <MAX7219_Write>
    MAX7219_Write(MAX7219_DIGIT2, char_map[(uint8_t)str[2]]);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	3302      	adds	r3, #2
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	461a      	mov	r2, r3
 800aaf8:	4b05      	ldr	r3, [pc, #20]	@ (800ab10 <Display_3Digit+0x54>)
 800aafa:	5c9b      	ldrb	r3, [r3, r2]
 800aafc:	4619      	mov	r1, r3
 800aafe:	2003      	movs	r0, #3
 800ab00:	f7ff ff88 	bl	800aa14 <MAX7219_Write>
 800ab04:	e000      	b.n	800ab08 <Display_3Digit+0x4c>
    if (str == NULL) return;
 800ab06:	bf00      	nop
}
 800ab08:	3708      	adds	r7, #8
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	0801e87c 	.word	0x0801e87c

0800ab14 <Display_Number>:

void Display_Number(uint32_t num) {
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
    char str[4]; // 최대 3자리 숫자 + null terminator
    snprintf(str, sizeof(str), "%3lu", (unsigned long)num); // 숫자를 문자열로 변환, 공백 포함
 800ab1c:	f107 000c 	add.w	r0, r7, #12
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4a0b      	ldr	r2, [pc, #44]	@ (800ab50 <Display_Number+0x3c>)
 800ab24:	2104      	movs	r1, #4
 800ab26:	f00d ff51 	bl	80189cc <sniprintf>

    // 맨 앞에 0이 나오는 디지트를 꺼서 표시
    if (str[0] == '0') {
 800ab2a:	7b3b      	ldrb	r3, [r7, #12]
 800ab2c:	2b30      	cmp	r3, #48	@ 0x30
 800ab2e:	d106      	bne.n	800ab3e <Display_Number+0x2a>
        str[0] = ' ';
 800ab30:	2320      	movs	r3, #32
 800ab32:	733b      	strb	r3, [r7, #12]
        if (str[1] == '0') {
 800ab34:	7b7b      	ldrb	r3, [r7, #13]
 800ab36:	2b30      	cmp	r3, #48	@ 0x30
 800ab38:	d101      	bne.n	800ab3e <Display_Number+0x2a>
            str[1] = ' ';
 800ab3a:	2320      	movs	r3, #32
 800ab3c:	737b      	strb	r3, [r7, #13]
        }
    }

    Display_3Digit(str);
 800ab3e:	f107 030c 	add.w	r3, r7, #12
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7ff ffba 	bl	800aabc <Display_3Digit>
}
 800ab48:	bf00      	nop
 800ab4a:	3710      	adds	r7, #16
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	bd80      	pop	{r7, pc}
 800ab50:	0801b8a0 	.word	0x0801b8a0

0800ab54 <configure_mac_filter>:
2. Bind the socket to server address.
3. Wait until datagram status arrives from client.
4. Process the datagram status and send a reply to client.
5. Go back to Step 3.
*/
void configure_mac_filter(void) {
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
    ETH_MACFilterConfigTypeDef MACFilterConfig;

    // 현재 MAC 필터 설정을 가져옵니다.
    HAL_ETH_GetMACFilterConfig(&heth, &MACFilterConfig);
 800ab5a:	463b      	mov	r3, r7
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4807      	ldr	r0, [pc, #28]	@ (800ab7c <configure_mac_filter+0x28>)
 800ab60:	f7f8 fea0 	bl	80038a4 <HAL_ETH_GetMACFilterConfig>

    // 멀티캐스트 프레임 필터 설정
    MACFilterConfig.PassAllMulticast = ENABLE;
 800ab64:	2301      	movs	r3, #1
 800ab66:	717b      	strb	r3, [r7, #5]

    // MAC 필터 설정을 적용합니다.
    HAL_ETH_SetMACFilterConfig(&heth, &MACFilterConfig);
 800ab68:	463b      	mov	r3, r7
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	4803      	ldr	r0, [pc, #12]	@ (800ab7c <configure_mac_filter+0x28>)
 800ab6e:	f7f8 fe43 	bl	80037f8 <HAL_ETH_SetMACFilterConfig>
}
 800ab72:	bf00      	nop
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	20004ff4 	.word	0x20004ff4

0800ab80 <udpServer_init>:

void udpServer_init(void)
{
 800ab80:	b580      	push	{r7, lr}
 800ab82:	b082      	sub	sp, #8
 800ab84:	af00      	add	r7, sp, #0
	// UDP Control Block structure
   //struct udp_pcb *upcb;
   err_t err;

   /* 1. Create a new UDP control block  */
   upcb = udp_new();
 800ab86:	f008 f8f7 	bl	8012d78 <udp_new>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	4a11      	ldr	r2, [pc, #68]	@ (800abd4 <udpServer_init+0x54>)
 800ab8e:	6013      	str	r3, [r2, #0]

   /* 2. Bind the upcb to the local port */
   ip_addr_t myIPADDR;
   IP_ADDR4(&myIPADDR, 192, 168, 50, 100);
 800ab90:	4b11      	ldr	r3, [pc, #68]	@ (800abd8 <udpServer_init+0x58>)
 800ab92:	603b      	str	r3, [r7, #0]

   err = udp_bind(upcb, &myIPADDR, 9000);  // 7 is the server UDP port
 800ab94:	4b0f      	ldr	r3, [pc, #60]	@ (800abd4 <udpServer_init+0x54>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4639      	mov	r1, r7
 800ab9a:	f242 3228 	movw	r2, #9000	@ 0x2328
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f007 ff6a 	bl	8012a78 <udp_bind>
 800aba4:	4603      	mov	r3, r0
 800aba6:	71fb      	strb	r3, [r7, #7]


   /* 3. Set a receive callback for the upcb */
   if(err == ERR_OK)
 800aba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d107      	bne.n	800abc0 <udpServer_init+0x40>
   {
	   udp_recv(upcb, udp_receive_callback, NULL);
 800abb0:	4b08      	ldr	r3, [pc, #32]	@ (800abd4 <udpServer_init+0x54>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2200      	movs	r2, #0
 800abb6:	4909      	ldr	r1, [pc, #36]	@ (800abdc <udpServer_init+0x5c>)
 800abb8:	4618      	mov	r0, r3
 800abba:	f008 f87b 	bl	8012cb4 <udp_recv>
   }
   else
   {
	   udp_remove(upcb);
   }
}
 800abbe:	e004      	b.n	800abca <udpServer_init+0x4a>
	   udp_remove(upcb);
 800abc0:	4b04      	ldr	r3, [pc, #16]	@ (800abd4 <udpServer_init+0x54>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4618      	mov	r0, r3
 800abc6:	f008 f895 	bl	8012cf4 <udp_remove>
}
 800abca:	bf00      	nop
 800abcc:	3708      	adds	r7, #8
 800abce:	46bd      	mov	sp, r7
 800abd0:	bd80      	pop	{r7, pc}
 800abd2:	bf00      	nop
 800abd4:	200051e4 	.word	0x200051e4
 800abd8:	6432a8c0 	.word	0x6432a8c0
 800abdc:	0800abe1 	.word	0x0800abe1

0800abe0 <udp_receive_callback>:

// udp_receive_callback will be called, when the client sends some data to the server
/* 4. Process the datagram status and send a reply to client. */
//void udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
void udp_receive_callback(void *arg, struct udp_pcb *upcbx, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800abe0:	b5b0      	push	{r4, r5, r7, lr}
 800abe2:	b08c      	sub	sp, #48	@ 0x30
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	60f8      	str	r0, [r7, #12]
 800abe8:	60b9      	str	r1, [r7, #8]
 800abea:	607a      	str	r2, [r7, #4]
 800abec:	603b      	str	r3, [r7, #0]
    char *remoteIP = ipaddr_ntoa(addr);
 800abee:	6838      	ldr	r0, [r7, #0]
 800abf0:	f00a f904 	bl	8014dfc <ip4addr_ntoa>
 800abf4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint16_t port_no = 9000;
 800abf6:	f242 3328 	movw	r3, #9000	@ 0x2328
 800abfa:	857b      	strh	r3, [r7, #42]	@ 0x2a
    RequsetPacket_t *requestPacket = (RequsetPacket_t *)p->payload;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	627b      	str	r3, [r7, #36]	@ 0x24

    //Set MineDet_Num
    mine_det_num = requestPacket->MineDet_Num;
 800ac02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac04:	7b1a      	ldrb	r2, [r3, #12]
 800ac06:	4b13      	ldr	r3, [pc, #76]	@ (800ac54 <udp_receive_callback+0x74>)
 800ac08:	701a      	strb	r2, [r3, #0]

    // print requestPacket
    print_request_packet(remoteIP, requestPacket);
 800ac0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac0c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ac0e:	f000 f833 	bl	800ac78 <print_request_packet>

    // create ReplyPacket for client
    uint8_t buffer[sizeof(ReplyPacket_t)];
    UDP_Make_ReplyPacket(requestPacket);
 800ac12:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ac14:	f00c f86c 	bl	8016cf0 <UDP_Make_ReplyPacket>
    memcpy(buffer, &reply, sizeof(ReplyPacket_t));
 800ac18:	4b0f      	ldr	r3, [pc, #60]	@ (800ac58 <udp_receive_callback+0x78>)
 800ac1a:	f107 0410 	add.w	r4, r7, #16
 800ac1e:	461d      	mov	r5, r3
 800ac20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ac22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ac24:	682b      	ldr	r3, [r5, #0]
 800ac26:	6023      	str	r3, [r4, #0]
    print_reply_packet(remoteIP, (ReplyPacket_t *)&buffer);
 800ac28:	f107 0310 	add.w	r3, r7, #16
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ac30:	f000 f864 	bl	800acfc <print_reply_packet>

    // reply to the received remote client
     udp_send_to_client(upcb, addr, port_no, (char *)buffer);
 800ac34:	4b09      	ldr	r3, [pc, #36]	@ (800ac5c <udp_receive_callback+0x7c>)
 800ac36:	6818      	ldr	r0, [r3, #0]
 800ac38:	f107 0310 	add.w	r3, r7, #16
 800ac3c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800ac3e:	6839      	ldr	r1, [r7, #0]
 800ac40:	f000 f8a6 	bl	800ad90 <udp_send_to_client>

    pbuf_free(p);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f001 fd55 	bl	800c6f4 <pbuf_free>
}
 800ac4a:	bf00      	nop
 800ac4c:	3730      	adds	r7, #48	@ 0x30
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bdb0      	pop	{r4, r5, r7, pc}
 800ac52:	bf00      	nop
 800ac54:	200051e8 	.word	0x200051e8
 800ac58:	20008b64 	.word	0x20008b64
 800ac5c:	200051e4 	.word	0x200051e4

0800ac60 <UDP_Get_MineDetNum>:

uint8_t UDP_Get_MineDetNum(void)
{
 800ac60:	b480      	push	{r7}
 800ac62:	af00      	add	r7, sp, #0
  return mine_det_num;
 800ac64:	4b03      	ldr	r3, [pc, #12]	@ (800ac74 <UDP_Get_MineDetNum+0x14>)
 800ac66:	781b      	ldrb	r3, [r3, #0]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac70:	4770      	bx	lr
 800ac72:	bf00      	nop
 800ac74:	200051e8 	.word	0x200051e8

0800ac78 <print_request_packet>:

void print_request_packet(const char *remoteIP, const RequsetPacket_t *request)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
 800ac80:	6039      	str	r1, [r7, #0]
    printf("[ REQUEST ] from %s\n", remoteIP);
 800ac82:	6879      	ldr	r1, [r7, #4]
 800ac84:	4816      	ldr	r0, [pc, #88]	@ (800ace0 <print_request_packet+0x68>)
 800ac86:	f00d fd6d 	bl	8018764 <iprintf>
    printf(" - Sender  : 0x%02X\n", request->Sender);
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	781b      	ldrb	r3, [r3, #0]
 800ac8e:	4619      	mov	r1, r3
 800ac90:	4814      	ldr	r0, [pc, #80]	@ (800ace4 <print_request_packet+0x6c>)
 800ac92:	f00d fd67 	bl	8018764 <iprintf>
    printf(" - Receiver: 0x%02X\n", request->Receiver);
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	785b      	ldrb	r3, [r3, #1]
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	4812      	ldr	r0, [pc, #72]	@ (800ace8 <print_request_packet+0x70>)
 800ac9e:	f00d fd61 	bl	8018764 <iprintf>
    printf(" - Command : 0x%04X\n", request->Command);
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	885b      	ldrh	r3, [r3, #2]
 800aca6:	4619      	mov	r1, r3
 800aca8:	4810      	ldr	r0, [pc, #64]	@ (800acec <print_request_packet+0x74>)
 800acaa:	f00d fd5b 	bl	8018764 <iprintf>
    printf(" - Size    : %d\n", request->Size);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	889b      	ldrh	r3, [r3, #4]
 800acb2:	4619      	mov	r1, r3
 800acb4:	480e      	ldr	r0, [pc, #56]	@ (800acf0 <print_request_packet+0x78>)
 800acb6:	f00d fd55 	bl	8018764 <iprintf>
    printf(" - Count   : %lu\n", request->Count);
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	4619      	mov	r1, r3
 800acc0:	480c      	ldr	r0, [pc, #48]	@ (800acf4 <print_request_packet+0x7c>)
 800acc2:	f00d fd4f 	bl	8018764 <iprintf>

    printf(" - MineDet : %d\n", request->MineDet_Num);
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	7b1b      	ldrb	r3, [r3, #12]
 800acca:	4619      	mov	r1, r3
 800accc:	480a      	ldr	r0, [pc, #40]	@ (800acf8 <print_request_packet+0x80>)
 800acce:	f00d fd49 	bl	8018764 <iprintf>
    printf("\n");
 800acd2:	200a      	movs	r0, #10
 800acd4:	f00d fd58 	bl	8018788 <putchar>
}
 800acd8:	bf00      	nop
 800acda:	3708      	adds	r7, #8
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}
 800ace0:	0801b8a8 	.word	0x0801b8a8
 800ace4:	0801b8c0 	.word	0x0801b8c0
 800ace8:	0801b8d8 	.word	0x0801b8d8
 800acec:	0801b8f0 	.word	0x0801b8f0
 800acf0:	0801b908 	.word	0x0801b908
 800acf4:	0801b91c 	.word	0x0801b91c
 800acf8:	0801b930 	.word	0x0801b930

0800acfc <print_reply_packet>:

void print_reply_packet(const char *remoteIP, const ReplyPacket_t *reply)
{
 800acfc:	b580      	push	{r7, lr}
 800acfe:	b082      	sub	sp, #8
 800ad00:	af00      	add	r7, sp, #0
 800ad02:	6078      	str	r0, [r7, #4]
 800ad04:	6039      	str	r1, [r7, #0]
    printf("[ REPLY ] from %s\n", remoteIP);
 800ad06:	6879      	ldr	r1, [r7, #4]
 800ad08:	4819      	ldr	r0, [pc, #100]	@ (800ad70 <print_reply_packet+0x74>)
 800ad0a:	f00d fd2b 	bl	8018764 <iprintf>
    printf(" - Sender  : 0x%02X\n", reply->Sender);
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	4619      	mov	r1, r3
 800ad14:	4817      	ldr	r0, [pc, #92]	@ (800ad74 <print_reply_packet+0x78>)
 800ad16:	f00d fd25 	bl	8018764 <iprintf>
    printf(" - Receiver: 0x%02X\n", reply->Receiver);
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	785b      	ldrb	r3, [r3, #1]
 800ad1e:	4619      	mov	r1, r3
 800ad20:	4815      	ldr	r0, [pc, #84]	@ (800ad78 <print_reply_packet+0x7c>)
 800ad22:	f00d fd1f 	bl	8018764 <iprintf>
    printf(" - Command : 0x%04X\n", reply->Command);
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	885b      	ldrh	r3, [r3, #2]
 800ad2a:	4619      	mov	r1, r3
 800ad2c:	4813      	ldr	r0, [pc, #76]	@ (800ad7c <print_reply_packet+0x80>)
 800ad2e:	f00d fd19 	bl	8018764 <iprintf>
    printf(" - Pkt Size: %d\n", reply->Size);
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	889b      	ldrh	r3, [r3, #4]
 800ad36:	4619      	mov	r1, r3
 800ad38:	4811      	ldr	r0, [pc, #68]	@ (800ad80 <print_reply_packet+0x84>)
 800ad3a:	f00d fd13 	bl	8018764 <iprintf>
    printf(" - Count   : %lu\n", reply->Count);
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	689b      	ldr	r3, [r3, #8]
 800ad42:	4619      	mov	r1, r3
 800ad44:	480f      	ldr	r0, [pc, #60]	@ (800ad84 <print_reply_packet+0x88>)
 800ad46:	f00d fd0d 	bl	8018764 <iprintf>

    printf(" - SeqNo : %lu\n", reply->SeqNo);
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	68db      	ldr	r3, [r3, #12]
 800ad4e:	4619      	mov	r1, r3
 800ad50:	480d      	ldr	r0, [pc, #52]	@ (800ad88 <print_reply_packet+0x8c>)
 800ad52:	f00d fd07 	bl	8018764 <iprintf>
    printf(" - Result : %d\n", reply->Result);
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	7c1b      	ldrb	r3, [r3, #16]
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	480b      	ldr	r0, [pc, #44]	@ (800ad8c <print_reply_packet+0x90>)
 800ad5e:	f00d fd01 	bl	8018764 <iprintf>
    printf("\n");
 800ad62:	200a      	movs	r0, #10
 800ad64:	f00d fd10 	bl	8018788 <putchar>
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}
 800ad70:	0801b944 	.word	0x0801b944
 800ad74:	0801b8c0 	.word	0x0801b8c0
 800ad78:	0801b8d8 	.word	0x0801b8d8
 800ad7c:	0801b8f0 	.word	0x0801b8f0
 800ad80:	0801b958 	.word	0x0801b958
 800ad84:	0801b91c 	.word	0x0801b91c
 800ad88:	0801b96c 	.word	0x0801b96c
 800ad8c:	0801b97c 	.word	0x0801b97c

0800ad90 <udp_send_to_client>:


void udp_send_to_client(struct udp_pcb *upcbx, const ip_addr_t *addr, u16_t port, const char *data)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b088      	sub	sp, #32
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	60f8      	str	r0, [r7, #12]
 800ad98:	60b9      	str	r1, [r7, #8]
 800ad9a:	603b      	str	r3, [r7, #0]
 800ad9c:	4613      	mov	r3, r2
 800ad9e:	80fb      	strh	r3, [r7, #6]
    struct pbuf *txBuf;
    int len = sizeof(ReplyPacket_t);
 800ada0:	2314      	movs	r3, #20
 800ada2:	61fb      	str	r3, [r7, #28]

    txBuf = pbuf_alloc(PBUF_TRANSPORT, len, PBUF_RAM);
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800adac:	4619      	mov	r1, r3
 800adae:	2036      	movs	r0, #54	@ 0x36
 800adb0:	f001 f9bc 	bl	800c12c <pbuf_alloc>
 800adb4:	61b8      	str	r0, [r7, #24]
    if (txBuf == NULL) {
 800adb6:	69bb      	ldr	r3, [r7, #24]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d103      	bne.n	800adc4 <udp_send_to_client+0x34>
        printf("Error: pbuf allocation failed\n");
 800adbc:	4824      	ldr	r0, [pc, #144]	@ (800ae50 <udp_send_to_client+0xc0>)
 800adbe:	f00d fd41 	bl	8018844 <puts>
        return;
 800adc2:	e041      	b.n	800ae48 <udp_send_to_client+0xb8>
    }

    pbuf_take(txBuf, data, len);
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	b29b      	uxth	r3, r3
 800adc8:	461a      	mov	r2, r3
 800adca:	6839      	ldr	r1, [r7, #0]
 800adcc:	69b8      	ldr	r0, [r7, #24]
 800adce:	f001 fefd 	bl	800cbcc <pbuf_take>

    err_t err = udp_connect(upcb, addr, port);
 800add2:	4b20      	ldr	r3, [pc, #128]	@ (800ae54 <udp_send_to_client+0xc4>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	88fa      	ldrh	r2, [r7, #6]
 800add8:	68b9      	ldr	r1, [r7, #8]
 800adda:	4618      	mov	r0, r3
 800addc:	f007 fed4 	bl	8012b88 <udp_connect>
 800ade0:	4603      	mov	r3, r0
 800ade2:	75fb      	strb	r3, [r7, #23]
    if (err != ERR_OK) {
 800ade4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d009      	beq.n	800ae00 <udp_send_to_client+0x70>
        printf("Error: udp_connect failed with code %d\n", err);
 800adec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800adf0:	4619      	mov	r1, r3
 800adf2:	4819      	ldr	r0, [pc, #100]	@ (800ae58 <udp_send_to_client+0xc8>)
 800adf4:	f00d fcb6 	bl	8018764 <iprintf>
        pbuf_free(txBuf);
 800adf8:	69b8      	ldr	r0, [r7, #24]
 800adfa:	f001 fc7b 	bl	800c6f4 <pbuf_free>
        return;
 800adfe:	e023      	b.n	800ae48 <udp_send_to_client+0xb8>
    }

    err = udp_send(upcb, txBuf);
 800ae00:	4b14      	ldr	r3, [pc, #80]	@ (800ae54 <udp_send_to_client+0xc4>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	69b9      	ldr	r1, [r7, #24]
 800ae06:	4618      	mov	r0, r3
 800ae08:	f007 fc08 	bl	801261c <udp_send>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	75fb      	strb	r3, [r7, #23]
    if (err != ERR_OK) {
 800ae10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d006      	beq.n	800ae26 <udp_send_to_client+0x96>
        printf("Error: udp_send failed with code %d\n", err);
 800ae18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	480f      	ldr	r0, [pc, #60]	@ (800ae5c <udp_send_to_client+0xcc>)
 800ae20:	f00d fca0 	bl	8018764 <iprintf>
 800ae24:	e008      	b.n	800ae38 <udp_send_to_client+0xa8>
    } else {
        printf("Message sent to %s:%d\n", ipaddr_ntoa(addr), port);
 800ae26:	68b8      	ldr	r0, [r7, #8]
 800ae28:	f009 ffe8 	bl	8014dfc <ip4addr_ntoa>
 800ae2c:	4601      	mov	r1, r0
 800ae2e:	88fb      	ldrh	r3, [r7, #6]
 800ae30:	461a      	mov	r2, r3
 800ae32:	480b      	ldr	r0, [pc, #44]	@ (800ae60 <udp_send_to_client+0xd0>)
 800ae34:	f00d fc96 	bl	8018764 <iprintf>
    }

    udp_disconnect(upcb);
 800ae38:	4b06      	ldr	r3, [pc, #24]	@ (800ae54 <udp_send_to_client+0xc4>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f007 ff11 	bl	8012c64 <udp_disconnect>
    pbuf_free(txBuf);
 800ae42:	69b8      	ldr	r0, [r7, #24]
 800ae44:	f001 fc56 	bl	800c6f4 <pbuf_free>
}
 800ae48:	3720      	adds	r7, #32
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}
 800ae4e:	bf00      	nop
 800ae50:	0801b98c 	.word	0x0801b98c
 800ae54:	200051e4 	.word	0x200051e4
 800ae58:	0801b9ac 	.word	0x0801b9ac
 800ae5c:	0801b9d4 	.word	0x0801b9d4
 800ae60:	0801b9fc 	.word	0x0801b9fc

0800ae64 <udp_send_multicast>:
    udp_remove(pcb);
}


void udp_send_multicast(const StatusPacket_t *status)
{
 800ae64:	b580      	push	{r7, lr}
 800ae66:	b086      	sub	sp, #24
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
    struct udp_pcb *pcb;
    struct pbuf *p;
    err_t err;

    pcb = udp_new();
 800ae6c:	f007 ff84 	bl	8012d78 <udp_new>
 800ae70:	6178      	str	r0, [r7, #20]
    if (pcb == NULL) {
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d103      	bne.n	800ae80 <udp_send_multicast+0x1c>
      printf("error: usp creation fail !!\n");
 800ae78:	4823      	ldr	r0, [pc, #140]	@ (800af08 <udp_send_multicast+0xa4>)
 800ae7a:	f00d fce3 	bl	8018844 <puts>
      return;
 800ae7e:	e03f      	b.n	800af00 <udp_send_multicast+0x9c>
    }

    // 변경된 포트 번호 사용
    err = udp_bind(pcb, IP_ADDR_ANY, 9001); // 포트를 9001로 변경
 800ae80:	f242 3229 	movw	r2, #9001	@ 0x2329
 800ae84:	4921      	ldr	r1, [pc, #132]	@ (800af0c <udp_send_multicast+0xa8>)
 800ae86:	6978      	ldr	r0, [r7, #20]
 800ae88:	f007 fdf6 	bl	8012a78 <udp_bind>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800ae90:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d003      	beq.n	800aea0 <udp_send_multicast+0x3c>
        // Handle error
        printf("error: binding fail !!\n");
 800ae98:	481d      	ldr	r0, [pc, #116]	@ (800af10 <udp_send_multicast+0xac>)
 800ae9a:	f00d fcd3 	bl	8018844 <puts>
        return;
 800ae9e:	e02f      	b.n	800af00 <udp_send_multicast+0x9c>
    }

    p = pbuf_alloc(PBUF_TRANSPORT, sizeof(StatusPacket_t), PBUF_RAM);
 800aea0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800aea4:	2124      	movs	r1, #36	@ 0x24
 800aea6:	2036      	movs	r0, #54	@ 0x36
 800aea8:	f001 f940 	bl	800c12c <pbuf_alloc>
 800aeac:	60f8      	str	r0, [r7, #12]
    if (p != NULL) {
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d022      	beq.n	800aefa <udp_send_multicast+0x96>
        memcpy(p->payload, status, sizeof(StatusPacket_t));
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	685b      	ldr	r3, [r3, #4]
 800aeb8:	2224      	movs	r2, #36	@ 0x24
 800aeba:	6879      	ldr	r1, [r7, #4]
 800aebc:	4618      	mov	r0, r3
 800aebe:	f00d ffbc 	bl	8018e3a <memcpy>

        ip_addr_t multicast_ip;
        IP_ADDR4(&multicast_ip, 224, 0, 1, 129); // Multicast IP address
 800aec2:	4b14      	ldr	r3, [pc, #80]	@ (800af14 <udp_send_multicast+0xb0>)
 800aec4:	60bb      	str	r3, [r7, #8]

#if LWIP_IGMP
        igmp_joingroup(IP_ADDR_ANY, &multicast_ip);
 800aec6:	f107 0308 	add.w	r3, r7, #8
 800aeca:	4619      	mov	r1, r3
 800aecc:	480f      	ldr	r0, [pc, #60]	@ (800af0c <udp_send_multicast+0xa8>)
 800aece:	f009 f9f5 	bl	80142bc <igmp_joingroup>
#endif

        err = udp_sendto(pcb, p, &multicast_ip, 9000);
 800aed2:	f107 0208 	add.w	r2, r7, #8
 800aed6:	f242 3328 	movw	r3, #9000	@ 0x2328
 800aeda:	68f9      	ldr	r1, [r7, #12]
 800aedc:	6978      	ldr	r0, [r7, #20]
 800aede:	f007 fbd1 	bl	8012684 <udp_sendto>
 800aee2:	4603      	mov	r3, r0
 800aee4:	74fb      	strb	r3, [r7, #19]
        if (err != ERR_OK) {
 800aee6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d002      	beq.n	800aef4 <udp_send_multicast+0x90>
            // Handle error
            printf("error: pbuf memory allocation fail !!\n");
 800aeee:	480a      	ldr	r0, [pc, #40]	@ (800af18 <udp_send_multicast+0xb4>)
 800aef0:	f00d fca8 	bl	8018844 <puts>
        }

        pbuf_free(p);
 800aef4:	68f8      	ldr	r0, [r7, #12]
 800aef6:	f001 fbfd 	bl	800c6f4 <pbuf_free>
    }

    udp_remove(pcb);
 800aefa:	6978      	ldr	r0, [r7, #20]
 800aefc:	f007 fefa 	bl	8012cf4 <udp_remove>
}
 800af00:	3718      	adds	r7, #24
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	0801ba14 	.word	0x0801ba14
 800af0c:	0801e9e4 	.word	0x0801e9e4
 800af10:	0801ba30 	.word	0x0801ba30
 800af14:	810100e0 	.word	0x810100e0
 800af18:	0801ba48 	.word	0x0801ba48

0800af1c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	4603      	mov	r3, r0
 800af24:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800af26:	88fb      	ldrh	r3, [r7, #6]
 800af28:	021b      	lsls	r3, r3, #8
 800af2a:	b21a      	sxth	r2, r3
 800af2c:	88fb      	ldrh	r3, [r7, #6]
 800af2e:	0a1b      	lsrs	r3, r3, #8
 800af30:	b29b      	uxth	r3, r3
 800af32:	b21b      	sxth	r3, r3
 800af34:	4313      	orrs	r3, r2
 800af36:	b21b      	sxth	r3, r3
 800af38:	b29b      	uxth	r3, r3
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	370c      	adds	r7, #12
 800af3e:	46bd      	mov	sp, r7
 800af40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af44:	4770      	bx	lr

0800af46 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800af46:	b480      	push	{r7}
 800af48:	b083      	sub	sp, #12
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	061a      	lsls	r2, r3, #24
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	021b      	lsls	r3, r3, #8
 800af56:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800af5a:	431a      	orrs	r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	0a1b      	lsrs	r3, r3, #8
 800af60:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800af64:	431a      	orrs	r2, r3
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	0e1b      	lsrs	r3, r3, #24
 800af6a:	4313      	orrs	r3, r2
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	370c      	adds	r7, #12
 800af70:	46bd      	mov	sp, r7
 800af72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af76:	4770      	bx	lr

0800af78 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800af78:	b480      	push	{r7}
 800af7a:	b089      	sub	sp, #36	@ 0x24
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
 800af80:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800af86:	2300      	movs	r3, #0
 800af88:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800af8a:	2300      	movs	r3, #0
 800af8c:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800af8e:	69fb      	ldr	r3, [r7, #28]
 800af90:	f003 0301 	and.w	r3, r3, #1
 800af94:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00d      	beq.n	800afb8 <lwip_standard_chksum+0x40>
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	dd0a      	ble.n	800afb8 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800afa2:	69fa      	ldr	r2, [r7, #28]
 800afa4:	1c53      	adds	r3, r2, #1
 800afa6:	61fb      	str	r3, [r7, #28]
 800afa8:	f107 030e 	add.w	r3, r7, #14
 800afac:	3301      	adds	r3, #1
 800afae:	7812      	ldrb	r2, [r2, #0]
 800afb0:	701a      	strb	r2, [r3, #0]
    len--;
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	3b01      	subs	r3, #1
 800afb6:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800afb8:	69fb      	ldr	r3, [r7, #28]
 800afba:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800afbc:	e00a      	b.n	800afd4 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800afbe:	69bb      	ldr	r3, [r7, #24]
 800afc0:	1c9a      	adds	r2, r3, #2
 800afc2:	61ba      	str	r2, [r7, #24]
 800afc4:	881b      	ldrh	r3, [r3, #0]
 800afc6:	461a      	mov	r2, r3
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	4413      	add	r3, r2
 800afcc:	617b      	str	r3, [r7, #20]
    len -= 2;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	3b02      	subs	r3, #2
 800afd2:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	dcf1      	bgt.n	800afbe <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	2b00      	cmp	r3, #0
 800afde:	dd04      	ble.n	800afea <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800afe0:	f107 030e 	add.w	r3, r7, #14
 800afe4:	69ba      	ldr	r2, [r7, #24]
 800afe6:	7812      	ldrb	r2, [r2, #0]
 800afe8:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800afea:	89fb      	ldrh	r3, [r7, #14]
 800afec:	461a      	mov	r2, r3
 800afee:	697b      	ldr	r3, [r7, #20]
 800aff0:	4413      	add	r3, r2
 800aff2:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800aff4:	697b      	ldr	r3, [r7, #20]
 800aff6:	0c1a      	lsrs	r2, r3, #16
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	b29b      	uxth	r3, r3
 800affc:	4413      	add	r3, r2
 800affe:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800b000:	697b      	ldr	r3, [r7, #20]
 800b002:	0c1a      	lsrs	r2, r3, #16
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	b29b      	uxth	r3, r3
 800b008:	4413      	add	r3, r2
 800b00a:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d007      	beq.n	800b022 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800b012:	697b      	ldr	r3, [r7, #20]
 800b014:	021b      	lsls	r3, r3, #8
 800b016:	b29a      	uxth	r2, r3
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	0a1b      	lsrs	r3, r3, #8
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	4313      	orrs	r3, r2
 800b020:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	b29b      	uxth	r3, r3
}
 800b026:	4618      	mov	r0, r3
 800b028:	3724      	adds	r7, #36	@ 0x24
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800b032:	b580      	push	{r7, lr}
 800b034:	b082      	sub	sp, #8
 800b036:	af00      	add	r7, sp, #0
 800b038:	6078      	str	r0, [r7, #4]
 800b03a:	460b      	mov	r3, r1
 800b03c:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800b03e:	887b      	ldrh	r3, [r7, #2]
 800b040:	4619      	mov	r1, r3
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f7ff ff98 	bl	800af78 <lwip_standard_chksum>
 800b048:	4603      	mov	r3, r0
 800b04a:	43db      	mvns	r3, r3
 800b04c:	b29b      	uxth	r3, r3
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}

0800b056 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b056:	b580      	push	{r7, lr}
 800b058:	b082      	sub	sp, #8
 800b05a:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b05c:	2300      	movs	r3, #0
 800b05e:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800b060:	f000 f8d6 	bl	800b210 <mem_init>
  memp_init();
 800b064:	f000 fbdc 	bl	800b820 <memp_init>
  pbuf_init();
  netif_init();
 800b068:	f000 fcda 	bl	800ba20 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b06c:	f007 f914 	bl	8012298 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b070:	f001 fe70 	bl	800cd54 <tcp_init>
#endif /* LWIP_TCP */
#if LWIP_IGMP
  igmp_init();
 800b074:	f008 ffa4 	bl	8013fc0 <igmp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b078:	f007 f884 	bl	8012184 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b07c:	bf00      	nop
 800b07e:	3708      	adds	r7, #8
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	4603      	mov	r3, r0
 800b08c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b08e:	4b05      	ldr	r3, [pc, #20]	@ (800b0a4 <ptr_to_mem+0x20>)
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	88fb      	ldrh	r3, [r7, #6]
 800b094:	4413      	add	r3, r2
}
 800b096:	4618      	mov	r0, r3
 800b098:	370c      	adds	r7, #12
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
 800b0a2:	bf00      	nop
 800b0a4:	20005858 	.word	0x20005858

0800b0a8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b083      	sub	sp, #12
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b0b0:	4b05      	ldr	r3, [pc, #20]	@ (800b0c8 <mem_to_ptr+0x20>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	b29b      	uxth	r3, r3
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	370c      	adds	r7, #12
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
 800b0c6:	bf00      	nop
 800b0c8:	20005858 	.word	0x20005858

0800b0cc <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b0cc:	b590      	push	{r4, r7, lr}
 800b0ce:	b085      	sub	sp, #20
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b0d4:	4b45      	ldr	r3, [pc, #276]	@ (800b1ec <plug_holes+0x120>)
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	687a      	ldr	r2, [r7, #4]
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d206      	bcs.n	800b0ec <plug_holes+0x20>
 800b0de:	4b44      	ldr	r3, [pc, #272]	@ (800b1f0 <plug_holes+0x124>)
 800b0e0:	f240 12df 	movw	r2, #479	@ 0x1df
 800b0e4:	4943      	ldr	r1, [pc, #268]	@ (800b1f4 <plug_holes+0x128>)
 800b0e6:	4844      	ldr	r0, [pc, #272]	@ (800b1f8 <plug_holes+0x12c>)
 800b0e8:	f00d fb3c 	bl	8018764 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b0ec:	4b43      	ldr	r3, [pc, #268]	@ (800b1fc <plug_holes+0x130>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	687a      	ldr	r2, [r7, #4]
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d306      	bcc.n	800b104 <plug_holes+0x38>
 800b0f6:	4b3e      	ldr	r3, [pc, #248]	@ (800b1f0 <plug_holes+0x124>)
 800b0f8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b0fc:	4940      	ldr	r1, [pc, #256]	@ (800b200 <plug_holes+0x134>)
 800b0fe:	483e      	ldr	r0, [pc, #248]	@ (800b1f8 <plug_holes+0x12c>)
 800b100:	f00d fb30 	bl	8018764 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	791b      	ldrb	r3, [r3, #4]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d006      	beq.n	800b11a <plug_holes+0x4e>
 800b10c:	4b38      	ldr	r3, [pc, #224]	@ (800b1f0 <plug_holes+0x124>)
 800b10e:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b112:	493c      	ldr	r1, [pc, #240]	@ (800b204 <plug_holes+0x138>)
 800b114:	4838      	ldr	r0, [pc, #224]	@ (800b1f8 <plug_holes+0x12c>)
 800b116:	f00d fb25 	bl	8018764 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	881b      	ldrh	r3, [r3, #0]
 800b11e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b122:	d906      	bls.n	800b132 <plug_holes+0x66>
 800b124:	4b32      	ldr	r3, [pc, #200]	@ (800b1f0 <plug_holes+0x124>)
 800b126:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b12a:	4937      	ldr	r1, [pc, #220]	@ (800b208 <plug_holes+0x13c>)
 800b12c:	4832      	ldr	r0, [pc, #200]	@ (800b1f8 <plug_holes+0x12c>)
 800b12e:	f00d fb19 	bl	8018764 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	881b      	ldrh	r3, [r3, #0]
 800b136:	4618      	mov	r0, r3
 800b138:	f7ff ffa4 	bl	800b084 <ptr_to_mem>
 800b13c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b13e:	687a      	ldr	r2, [r7, #4]
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	429a      	cmp	r2, r3
 800b144:	d024      	beq.n	800b190 <plug_holes+0xc4>
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	791b      	ldrb	r3, [r3, #4]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d120      	bne.n	800b190 <plug_holes+0xc4>
 800b14e:	4b2b      	ldr	r3, [pc, #172]	@ (800b1fc <plug_holes+0x130>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	429a      	cmp	r2, r3
 800b156:	d01b      	beq.n	800b190 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b158:	4b2c      	ldr	r3, [pc, #176]	@ (800b20c <plug_holes+0x140>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	68fa      	ldr	r2, [r7, #12]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d102      	bne.n	800b168 <plug_holes+0x9c>
      lfree = mem;
 800b162:	4a2a      	ldr	r2, [pc, #168]	@ (800b20c <plug_holes+0x140>)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	881a      	ldrh	r2, [r3, #0]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	881b      	ldrh	r3, [r3, #0]
 800b174:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b178:	d00a      	beq.n	800b190 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	881b      	ldrh	r3, [r3, #0]
 800b17e:	4618      	mov	r0, r3
 800b180:	f7ff ff80 	bl	800b084 <ptr_to_mem>
 800b184:	4604      	mov	r4, r0
 800b186:	6878      	ldr	r0, [r7, #4]
 800b188:	f7ff ff8e 	bl	800b0a8 <mem_to_ptr>
 800b18c:	4603      	mov	r3, r0
 800b18e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	885b      	ldrh	r3, [r3, #2]
 800b194:	4618      	mov	r0, r3
 800b196:	f7ff ff75 	bl	800b084 <ptr_to_mem>
 800b19a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d01f      	beq.n	800b1e4 <plug_holes+0x118>
 800b1a4:	68bb      	ldr	r3, [r7, #8]
 800b1a6:	791b      	ldrb	r3, [r3, #4]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d11b      	bne.n	800b1e4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b1ac:	4b17      	ldr	r3, [pc, #92]	@ (800b20c <plug_holes+0x140>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	687a      	ldr	r2, [r7, #4]
 800b1b2:	429a      	cmp	r2, r3
 800b1b4:	d102      	bne.n	800b1bc <plug_holes+0xf0>
      lfree = pmem;
 800b1b6:	4a15      	ldr	r2, [pc, #84]	@ (800b20c <plug_holes+0x140>)
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	881a      	ldrh	r2, [r3, #0]
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	881b      	ldrh	r3, [r3, #0]
 800b1c8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b1cc:	d00a      	beq.n	800b1e4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	881b      	ldrh	r3, [r3, #0]
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f7ff ff56 	bl	800b084 <ptr_to_mem>
 800b1d8:	4604      	mov	r4, r0
 800b1da:	68b8      	ldr	r0, [r7, #8]
 800b1dc:	f7ff ff64 	bl	800b0a8 <mem_to_ptr>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800b1e4:	bf00      	nop
 800b1e6:	3714      	adds	r7, #20
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd90      	pop	{r4, r7, pc}
 800b1ec:	20005858 	.word	0x20005858
 800b1f0:	0801ba70 	.word	0x0801ba70
 800b1f4:	0801baa0 	.word	0x0801baa0
 800b1f8:	0801bab8 	.word	0x0801bab8
 800b1fc:	2000585c 	.word	0x2000585c
 800b200:	0801bae0 	.word	0x0801bae0
 800b204:	0801bafc 	.word	0x0801bafc
 800b208:	0801bb18 	.word	0x0801bb18
 800b20c:	20005860 	.word	0x20005860

0800b210 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b216:	4b18      	ldr	r3, [pc, #96]	@ (800b278 <mem_init+0x68>)
 800b218:	3303      	adds	r3, #3
 800b21a:	f023 0303 	bic.w	r3, r3, #3
 800b21e:	461a      	mov	r2, r3
 800b220:	4b16      	ldr	r3, [pc, #88]	@ (800b27c <mem_init+0x6c>)
 800b222:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b224:	4b15      	ldr	r3, [pc, #84]	@ (800b27c <mem_init+0x6c>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b230:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2200      	movs	r2, #0
 800b236:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2200      	movs	r2, #0
 800b23c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b23e:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800b242:	f7ff ff1f 	bl	800b084 <ptr_to_mem>
 800b246:	4603      	mov	r3, r0
 800b248:	4a0d      	ldr	r2, [pc, #52]	@ (800b280 <mem_init+0x70>)
 800b24a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b24c:	4b0c      	ldr	r3, [pc, #48]	@ (800b280 <mem_init+0x70>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2201      	movs	r2, #1
 800b252:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b254:	4b0a      	ldr	r3, [pc, #40]	@ (800b280 <mem_init+0x70>)
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b25c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b25e:	4b08      	ldr	r3, [pc, #32]	@ (800b280 <mem_init+0x70>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b266:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b268:	4b04      	ldr	r3, [pc, #16]	@ (800b27c <mem_init+0x6c>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	4a05      	ldr	r2, [pc, #20]	@ (800b284 <mem_init+0x74>)
 800b26e:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800b270:	bf00      	nop
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	20005204 	.word	0x20005204
 800b27c:	20005858 	.word	0x20005858
 800b280:	2000585c 	.word	0x2000585c
 800b284:	20005860 	.word	0x20005860

0800b288 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b290:	6878      	ldr	r0, [r7, #4]
 800b292:	f7ff ff09 	bl	800b0a8 <mem_to_ptr>
 800b296:	4603      	mov	r3, r0
 800b298:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	881b      	ldrh	r3, [r3, #0]
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f7ff fef0 	bl	800b084 <ptr_to_mem>
 800b2a4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	885b      	ldrh	r3, [r3, #2]
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7ff feea 	bl	800b084 <ptr_to_mem>
 800b2b0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	881b      	ldrh	r3, [r3, #0]
 800b2b6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b2ba:	d818      	bhi.n	800b2ee <mem_link_valid+0x66>
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	885b      	ldrh	r3, [r3, #2]
 800b2c0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b2c4:	d813      	bhi.n	800b2ee <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b2ca:	8afa      	ldrh	r2, [r7, #22]
 800b2cc:	429a      	cmp	r2, r3
 800b2ce:	d004      	beq.n	800b2da <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	881b      	ldrh	r3, [r3, #0]
 800b2d4:	8afa      	ldrh	r2, [r7, #22]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d109      	bne.n	800b2ee <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b2da:	4b08      	ldr	r3, [pc, #32]	@ (800b2fc <mem_link_valid+0x74>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b2de:	693a      	ldr	r2, [r7, #16]
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	d006      	beq.n	800b2f2 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	885b      	ldrh	r3, [r3, #2]
 800b2e8:	8afa      	ldrh	r2, [r7, #22]
 800b2ea:	429a      	cmp	r2, r3
 800b2ec:	d001      	beq.n	800b2f2 <mem_link_valid+0x6a>
    return 0;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	e000      	b.n	800b2f4 <mem_link_valid+0x6c>
  }
  return 1;
 800b2f2:	2301      	movs	r3, #1
}
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	3718      	adds	r7, #24
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	2000585c 	.word	0x2000585c

0800b300 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b300:	b580      	push	{r7, lr}
 800b302:	b084      	sub	sp, #16
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d04c      	beq.n	800b3a8 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f003 0303 	and.w	r3, r3, #3
 800b314:	2b00      	cmp	r3, #0
 800b316:	d007      	beq.n	800b328 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b318:	4b25      	ldr	r3, [pc, #148]	@ (800b3b0 <mem_free+0xb0>)
 800b31a:	f240 2273 	movw	r2, #627	@ 0x273
 800b31e:	4925      	ldr	r1, [pc, #148]	@ (800b3b4 <mem_free+0xb4>)
 800b320:	4825      	ldr	r0, [pc, #148]	@ (800b3b8 <mem_free+0xb8>)
 800b322:	f00d fa1f 	bl	8018764 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b326:	e040      	b.n	800b3aa <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	3b08      	subs	r3, #8
 800b32c:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b32e:	4b23      	ldr	r3, [pc, #140]	@ (800b3bc <mem_free+0xbc>)
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	68fa      	ldr	r2, [r7, #12]
 800b334:	429a      	cmp	r2, r3
 800b336:	d306      	bcc.n	800b346 <mem_free+0x46>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f103 020c 	add.w	r2, r3, #12
 800b33e:	4b20      	ldr	r3, [pc, #128]	@ (800b3c0 <mem_free+0xc0>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	429a      	cmp	r2, r3
 800b344:	d907      	bls.n	800b356 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b346:	4b1a      	ldr	r3, [pc, #104]	@ (800b3b0 <mem_free+0xb0>)
 800b348:	f240 227f 	movw	r2, #639	@ 0x27f
 800b34c:	491d      	ldr	r1, [pc, #116]	@ (800b3c4 <mem_free+0xc4>)
 800b34e:	481a      	ldr	r0, [pc, #104]	@ (800b3b8 <mem_free+0xb8>)
 800b350:	f00d fa08 	bl	8018764 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b354:	e029      	b.n	800b3aa <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	791b      	ldrb	r3, [r3, #4]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d107      	bne.n	800b36e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b35e:	4b14      	ldr	r3, [pc, #80]	@ (800b3b0 <mem_free+0xb0>)
 800b360:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b364:	4918      	ldr	r1, [pc, #96]	@ (800b3c8 <mem_free+0xc8>)
 800b366:	4814      	ldr	r0, [pc, #80]	@ (800b3b8 <mem_free+0xb8>)
 800b368:	f00d f9fc 	bl	8018764 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b36c:	e01d      	b.n	800b3aa <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800b36e:	68f8      	ldr	r0, [r7, #12]
 800b370:	f7ff ff8a 	bl	800b288 <mem_link_valid>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d107      	bne.n	800b38a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b37a:	4b0d      	ldr	r3, [pc, #52]	@ (800b3b0 <mem_free+0xb0>)
 800b37c:	f240 2295 	movw	r2, #661	@ 0x295
 800b380:	4912      	ldr	r1, [pc, #72]	@ (800b3cc <mem_free+0xcc>)
 800b382:	480d      	ldr	r0, [pc, #52]	@ (800b3b8 <mem_free+0xb8>)
 800b384:	f00d f9ee 	bl	8018764 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b388:	e00f      	b.n	800b3aa <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2200      	movs	r2, #0
 800b38e:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b390:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d0 <mem_free+0xd0>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	68fa      	ldr	r2, [r7, #12]
 800b396:	429a      	cmp	r2, r3
 800b398:	d202      	bcs.n	800b3a0 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b39a:	4a0d      	ldr	r2, [pc, #52]	@ (800b3d0 <mem_free+0xd0>)
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b3a0:	68f8      	ldr	r0, [r7, #12]
 800b3a2:	f7ff fe93 	bl	800b0cc <plug_holes>
 800b3a6:	e000      	b.n	800b3aa <mem_free+0xaa>
    return;
 800b3a8:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800b3aa:	3710      	adds	r7, #16
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}
 800b3b0:	0801ba70 	.word	0x0801ba70
 800b3b4:	0801bb44 	.word	0x0801bb44
 800b3b8:	0801bab8 	.word	0x0801bab8
 800b3bc:	20005858 	.word	0x20005858
 800b3c0:	2000585c 	.word	0x2000585c
 800b3c4:	0801bb68 	.word	0x0801bb68
 800b3c8:	0801bb84 	.word	0x0801bb84
 800b3cc:	0801bbac 	.word	0x0801bbac
 800b3d0:	20005860 	.word	0x20005860

0800b3d4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b088      	sub	sp, #32
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	460b      	mov	r3, r1
 800b3de:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b3e0:	887b      	ldrh	r3, [r7, #2]
 800b3e2:	3303      	adds	r3, #3
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f023 0303 	bic.w	r3, r3, #3
 800b3ea:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800b3ec:	8bfb      	ldrh	r3, [r7, #30]
 800b3ee:	2b0b      	cmp	r3, #11
 800b3f0:	d801      	bhi.n	800b3f6 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b3f2:	230c      	movs	r3, #12
 800b3f4:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b3f6:	8bfb      	ldrh	r3, [r7, #30]
 800b3f8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b3fc:	d803      	bhi.n	800b406 <mem_trim+0x32>
 800b3fe:	8bfa      	ldrh	r2, [r7, #30]
 800b400:	887b      	ldrh	r3, [r7, #2]
 800b402:	429a      	cmp	r2, r3
 800b404:	d201      	bcs.n	800b40a <mem_trim+0x36>
    return NULL;
 800b406:	2300      	movs	r3, #0
 800b408:	e0cc      	b.n	800b5a4 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b40a:	4b68      	ldr	r3, [pc, #416]	@ (800b5ac <mem_trim+0x1d8>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	687a      	ldr	r2, [r7, #4]
 800b410:	429a      	cmp	r2, r3
 800b412:	d304      	bcc.n	800b41e <mem_trim+0x4a>
 800b414:	4b66      	ldr	r3, [pc, #408]	@ (800b5b0 <mem_trim+0x1dc>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	429a      	cmp	r2, r3
 800b41c:	d306      	bcc.n	800b42c <mem_trim+0x58>
 800b41e:	4b65      	ldr	r3, [pc, #404]	@ (800b5b4 <mem_trim+0x1e0>)
 800b420:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b424:	4964      	ldr	r1, [pc, #400]	@ (800b5b8 <mem_trim+0x1e4>)
 800b426:	4865      	ldr	r0, [pc, #404]	@ (800b5bc <mem_trim+0x1e8>)
 800b428:	f00d f99c 	bl	8018764 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b42c:	4b5f      	ldr	r3, [pc, #380]	@ (800b5ac <mem_trim+0x1d8>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	429a      	cmp	r2, r3
 800b434:	d304      	bcc.n	800b440 <mem_trim+0x6c>
 800b436:	4b5e      	ldr	r3, [pc, #376]	@ (800b5b0 <mem_trim+0x1dc>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d301      	bcc.n	800b444 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	e0af      	b.n	800b5a4 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	3b08      	subs	r3, #8
 800b448:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b44a:	69b8      	ldr	r0, [r7, #24]
 800b44c:	f7ff fe2c 	bl	800b0a8 <mem_to_ptr>
 800b450:	4603      	mov	r3, r0
 800b452:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b454:	69bb      	ldr	r3, [r7, #24]
 800b456:	881a      	ldrh	r2, [r3, #0]
 800b458:	8afb      	ldrh	r3, [r7, #22]
 800b45a:	1ad3      	subs	r3, r2, r3
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	3b08      	subs	r3, #8
 800b460:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b462:	8bfa      	ldrh	r2, [r7, #30]
 800b464:	8abb      	ldrh	r3, [r7, #20]
 800b466:	429a      	cmp	r2, r3
 800b468:	d906      	bls.n	800b478 <mem_trim+0xa4>
 800b46a:	4b52      	ldr	r3, [pc, #328]	@ (800b5b4 <mem_trim+0x1e0>)
 800b46c:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b470:	4953      	ldr	r1, [pc, #332]	@ (800b5c0 <mem_trim+0x1ec>)
 800b472:	4852      	ldr	r0, [pc, #328]	@ (800b5bc <mem_trim+0x1e8>)
 800b474:	f00d f976 	bl	8018764 <iprintf>
  if (newsize > size) {
 800b478:	8bfa      	ldrh	r2, [r7, #30]
 800b47a:	8abb      	ldrh	r3, [r7, #20]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d901      	bls.n	800b484 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800b480:	2300      	movs	r3, #0
 800b482:	e08f      	b.n	800b5a4 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800b484:	8bfa      	ldrh	r2, [r7, #30]
 800b486:	8abb      	ldrh	r3, [r7, #20]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d101      	bne.n	800b490 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	e089      	b.n	800b5a4 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	881b      	ldrh	r3, [r3, #0]
 800b494:	4618      	mov	r0, r3
 800b496:	f7ff fdf5 	bl	800b084 <ptr_to_mem>
 800b49a:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800b49c:	693b      	ldr	r3, [r7, #16]
 800b49e:	791b      	ldrb	r3, [r3, #4]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d13f      	bne.n	800b524 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b4a4:	69bb      	ldr	r3, [r7, #24]
 800b4a6:	881b      	ldrh	r3, [r3, #0]
 800b4a8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b4ac:	d106      	bne.n	800b4bc <mem_trim+0xe8>
 800b4ae:	4b41      	ldr	r3, [pc, #260]	@ (800b5b4 <mem_trim+0x1e0>)
 800b4b0:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b4b4:	4943      	ldr	r1, [pc, #268]	@ (800b5c4 <mem_trim+0x1f0>)
 800b4b6:	4841      	ldr	r0, [pc, #260]	@ (800b5bc <mem_trim+0x1e8>)
 800b4b8:	f00d f954 	bl	8018764 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	881b      	ldrh	r3, [r3, #0]
 800b4c0:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b4c2:	8afa      	ldrh	r2, [r7, #22]
 800b4c4:	8bfb      	ldrh	r3, [r7, #30]
 800b4c6:	4413      	add	r3, r2
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	3308      	adds	r3, #8
 800b4cc:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800b4ce:	4b3e      	ldr	r3, [pc, #248]	@ (800b5c8 <mem_trim+0x1f4>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	693a      	ldr	r2, [r7, #16]
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d106      	bne.n	800b4e6 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800b4d8:	89fb      	ldrh	r3, [r7, #14]
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7ff fdd2 	bl	800b084 <ptr_to_mem>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	4a39      	ldr	r2, [pc, #228]	@ (800b5c8 <mem_trim+0x1f4>)
 800b4e4:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b4e6:	89fb      	ldrh	r3, [r7, #14]
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7ff fdcb 	bl	800b084 <ptr_to_mem>
 800b4ee:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	89ba      	ldrh	r2, [r7, #12]
 800b4fa:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	8afa      	ldrh	r2, [r7, #22]
 800b500:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800b502:	69bb      	ldr	r3, [r7, #24]
 800b504:	89fa      	ldrh	r2, [r7, #14]
 800b506:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b508:	693b      	ldr	r3, [r7, #16]
 800b50a:	881b      	ldrh	r3, [r3, #0]
 800b50c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b510:	d047      	beq.n	800b5a2 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	881b      	ldrh	r3, [r3, #0]
 800b516:	4618      	mov	r0, r3
 800b518:	f7ff fdb4 	bl	800b084 <ptr_to_mem>
 800b51c:	4602      	mov	r2, r0
 800b51e:	89fb      	ldrh	r3, [r7, #14]
 800b520:	8053      	strh	r3, [r2, #2]
 800b522:	e03e      	b.n	800b5a2 <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b524:	8bfb      	ldrh	r3, [r7, #30]
 800b526:	f103 0214 	add.w	r2, r3, #20
 800b52a:	8abb      	ldrh	r3, [r7, #20]
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d838      	bhi.n	800b5a2 <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b530:	8afa      	ldrh	r2, [r7, #22]
 800b532:	8bfb      	ldrh	r3, [r7, #30]
 800b534:	4413      	add	r3, r2
 800b536:	b29b      	uxth	r3, r3
 800b538:	3308      	adds	r3, #8
 800b53a:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b53c:	69bb      	ldr	r3, [r7, #24]
 800b53e:	881b      	ldrh	r3, [r3, #0]
 800b540:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b544:	d106      	bne.n	800b554 <mem_trim+0x180>
 800b546:	4b1b      	ldr	r3, [pc, #108]	@ (800b5b4 <mem_trim+0x1e0>)
 800b548:	f240 3216 	movw	r2, #790	@ 0x316
 800b54c:	491d      	ldr	r1, [pc, #116]	@ (800b5c4 <mem_trim+0x1f0>)
 800b54e:	481b      	ldr	r0, [pc, #108]	@ (800b5bc <mem_trim+0x1e8>)
 800b550:	f00d f908 	bl	8018764 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b554:	89fb      	ldrh	r3, [r7, #14]
 800b556:	4618      	mov	r0, r3
 800b558:	f7ff fd94 	bl	800b084 <ptr_to_mem>
 800b55c:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800b55e:	4b1a      	ldr	r3, [pc, #104]	@ (800b5c8 <mem_trim+0x1f4>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	693a      	ldr	r2, [r7, #16]
 800b564:	429a      	cmp	r2, r3
 800b566:	d202      	bcs.n	800b56e <mem_trim+0x19a>
      lfree = mem2;
 800b568:	4a17      	ldr	r2, [pc, #92]	@ (800b5c8 <mem_trim+0x1f4>)
 800b56a:	693b      	ldr	r3, [r7, #16]
 800b56c:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b56e:	693b      	ldr	r3, [r7, #16]
 800b570:	2200      	movs	r2, #0
 800b572:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	881a      	ldrh	r2, [r3, #0]
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	8afa      	ldrh	r2, [r7, #22]
 800b580:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800b582:	69bb      	ldr	r3, [r7, #24]
 800b584:	89fa      	ldrh	r2, [r7, #14]
 800b586:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b588:	693b      	ldr	r3, [r7, #16]
 800b58a:	881b      	ldrh	r3, [r3, #0]
 800b58c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b590:	d007      	beq.n	800b5a2 <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	881b      	ldrh	r3, [r3, #0]
 800b596:	4618      	mov	r0, r3
 800b598:	f7ff fd74 	bl	800b084 <ptr_to_mem>
 800b59c:	4602      	mov	r2, r0
 800b59e:	89fb      	ldrh	r3, [r7, #14]
 800b5a0:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800b5a2:	687b      	ldr	r3, [r7, #4]
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3720      	adds	r7, #32
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}
 800b5ac:	20005858 	.word	0x20005858
 800b5b0:	2000585c 	.word	0x2000585c
 800b5b4:	0801ba70 	.word	0x0801ba70
 800b5b8:	0801bbe0 	.word	0x0801bbe0
 800b5bc:	0801bab8 	.word	0x0801bab8
 800b5c0:	0801bbf8 	.word	0x0801bbf8
 800b5c4:	0801bc18 	.word	0x0801bc18
 800b5c8:	20005860 	.word	0x20005860

0800b5cc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b088      	sub	sp, #32
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b5d6:	88fb      	ldrh	r3, [r7, #6]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d101      	bne.n	800b5e0 <mem_malloc+0x14>
    return NULL;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	e0d9      	b.n	800b794 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b5e0:	88fb      	ldrh	r3, [r7, #6]
 800b5e2:	3303      	adds	r3, #3
 800b5e4:	b29b      	uxth	r3, r3
 800b5e6:	f023 0303 	bic.w	r3, r3, #3
 800b5ea:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800b5ec:	8bbb      	ldrh	r3, [r7, #28]
 800b5ee:	2b0b      	cmp	r3, #11
 800b5f0:	d801      	bhi.n	800b5f6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b5f2:	230c      	movs	r3, #12
 800b5f4:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b5f6:	8bbb      	ldrh	r3, [r7, #28]
 800b5f8:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b5fc:	d803      	bhi.n	800b606 <mem_malloc+0x3a>
 800b5fe:	8bba      	ldrh	r2, [r7, #28]
 800b600:	88fb      	ldrh	r3, [r7, #6]
 800b602:	429a      	cmp	r2, r3
 800b604:	d201      	bcs.n	800b60a <mem_malloc+0x3e>
    return NULL;
 800b606:	2300      	movs	r3, #0
 800b608:	e0c4      	b.n	800b794 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b60a:	4b64      	ldr	r3, [pc, #400]	@ (800b79c <mem_malloc+0x1d0>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	4618      	mov	r0, r3
 800b610:	f7ff fd4a 	bl	800b0a8 <mem_to_ptr>
 800b614:	4603      	mov	r3, r0
 800b616:	83fb      	strh	r3, [r7, #30]
 800b618:	e0b4      	b.n	800b784 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b61a:	8bfb      	ldrh	r3, [r7, #30]
 800b61c:	4618      	mov	r0, r3
 800b61e:	f7ff fd31 	bl	800b084 <ptr_to_mem>
 800b622:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	791b      	ldrb	r3, [r3, #4]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	f040 80a4 	bne.w	800b776 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b62e:	697b      	ldr	r3, [r7, #20]
 800b630:	881b      	ldrh	r3, [r3, #0]
 800b632:	461a      	mov	r2, r3
 800b634:	8bfb      	ldrh	r3, [r7, #30]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	f1a3 0208 	sub.w	r2, r3, #8
 800b63c:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800b63e:	429a      	cmp	r2, r3
 800b640:	f0c0 8099 	bcc.w	800b776 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	881b      	ldrh	r3, [r3, #0]
 800b648:	461a      	mov	r2, r3
 800b64a:	8bfb      	ldrh	r3, [r7, #30]
 800b64c:	1ad3      	subs	r3, r2, r3
 800b64e:	f1a3 0208 	sub.w	r2, r3, #8
 800b652:	8bbb      	ldrh	r3, [r7, #28]
 800b654:	3314      	adds	r3, #20
 800b656:	429a      	cmp	r2, r3
 800b658:	d333      	bcc.n	800b6c2 <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b65a:	8bfa      	ldrh	r2, [r7, #30]
 800b65c:	8bbb      	ldrh	r3, [r7, #28]
 800b65e:	4413      	add	r3, r2
 800b660:	b29b      	uxth	r3, r3
 800b662:	3308      	adds	r3, #8
 800b664:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b666:	8a7b      	ldrh	r3, [r7, #18]
 800b668:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b66c:	d106      	bne.n	800b67c <mem_malloc+0xb0>
 800b66e:	4b4c      	ldr	r3, [pc, #304]	@ (800b7a0 <mem_malloc+0x1d4>)
 800b670:	f240 3287 	movw	r2, #903	@ 0x387
 800b674:	494b      	ldr	r1, [pc, #300]	@ (800b7a4 <mem_malloc+0x1d8>)
 800b676:	484c      	ldr	r0, [pc, #304]	@ (800b7a8 <mem_malloc+0x1dc>)
 800b678:	f00d f874 	bl	8018764 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b67c:	8a7b      	ldrh	r3, [r7, #18]
 800b67e:	4618      	mov	r0, r3
 800b680:	f7ff fd00 	bl	800b084 <ptr_to_mem>
 800b684:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	2200      	movs	r2, #0
 800b68a:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	881a      	ldrh	r2, [r3, #0]
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	8bfa      	ldrh	r2, [r7, #30]
 800b698:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	8a7a      	ldrh	r2, [r7, #18]
 800b69e:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	881b      	ldrh	r3, [r3, #0]
 800b6aa:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b6ae:	d00b      	beq.n	800b6c8 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	881b      	ldrh	r3, [r3, #0]
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f7ff fce5 	bl	800b084 <ptr_to_mem>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	8a7b      	ldrh	r3, [r7, #18]
 800b6be:	8053      	strh	r3, [r2, #2]
 800b6c0:	e002      	b.n	800b6c8 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b6c2:	697b      	ldr	r3, [r7, #20]
 800b6c4:	2201      	movs	r2, #1
 800b6c6:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b6c8:	4b34      	ldr	r3, [pc, #208]	@ (800b79c <mem_malloc+0x1d0>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	697a      	ldr	r2, [r7, #20]
 800b6ce:	429a      	cmp	r2, r3
 800b6d0:	d127      	bne.n	800b722 <mem_malloc+0x156>
          struct mem *cur = lfree;
 800b6d2:	4b32      	ldr	r3, [pc, #200]	@ (800b79c <mem_malloc+0x1d0>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b6d8:	e005      	b.n	800b6e6 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b6da:	69bb      	ldr	r3, [r7, #24]
 800b6dc:	881b      	ldrh	r3, [r3, #0]
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f7ff fcd0 	bl	800b084 <ptr_to_mem>
 800b6e4:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800b6e6:	69bb      	ldr	r3, [r7, #24]
 800b6e8:	791b      	ldrb	r3, [r3, #4]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d004      	beq.n	800b6f8 <mem_malloc+0x12c>
 800b6ee:	4b2f      	ldr	r3, [pc, #188]	@ (800b7ac <mem_malloc+0x1e0>)
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	69ba      	ldr	r2, [r7, #24]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d1f0      	bne.n	800b6da <mem_malloc+0x10e>
          }
          lfree = cur;
 800b6f8:	4a28      	ldr	r2, [pc, #160]	@ (800b79c <mem_malloc+0x1d0>)
 800b6fa:	69bb      	ldr	r3, [r7, #24]
 800b6fc:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b6fe:	4b27      	ldr	r3, [pc, #156]	@ (800b79c <mem_malloc+0x1d0>)
 800b700:	681a      	ldr	r2, [r3, #0]
 800b702:	4b2a      	ldr	r3, [pc, #168]	@ (800b7ac <mem_malloc+0x1e0>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	429a      	cmp	r2, r3
 800b708:	d00b      	beq.n	800b722 <mem_malloc+0x156>
 800b70a:	4b24      	ldr	r3, [pc, #144]	@ (800b79c <mem_malloc+0x1d0>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	791b      	ldrb	r3, [r3, #4]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d006      	beq.n	800b722 <mem_malloc+0x156>
 800b714:	4b22      	ldr	r3, [pc, #136]	@ (800b7a0 <mem_malloc+0x1d4>)
 800b716:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b71a:	4925      	ldr	r1, [pc, #148]	@ (800b7b0 <mem_malloc+0x1e4>)
 800b71c:	4822      	ldr	r0, [pc, #136]	@ (800b7a8 <mem_malloc+0x1dc>)
 800b71e:	f00d f821 	bl	8018764 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b722:	8bba      	ldrh	r2, [r7, #28]
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	4413      	add	r3, r2
 800b728:	3308      	adds	r3, #8
 800b72a:	4a20      	ldr	r2, [pc, #128]	@ (800b7ac <mem_malloc+0x1e0>)
 800b72c:	6812      	ldr	r2, [r2, #0]
 800b72e:	4293      	cmp	r3, r2
 800b730:	d906      	bls.n	800b740 <mem_malloc+0x174>
 800b732:	4b1b      	ldr	r3, [pc, #108]	@ (800b7a0 <mem_malloc+0x1d4>)
 800b734:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b738:	491e      	ldr	r1, [pc, #120]	@ (800b7b4 <mem_malloc+0x1e8>)
 800b73a:	481b      	ldr	r0, [pc, #108]	@ (800b7a8 <mem_malloc+0x1dc>)
 800b73c:	f00d f812 	bl	8018764 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	f003 0303 	and.w	r3, r3, #3
 800b746:	2b00      	cmp	r3, #0
 800b748:	d006      	beq.n	800b758 <mem_malloc+0x18c>
 800b74a:	4b15      	ldr	r3, [pc, #84]	@ (800b7a0 <mem_malloc+0x1d4>)
 800b74c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b750:	4919      	ldr	r1, [pc, #100]	@ (800b7b8 <mem_malloc+0x1ec>)
 800b752:	4815      	ldr	r0, [pc, #84]	@ (800b7a8 <mem_malloc+0x1dc>)
 800b754:	f00d f806 	bl	8018764 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	f003 0303 	and.w	r3, r3, #3
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d006      	beq.n	800b770 <mem_malloc+0x1a4>
 800b762:	4b0f      	ldr	r3, [pc, #60]	@ (800b7a0 <mem_malloc+0x1d4>)
 800b764:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b768:	4914      	ldr	r1, [pc, #80]	@ (800b7bc <mem_malloc+0x1f0>)
 800b76a:	480f      	ldr	r0, [pc, #60]	@ (800b7a8 <mem_malloc+0x1dc>)
 800b76c:	f00c fffa 	bl	8018764 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	3308      	adds	r3, #8
 800b774:	e00e      	b.n	800b794 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800b776:	8bfb      	ldrh	r3, [r7, #30]
 800b778:	4618      	mov	r0, r3
 800b77a:	f7ff fc83 	bl	800b084 <ptr_to_mem>
 800b77e:	4603      	mov	r3, r0
 800b780:	881b      	ldrh	r3, [r3, #0]
 800b782:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b784:	8bfa      	ldrh	r2, [r7, #30]
 800b786:	8bbb      	ldrh	r3, [r7, #28]
 800b788:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800b78c:	429a      	cmp	r2, r3
 800b78e:	f4ff af44 	bcc.w	800b61a <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b792:	2300      	movs	r3, #0
}
 800b794:	4618      	mov	r0, r3
 800b796:	3720      	adds	r7, #32
 800b798:	46bd      	mov	sp, r7
 800b79a:	bd80      	pop	{r7, pc}
 800b79c:	20005860 	.word	0x20005860
 800b7a0:	0801ba70 	.word	0x0801ba70
 800b7a4:	0801bc18 	.word	0x0801bc18
 800b7a8:	0801bab8 	.word	0x0801bab8
 800b7ac:	2000585c 	.word	0x2000585c
 800b7b0:	0801bc2c 	.word	0x0801bc2c
 800b7b4:	0801bc48 	.word	0x0801bc48
 800b7b8:	0801bc78 	.word	0x0801bc78
 800b7bc:	0801bca8 	.word	0x0801bca8

0800b7c0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b7c0:	b480      	push	{r7}
 800b7c2:	b085      	sub	sp, #20
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	689b      	ldr	r3, [r3, #8]
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	3303      	adds	r3, #3
 800b7d6:	f023 0303 	bic.w	r3, r3, #3
 800b7da:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b7dc:	2300      	movs	r3, #0
 800b7de:	60fb      	str	r3, [r7, #12]
 800b7e0:	e011      	b.n	800b806 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	681a      	ldr	r2, [r3, #0]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	68ba      	ldr	r2, [r7, #8]
 800b7f2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	881b      	ldrh	r3, [r3, #0]
 800b7f8:	461a      	mov	r2, r3
 800b7fa:	68bb      	ldr	r3, [r7, #8]
 800b7fc:	4413      	add	r3, r2
 800b7fe:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	3301      	adds	r3, #1
 800b804:	60fb      	str	r3, [r7, #12]
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	885b      	ldrh	r3, [r3, #2]
 800b80a:	461a      	mov	r2, r3
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	4293      	cmp	r3, r2
 800b810:	dbe7      	blt.n	800b7e2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b812:	bf00      	nop
 800b814:	bf00      	nop
 800b816:	3714      	adds	r7, #20
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b826:	2300      	movs	r3, #0
 800b828:	80fb      	strh	r3, [r7, #6]
 800b82a:	e009      	b.n	800b840 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b82c:	88fb      	ldrh	r3, [r7, #6]
 800b82e:	4a08      	ldr	r2, [pc, #32]	@ (800b850 <memp_init+0x30>)
 800b830:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b834:	4618      	mov	r0, r3
 800b836:	f7ff ffc3 	bl	800b7c0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b83a:	88fb      	ldrh	r3, [r7, #6]
 800b83c:	3301      	adds	r3, #1
 800b83e:	80fb      	strh	r3, [r7, #6]
 800b840:	88fb      	ldrh	r3, [r7, #6]
 800b842:	2b09      	cmp	r3, #9
 800b844:	d9f2      	bls.n	800b82c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b846:	bf00      	nop
 800b848:	bf00      	nop
 800b84a:	3708      	adds	r7, #8
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bd80      	pop	{r7, pc}
 800b850:	0801e974 	.word	0x0801e974

0800b854 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b854:	b580      	push	{r7, lr}
 800b856:	b084      	sub	sp, #16
 800b858:	af00      	add	r7, sp, #0
 800b85a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2b00      	cmp	r3, #0
 800b868:	d012      	beq.n	800b890 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	689b      	ldr	r3, [r3, #8]
 800b86e:	68fa      	ldr	r2, [r7, #12]
 800b870:	6812      	ldr	r2, [r2, #0]
 800b872:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f003 0303 	and.w	r3, r3, #3
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d006      	beq.n	800b88c <do_memp_malloc_pool+0x38>
 800b87e:	4b07      	ldr	r3, [pc, #28]	@ (800b89c <do_memp_malloc_pool+0x48>)
 800b880:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800b884:	4906      	ldr	r1, [pc, #24]	@ (800b8a0 <do_memp_malloc_pool+0x4c>)
 800b886:	4807      	ldr	r0, [pc, #28]	@ (800b8a4 <do_memp_malloc_pool+0x50>)
 800b888:	f00c ff6c 	bl	8018764 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	e000      	b.n	800b892 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b890:	2300      	movs	r3, #0
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	0801bccc 	.word	0x0801bccc
 800b8a0:	0801bcfc 	.word	0x0801bcfc
 800b8a4:	0801bd20 	.word	0x0801bd20

0800b8a8 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d106      	bne.n	800b8c4 <memp_malloc_pool+0x1c>
 800b8b6:	4b0a      	ldr	r3, [pc, #40]	@ (800b8e0 <memp_malloc_pool+0x38>)
 800b8b8:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800b8bc:	4909      	ldr	r1, [pc, #36]	@ (800b8e4 <memp_malloc_pool+0x3c>)
 800b8be:	480a      	ldr	r0, [pc, #40]	@ (800b8e8 <memp_malloc_pool+0x40>)
 800b8c0:	f00c ff50 	bl	8018764 <iprintf>
  if (desc == NULL) {
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d101      	bne.n	800b8ce <memp_malloc_pool+0x26>
    return NULL;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	e003      	b.n	800b8d6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f7ff ffc0 	bl	800b854 <do_memp_malloc_pool>
 800b8d4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	3708      	adds	r7, #8
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	0801bccc 	.word	0x0801bccc
 800b8e4:	0801bd48 	.word	0x0801bd48
 800b8e8:	0801bd20 	.word	0x0801bd20

0800b8ec <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b8f6:	79fb      	ldrb	r3, [r7, #7]
 800b8f8:	2b09      	cmp	r3, #9
 800b8fa:	d908      	bls.n	800b90e <memp_malloc+0x22>
 800b8fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b928 <memp_malloc+0x3c>)
 800b8fe:	f240 1257 	movw	r2, #343	@ 0x157
 800b902:	490a      	ldr	r1, [pc, #40]	@ (800b92c <memp_malloc+0x40>)
 800b904:	480a      	ldr	r0, [pc, #40]	@ (800b930 <memp_malloc+0x44>)
 800b906:	f00c ff2d 	bl	8018764 <iprintf>
 800b90a:	2300      	movs	r3, #0
 800b90c:	e008      	b.n	800b920 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b90e:	79fb      	ldrb	r3, [r7, #7]
 800b910:	4a08      	ldr	r2, [pc, #32]	@ (800b934 <memp_malloc+0x48>)
 800b912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b916:	4618      	mov	r0, r3
 800b918:	f7ff ff9c 	bl	800b854 <do_memp_malloc_pool>
 800b91c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b91e:	68fb      	ldr	r3, [r7, #12]
}
 800b920:	4618      	mov	r0, r3
 800b922:	3710      	adds	r7, #16
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}
 800b928:	0801bccc 	.word	0x0801bccc
 800b92c:	0801bd5c 	.word	0x0801bd5c
 800b930:	0801bd20 	.word	0x0801bd20
 800b934:	0801e974 	.word	0x0801e974

0800b938 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	f003 0303 	and.w	r3, r3, #3
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d006      	beq.n	800b95a <do_memp_free_pool+0x22>
 800b94c:	4b0a      	ldr	r3, [pc, #40]	@ (800b978 <do_memp_free_pool+0x40>)
 800b94e:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800b952:	490a      	ldr	r1, [pc, #40]	@ (800b97c <do_memp_free_pool+0x44>)
 800b954:	480a      	ldr	r0, [pc, #40]	@ (800b980 <do_memp_free_pool+0x48>)
 800b956:	f00c ff05 	bl	8018764 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	689b      	ldr	r3, [r3, #8]
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	68fa      	ldr	r2, [r7, #12]
 800b96e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800b970:	bf00      	nop
 800b972:	3710      	adds	r7, #16
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}
 800b978:	0801bccc 	.word	0x0801bccc
 800b97c:	0801bd7c 	.word	0x0801bd7c
 800b980:	0801bd20 	.word	0x0801bd20

0800b984 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b082      	sub	sp, #8
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
 800b98c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d106      	bne.n	800b9a2 <memp_free_pool+0x1e>
 800b994:	4b0a      	ldr	r3, [pc, #40]	@ (800b9c0 <memp_free_pool+0x3c>)
 800b996:	f240 1295 	movw	r2, #405	@ 0x195
 800b99a:	490a      	ldr	r1, [pc, #40]	@ (800b9c4 <memp_free_pool+0x40>)
 800b99c:	480a      	ldr	r0, [pc, #40]	@ (800b9c8 <memp_free_pool+0x44>)
 800b99e:	f00c fee1 	bl	8018764 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d007      	beq.n	800b9b8 <memp_free_pool+0x34>
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d004      	beq.n	800b9b8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800b9ae:	6839      	ldr	r1, [r7, #0]
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	f7ff ffc1 	bl	800b938 <do_memp_free_pool>
 800b9b6:	e000      	b.n	800b9ba <memp_free_pool+0x36>
    return;
 800b9b8:	bf00      	nop
}
 800b9ba:	3708      	adds	r7, #8
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}
 800b9c0:	0801bccc 	.word	0x0801bccc
 800b9c4:	0801bd48 	.word	0x0801bd48
 800b9c8:	0801bd20 	.word	0x0801bd20

0800b9cc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b9cc:	b580      	push	{r7, lr}
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	af00      	add	r7, sp, #0
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	6039      	str	r1, [r7, #0]
 800b9d6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b9d8:	79fb      	ldrb	r3, [r7, #7]
 800b9da:	2b09      	cmp	r3, #9
 800b9dc:	d907      	bls.n	800b9ee <memp_free+0x22>
 800b9de:	4b0c      	ldr	r3, [pc, #48]	@ (800ba10 <memp_free+0x44>)
 800b9e0:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800b9e4:	490b      	ldr	r1, [pc, #44]	@ (800ba14 <memp_free+0x48>)
 800b9e6:	480c      	ldr	r0, [pc, #48]	@ (800ba18 <memp_free+0x4c>)
 800b9e8:	f00c febc 	bl	8018764 <iprintf>
 800b9ec:	e00c      	b.n	800ba08 <memp_free+0x3c>

  if (mem == NULL) {
 800b9ee:	683b      	ldr	r3, [r7, #0]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d008      	beq.n	800ba06 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b9f4:	79fb      	ldrb	r3, [r7, #7]
 800b9f6:	4a09      	ldr	r2, [pc, #36]	@ (800ba1c <memp_free+0x50>)
 800b9f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9fc:	6839      	ldr	r1, [r7, #0]
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f7ff ff9a 	bl	800b938 <do_memp_free_pool>
 800ba04:	e000      	b.n	800ba08 <memp_free+0x3c>
    return;
 800ba06:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ba08:	3708      	adds	r7, #8
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	0801bccc 	.word	0x0801bccc
 800ba14:	0801bd9c 	.word	0x0801bd9c
 800ba18:	0801bd20 	.word	0x0801bd20
 800ba1c:	0801e974 	.word	0x0801e974

0800ba20 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800ba20:	b480      	push	{r7}
 800ba22:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800ba24:	bf00      	nop
 800ba26:	46bd      	mov	sp, r7
 800ba28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba2c:	4770      	bx	lr
	...

0800ba30 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b086      	sub	sp, #24
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	607a      	str	r2, [r7, #4]
 800ba3c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d108      	bne.n	800ba56 <netif_add+0x26>
 800ba44:	4b61      	ldr	r3, [pc, #388]	@ (800bbcc <netif_add+0x19c>)
 800ba46:	f240 1227 	movw	r2, #295	@ 0x127
 800ba4a:	4961      	ldr	r1, [pc, #388]	@ (800bbd0 <netif_add+0x1a0>)
 800ba4c:	4861      	ldr	r0, [pc, #388]	@ (800bbd4 <netif_add+0x1a4>)
 800ba4e:	f00c fe89 	bl	8018764 <iprintf>
 800ba52:	2300      	movs	r3, #0
 800ba54:	e0b6      	b.n	800bbc4 <netif_add+0x194>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800ba56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d108      	bne.n	800ba6e <netif_add+0x3e>
 800ba5c:	4b5b      	ldr	r3, [pc, #364]	@ (800bbcc <netif_add+0x19c>)
 800ba5e:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800ba62:	495d      	ldr	r1, [pc, #372]	@ (800bbd8 <netif_add+0x1a8>)
 800ba64:	485b      	ldr	r0, [pc, #364]	@ (800bbd4 <netif_add+0x1a4>)
 800ba66:	f00c fe7d 	bl	8018764 <iprintf>
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	e0aa      	b.n	800bbc4 <netif_add+0x194>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d101      	bne.n	800ba78 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800ba74:	4b59      	ldr	r3, [pc, #356]	@ (800bbdc <netif_add+0x1ac>)
 800ba76:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d101      	bne.n	800ba82 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800ba7e:	4b57      	ldr	r3, [pc, #348]	@ (800bbdc <netif_add+0x1ac>)
 800ba80:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d101      	bne.n	800ba8c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800ba88:	4b54      	ldr	r3, [pc, #336]	@ (800bbdc <netif_add+0x1ac>)
 800ba8a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2200      	movs	r2, #0
 800ba90:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	2200      	movs	r2, #0
 800ba96:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	4a4f      	ldr	r2, [pc, #316]	@ (800bbe0 <netif_add+0x1b0>)
 800baa2:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	851a      	strh	r2, [r3, #40]	@ 0x28
  netif->flags = 0;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	2200      	movs	r2, #0
 800baae:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
#ifdef netif_get_client_data
  memset(netif->client_data, 0, sizeof(netif->client_data));
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	3324      	adds	r3, #36	@ 0x24
 800bab6:	2204      	movs	r2, #4
 800bab8:	2100      	movs	r1, #0
 800baba:	4618      	mov	r0, r3
 800babc:	f00d f8bc 	bl	8018c38 <memset>
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	2200      	movs	r2, #0
 800bac4:	61da      	str	r2, [r3, #28]
#endif /* LWIP_NETIF_LINK_CALLBACK */
#if LWIP_IGMP
  netif->igmp_mac_filter = NULL;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2200      	movs	r2, #0
 800baca:	639a      	str	r2, [r3, #56]	@ 0x38
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	6a3a      	ldr	r2, [r7, #32]
 800bad0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800bad2:	4b44      	ldr	r3, [pc, #272]	@ (800bbe4 <netif_add+0x1b4>)
 800bad4:	781a      	ldrb	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  netif->input = input;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bae0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800bae2:	683b      	ldr	r3, [r7, #0]
 800bae4:	687a      	ldr	r2, [r7, #4]
 800bae6:	68b9      	ldr	r1, [r7, #8]
 800bae8:	68f8      	ldr	r0, [r7, #12]
 800baea:	f000 f91d 	bl	800bd28 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800baee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf0:	68f8      	ldr	r0, [r7, #12]
 800baf2:	4798      	blx	r3
 800baf4:	4603      	mov	r3, r0
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d001      	beq.n	800bafe <netif_add+0xce>
    return NULL;
 800bafa:	2300      	movs	r3, #0
 800bafc:	e062      	b.n	800bbc4 <netif_add+0x194>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bb04:	2bff      	cmp	r3, #255	@ 0xff
 800bb06:	d103      	bne.n	800bb10 <netif_add+0xe0>
        netif->num = 0;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }
      num_netifs = 0;
 800bb10:	2300      	movs	r3, #0
 800bb12:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bb14:	4b34      	ldr	r3, [pc, #208]	@ (800bbe8 <netif_add+0x1b8>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	617b      	str	r3, [r7, #20]
 800bb1a:	e02b      	b.n	800bb74 <netif_add+0x144>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bb1c:	697a      	ldr	r2, [r7, #20]
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d106      	bne.n	800bb32 <netif_add+0x102>
 800bb24:	4b29      	ldr	r3, [pc, #164]	@ (800bbcc <netif_add+0x19c>)
 800bb26:	f240 128b 	movw	r2, #395	@ 0x18b
 800bb2a:	4930      	ldr	r1, [pc, #192]	@ (800bbec <netif_add+0x1bc>)
 800bb2c:	4829      	ldr	r0, [pc, #164]	@ (800bbd4 <netif_add+0x1a4>)
 800bb2e:	f00c fe19 	bl	8018764 <iprintf>
        num_netifs++;
 800bb32:	693b      	ldr	r3, [r7, #16]
 800bb34:	3301      	adds	r3, #1
 800bb36:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	2bff      	cmp	r3, #255	@ 0xff
 800bb3c:	dd06      	ble.n	800bb4c <netif_add+0x11c>
 800bb3e:	4b23      	ldr	r3, [pc, #140]	@ (800bbcc <netif_add+0x19c>)
 800bb40:	f240 128d 	movw	r2, #397	@ 0x18d
 800bb44:	492a      	ldr	r1, [pc, #168]	@ (800bbf0 <netif_add+0x1c0>)
 800bb46:	4823      	ldr	r0, [pc, #140]	@ (800bbd4 <netif_add+0x1a4>)
 800bb48:	f00c fe0c 	bl	8018764 <iprintf>
        if (netif2->num == netif->num) {
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d108      	bne.n	800bb6e <netif_add+0x13e>
          netif->num++;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bb62:	3301      	adds	r3, #1
 800bb64:	b2da      	uxtb	r2, r3
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          break;
 800bb6c:	e005      	b.n	800bb7a <netif_add+0x14a>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bb6e:	697b      	ldr	r3, [r7, #20]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	617b      	str	r3, [r7, #20]
 800bb74:	697b      	ldr	r3, [r7, #20]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d1d0      	bne.n	800bb1c <netif_add+0xec>
        }
      }
    } while (netif2 != NULL);
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d1be      	bne.n	800bafe <netif_add+0xce>
  }
  if (netif->num == 254) {
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bb86:	2bfe      	cmp	r3, #254	@ 0xfe
 800bb88:	d103      	bne.n	800bb92 <netif_add+0x162>
    netif_num = 0;
 800bb8a:	4b16      	ldr	r3, [pc, #88]	@ (800bbe4 <netif_add+0x1b4>)
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	701a      	strb	r2, [r3, #0]
 800bb90:	e006      	b.n	800bba0 <netif_add+0x170>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800bb98:	3301      	adds	r3, #1
 800bb9a:	b2da      	uxtb	r2, r3
 800bb9c:	4b11      	ldr	r3, [pc, #68]	@ (800bbe4 <netif_add+0x1b4>)
 800bb9e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800bba0:	4b11      	ldr	r3, [pc, #68]	@ (800bbe8 <netif_add+0x1b8>)
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bba8:	4a0f      	ldr	r2, [pc, #60]	@ (800bbe8 <netif_add+0x1b8>)
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	6013      	str	r3, [r2, #0]
#endif /* "LWIP_SINGLE_NETIF */
  mib2_netif_added(netif);

#if LWIP_IGMP
  /* start IGMP processing */
  if (netif->flags & NETIF_FLAG_IGMP) {
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bbb4:	f003 0320 	and.w	r3, r3, #32
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d002      	beq.n	800bbc2 <netif_add+0x192>
    igmp_start(netif);
 800bbbc:	68f8      	ldr	r0, [r7, #12]
 800bbbe:	f008 fa15 	bl	8013fec <igmp_start>
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800bbc2:	68fb      	ldr	r3, [r7, #12]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3718      	adds	r7, #24
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}
 800bbcc:	0801bdb8 	.word	0x0801bdb8
 800bbd0:	0801be4c 	.word	0x0801be4c
 800bbd4:	0801be08 	.word	0x0801be08
 800bbd8:	0801be68 	.word	0x0801be68
 800bbdc:	0801e9e4 	.word	0x0801e9e4
 800bbe0:	0800c017 	.word	0x0800c017
 800bbe4:	20008810 	.word	0x20008810
 800bbe8:	20008808 	.word	0x20008808
 800bbec:	0801be8c 	.word	0x0801be8c
 800bbf0:	0801bea0 	.word	0x0801bea0

0800bbf4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b082      	sub	sp, #8
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800bbfe:	6839      	ldr	r1, [r7, #0]
 800bc00:	6878      	ldr	r0, [r7, #4]
 800bc02:	f002 fbf1 	bl	800e3e8 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800bc06:	6839      	ldr	r1, [r7, #0]
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f007 f8cf 	bl	8012dac <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bc0e:	bf00      	nop
 800bc10:	3708      	adds	r7, #8
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}
	...

0800bc18 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b086      	sub	sp, #24
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	60f8      	str	r0, [r7, #12]
 800bc20:	60b9      	str	r1, [r7, #8]
 800bc22:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bc24:	68bb      	ldr	r3, [r7, #8]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d106      	bne.n	800bc38 <netif_do_set_ipaddr+0x20>
 800bc2a:	4b1d      	ldr	r3, [pc, #116]	@ (800bca0 <netif_do_set_ipaddr+0x88>)
 800bc2c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800bc30:	491c      	ldr	r1, [pc, #112]	@ (800bca4 <netif_do_set_ipaddr+0x8c>)
 800bc32:	481d      	ldr	r0, [pc, #116]	@ (800bca8 <netif_do_set_ipaddr+0x90>)
 800bc34:	f00c fd96 	bl	8018764 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d106      	bne.n	800bc4c <netif_do_set_ipaddr+0x34>
 800bc3e:	4b18      	ldr	r3, [pc, #96]	@ (800bca0 <netif_do_set_ipaddr+0x88>)
 800bc40:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800bc44:	4917      	ldr	r1, [pc, #92]	@ (800bca4 <netif_do_set_ipaddr+0x8c>)
 800bc46:	4818      	ldr	r0, [pc, #96]	@ (800bca8 <netif_do_set_ipaddr+0x90>)
 800bc48:	f00c fd8c 	bl	8018764 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	681a      	ldr	r2, [r3, #0]
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	3304      	adds	r3, #4
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	429a      	cmp	r2, r3
 800bc58:	d01c      	beq.n	800bc94 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	3304      	adds	r3, #4
 800bc64:	681a      	ldr	r2, [r3, #0]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800bc6a:	f107 0314 	add.w	r3, r7, #20
 800bc6e:	4619      	mov	r1, r3
 800bc70:	6878      	ldr	r0, [r7, #4]
 800bc72:	f7ff ffbf 	bl	800bbf4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800bc76:	68bb      	ldr	r3, [r7, #8]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d002      	beq.n	800bc82 <netif_do_set_ipaddr+0x6a>
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	e000      	b.n	800bc84 <netif_do_set_ipaddr+0x6c>
 800bc82:	2300      	movs	r3, #0
 800bc84:	68fa      	ldr	r2, [r7, #12]
 800bc86:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800bc88:	2101      	movs	r1, #1
 800bc8a:	68f8      	ldr	r0, [r7, #12]
 800bc8c:	f000 f8d2 	bl	800be34 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800bc90:	2301      	movs	r3, #1
 800bc92:	e000      	b.n	800bc96 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800bc94:	2300      	movs	r3, #0
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3718      	adds	r7, #24
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}
 800bc9e:	bf00      	nop
 800bca0:	0801bdb8 	.word	0x0801bdb8
 800bca4:	0801bed0 	.word	0x0801bed0
 800bca8:	0801be08 	.word	0x0801be08

0800bcac <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800bcac:	b480      	push	{r7}
 800bcae:	b085      	sub	sp, #20
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	681a      	ldr	r2, [r3, #0]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	3308      	adds	r3, #8
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d00a      	beq.n	800bcdc <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800bcc6:	68bb      	ldr	r3, [r7, #8]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d002      	beq.n	800bcd2 <netif_do_set_netmask+0x26>
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	e000      	b.n	800bcd4 <netif_do_set_netmask+0x28>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	68fa      	ldr	r2, [r7, #12]
 800bcd6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e000      	b.n	800bcde <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800bcdc:	2300      	movs	r3, #0
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3714      	adds	r7, #20
 800bce2:	46bd      	mov	sp, r7
 800bce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce8:	4770      	bx	lr

0800bcea <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800bcea:	b480      	push	{r7}
 800bcec:	b085      	sub	sp, #20
 800bcee:	af00      	add	r7, sp, #0
 800bcf0:	60f8      	str	r0, [r7, #12]
 800bcf2:	60b9      	str	r1, [r7, #8]
 800bcf4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	681a      	ldr	r2, [r3, #0]
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	330c      	adds	r3, #12
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	d00a      	beq.n	800bd1a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d002      	beq.n	800bd10 <netif_do_set_gw+0x26>
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	e000      	b.n	800bd12 <netif_do_set_gw+0x28>
 800bd10:	2300      	movs	r3, #0
 800bd12:	68fa      	ldr	r2, [r7, #12]
 800bd14:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800bd16:	2301      	movs	r3, #1
 800bd18:	e000      	b.n	800bd1c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800bd1a:	2300      	movs	r3, #0
}
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	3714      	adds	r7, #20
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b088      	sub	sp, #32
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	60f8      	str	r0, [r7, #12]
 800bd30:	60b9      	str	r1, [r7, #8]
 800bd32:	607a      	str	r2, [r7, #4]
 800bd34:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800bd36:	2300      	movs	r3, #0
 800bd38:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800bd3e:	68bb      	ldr	r3, [r7, #8]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d101      	bne.n	800bd48 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800bd44:	4b1c      	ldr	r3, [pc, #112]	@ (800bdb8 <netif_set_addr+0x90>)
 800bd46:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d101      	bne.n	800bd52 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800bd4e:	4b1a      	ldr	r3, [pc, #104]	@ (800bdb8 <netif_set_addr+0x90>)
 800bd50:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bd52:	683b      	ldr	r3, [r7, #0]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d101      	bne.n	800bd5c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800bd58:	4b17      	ldr	r3, [pc, #92]	@ (800bdb8 <netif_set_addr+0x90>)
 800bd5a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d003      	beq.n	800bd6a <netif_set_addr+0x42>
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <netif_set_addr+0x46>
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	e000      	b.n	800bd70 <netif_set_addr+0x48>
 800bd6e:	2300      	movs	r3, #0
 800bd70:	617b      	str	r3, [r7, #20]
  if (remove) {
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d006      	beq.n	800bd86 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bd78:	f107 0310 	add.w	r3, r7, #16
 800bd7c:	461a      	mov	r2, r3
 800bd7e:	68b9      	ldr	r1, [r7, #8]
 800bd80:	68f8      	ldr	r0, [r7, #12]
 800bd82:	f7ff ff49 	bl	800bc18 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800bd86:	69fa      	ldr	r2, [r7, #28]
 800bd88:	6879      	ldr	r1, [r7, #4]
 800bd8a:	68f8      	ldr	r0, [r7, #12]
 800bd8c:	f7ff ff8e 	bl	800bcac <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800bd90:	69ba      	ldr	r2, [r7, #24]
 800bd92:	6839      	ldr	r1, [r7, #0]
 800bd94:	68f8      	ldr	r0, [r7, #12]
 800bd96:	f7ff ffa8 	bl	800bcea <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d106      	bne.n	800bdae <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bda0:	f107 0310 	add.w	r3, r7, #16
 800bda4:	461a      	mov	r2, r3
 800bda6:	68b9      	ldr	r1, [r7, #8]
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f7ff ff35 	bl	800bc18 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800bdae:	bf00      	nop
 800bdb0:	3720      	adds	r7, #32
 800bdb2:	46bd      	mov	sp, r7
 800bdb4:	bd80      	pop	{r7, pc}
 800bdb6:	bf00      	nop
 800bdb8:	0801e9e4 	.word	0x0801e9e4

0800bdbc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800bdbc:	b480      	push	{r7}
 800bdbe:	b083      	sub	sp, #12
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800bdc4:	4a04      	ldr	r2, [pc, #16]	@ (800bdd8 <netif_set_default+0x1c>)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800bdca:	bf00      	nop
 800bdcc:	370c      	adds	r7, #12
 800bdce:	46bd      	mov	sp, r7
 800bdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd4:	4770      	bx	lr
 800bdd6:	bf00      	nop
 800bdd8:	2000880c 	.word	0x2000880c

0800bddc <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800bddc:	b580      	push	{r7, lr}
 800bdde:	b082      	sub	sp, #8
 800bde0:	af00      	add	r7, sp, #0
 800bde2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d107      	bne.n	800bdfa <netif_set_up+0x1e>
 800bdea:	4b0f      	ldr	r3, [pc, #60]	@ (800be28 <netif_set_up+0x4c>)
 800bdec:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800bdf0:	490e      	ldr	r1, [pc, #56]	@ (800be2c <netif_set_up+0x50>)
 800bdf2:	480f      	ldr	r0, [pc, #60]	@ (800be30 <netif_set_up+0x54>)
 800bdf4:	f00c fcb6 	bl	8018764 <iprintf>
 800bdf8:	e013      	b.n	800be22 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800be00:	f003 0301 	and.w	r3, r3, #1
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10c      	bne.n	800be22 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800be0e:	f043 0301 	orr.w	r3, r3, #1
 800be12:	b2da      	uxtb	r2, r3
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800be1a:	2103      	movs	r1, #3
 800be1c:	6878      	ldr	r0, [r7, #4]
 800be1e:	f000 f809 	bl	800be34 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800be22:	3708      	adds	r7, #8
 800be24:	46bd      	mov	sp, r7
 800be26:	bd80      	pop	{r7, pc}
 800be28:	0801bdb8 	.word	0x0801bdb8
 800be2c:	0801bf40 	.word	0x0801bf40
 800be30:	0801be08 	.word	0x0801be08

0800be34 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	460b      	mov	r3, r1
 800be3e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d106      	bne.n	800be54 <netif_issue_reports+0x20>
 800be46:	4b1d      	ldr	r3, [pc, #116]	@ (800bebc <netif_issue_reports+0x88>)
 800be48:	f240 326d 	movw	r2, #877	@ 0x36d
 800be4c:	491c      	ldr	r1, [pc, #112]	@ (800bec0 <netif_issue_reports+0x8c>)
 800be4e:	481d      	ldr	r0, [pc, #116]	@ (800bec4 <netif_issue_reports+0x90>)
 800be50:	f00c fc88 	bl	8018764 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800be5a:	f003 0304 	and.w	r3, r3, #4
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d028      	beq.n	800beb4 <netif_issue_reports+0x80>
      !(netif->flags & NETIF_FLAG_UP)) {
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800be68:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d021      	beq.n	800beb4 <netif_issue_reports+0x80>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800be70:	78fb      	ldrb	r3, [r7, #3]
 800be72:	f003 0301 	and.w	r3, r3, #1
 800be76:	2b00      	cmp	r3, #0
 800be78:	d01d      	beq.n	800beb6 <netif_issue_reports+0x82>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	3304      	adds	r3, #4
 800be7e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800be80:	2b00      	cmp	r3, #0
 800be82:	d018      	beq.n	800beb6 <netif_issue_reports+0x82>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800be8a:	f003 0308 	and.w	r3, r3, #8
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d005      	beq.n	800be9e <netif_issue_reports+0x6a>
      etharp_gratuitous(netif);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	3304      	adds	r3, #4
 800be96:	4619      	mov	r1, r3
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f007 fef1 	bl	8013c80 <etharp_request>
    }
#endif /* LWIP_ARP */

#if LWIP_IGMP
    /* resend IGMP memberships */
    if (netif->flags & NETIF_FLAG_IGMP) {
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bea4:	f003 0320 	and.w	r3, r3, #32
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d004      	beq.n	800beb6 <netif_issue_reports+0x82>
      igmp_report_groups(netif);
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f008 f8c7 	bl	8014040 <igmp_report_groups>
 800beb2:	e000      	b.n	800beb6 <netif_issue_reports+0x82>
    return;
 800beb4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800beb6:	3708      	adds	r7, #8
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd80      	pop	{r7, pc}
 800bebc:	0801bdb8 	.word	0x0801bdb8
 800bec0:	0801bf5c 	.word	0x0801bf5c
 800bec4:	0801be08 	.word	0x0801be08

0800bec8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d107      	bne.n	800bee6 <netif_set_down+0x1e>
 800bed6:	4b12      	ldr	r3, [pc, #72]	@ (800bf20 <netif_set_down+0x58>)
 800bed8:	f240 329b 	movw	r2, #923	@ 0x39b
 800bedc:	4911      	ldr	r1, [pc, #68]	@ (800bf24 <netif_set_down+0x5c>)
 800bede:	4812      	ldr	r0, [pc, #72]	@ (800bf28 <netif_set_down+0x60>)
 800bee0:	f00c fc40 	bl	8018764 <iprintf>
 800bee4:	e019      	b.n	800bf1a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800beec:	f003 0301 	and.w	r3, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d012      	beq.n	800bf1a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800befa:	f023 0301 	bic.w	r3, r3, #1
 800befe:	b2da      	uxtb	r2, r3
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bf0c:	f003 0308 	and.w	r3, r3, #8
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d002      	beq.n	800bf1a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f007 fa71 	bl	80133fc <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800bf1a:	3708      	adds	r7, #8
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}
 800bf20:	0801bdb8 	.word	0x0801bdb8
 800bf24:	0801bf80 	.word	0x0801bf80
 800bf28:	0801be08 	.word	0x0801be08

0800bf2c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d107      	bne.n	800bf4a <netif_set_link_up+0x1e>
 800bf3a:	4b13      	ldr	r3, [pc, #76]	@ (800bf88 <netif_set_link_up+0x5c>)
 800bf3c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800bf40:	4912      	ldr	r1, [pc, #72]	@ (800bf8c <netif_set_link_up+0x60>)
 800bf42:	4813      	ldr	r0, [pc, #76]	@ (800bf90 <netif_set_link_up+0x64>)
 800bf44:	f00c fc0e 	bl	8018764 <iprintf>
 800bf48:	e01b      	b.n	800bf82 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bf50:	f003 0304 	and.w	r3, r3, #4
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d114      	bne.n	800bf82 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bf5e:	f043 0304 	orr.w	r3, r3, #4
 800bf62:	b2da      	uxtb	r2, r3
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bf6a:	2103      	movs	r1, #3
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f7ff ff61 	bl	800be34 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	69db      	ldr	r3, [r3, #28]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d003      	beq.n	800bf82 <netif_set_link_up+0x56>
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	69db      	ldr	r3, [r3, #28]
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800bf82:	3708      	adds	r7, #8
 800bf84:	46bd      	mov	sp, r7
 800bf86:	bd80      	pop	{r7, pc}
 800bf88:	0801bdb8 	.word	0x0801bdb8
 800bf8c:	0801bfa0 	.word	0x0801bfa0
 800bf90:	0801be08 	.word	0x0801be08

0800bf94 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d107      	bne.n	800bfb2 <netif_set_link_down+0x1e>
 800bfa2:	4b11      	ldr	r3, [pc, #68]	@ (800bfe8 <netif_set_link_down+0x54>)
 800bfa4:	f240 4206 	movw	r2, #1030	@ 0x406
 800bfa8:	4910      	ldr	r1, [pc, #64]	@ (800bfec <netif_set_link_down+0x58>)
 800bfaa:	4811      	ldr	r0, [pc, #68]	@ (800bff0 <netif_set_link_down+0x5c>)
 800bfac:	f00c fbda 	bl	8018764 <iprintf>
 800bfb0:	e017      	b.n	800bfe2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bfb8:	f003 0304 	and.w	r3, r3, #4
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d010      	beq.n	800bfe2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800bfc6:	f023 0304 	bic.w	r3, r3, #4
 800bfca:	b2da      	uxtb	r2, r3
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
    NETIF_LINK_CALLBACK(netif);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	69db      	ldr	r3, [r3, #28]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d003      	beq.n	800bfe2 <netif_set_link_down+0x4e>
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	69db      	ldr	r3, [r3, #28]
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800bfe2:	3708      	adds	r7, #8
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}
 800bfe8:	0801bdb8 	.word	0x0801bdb8
 800bfec:	0801bfc4 	.word	0x0801bfc4
 800bff0:	0801be08 	.word	0x0801be08

0800bff4 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800bff4:	b480      	push	{r7}
 800bff6:	b083      	sub	sp, #12
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
 800bffc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d002      	beq.n	800c00a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	683a      	ldr	r2, [r7, #0]
 800c008:	61da      	str	r2, [r3, #28]
  }
}
 800c00a:	bf00      	nop
 800c00c:	370c      	adds	r7, #12
 800c00e:	46bd      	mov	sp, r7
 800c010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c014:	4770      	bx	lr

0800c016 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c016:	b480      	push	{r7}
 800c018:	b085      	sub	sp, #20
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	60f8      	str	r0, [r7, #12]
 800c01e:	60b9      	str	r1, [r7, #8]
 800c020:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c022:	f06f 030b 	mvn.w	r3, #11
}
 800c026:	4618      	mov	r0, r3
 800c028:	3714      	adds	r7, #20
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr
	...

0800c034 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c034:	b480      	push	{r7}
 800c036:	b085      	sub	sp, #20
 800c038:	af00      	add	r7, sp, #0
 800c03a:	4603      	mov	r3, r0
 800c03c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c03e:	79fb      	ldrb	r3, [r7, #7]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d013      	beq.n	800c06c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c044:	4b0d      	ldr	r3, [pc, #52]	@ (800c07c <netif_get_by_index+0x48>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	60fb      	str	r3, [r7, #12]
 800c04a:	e00c      	b.n	800c066 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c052:	3301      	adds	r3, #1
 800c054:	b2db      	uxtb	r3, r3
 800c056:	79fa      	ldrb	r2, [r7, #7]
 800c058:	429a      	cmp	r2, r3
 800c05a:	d101      	bne.n	800c060 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	e006      	b.n	800c06e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	60fb      	str	r3, [r7, #12]
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d1ef      	bne.n	800c04c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c06c:	2300      	movs	r3, #0
}
 800c06e:	4618      	mov	r0, r3
 800c070:	3714      	adds	r7, #20
 800c072:	46bd      	mov	sp, r7
 800c074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c078:	4770      	bx	lr
 800c07a:	bf00      	nop
 800c07c:	20008808 	.word	0x20008808

0800c080 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b082      	sub	sp, #8
 800c084:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c086:	4b0c      	ldr	r3, [pc, #48]	@ (800c0b8 <pbuf_free_ooseq+0x38>)
 800c088:	2200      	movs	r2, #0
 800c08a:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c08c:	4b0b      	ldr	r3, [pc, #44]	@ (800c0bc <pbuf_free_ooseq+0x3c>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	607b      	str	r3, [r7, #4]
 800c092:	e00a      	b.n	800c0aa <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d003      	beq.n	800c0a4 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f002 f9e1 	bl	800e464 <tcp_free_ooseq>
      return;
 800c0a2:	e005      	b.n	800c0b0 <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	68db      	ldr	r3, [r3, #12]
 800c0a8:	607b      	str	r3, [r7, #4]
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d1f1      	bne.n	800c094 <pbuf_free_ooseq+0x14>
    }
  }
}
 800c0b0:	3708      	adds	r7, #8
 800c0b2:	46bd      	mov	sp, r7
 800c0b4:	bd80      	pop	{r7, pc}
 800c0b6:	bf00      	nop
 800c0b8:	20008811 	.word	0x20008811
 800c0bc:	20008820 	.word	0x20008820

0800c0c0 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800c0c4:	4b03      	ldr	r3, [pc, #12]	@ (800c0d4 <pbuf_pool_is_empty+0x14>)
 800c0c6:	2201      	movs	r2, #1
 800c0c8:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c0ca:	bf00      	nop
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d2:	4770      	bx	lr
 800c0d4:	20008811 	.word	0x20008811

0800c0d8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b085      	sub	sp, #20
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	4611      	mov	r1, r2
 800c0e4:	461a      	mov	r2, r3
 800c0e6:	460b      	mov	r3, r1
 800c0e8:	80fb      	strh	r3, [r7, #6]
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	68ba      	ldr	r2, [r7, #8]
 800c0f8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	88fa      	ldrh	r2, [r7, #6]
 800c0fe:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	88ba      	ldrh	r2, [r7, #4]
 800c104:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c106:	8b3b      	ldrh	r3, [r7, #24]
 800c108:	b2da      	uxtb	r2, r3
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	7f3a      	ldrb	r2, [r7, #28]
 800c112:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2201      	movs	r2, #1
 800c118:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	2200      	movs	r2, #0
 800c11e:	73da      	strb	r2, [r3, #15]
}
 800c120:	bf00      	nop
 800c122:	3714      	adds	r7, #20
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr

0800c12c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b08c      	sub	sp, #48	@ 0x30
 800c130:	af02      	add	r7, sp, #8
 800c132:	4603      	mov	r3, r0
 800c134:	71fb      	strb	r3, [r7, #7]
 800c136:	460b      	mov	r3, r1
 800c138:	80bb      	strh	r3, [r7, #4]
 800c13a:	4613      	mov	r3, r2
 800c13c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c13e:	79fb      	ldrb	r3, [r7, #7]
 800c140:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c142:	887b      	ldrh	r3, [r7, #2]
 800c144:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c148:	d07f      	beq.n	800c24a <pbuf_alloc+0x11e>
 800c14a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c14e:	f300 80c8 	bgt.w	800c2e2 <pbuf_alloc+0x1b6>
 800c152:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c156:	d010      	beq.n	800c17a <pbuf_alloc+0x4e>
 800c158:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c15c:	f300 80c1 	bgt.w	800c2e2 <pbuf_alloc+0x1b6>
 800c160:	2b01      	cmp	r3, #1
 800c162:	d002      	beq.n	800c16a <pbuf_alloc+0x3e>
 800c164:	2b41      	cmp	r3, #65	@ 0x41
 800c166:	f040 80bc 	bne.w	800c2e2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c16a:	887a      	ldrh	r2, [r7, #2]
 800c16c:	88bb      	ldrh	r3, [r7, #4]
 800c16e:	4619      	mov	r1, r3
 800c170:	2000      	movs	r0, #0
 800c172:	f000 f8d1 	bl	800c318 <pbuf_alloc_reference>
 800c176:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c178:	e0bd      	b.n	800c2f6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c17a:	2300      	movs	r3, #0
 800c17c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c17e:	2300      	movs	r3, #0
 800c180:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c182:	88bb      	ldrh	r3, [r7, #4]
 800c184:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c186:	2009      	movs	r0, #9
 800c188:	f7ff fbb0 	bl	800b8ec <memp_malloc>
 800c18c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c18e:	693b      	ldr	r3, [r7, #16]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d109      	bne.n	800c1a8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c194:	f7ff ff94 	bl	800c0c0 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d002      	beq.n	800c1a4 <pbuf_alloc+0x78>
            pbuf_free(p);
 800c19e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c1a0:	f000 faa8 	bl	800c6f4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	e0a7      	b.n	800c2f8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c1a8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c1aa:	3303      	adds	r3, #3
 800c1ac:	b29b      	uxth	r3, r3
 800c1ae:	f023 0303 	bic.w	r3, r3, #3
 800c1b2:	b29b      	uxth	r3, r3
 800c1b4:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	8b7a      	ldrh	r2, [r7, #26]
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	bf28      	it	cs
 800c1c0:	4613      	movcs	r3, r2
 800c1c2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c1c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c1c6:	3310      	adds	r3, #16
 800c1c8:	693a      	ldr	r2, [r7, #16]
 800c1ca:	4413      	add	r3, r2
 800c1cc:	3303      	adds	r3, #3
 800c1ce:	f023 0303 	bic.w	r3, r3, #3
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	89f9      	ldrh	r1, [r7, #14]
 800c1d6:	8b7a      	ldrh	r2, [r7, #26]
 800c1d8:	2300      	movs	r3, #0
 800c1da:	9301      	str	r3, [sp, #4]
 800c1dc:	887b      	ldrh	r3, [r7, #2]
 800c1de:	9300      	str	r3, [sp, #0]
 800c1e0:	460b      	mov	r3, r1
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	6938      	ldr	r0, [r7, #16]
 800c1e6:	f7ff ff77 	bl	800c0d8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c1ea:	693b      	ldr	r3, [r7, #16]
 800c1ec:	685b      	ldr	r3, [r3, #4]
 800c1ee:	f003 0303 	and.w	r3, r3, #3
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d006      	beq.n	800c204 <pbuf_alloc+0xd8>
 800c1f6:	4b42      	ldr	r3, [pc, #264]	@ (800c300 <pbuf_alloc+0x1d4>)
 800c1f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c1fc:	4941      	ldr	r1, [pc, #260]	@ (800c304 <pbuf_alloc+0x1d8>)
 800c1fe:	4842      	ldr	r0, [pc, #264]	@ (800c308 <pbuf_alloc+0x1dc>)
 800c200:	f00c fab0 	bl	8018764 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c204:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c206:	3303      	adds	r3, #3
 800c208:	f023 0303 	bic.w	r3, r3, #3
 800c20c:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c210:	d106      	bne.n	800c220 <pbuf_alloc+0xf4>
 800c212:	4b3b      	ldr	r3, [pc, #236]	@ (800c300 <pbuf_alloc+0x1d4>)
 800c214:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c218:	493c      	ldr	r1, [pc, #240]	@ (800c30c <pbuf_alloc+0x1e0>)
 800c21a:	483b      	ldr	r0, [pc, #236]	@ (800c308 <pbuf_alloc+0x1dc>)
 800c21c:	f00c faa2 	bl	8018764 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c222:	2b00      	cmp	r3, #0
 800c224:	d102      	bne.n	800c22c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	627b      	str	r3, [r7, #36]	@ 0x24
 800c22a:	e002      	b.n	800c232 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	693a      	ldr	r2, [r7, #16]
 800c230:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c236:	8b7a      	ldrh	r2, [r7, #26]
 800c238:	89fb      	ldrh	r3, [r7, #14]
 800c23a:	1ad3      	subs	r3, r2, r3
 800c23c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c23e:	2300      	movs	r3, #0
 800c240:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c242:	8b7b      	ldrh	r3, [r7, #26]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d19e      	bne.n	800c186 <pbuf_alloc+0x5a>
      break;
 800c248:	e055      	b.n	800c2f6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c24a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c24c:	3303      	adds	r3, #3
 800c24e:	b29b      	uxth	r3, r3
 800c250:	f023 0303 	bic.w	r3, r3, #3
 800c254:	b29a      	uxth	r2, r3
 800c256:	88bb      	ldrh	r3, [r7, #4]
 800c258:	3303      	adds	r3, #3
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	f023 0303 	bic.w	r3, r3, #3
 800c260:	b29b      	uxth	r3, r3
 800c262:	4413      	add	r3, r2
 800c264:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c266:	8b3b      	ldrh	r3, [r7, #24]
 800c268:	3310      	adds	r3, #16
 800c26a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c26c:	8b3a      	ldrh	r2, [r7, #24]
 800c26e:	88bb      	ldrh	r3, [r7, #4]
 800c270:	3303      	adds	r3, #3
 800c272:	f023 0303 	bic.w	r3, r3, #3
 800c276:	429a      	cmp	r2, r3
 800c278:	d306      	bcc.n	800c288 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c27a:	8afa      	ldrh	r2, [r7, #22]
 800c27c:	88bb      	ldrh	r3, [r7, #4]
 800c27e:	3303      	adds	r3, #3
 800c280:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c284:	429a      	cmp	r2, r3
 800c286:	d201      	bcs.n	800c28c <pbuf_alloc+0x160>
        return NULL;
 800c288:	2300      	movs	r3, #0
 800c28a:	e035      	b.n	800c2f8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c28c:	8afb      	ldrh	r3, [r7, #22]
 800c28e:	4618      	mov	r0, r3
 800c290:	f7ff f99c 	bl	800b5cc <mem_malloc>
 800c294:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d101      	bne.n	800c2a0 <pbuf_alloc+0x174>
        return NULL;
 800c29c:	2300      	movs	r3, #0
 800c29e:	e02b      	b.n	800c2f8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c2a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c2a2:	3310      	adds	r3, #16
 800c2a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2a6:	4413      	add	r3, r2
 800c2a8:	3303      	adds	r3, #3
 800c2aa:	f023 0303 	bic.w	r3, r3, #3
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	88b9      	ldrh	r1, [r7, #4]
 800c2b2:	88ba      	ldrh	r2, [r7, #4]
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	9301      	str	r3, [sp, #4]
 800c2b8:	887b      	ldrh	r3, [r7, #2]
 800c2ba:	9300      	str	r3, [sp, #0]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4601      	mov	r1, r0
 800c2c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c2c2:	f7ff ff09 	bl	800c0d8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c8:	685b      	ldr	r3, [r3, #4]
 800c2ca:	f003 0303 	and.w	r3, r3, #3
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d010      	beq.n	800c2f4 <pbuf_alloc+0x1c8>
 800c2d2:	4b0b      	ldr	r3, [pc, #44]	@ (800c300 <pbuf_alloc+0x1d4>)
 800c2d4:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c2d8:	490d      	ldr	r1, [pc, #52]	@ (800c310 <pbuf_alloc+0x1e4>)
 800c2da:	480b      	ldr	r0, [pc, #44]	@ (800c308 <pbuf_alloc+0x1dc>)
 800c2dc:	f00c fa42 	bl	8018764 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c2e0:	e008      	b.n	800c2f4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c2e2:	4b07      	ldr	r3, [pc, #28]	@ (800c300 <pbuf_alloc+0x1d4>)
 800c2e4:	f240 1227 	movw	r2, #295	@ 0x127
 800c2e8:	490a      	ldr	r1, [pc, #40]	@ (800c314 <pbuf_alloc+0x1e8>)
 800c2ea:	4807      	ldr	r0, [pc, #28]	@ (800c308 <pbuf_alloc+0x1dc>)
 800c2ec:	f00c fa3a 	bl	8018764 <iprintf>
      return NULL;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	e001      	b.n	800c2f8 <pbuf_alloc+0x1cc>
      break;
 800c2f4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	3728      	adds	r7, #40	@ 0x28
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	bd80      	pop	{r7, pc}
 800c300:	0801bfe8 	.word	0x0801bfe8
 800c304:	0801c018 	.word	0x0801c018
 800c308:	0801c048 	.word	0x0801c048
 800c30c:	0801c070 	.word	0x0801c070
 800c310:	0801c0a4 	.word	0x0801c0a4
 800c314:	0801c0d0 	.word	0x0801c0d0

0800c318 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b086      	sub	sp, #24
 800c31c:	af02      	add	r7, sp, #8
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	460b      	mov	r3, r1
 800c322:	807b      	strh	r3, [r7, #2]
 800c324:	4613      	mov	r3, r2
 800c326:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c328:	883b      	ldrh	r3, [r7, #0]
 800c32a:	2b41      	cmp	r3, #65	@ 0x41
 800c32c:	d009      	beq.n	800c342 <pbuf_alloc_reference+0x2a>
 800c32e:	883b      	ldrh	r3, [r7, #0]
 800c330:	2b01      	cmp	r3, #1
 800c332:	d006      	beq.n	800c342 <pbuf_alloc_reference+0x2a>
 800c334:	4b0f      	ldr	r3, [pc, #60]	@ (800c374 <pbuf_alloc_reference+0x5c>)
 800c336:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c33a:	490f      	ldr	r1, [pc, #60]	@ (800c378 <pbuf_alloc_reference+0x60>)
 800c33c:	480f      	ldr	r0, [pc, #60]	@ (800c37c <pbuf_alloc_reference+0x64>)
 800c33e:	f00c fa11 	bl	8018764 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c342:	2008      	movs	r0, #8
 800c344:	f7ff fad2 	bl	800b8ec <memp_malloc>
 800c348:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d101      	bne.n	800c354 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c350:	2300      	movs	r3, #0
 800c352:	e00b      	b.n	800c36c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c354:	8879      	ldrh	r1, [r7, #2]
 800c356:	887a      	ldrh	r2, [r7, #2]
 800c358:	2300      	movs	r3, #0
 800c35a:	9301      	str	r3, [sp, #4]
 800c35c:	883b      	ldrh	r3, [r7, #0]
 800c35e:	9300      	str	r3, [sp, #0]
 800c360:	460b      	mov	r3, r1
 800c362:	6879      	ldr	r1, [r7, #4]
 800c364:	68f8      	ldr	r0, [r7, #12]
 800c366:	f7ff feb7 	bl	800c0d8 <pbuf_init_alloced_pbuf>
  return p;
 800c36a:	68fb      	ldr	r3, [r7, #12]
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3710      	adds	r7, #16
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}
 800c374:	0801bfe8 	.word	0x0801bfe8
 800c378:	0801c0ec 	.word	0x0801c0ec
 800c37c:	0801c048 	.word	0x0801c048

0800c380 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b088      	sub	sp, #32
 800c384:	af02      	add	r7, sp, #8
 800c386:	607b      	str	r3, [r7, #4]
 800c388:	4603      	mov	r3, r0
 800c38a:	73fb      	strb	r3, [r7, #15]
 800c38c:	460b      	mov	r3, r1
 800c38e:	81bb      	strh	r3, [r7, #12]
 800c390:	4613      	mov	r3, r2
 800c392:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c394:	7bfb      	ldrb	r3, [r7, #15]
 800c396:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c398:	8a7b      	ldrh	r3, [r7, #18]
 800c39a:	3303      	adds	r3, #3
 800c39c:	f023 0203 	bic.w	r2, r3, #3
 800c3a0:	89bb      	ldrh	r3, [r7, #12]
 800c3a2:	441a      	add	r2, r3
 800c3a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	d901      	bls.n	800c3ae <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	e018      	b.n	800c3e0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c3ae:	6a3b      	ldr	r3, [r7, #32]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d007      	beq.n	800c3c4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c3b4:	8a7b      	ldrh	r3, [r7, #18]
 800c3b6:	3303      	adds	r3, #3
 800c3b8:	f023 0303 	bic.w	r3, r3, #3
 800c3bc:	6a3a      	ldr	r2, [r7, #32]
 800c3be:	4413      	add	r3, r2
 800c3c0:	617b      	str	r3, [r7, #20]
 800c3c2:	e001      	b.n	800c3c8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	89b9      	ldrh	r1, [r7, #12]
 800c3cc:	89ba      	ldrh	r2, [r7, #12]
 800c3ce:	2302      	movs	r3, #2
 800c3d0:	9301      	str	r3, [sp, #4]
 800c3d2:	897b      	ldrh	r3, [r7, #10]
 800c3d4:	9300      	str	r3, [sp, #0]
 800c3d6:	460b      	mov	r3, r1
 800c3d8:	6979      	ldr	r1, [r7, #20]
 800c3da:	f7ff fe7d 	bl	800c0d8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c3de:	687b      	ldr	r3, [r7, #4]
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3718      	adds	r7, #24
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}

0800c3e8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d106      	bne.n	800c408 <pbuf_realloc+0x20>
 800c3fa:	4b3a      	ldr	r3, [pc, #232]	@ (800c4e4 <pbuf_realloc+0xfc>)
 800c3fc:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c400:	4939      	ldr	r1, [pc, #228]	@ (800c4e8 <pbuf_realloc+0x100>)
 800c402:	483a      	ldr	r0, [pc, #232]	@ (800c4ec <pbuf_realloc+0x104>)
 800c404:	f00c f9ae 	bl	8018764 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	891b      	ldrh	r3, [r3, #8]
 800c40c:	887a      	ldrh	r2, [r7, #2]
 800c40e:	429a      	cmp	r2, r3
 800c410:	d263      	bcs.n	800c4da <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	891a      	ldrh	r2, [r3, #8]
 800c416:	887b      	ldrh	r3, [r7, #2]
 800c418:	1ad3      	subs	r3, r2, r3
 800c41a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c41c:	887b      	ldrh	r3, [r7, #2]
 800c41e:	817b      	strh	r3, [r7, #10]
  q = p;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c424:	e018      	b.n	800c458 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	895b      	ldrh	r3, [r3, #10]
 800c42a:	897a      	ldrh	r2, [r7, #10]
 800c42c:	1ad3      	subs	r3, r2, r3
 800c42e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	891a      	ldrh	r2, [r3, #8]
 800c434:	893b      	ldrh	r3, [r7, #8]
 800c436:	1ad3      	subs	r3, r2, r3
 800c438:	b29a      	uxth	r2, r3
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d106      	bne.n	800c458 <pbuf_realloc+0x70>
 800c44a:	4b26      	ldr	r3, [pc, #152]	@ (800c4e4 <pbuf_realloc+0xfc>)
 800c44c:	f240 12af 	movw	r2, #431	@ 0x1af
 800c450:	4927      	ldr	r1, [pc, #156]	@ (800c4f0 <pbuf_realloc+0x108>)
 800c452:	4826      	ldr	r0, [pc, #152]	@ (800c4ec <pbuf_realloc+0x104>)
 800c454:	f00c f986 	bl	8018764 <iprintf>
  while (rem_len > q->len) {
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	895b      	ldrh	r3, [r3, #10]
 800c45c:	897a      	ldrh	r2, [r7, #10]
 800c45e:	429a      	cmp	r2, r3
 800c460:	d8e1      	bhi.n	800c426 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	7b1b      	ldrb	r3, [r3, #12]
 800c466:	f003 030f 	and.w	r3, r3, #15
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d121      	bne.n	800c4b2 <pbuf_realloc+0xca>
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	895b      	ldrh	r3, [r3, #10]
 800c472:	897a      	ldrh	r2, [r7, #10]
 800c474:	429a      	cmp	r2, r3
 800c476:	d01c      	beq.n	800c4b2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	7b5b      	ldrb	r3, [r3, #13]
 800c47c:	f003 0302 	and.w	r3, r3, #2
 800c480:	2b00      	cmp	r3, #0
 800c482:	d116      	bne.n	800c4b2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c484:	68fb      	ldr	r3, [r7, #12]
 800c486:	685a      	ldr	r2, [r3, #4]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	1ad3      	subs	r3, r2, r3
 800c48c:	b29a      	uxth	r2, r3
 800c48e:	897b      	ldrh	r3, [r7, #10]
 800c490:	4413      	add	r3, r2
 800c492:	b29b      	uxth	r3, r3
 800c494:	4619      	mov	r1, r3
 800c496:	68f8      	ldr	r0, [r7, #12]
 800c498:	f7fe ff9c 	bl	800b3d4 <mem_trim>
 800c49c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d106      	bne.n	800c4b2 <pbuf_realloc+0xca>
 800c4a4:	4b0f      	ldr	r3, [pc, #60]	@ (800c4e4 <pbuf_realloc+0xfc>)
 800c4a6:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800c4aa:	4912      	ldr	r1, [pc, #72]	@ (800c4f4 <pbuf_realloc+0x10c>)
 800c4ac:	480f      	ldr	r0, [pc, #60]	@ (800c4ec <pbuf_realloc+0x104>)
 800c4ae:	f00c f959 	bl	8018764 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	897a      	ldrh	r2, [r7, #10]
 800c4b6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	895a      	ldrh	r2, [r3, #10]
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d004      	beq.n	800c4d2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f000 f911 	bl	800c6f4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	601a      	str	r2, [r3, #0]
 800c4d8:	e000      	b.n	800c4dc <pbuf_realloc+0xf4>
    return;
 800c4da:	bf00      	nop

}
 800c4dc:	3710      	adds	r7, #16
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}
 800c4e2:	bf00      	nop
 800c4e4:	0801bfe8 	.word	0x0801bfe8
 800c4e8:	0801c100 	.word	0x0801c100
 800c4ec:	0801c048 	.word	0x0801c048
 800c4f0:	0801c118 	.word	0x0801c118
 800c4f4:	0801c130 	.word	0x0801c130

0800c4f8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b086      	sub	sp, #24
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	60f8      	str	r0, [r7, #12]
 800c500:	60b9      	str	r1, [r7, #8]
 800c502:	4613      	mov	r3, r2
 800c504:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d106      	bne.n	800c51a <pbuf_add_header_impl+0x22>
 800c50c:	4b2b      	ldr	r3, [pc, #172]	@ (800c5bc <pbuf_add_header_impl+0xc4>)
 800c50e:	f240 12df 	movw	r2, #479	@ 0x1df
 800c512:	492b      	ldr	r1, [pc, #172]	@ (800c5c0 <pbuf_add_header_impl+0xc8>)
 800c514:	482b      	ldr	r0, [pc, #172]	@ (800c5c4 <pbuf_add_header_impl+0xcc>)
 800c516:	f00c f925 	bl	8018764 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d003      	beq.n	800c528 <pbuf_add_header_impl+0x30>
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c526:	d301      	bcc.n	800c52c <pbuf_add_header_impl+0x34>
    return 1;
 800c528:	2301      	movs	r3, #1
 800c52a:	e043      	b.n	800c5b4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c52c:	68bb      	ldr	r3, [r7, #8]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d101      	bne.n	800c536 <pbuf_add_header_impl+0x3e>
    return 0;
 800c532:	2300      	movs	r3, #0
 800c534:	e03e      	b.n	800c5b4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	891a      	ldrh	r2, [r3, #8]
 800c53e:	8a7b      	ldrh	r3, [r7, #18]
 800c540:	4413      	add	r3, r2
 800c542:	b29b      	uxth	r3, r3
 800c544:	8a7a      	ldrh	r2, [r7, #18]
 800c546:	429a      	cmp	r2, r3
 800c548:	d901      	bls.n	800c54e <pbuf_add_header_impl+0x56>
    return 1;
 800c54a:	2301      	movs	r3, #1
 800c54c:	e032      	b.n	800c5b4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	7b1b      	ldrb	r3, [r3, #12]
 800c552:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c554:	8a3b      	ldrh	r3, [r7, #16]
 800c556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00c      	beq.n	800c578 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	685a      	ldr	r2, [r3, #4]
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	425b      	negs	r3, r3
 800c566:	4413      	add	r3, r2
 800c568:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	3310      	adds	r3, #16
 800c56e:	697a      	ldr	r2, [r7, #20]
 800c570:	429a      	cmp	r2, r3
 800c572:	d20d      	bcs.n	800c590 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c574:	2301      	movs	r3, #1
 800c576:	e01d      	b.n	800c5b4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c578:	79fb      	ldrb	r3, [r7, #7]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d006      	beq.n	800c58c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	685a      	ldr	r2, [r3, #4]
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	425b      	negs	r3, r3
 800c586:	4413      	add	r3, r2
 800c588:	617b      	str	r3, [r7, #20]
 800c58a:	e001      	b.n	800c590 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c58c:	2301      	movs	r3, #1
 800c58e:	e011      	b.n	800c5b4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	697a      	ldr	r2, [r7, #20]
 800c594:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	895a      	ldrh	r2, [r3, #10]
 800c59a:	8a7b      	ldrh	r3, [r7, #18]
 800c59c:	4413      	add	r3, r2
 800c59e:	b29a      	uxth	r2, r3
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	891a      	ldrh	r2, [r3, #8]
 800c5a8:	8a7b      	ldrh	r3, [r7, #18]
 800c5aa:	4413      	add	r3, r2
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	811a      	strh	r2, [r3, #8]


  return 0;
 800c5b2:	2300      	movs	r3, #0
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3718      	adds	r7, #24
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	bd80      	pop	{r7, pc}
 800c5bc:	0801bfe8 	.word	0x0801bfe8
 800c5c0:	0801c14c 	.word	0x0801c14c
 800c5c4:	0801c048 	.word	0x0801c048

0800c5c8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b082      	sub	sp, #8
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	6839      	ldr	r1, [r7, #0]
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f7ff ff8e 	bl	800c4f8 <pbuf_add_header_impl>
 800c5dc:	4603      	mov	r3, r0
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	3708      	adds	r7, #8
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	bd80      	pop	{r7, pc}
	...

0800c5e8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b084      	sub	sp, #16
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
 800c5f0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d106      	bne.n	800c606 <pbuf_remove_header+0x1e>
 800c5f8:	4b20      	ldr	r3, [pc, #128]	@ (800c67c <pbuf_remove_header+0x94>)
 800c5fa:	f240 224b 	movw	r2, #587	@ 0x24b
 800c5fe:	4920      	ldr	r1, [pc, #128]	@ (800c680 <pbuf_remove_header+0x98>)
 800c600:	4820      	ldr	r0, [pc, #128]	@ (800c684 <pbuf_remove_header+0x9c>)
 800c602:	f00c f8af 	bl	8018764 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d003      	beq.n	800c614 <pbuf_remove_header+0x2c>
 800c60c:	683b      	ldr	r3, [r7, #0]
 800c60e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c612:	d301      	bcc.n	800c618 <pbuf_remove_header+0x30>
    return 1;
 800c614:	2301      	movs	r3, #1
 800c616:	e02c      	b.n	800c672 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d101      	bne.n	800c622 <pbuf_remove_header+0x3a>
    return 0;
 800c61e:	2300      	movs	r3, #0
 800c620:	e027      	b.n	800c672 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	895b      	ldrh	r3, [r3, #10]
 800c62a:	89fa      	ldrh	r2, [r7, #14]
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d908      	bls.n	800c642 <pbuf_remove_header+0x5a>
 800c630:	4b12      	ldr	r3, [pc, #72]	@ (800c67c <pbuf_remove_header+0x94>)
 800c632:	f240 2255 	movw	r2, #597	@ 0x255
 800c636:	4914      	ldr	r1, [pc, #80]	@ (800c688 <pbuf_remove_header+0xa0>)
 800c638:	4812      	ldr	r0, [pc, #72]	@ (800c684 <pbuf_remove_header+0x9c>)
 800c63a:	f00c f893 	bl	8018764 <iprintf>
 800c63e:	2301      	movs	r3, #1
 800c640:	e017      	b.n	800c672 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	685b      	ldr	r3, [r3, #4]
 800c646:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	685a      	ldr	r2, [r3, #4]
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	441a      	add	r2, r3
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	895a      	ldrh	r2, [r3, #10]
 800c658:	89fb      	ldrh	r3, [r7, #14]
 800c65a:	1ad3      	subs	r3, r2, r3
 800c65c:	b29a      	uxth	r2, r3
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	891a      	ldrh	r2, [r3, #8]
 800c666:	89fb      	ldrh	r3, [r7, #14]
 800c668:	1ad3      	subs	r3, r2, r3
 800c66a:	b29a      	uxth	r2, r3
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c670:	2300      	movs	r3, #0
}
 800c672:	4618      	mov	r0, r3
 800c674:	3710      	adds	r7, #16
 800c676:	46bd      	mov	sp, r7
 800c678:	bd80      	pop	{r7, pc}
 800c67a:	bf00      	nop
 800c67c:	0801bfe8 	.word	0x0801bfe8
 800c680:	0801c14c 	.word	0x0801c14c
 800c684:	0801c048 	.word	0x0801c048
 800c688:	0801c158 	.word	0x0801c158

0800c68c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
 800c694:	460b      	mov	r3, r1
 800c696:	807b      	strh	r3, [r7, #2]
 800c698:	4613      	mov	r3, r2
 800c69a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c69c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	da08      	bge.n	800c6b6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c6a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c6a8:	425b      	negs	r3, r3
 800c6aa:	4619      	mov	r1, r3
 800c6ac:	6878      	ldr	r0, [r7, #4]
 800c6ae:	f7ff ff9b 	bl	800c5e8 <pbuf_remove_header>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	e007      	b.n	800c6c6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c6b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c6ba:	787a      	ldrb	r2, [r7, #1]
 800c6bc:	4619      	mov	r1, r3
 800c6be:	6878      	ldr	r0, [r7, #4]
 800c6c0:	f7ff ff1a 	bl	800c4f8 <pbuf_add_header_impl>
 800c6c4:	4603      	mov	r3, r0
  }
}
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	3708      	adds	r7, #8
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	bd80      	pop	{r7, pc}

0800c6ce <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c6ce:	b580      	push	{r7, lr}
 800c6d0:	b082      	sub	sp, #8
 800c6d2:	af00      	add	r7, sp, #0
 800c6d4:	6078      	str	r0, [r7, #4]
 800c6d6:	460b      	mov	r3, r1
 800c6d8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c6da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c6de:	2201      	movs	r2, #1
 800c6e0:	4619      	mov	r1, r3
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f7ff ffd2 	bl	800c68c <pbuf_header_impl>
 800c6e8:	4603      	mov	r3, r0
}
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	3708      	adds	r7, #8
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
	...

0800c6f4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b086      	sub	sp, #24
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d10b      	bne.n	800c71a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d106      	bne.n	800c716 <pbuf_free+0x22>
 800c708:	4b38      	ldr	r3, [pc, #224]	@ (800c7ec <pbuf_free+0xf8>)
 800c70a:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c70e:	4938      	ldr	r1, [pc, #224]	@ (800c7f0 <pbuf_free+0xfc>)
 800c710:	4838      	ldr	r0, [pc, #224]	@ (800c7f4 <pbuf_free+0x100>)
 800c712:	f00c f827 	bl	8018764 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c716:	2300      	movs	r3, #0
 800c718:	e063      	b.n	800c7e2 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c71a:	2300      	movs	r3, #0
 800c71c:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c71e:	e05c      	b.n	800c7da <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	7b9b      	ldrb	r3, [r3, #14]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d106      	bne.n	800c736 <pbuf_free+0x42>
 800c728:	4b30      	ldr	r3, [pc, #192]	@ (800c7ec <pbuf_free+0xf8>)
 800c72a:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c72e:	4932      	ldr	r1, [pc, #200]	@ (800c7f8 <pbuf_free+0x104>)
 800c730:	4830      	ldr	r0, [pc, #192]	@ (800c7f4 <pbuf_free+0x100>)
 800c732:	f00c f817 	bl	8018764 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	7b9b      	ldrb	r3, [r3, #14]
 800c73a:	3b01      	subs	r3, #1
 800c73c:	b2da      	uxtb	r2, r3
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	739a      	strb	r2, [r3, #14]
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	7b9b      	ldrb	r3, [r3, #14]
 800c746:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c748:	7dbb      	ldrb	r3, [r7, #22]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d143      	bne.n	800c7d6 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	7b1b      	ldrb	r3, [r3, #12]
 800c758:	f003 030f 	and.w	r3, r3, #15
 800c75c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	7b5b      	ldrb	r3, [r3, #13]
 800c762:	f003 0302 	and.w	r3, r3, #2
 800c766:	2b00      	cmp	r3, #0
 800c768:	d011      	beq.n	800c78e <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c76e:	68bb      	ldr	r3, [r7, #8]
 800c770:	691b      	ldr	r3, [r3, #16]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d106      	bne.n	800c784 <pbuf_free+0x90>
 800c776:	4b1d      	ldr	r3, [pc, #116]	@ (800c7ec <pbuf_free+0xf8>)
 800c778:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c77c:	491f      	ldr	r1, [pc, #124]	@ (800c7fc <pbuf_free+0x108>)
 800c77e:	481d      	ldr	r0, [pc, #116]	@ (800c7f4 <pbuf_free+0x100>)
 800c780:	f00b fff0 	bl	8018764 <iprintf>
        pc->custom_free_function(p);
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	691b      	ldr	r3, [r3, #16]
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	4798      	blx	r3
 800c78c:	e01d      	b.n	800c7ca <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c78e:	7bfb      	ldrb	r3, [r7, #15]
 800c790:	2b02      	cmp	r3, #2
 800c792:	d104      	bne.n	800c79e <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800c794:	6879      	ldr	r1, [r7, #4]
 800c796:	2009      	movs	r0, #9
 800c798:	f7ff f918 	bl	800b9cc <memp_free>
 800c79c:	e015      	b.n	800c7ca <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c79e:	7bfb      	ldrb	r3, [r7, #15]
 800c7a0:	2b01      	cmp	r3, #1
 800c7a2:	d104      	bne.n	800c7ae <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800c7a4:	6879      	ldr	r1, [r7, #4]
 800c7a6:	2008      	movs	r0, #8
 800c7a8:	f7ff f910 	bl	800b9cc <memp_free>
 800c7ac:	e00d      	b.n	800c7ca <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c7ae:	7bfb      	ldrb	r3, [r7, #15]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d103      	bne.n	800c7bc <pbuf_free+0xc8>
          mem_free(p);
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f7fe fda3 	bl	800b300 <mem_free>
 800c7ba:	e006      	b.n	800c7ca <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c7bc:	4b0b      	ldr	r3, [pc, #44]	@ (800c7ec <pbuf_free+0xf8>)
 800c7be:	f240 320f 	movw	r2, #783	@ 0x30f
 800c7c2:	490f      	ldr	r1, [pc, #60]	@ (800c800 <pbuf_free+0x10c>)
 800c7c4:	480b      	ldr	r0, [pc, #44]	@ (800c7f4 <pbuf_free+0x100>)
 800c7c6:	f00b ffcd 	bl	8018764 <iprintf>
        }
      }
      count++;
 800c7ca:	7dfb      	ldrb	r3, [r7, #23]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800c7d0:	693b      	ldr	r3, [r7, #16]
 800c7d2:	607b      	str	r3, [r7, #4]
 800c7d4:	e001      	b.n	800c7da <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d19f      	bne.n	800c720 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c7e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3718      	adds	r7, #24
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}
 800c7ea:	bf00      	nop
 800c7ec:	0801bfe8 	.word	0x0801bfe8
 800c7f0:	0801c14c 	.word	0x0801c14c
 800c7f4:	0801c048 	.word	0x0801c048
 800c7f8:	0801c178 	.word	0x0801c178
 800c7fc:	0801c190 	.word	0x0801c190
 800c800:	0801c1b4 	.word	0x0801c1b4

0800c804 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c804:	b480      	push	{r7}
 800c806:	b085      	sub	sp, #20
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c80c:	2300      	movs	r3, #0
 800c80e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c810:	e005      	b.n	800c81e <pbuf_clen+0x1a>
    ++len;
 800c812:	89fb      	ldrh	r3, [r7, #14]
 800c814:	3301      	adds	r3, #1
 800c816:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2b00      	cmp	r3, #0
 800c822:	d1f6      	bne.n	800c812 <pbuf_clen+0xe>
  }
  return len;
 800c824:	89fb      	ldrh	r3, [r7, #14]
}
 800c826:	4618      	mov	r0, r3
 800c828:	3714      	adds	r7, #20
 800c82a:	46bd      	mov	sp, r7
 800c82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c830:	4770      	bx	lr
	...

0800c834 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b082      	sub	sp, #8
 800c838:	af00      	add	r7, sp, #0
 800c83a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d010      	beq.n	800c864 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	7b9b      	ldrb	r3, [r3, #14]
 800c846:	3301      	adds	r3, #1
 800c848:	b2da      	uxtb	r2, r3
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	7b9b      	ldrb	r3, [r3, #14]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d106      	bne.n	800c864 <pbuf_ref+0x30>
 800c856:	4b05      	ldr	r3, [pc, #20]	@ (800c86c <pbuf_ref+0x38>)
 800c858:	f240 3242 	movw	r2, #834	@ 0x342
 800c85c:	4904      	ldr	r1, [pc, #16]	@ (800c870 <pbuf_ref+0x3c>)
 800c85e:	4805      	ldr	r0, [pc, #20]	@ (800c874 <pbuf_ref+0x40>)
 800c860:	f00b ff80 	bl	8018764 <iprintf>
  }
}
 800c864:	bf00      	nop
 800c866:	3708      	adds	r7, #8
 800c868:	46bd      	mov	sp, r7
 800c86a:	bd80      	pop	{r7, pc}
 800c86c:	0801bfe8 	.word	0x0801bfe8
 800c870:	0801c1c8 	.word	0x0801c1c8
 800c874:	0801c048 	.word	0x0801c048

0800c878 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b084      	sub	sp, #16
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2b00      	cmp	r3, #0
 800c886:	d002      	beq.n	800c88e <pbuf_cat+0x16>
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d107      	bne.n	800c89e <pbuf_cat+0x26>
 800c88e:	4b20      	ldr	r3, [pc, #128]	@ (800c910 <pbuf_cat+0x98>)
 800c890:	f240 3259 	movw	r2, #857	@ 0x359
 800c894:	491f      	ldr	r1, [pc, #124]	@ (800c914 <pbuf_cat+0x9c>)
 800c896:	4820      	ldr	r0, [pc, #128]	@ (800c918 <pbuf_cat+0xa0>)
 800c898:	f00b ff64 	bl	8018764 <iprintf>
 800c89c:	e034      	b.n	800c908 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	60fb      	str	r3, [r7, #12]
 800c8a2:	e00a      	b.n	800c8ba <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	891a      	ldrh	r2, [r3, #8]
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	891b      	ldrh	r3, [r3, #8]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	b29a      	uxth	r2, r3
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	60fb      	str	r3, [r7, #12]
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d1f0      	bne.n	800c8a4 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	891a      	ldrh	r2, [r3, #8]
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	895b      	ldrh	r3, [r3, #10]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d006      	beq.n	800c8dc <pbuf_cat+0x64>
 800c8ce:	4b10      	ldr	r3, [pc, #64]	@ (800c910 <pbuf_cat+0x98>)
 800c8d0:	f240 3262 	movw	r2, #866	@ 0x362
 800c8d4:	4911      	ldr	r1, [pc, #68]	@ (800c91c <pbuf_cat+0xa4>)
 800c8d6:	4810      	ldr	r0, [pc, #64]	@ (800c918 <pbuf_cat+0xa0>)
 800c8d8:	f00b ff44 	bl	8018764 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d006      	beq.n	800c8f2 <pbuf_cat+0x7a>
 800c8e4:	4b0a      	ldr	r3, [pc, #40]	@ (800c910 <pbuf_cat+0x98>)
 800c8e6:	f240 3263 	movw	r2, #867	@ 0x363
 800c8ea:	490d      	ldr	r1, [pc, #52]	@ (800c920 <pbuf_cat+0xa8>)
 800c8ec:	480a      	ldr	r0, [pc, #40]	@ (800c918 <pbuf_cat+0xa0>)
 800c8ee:	f00b ff39 	bl	8018764 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	891a      	ldrh	r2, [r3, #8]
 800c8f6:	683b      	ldr	r3, [r7, #0]
 800c8f8:	891b      	ldrh	r3, [r3, #8]
 800c8fa:	4413      	add	r3, r2
 800c8fc:	b29a      	uxth	r2, r3
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	683a      	ldr	r2, [r7, #0]
 800c906:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c908:	3710      	adds	r7, #16
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	0801bfe8 	.word	0x0801bfe8
 800c914:	0801c1dc 	.word	0x0801c1dc
 800c918:	0801c048 	.word	0x0801c048
 800c91c:	0801c214 	.word	0x0801c214
 800c920:	0801c244 	.word	0x0801c244

0800c924 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b082      	sub	sp, #8
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
 800c92c:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800c92e:	6839      	ldr	r1, [r7, #0]
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f7ff ffa1 	bl	800c878 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800c936:	6838      	ldr	r0, [r7, #0]
 800c938:	f7ff ff7c 	bl	800c834 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800c93c:	bf00      	nop
 800c93e:	3708      	adds	r7, #8
 800c940:	46bd      	mov	sp, r7
 800c942:	bd80      	pop	{r7, pc}

0800c944 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b086      	sub	sp, #24
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c94e:	2300      	movs	r3, #0
 800c950:	617b      	str	r3, [r7, #20]
 800c952:	2300      	movs	r3, #0
 800c954:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d008      	beq.n	800c96e <pbuf_copy+0x2a>
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d005      	beq.n	800c96e <pbuf_copy+0x2a>
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	891a      	ldrh	r2, [r3, #8]
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	891b      	ldrh	r3, [r3, #8]
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d209      	bcs.n	800c982 <pbuf_copy+0x3e>
 800c96e:	4b57      	ldr	r3, [pc, #348]	@ (800cacc <pbuf_copy+0x188>)
 800c970:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800c974:	4956      	ldr	r1, [pc, #344]	@ (800cad0 <pbuf_copy+0x18c>)
 800c976:	4857      	ldr	r0, [pc, #348]	@ (800cad4 <pbuf_copy+0x190>)
 800c978:	f00b fef4 	bl	8018764 <iprintf>
 800c97c:	f06f 030f 	mvn.w	r3, #15
 800c980:	e09f      	b.n	800cac2 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	895b      	ldrh	r3, [r3, #10]
 800c986:	461a      	mov	r2, r3
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	1ad2      	subs	r2, r2, r3
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	895b      	ldrh	r3, [r3, #10]
 800c990:	4619      	mov	r1, r3
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	1acb      	subs	r3, r1, r3
 800c996:	429a      	cmp	r2, r3
 800c998:	d306      	bcc.n	800c9a8 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800c99a:	683b      	ldr	r3, [r7, #0]
 800c99c:	895b      	ldrh	r3, [r3, #10]
 800c99e:	461a      	mov	r2, r3
 800c9a0:	693b      	ldr	r3, [r7, #16]
 800c9a2:	1ad3      	subs	r3, r2, r3
 800c9a4:	60fb      	str	r3, [r7, #12]
 800c9a6:	e005      	b.n	800c9b4 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	895b      	ldrh	r3, [r3, #10]
 800c9ac:	461a      	mov	r2, r3
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	1ad3      	subs	r3, r2, r3
 800c9b2:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	685a      	ldr	r2, [r3, #4]
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	18d0      	adds	r0, r2, r3
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	685a      	ldr	r2, [r3, #4]
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	68fa      	ldr	r2, [r7, #12]
 800c9c6:	4619      	mov	r1, r3
 800c9c8:	f00c fa37 	bl	8018e3a <memcpy>
    offset_to += len;
 800c9cc:	697a      	ldr	r2, [r7, #20]
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800c9d4:	693a      	ldr	r2, [r7, #16]
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	4413      	add	r3, r2
 800c9da:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	895b      	ldrh	r3, [r3, #10]
 800c9e0:	461a      	mov	r2, r3
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	4293      	cmp	r3, r2
 800c9e6:	d906      	bls.n	800c9f6 <pbuf_copy+0xb2>
 800c9e8:	4b38      	ldr	r3, [pc, #224]	@ (800cacc <pbuf_copy+0x188>)
 800c9ea:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800c9ee:	493a      	ldr	r1, [pc, #232]	@ (800cad8 <pbuf_copy+0x194>)
 800c9f0:	4838      	ldr	r0, [pc, #224]	@ (800cad4 <pbuf_copy+0x190>)
 800c9f2:	f00b feb7 	bl	8018764 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c9f6:	683b      	ldr	r3, [r7, #0]
 800c9f8:	895b      	ldrh	r3, [r3, #10]
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	693b      	ldr	r3, [r7, #16]
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	d906      	bls.n	800ca10 <pbuf_copy+0xcc>
 800ca02:	4b32      	ldr	r3, [pc, #200]	@ (800cacc <pbuf_copy+0x188>)
 800ca04:	f240 32da 	movw	r2, #986	@ 0x3da
 800ca08:	4934      	ldr	r1, [pc, #208]	@ (800cadc <pbuf_copy+0x198>)
 800ca0a:	4832      	ldr	r0, [pc, #200]	@ (800cad4 <pbuf_copy+0x190>)
 800ca0c:	f00b feaa 	bl	8018764 <iprintf>
    if (offset_from >= p_from->len) {
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	895b      	ldrh	r3, [r3, #10]
 800ca14:	461a      	mov	r2, r3
 800ca16:	693b      	ldr	r3, [r7, #16]
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d304      	bcc.n	800ca26 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800ca1c:	2300      	movs	r3, #0
 800ca1e:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800ca20:	683b      	ldr	r3, [r7, #0]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	895b      	ldrh	r3, [r3, #10]
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	697b      	ldr	r3, [r7, #20]
 800ca2e:	4293      	cmp	r3, r2
 800ca30:	d114      	bne.n	800ca5c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d10c      	bne.n	800ca5c <pbuf_copy+0x118>
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d009      	beq.n	800ca5c <pbuf_copy+0x118>
 800ca48:	4b20      	ldr	r3, [pc, #128]	@ (800cacc <pbuf_copy+0x188>)
 800ca4a:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800ca4e:	4924      	ldr	r1, [pc, #144]	@ (800cae0 <pbuf_copy+0x19c>)
 800ca50:	4820      	ldr	r0, [pc, #128]	@ (800cad4 <pbuf_copy+0x190>)
 800ca52:	f00b fe87 	bl	8018764 <iprintf>
 800ca56:	f06f 030f 	mvn.w	r3, #15
 800ca5a:	e032      	b.n	800cac2 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d013      	beq.n	800ca8a <pbuf_copy+0x146>
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	895a      	ldrh	r2, [r3, #10]
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	891b      	ldrh	r3, [r3, #8]
 800ca6a:	429a      	cmp	r2, r3
 800ca6c:	d10d      	bne.n	800ca8a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ca6e:	683b      	ldr	r3, [r7, #0]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d009      	beq.n	800ca8a <pbuf_copy+0x146>
 800ca76:	4b15      	ldr	r3, [pc, #84]	@ (800cacc <pbuf_copy+0x188>)
 800ca78:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800ca7c:	4919      	ldr	r1, [pc, #100]	@ (800cae4 <pbuf_copy+0x1a0>)
 800ca7e:	4815      	ldr	r0, [pc, #84]	@ (800cad4 <pbuf_copy+0x190>)
 800ca80:	f00b fe70 	bl	8018764 <iprintf>
 800ca84:	f06f 0305 	mvn.w	r3, #5
 800ca88:	e01b      	b.n	800cac2 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d013      	beq.n	800cab8 <pbuf_copy+0x174>
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	895a      	ldrh	r2, [r3, #10]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	891b      	ldrh	r3, [r3, #8]
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d10d      	bne.n	800cab8 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d009      	beq.n	800cab8 <pbuf_copy+0x174>
 800caa4:	4b09      	ldr	r3, [pc, #36]	@ (800cacc <pbuf_copy+0x188>)
 800caa6:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800caaa:	490e      	ldr	r1, [pc, #56]	@ (800cae4 <pbuf_copy+0x1a0>)
 800caac:	4809      	ldr	r0, [pc, #36]	@ (800cad4 <pbuf_copy+0x190>)
 800caae:	f00b fe59 	bl	8018764 <iprintf>
 800cab2:	f06f 0305 	mvn.w	r3, #5
 800cab6:	e004      	b.n	800cac2 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	f47f af61 	bne.w	800c982 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800cac0:	2300      	movs	r3, #0
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3718      	adds	r7, #24
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
 800caca:	bf00      	nop
 800cacc:	0801bfe8 	.word	0x0801bfe8
 800cad0:	0801c290 	.word	0x0801c290
 800cad4:	0801c048 	.word	0x0801c048
 800cad8:	0801c2c0 	.word	0x0801c2c0
 800cadc:	0801c2d8 	.word	0x0801c2d8
 800cae0:	0801c2f4 	.word	0x0801c2f4
 800cae4:	0801c304 	.word	0x0801c304

0800cae8 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b088      	sub	sp, #32
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	4611      	mov	r1, r2
 800caf4:	461a      	mov	r2, r3
 800caf6:	460b      	mov	r3, r1
 800caf8:	80fb      	strh	r3, [r7, #6]
 800cafa:	4613      	mov	r3, r2
 800cafc:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800cafe:	2300      	movs	r3, #0
 800cb00:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800cb02:	2300      	movs	r3, #0
 800cb04:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d108      	bne.n	800cb1e <pbuf_copy_partial+0x36>
 800cb0c:	4b2b      	ldr	r3, [pc, #172]	@ (800cbbc <pbuf_copy_partial+0xd4>)
 800cb0e:	f240 420a 	movw	r2, #1034	@ 0x40a
 800cb12:	492b      	ldr	r1, [pc, #172]	@ (800cbc0 <pbuf_copy_partial+0xd8>)
 800cb14:	482b      	ldr	r0, [pc, #172]	@ (800cbc4 <pbuf_copy_partial+0xdc>)
 800cb16:	f00b fe25 	bl	8018764 <iprintf>
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	e04a      	b.n	800cbb4 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d108      	bne.n	800cb36 <pbuf_copy_partial+0x4e>
 800cb24:	4b25      	ldr	r3, [pc, #148]	@ (800cbbc <pbuf_copy_partial+0xd4>)
 800cb26:	f240 420b 	movw	r2, #1035	@ 0x40b
 800cb2a:	4927      	ldr	r1, [pc, #156]	@ (800cbc8 <pbuf_copy_partial+0xe0>)
 800cb2c:	4825      	ldr	r0, [pc, #148]	@ (800cbc4 <pbuf_copy_partial+0xdc>)
 800cb2e:	f00b fe19 	bl	8018764 <iprintf>
 800cb32:	2300      	movs	r3, #0
 800cb34:	e03e      	b.n	800cbb4 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	61fb      	str	r3, [r7, #28]
 800cb3a:	e034      	b.n	800cba6 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800cb3c:	88bb      	ldrh	r3, [r7, #4]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d00a      	beq.n	800cb58 <pbuf_copy_partial+0x70>
 800cb42:	69fb      	ldr	r3, [r7, #28]
 800cb44:	895b      	ldrh	r3, [r3, #10]
 800cb46:	88ba      	ldrh	r2, [r7, #4]
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d305      	bcc.n	800cb58 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800cb4c:	69fb      	ldr	r3, [r7, #28]
 800cb4e:	895b      	ldrh	r3, [r3, #10]
 800cb50:	88ba      	ldrh	r2, [r7, #4]
 800cb52:	1ad3      	subs	r3, r2, r3
 800cb54:	80bb      	strh	r3, [r7, #4]
 800cb56:	e023      	b.n	800cba0 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800cb58:	69fb      	ldr	r3, [r7, #28]
 800cb5a:	895a      	ldrh	r2, [r3, #10]
 800cb5c:	88bb      	ldrh	r3, [r7, #4]
 800cb5e:	1ad3      	subs	r3, r2, r3
 800cb60:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800cb62:	8b3a      	ldrh	r2, [r7, #24]
 800cb64:	88fb      	ldrh	r3, [r7, #6]
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d901      	bls.n	800cb6e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800cb6a:	88fb      	ldrh	r3, [r7, #6]
 800cb6c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800cb6e:	8b7b      	ldrh	r3, [r7, #26]
 800cb70:	68ba      	ldr	r2, [r7, #8]
 800cb72:	18d0      	adds	r0, r2, r3
 800cb74:	69fb      	ldr	r3, [r7, #28]
 800cb76:	685a      	ldr	r2, [r3, #4]
 800cb78:	88bb      	ldrh	r3, [r7, #4]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	8b3a      	ldrh	r2, [r7, #24]
 800cb7e:	4619      	mov	r1, r3
 800cb80:	f00c f95b 	bl	8018e3a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800cb84:	8afa      	ldrh	r2, [r7, #22]
 800cb86:	8b3b      	ldrh	r3, [r7, #24]
 800cb88:	4413      	add	r3, r2
 800cb8a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800cb8c:	8b7a      	ldrh	r2, [r7, #26]
 800cb8e:	8b3b      	ldrh	r3, [r7, #24]
 800cb90:	4413      	add	r3, r2
 800cb92:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800cb94:	88fa      	ldrh	r2, [r7, #6]
 800cb96:	8b3b      	ldrh	r3, [r7, #24]
 800cb98:	1ad3      	subs	r3, r2, r3
 800cb9a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cba0:	69fb      	ldr	r3, [r7, #28]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	61fb      	str	r3, [r7, #28]
 800cba6:	88fb      	ldrh	r3, [r7, #6]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d002      	beq.n	800cbb2 <pbuf_copy_partial+0xca>
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d1c4      	bne.n	800cb3c <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800cbb2:	8afb      	ldrh	r3, [r7, #22]
}
 800cbb4:	4618      	mov	r0, r3
 800cbb6:	3720      	adds	r7, #32
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	bd80      	pop	{r7, pc}
 800cbbc:	0801bfe8 	.word	0x0801bfe8
 800cbc0:	0801c330 	.word	0x0801c330
 800cbc4:	0801c048 	.word	0x0801c048
 800cbc8:	0801c350 	.word	0x0801c350

0800cbcc <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	b088      	sub	sp, #32
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	60f8      	str	r0, [r7, #12]
 800cbd4:	60b9      	str	r1, [r7, #8]
 800cbd6:	4613      	mov	r3, r2
 800cbd8:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800cbda:	88fb      	ldrh	r3, [r7, #6]
 800cbdc:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800cbde:	2300      	movs	r3, #0
 800cbe0:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d109      	bne.n	800cbfc <pbuf_take+0x30>
 800cbe8:	4b3a      	ldr	r3, [pc, #232]	@ (800ccd4 <pbuf_take+0x108>)
 800cbea:	f240 42b3 	movw	r2, #1203	@ 0x4b3
 800cbee:	493a      	ldr	r1, [pc, #232]	@ (800ccd8 <pbuf_take+0x10c>)
 800cbf0:	483a      	ldr	r0, [pc, #232]	@ (800ccdc <pbuf_take+0x110>)
 800cbf2:	f00b fdb7 	bl	8018764 <iprintf>
 800cbf6:	f06f 030f 	mvn.w	r3, #15
 800cbfa:	e067      	b.n	800cccc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d109      	bne.n	800cc16 <pbuf_take+0x4a>
 800cc02:	4b34      	ldr	r3, [pc, #208]	@ (800ccd4 <pbuf_take+0x108>)
 800cc04:	f240 42b4 	movw	r2, #1204	@ 0x4b4
 800cc08:	4935      	ldr	r1, [pc, #212]	@ (800cce0 <pbuf_take+0x114>)
 800cc0a:	4834      	ldr	r0, [pc, #208]	@ (800ccdc <pbuf_take+0x110>)
 800cc0c:	f00b fdaa 	bl	8018764 <iprintf>
 800cc10:	f06f 030f 	mvn.w	r3, #15
 800cc14:	e05a      	b.n	800cccc <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	891b      	ldrh	r3, [r3, #8]
 800cc1a:	88fa      	ldrh	r2, [r7, #6]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d909      	bls.n	800cc34 <pbuf_take+0x68>
 800cc20:	4b2c      	ldr	r3, [pc, #176]	@ (800ccd4 <pbuf_take+0x108>)
 800cc22:	f240 42b5 	movw	r2, #1205	@ 0x4b5
 800cc26:	492f      	ldr	r1, [pc, #188]	@ (800cce4 <pbuf_take+0x118>)
 800cc28:	482c      	ldr	r0, [pc, #176]	@ (800ccdc <pbuf_take+0x110>)
 800cc2a:	f00b fd9b 	bl	8018764 <iprintf>
 800cc2e:	f04f 33ff 	mov.w	r3, #4294967295
 800cc32:	e04b      	b.n	800cccc <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d007      	beq.n	800cc4a <pbuf_take+0x7e>
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d004      	beq.n	800cc4a <pbuf_take+0x7e>
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	891b      	ldrh	r3, [r3, #8]
 800cc44:	88fa      	ldrh	r2, [r7, #6]
 800cc46:	429a      	cmp	r2, r3
 800cc48:	d902      	bls.n	800cc50 <pbuf_take+0x84>
    return ERR_ARG;
 800cc4a:	f06f 030f 	mvn.w	r3, #15
 800cc4e:	e03d      	b.n	800cccc <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	61fb      	str	r3, [r7, #28]
 800cc54:	e028      	b.n	800cca8 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800cc56:	69fb      	ldr	r3, [r7, #28]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d106      	bne.n	800cc6a <pbuf_take+0x9e>
 800cc5c:	4b1d      	ldr	r3, [pc, #116]	@ (800ccd4 <pbuf_take+0x108>)
 800cc5e:	f240 42bd 	movw	r2, #1213	@ 0x4bd
 800cc62:	4921      	ldr	r1, [pc, #132]	@ (800cce8 <pbuf_take+0x11c>)
 800cc64:	481d      	ldr	r0, [pc, #116]	@ (800ccdc <pbuf_take+0x110>)
 800cc66:	f00b fd7d 	bl	8018764 <iprintf>
    buf_copy_len = total_copy_len;
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800cc6e:	69fb      	ldr	r3, [r7, #28]
 800cc70:	895b      	ldrh	r3, [r3, #10]
 800cc72:	461a      	mov	r2, r3
 800cc74:	69bb      	ldr	r3, [r7, #24]
 800cc76:	4293      	cmp	r3, r2
 800cc78:	d902      	bls.n	800cc80 <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800cc7a:	69fb      	ldr	r3, [r7, #28]
 800cc7c:	895b      	ldrh	r3, [r3, #10]
 800cc7e:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800cc80:	69fb      	ldr	r3, [r7, #28]
 800cc82:	6858      	ldr	r0, [r3, #4]
 800cc84:	68ba      	ldr	r2, [r7, #8]
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	4413      	add	r3, r2
 800cc8a:	69ba      	ldr	r2, [r7, #24]
 800cc8c:	4619      	mov	r1, r3
 800cc8e:	f00c f8d4 	bl	8018e3a <memcpy>
    total_copy_len -= buf_copy_len;
 800cc92:	697a      	ldr	r2, [r7, #20]
 800cc94:	69bb      	ldr	r3, [r7, #24]
 800cc96:	1ad3      	subs	r3, r2, r3
 800cc98:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800cc9a:	693a      	ldr	r2, [r7, #16]
 800cc9c:	69bb      	ldr	r3, [r7, #24]
 800cc9e:	4413      	add	r3, r2
 800cca0:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800cca2:	69fb      	ldr	r3, [r7, #28]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	61fb      	str	r3, [r7, #28]
 800cca8:	697b      	ldr	r3, [r7, #20]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d1d3      	bne.n	800cc56 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d103      	bne.n	800ccbc <pbuf_take+0xf0>
 800ccb4:	88fb      	ldrh	r3, [r7, #6]
 800ccb6:	693a      	ldr	r2, [r7, #16]
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d006      	beq.n	800ccca <pbuf_take+0xfe>
 800ccbc:	4b05      	ldr	r3, [pc, #20]	@ (800ccd4 <pbuf_take+0x108>)
 800ccbe:	f44f 6299 	mov.w	r2, #1224	@ 0x4c8
 800ccc2:	490a      	ldr	r1, [pc, #40]	@ (800ccec <pbuf_take+0x120>)
 800ccc4:	4805      	ldr	r0, [pc, #20]	@ (800ccdc <pbuf_take+0x110>)
 800ccc6:	f00b fd4d 	bl	8018764 <iprintf>
  return ERR_OK;
 800ccca:	2300      	movs	r3, #0
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3720      	adds	r7, #32
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}
 800ccd4:	0801bfe8 	.word	0x0801bfe8
 800ccd8:	0801c3c0 	.word	0x0801c3c0
 800ccdc:	0801c048 	.word	0x0801c048
 800cce0:	0801c3d8 	.word	0x0801c3d8
 800cce4:	0801c3f4 	.word	0x0801c3f4
 800cce8:	0801c414 	.word	0x0801c414
 800ccec:	0801c42c 	.word	0x0801c42c

0800ccf0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b084      	sub	sp, #16
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	603a      	str	r2, [r7, #0]
 800ccfa:	71fb      	strb	r3, [r7, #7]
 800ccfc:	460b      	mov	r3, r1
 800ccfe:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	8919      	ldrh	r1, [r3, #8]
 800cd04:	88ba      	ldrh	r2, [r7, #4]
 800cd06:	79fb      	ldrb	r3, [r7, #7]
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f7ff fa0f 	bl	800c12c <pbuf_alloc>
 800cd0e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d101      	bne.n	800cd1a <pbuf_clone+0x2a>
    return NULL;
 800cd16:	2300      	movs	r3, #0
 800cd18:	e011      	b.n	800cd3e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cd1a:	6839      	ldr	r1, [r7, #0]
 800cd1c:	68f8      	ldr	r0, [r7, #12]
 800cd1e:	f7ff fe11 	bl	800c944 <pbuf_copy>
 800cd22:	4603      	mov	r3, r0
 800cd24:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800cd26:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d006      	beq.n	800cd3c <pbuf_clone+0x4c>
 800cd2e:	4b06      	ldr	r3, [pc, #24]	@ (800cd48 <pbuf_clone+0x58>)
 800cd30:	f240 5224 	movw	r2, #1316	@ 0x524
 800cd34:	4905      	ldr	r1, [pc, #20]	@ (800cd4c <pbuf_clone+0x5c>)
 800cd36:	4806      	ldr	r0, [pc, #24]	@ (800cd50 <pbuf_clone+0x60>)
 800cd38:	f00b fd14 	bl	8018764 <iprintf>
  return q;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
}
 800cd3e:	4618      	mov	r0, r3
 800cd40:	3710      	adds	r7, #16
 800cd42:	46bd      	mov	sp, r7
 800cd44:	bd80      	pop	{r7, pc}
 800cd46:	bf00      	nop
 800cd48:	0801bfe8 	.word	0x0801bfe8
 800cd4c:	0801c45c 	.word	0x0801c45c
 800cd50:	0801c048 	.word	0x0801c048

0800cd54 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800cd54:	b580      	push	{r7, lr}
 800cd56:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cd58:	f00a f944 	bl	8016fe4 <rand>
 800cd5c:	4603      	mov	r3, r0
 800cd5e:	b29b      	uxth	r3, r3
 800cd60:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cd64:	b29b      	uxth	r3, r3
 800cd66:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800cd6a:	b29a      	uxth	r2, r3
 800cd6c:	4b01      	ldr	r3, [pc, #4]	@ (800cd74 <tcp_init+0x20>)
 800cd6e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800cd70:	bf00      	nop
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	20000026 	.word	0x20000026

0800cd78 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	7d1b      	ldrb	r3, [r3, #20]
 800cd84:	2b01      	cmp	r3, #1
 800cd86:	d105      	bne.n	800cd94 <tcp_free+0x1c>
 800cd88:	4b06      	ldr	r3, [pc, #24]	@ (800cda4 <tcp_free+0x2c>)
 800cd8a:	22d4      	movs	r2, #212	@ 0xd4
 800cd8c:	4906      	ldr	r1, [pc, #24]	@ (800cda8 <tcp_free+0x30>)
 800cd8e:	4807      	ldr	r0, [pc, #28]	@ (800cdac <tcp_free+0x34>)
 800cd90:	f00b fce8 	bl	8018764 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800cd94:	6879      	ldr	r1, [r7, #4]
 800cd96:	2001      	movs	r0, #1
 800cd98:	f7fe fe18 	bl	800b9cc <memp_free>
}
 800cd9c:	bf00      	nop
 800cd9e:	3708      	adds	r7, #8
 800cda0:	46bd      	mov	sp, r7
 800cda2:	bd80      	pop	{r7, pc}
 800cda4:	0801c4e8 	.word	0x0801c4e8
 800cda8:	0801c518 	.word	0x0801c518
 800cdac:	0801c52c 	.word	0x0801c52c

0800cdb0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b082      	sub	sp, #8
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	7d1b      	ldrb	r3, [r3, #20]
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d105      	bne.n	800cdcc <tcp_free_listen+0x1c>
 800cdc0:	4b06      	ldr	r3, [pc, #24]	@ (800cddc <tcp_free_listen+0x2c>)
 800cdc2:	22df      	movs	r2, #223	@ 0xdf
 800cdc4:	4906      	ldr	r1, [pc, #24]	@ (800cde0 <tcp_free_listen+0x30>)
 800cdc6:	4807      	ldr	r0, [pc, #28]	@ (800cde4 <tcp_free_listen+0x34>)
 800cdc8:	f00b fccc 	bl	8018764 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cdcc:	6879      	ldr	r1, [r7, #4]
 800cdce:	2002      	movs	r0, #2
 800cdd0:	f7fe fdfc 	bl	800b9cc <memp_free>
}
 800cdd4:	bf00      	nop
 800cdd6:	3708      	adds	r7, #8
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	bd80      	pop	{r7, pc}
 800cddc:	0801c4e8 	.word	0x0801c4e8
 800cde0:	0801c554 	.word	0x0801c554
 800cde4:	0801c52c 	.word	0x0801c52c

0800cde8 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800cdec:	f000 fea4 	bl	800db38 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800cdf0:	4b07      	ldr	r3, [pc, #28]	@ (800ce10 <tcp_tmr+0x28>)
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	3301      	adds	r3, #1
 800cdf6:	b2da      	uxtb	r2, r3
 800cdf8:	4b05      	ldr	r3, [pc, #20]	@ (800ce10 <tcp_tmr+0x28>)
 800cdfa:	701a      	strb	r2, [r3, #0]
 800cdfc:	4b04      	ldr	r3, [pc, #16]	@ (800ce10 <tcp_tmr+0x28>)
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	f003 0301 	and.w	r3, r3, #1
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d001      	beq.n	800ce0c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800ce08:	f000 fb54 	bl	800d4b4 <tcp_slowtmr>
  }
}
 800ce0c:	bf00      	nop
 800ce0e:	bd80      	pop	{r7, pc}
 800ce10:	20008829 	.word	0x20008829

0800ce14 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b084      	sub	sp, #16
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
 800ce1c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	d105      	bne.n	800ce30 <tcp_remove_listener+0x1c>
 800ce24:	4b0d      	ldr	r3, [pc, #52]	@ (800ce5c <tcp_remove_listener+0x48>)
 800ce26:	22ff      	movs	r2, #255	@ 0xff
 800ce28:	490d      	ldr	r1, [pc, #52]	@ (800ce60 <tcp_remove_listener+0x4c>)
 800ce2a:	480e      	ldr	r0, [pc, #56]	@ (800ce64 <tcp_remove_listener+0x50>)
 800ce2c:	f00b fc9a 	bl	8018764 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	60fb      	str	r3, [r7, #12]
 800ce34:	e00a      	b.n	800ce4c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ce3a:	683a      	ldr	r2, [r7, #0]
 800ce3c:	429a      	cmp	r2, r3
 800ce3e:	d102      	bne.n	800ce46 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	2200      	movs	r2, #0
 800ce44:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	68db      	ldr	r3, [r3, #12]
 800ce4a:	60fb      	str	r3, [r7, #12]
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d1f1      	bne.n	800ce36 <tcp_remove_listener+0x22>
    }
  }
}
 800ce52:	bf00      	nop
 800ce54:	bf00      	nop
 800ce56:	3710      	adds	r7, #16
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}
 800ce5c:	0801c4e8 	.word	0x0801c4e8
 800ce60:	0801c570 	.word	0x0801c570
 800ce64:	0801c52c 	.word	0x0801c52c

0800ce68 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b084      	sub	sp, #16
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d106      	bne.n	800ce84 <tcp_listen_closed+0x1c>
 800ce76:	4b14      	ldr	r3, [pc, #80]	@ (800cec8 <tcp_listen_closed+0x60>)
 800ce78:	f240 1211 	movw	r2, #273	@ 0x111
 800ce7c:	4913      	ldr	r1, [pc, #76]	@ (800cecc <tcp_listen_closed+0x64>)
 800ce7e:	4814      	ldr	r0, [pc, #80]	@ (800ced0 <tcp_listen_closed+0x68>)
 800ce80:	f00b fc70 	bl	8018764 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	7d1b      	ldrb	r3, [r3, #20]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d006      	beq.n	800ce9a <tcp_listen_closed+0x32>
 800ce8c:	4b0e      	ldr	r3, [pc, #56]	@ (800cec8 <tcp_listen_closed+0x60>)
 800ce8e:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800ce92:	4910      	ldr	r1, [pc, #64]	@ (800ced4 <tcp_listen_closed+0x6c>)
 800ce94:	480e      	ldr	r0, [pc, #56]	@ (800ced0 <tcp_listen_closed+0x68>)
 800ce96:	f00b fc65 	bl	8018764 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ce9a:	2301      	movs	r3, #1
 800ce9c:	60fb      	str	r3, [r7, #12]
 800ce9e:	e00b      	b.n	800ceb8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800cea0:	4a0d      	ldr	r2, [pc, #52]	@ (800ced8 <tcp_listen_closed+0x70>)
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	6879      	ldr	r1, [r7, #4]
 800ceac:	4618      	mov	r0, r3
 800ceae:	f7ff ffb1 	bl	800ce14 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	3301      	adds	r3, #1
 800ceb6:	60fb      	str	r3, [r7, #12]
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	2b03      	cmp	r3, #3
 800cebc:	d9f0      	bls.n	800cea0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800cebe:	bf00      	nop
 800cec0:	bf00      	nop
 800cec2:	3710      	adds	r7, #16
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	0801c4e8 	.word	0x0801c4e8
 800cecc:	0801c598 	.word	0x0801c598
 800ced0:	0801c52c 	.word	0x0801c52c
 800ced4:	0801c5a4 	.word	0x0801c5a4
 800ced8:	0801e9b4 	.word	0x0801e9b4

0800cedc <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800cedc:	b5b0      	push	{r4, r5, r7, lr}
 800cede:	b088      	sub	sp, #32
 800cee0:	af04      	add	r7, sp, #16
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	460b      	mov	r3, r1
 800cee6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d106      	bne.n	800cefc <tcp_close_shutdown+0x20>
 800ceee:	4b63      	ldr	r3, [pc, #396]	@ (800d07c <tcp_close_shutdown+0x1a0>)
 800cef0:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800cef4:	4962      	ldr	r1, [pc, #392]	@ (800d080 <tcp_close_shutdown+0x1a4>)
 800cef6:	4863      	ldr	r0, [pc, #396]	@ (800d084 <tcp_close_shutdown+0x1a8>)
 800cef8:	f00b fc34 	bl	8018764 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800cefc:	78fb      	ldrb	r3, [r7, #3]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d066      	beq.n	800cfd0 <tcp_close_shutdown+0xf4>
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	7d1b      	ldrb	r3, [r3, #20]
 800cf06:	2b04      	cmp	r3, #4
 800cf08:	d003      	beq.n	800cf12 <tcp_close_shutdown+0x36>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	7d1b      	ldrb	r3, [r3, #20]
 800cf0e:	2b07      	cmp	r3, #7
 800cf10:	d15e      	bne.n	800cfd0 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d104      	bne.n	800cf24 <tcp_close_shutdown+0x48>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cf1e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800cf22:	d055      	beq.n	800cfd0 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	8b5b      	ldrh	r3, [r3, #26]
 800cf28:	f003 0310 	and.w	r3, r3, #16
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d106      	bne.n	800cf3e <tcp_close_shutdown+0x62>
 800cf30:	4b52      	ldr	r3, [pc, #328]	@ (800d07c <tcp_close_shutdown+0x1a0>)
 800cf32:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800cf36:	4954      	ldr	r1, [pc, #336]	@ (800d088 <tcp_close_shutdown+0x1ac>)
 800cf38:	4852      	ldr	r0, [pc, #328]	@ (800d084 <tcp_close_shutdown+0x1a8>)
 800cf3a:	f00b fc13 	bl	8018764 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800cf46:	687d      	ldr	r5, [r7, #4]
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	3304      	adds	r3, #4
 800cf4c:	687a      	ldr	r2, [r7, #4]
 800cf4e:	8ad2      	ldrh	r2, [r2, #22]
 800cf50:	6879      	ldr	r1, [r7, #4]
 800cf52:	8b09      	ldrh	r1, [r1, #24]
 800cf54:	9102      	str	r1, [sp, #8]
 800cf56:	9201      	str	r2, [sp, #4]
 800cf58:	9300      	str	r3, [sp, #0]
 800cf5a:	462b      	mov	r3, r5
 800cf5c:	4622      	mov	r2, r4
 800cf5e:	4601      	mov	r1, r0
 800cf60:	6878      	ldr	r0, [r7, #4]
 800cf62:	f004 fe8d 	bl	8011c80 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800cf66:	6878      	ldr	r0, [r7, #4]
 800cf68:	f001 f8c8 	bl	800e0fc <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cf6c:	4b47      	ldr	r3, [pc, #284]	@ (800d08c <tcp_close_shutdown+0x1b0>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	687a      	ldr	r2, [r7, #4]
 800cf72:	429a      	cmp	r2, r3
 800cf74:	d105      	bne.n	800cf82 <tcp_close_shutdown+0xa6>
 800cf76:	4b45      	ldr	r3, [pc, #276]	@ (800d08c <tcp_close_shutdown+0x1b0>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	68db      	ldr	r3, [r3, #12]
 800cf7c:	4a43      	ldr	r2, [pc, #268]	@ (800d08c <tcp_close_shutdown+0x1b0>)
 800cf7e:	6013      	str	r3, [r2, #0]
 800cf80:	e013      	b.n	800cfaa <tcp_close_shutdown+0xce>
 800cf82:	4b42      	ldr	r3, [pc, #264]	@ (800d08c <tcp_close_shutdown+0x1b0>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	60fb      	str	r3, [r7, #12]
 800cf88:	e00c      	b.n	800cfa4 <tcp_close_shutdown+0xc8>
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	68db      	ldr	r3, [r3, #12]
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	429a      	cmp	r2, r3
 800cf92:	d104      	bne.n	800cf9e <tcp_close_shutdown+0xc2>
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	68da      	ldr	r2, [r3, #12]
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	60da      	str	r2, [r3, #12]
 800cf9c:	e005      	b.n	800cfaa <tcp_close_shutdown+0xce>
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	68db      	ldr	r3, [r3, #12]
 800cfa2:	60fb      	str	r3, [r7, #12]
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d1ef      	bne.n	800cf8a <tcp_close_shutdown+0xae>
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	2200      	movs	r2, #0
 800cfae:	60da      	str	r2, [r3, #12]
 800cfb0:	4b37      	ldr	r3, [pc, #220]	@ (800d090 <tcp_close_shutdown+0x1b4>)
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800cfb6:	4b37      	ldr	r3, [pc, #220]	@ (800d094 <tcp_close_shutdown+0x1b8>)
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	429a      	cmp	r2, r3
 800cfbe:	d102      	bne.n	800cfc6 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800cfc0:	f003 fd5c 	bl	8010a7c <tcp_trigger_input_pcb_close>
 800cfc4:	e002      	b.n	800cfcc <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f7ff fed6 	bl	800cd78 <tcp_free>
      }
      return ERR_OK;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	e050      	b.n	800d072 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	7d1b      	ldrb	r3, [r3, #20]
 800cfd4:	2b02      	cmp	r3, #2
 800cfd6:	d03b      	beq.n	800d050 <tcp_close_shutdown+0x174>
 800cfd8:	2b02      	cmp	r3, #2
 800cfda:	dc44      	bgt.n	800d066 <tcp_close_shutdown+0x18a>
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d002      	beq.n	800cfe6 <tcp_close_shutdown+0x10a>
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d02a      	beq.n	800d03a <tcp_close_shutdown+0x15e>
 800cfe4:	e03f      	b.n	800d066 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	8adb      	ldrh	r3, [r3, #22]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d021      	beq.n	800d032 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cfee:	4b2a      	ldr	r3, [pc, #168]	@ (800d098 <tcp_close_shutdown+0x1bc>)
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	687a      	ldr	r2, [r7, #4]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d105      	bne.n	800d004 <tcp_close_shutdown+0x128>
 800cff8:	4b27      	ldr	r3, [pc, #156]	@ (800d098 <tcp_close_shutdown+0x1bc>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	68db      	ldr	r3, [r3, #12]
 800cffe:	4a26      	ldr	r2, [pc, #152]	@ (800d098 <tcp_close_shutdown+0x1bc>)
 800d000:	6013      	str	r3, [r2, #0]
 800d002:	e013      	b.n	800d02c <tcp_close_shutdown+0x150>
 800d004:	4b24      	ldr	r3, [pc, #144]	@ (800d098 <tcp_close_shutdown+0x1bc>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	60bb      	str	r3, [r7, #8]
 800d00a:	e00c      	b.n	800d026 <tcp_close_shutdown+0x14a>
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	68db      	ldr	r3, [r3, #12]
 800d010:	687a      	ldr	r2, [r7, #4]
 800d012:	429a      	cmp	r2, r3
 800d014:	d104      	bne.n	800d020 <tcp_close_shutdown+0x144>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	68da      	ldr	r2, [r3, #12]
 800d01a:	68bb      	ldr	r3, [r7, #8]
 800d01c:	60da      	str	r2, [r3, #12]
 800d01e:	e005      	b.n	800d02c <tcp_close_shutdown+0x150>
 800d020:	68bb      	ldr	r3, [r7, #8]
 800d022:	68db      	ldr	r3, [r3, #12]
 800d024:	60bb      	str	r3, [r7, #8]
 800d026:	68bb      	ldr	r3, [r7, #8]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d1ef      	bne.n	800d00c <tcp_close_shutdown+0x130>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	2200      	movs	r2, #0
 800d030:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d032:	6878      	ldr	r0, [r7, #4]
 800d034:	f7ff fea0 	bl	800cd78 <tcp_free>
      break;
 800d038:	e01a      	b.n	800d070 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f7ff ff14 	bl	800ce68 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d040:	6879      	ldr	r1, [r7, #4]
 800d042:	4816      	ldr	r0, [pc, #88]	@ (800d09c <tcp_close_shutdown+0x1c0>)
 800d044:	f001 f8aa 	bl	800e19c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d048:	6878      	ldr	r0, [r7, #4]
 800d04a:	f7ff feb1 	bl	800cdb0 <tcp_free_listen>
      break;
 800d04e:	e00f      	b.n	800d070 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d050:	6879      	ldr	r1, [r7, #4]
 800d052:	480e      	ldr	r0, [pc, #56]	@ (800d08c <tcp_close_shutdown+0x1b0>)
 800d054:	f001 f8a2 	bl	800e19c <tcp_pcb_remove>
 800d058:	4b0d      	ldr	r3, [pc, #52]	@ (800d090 <tcp_close_shutdown+0x1b4>)
 800d05a:	2201      	movs	r2, #1
 800d05c:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d05e:	6878      	ldr	r0, [r7, #4]
 800d060:	f7ff fe8a 	bl	800cd78 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d064:	e004      	b.n	800d070 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d066:	6878      	ldr	r0, [r7, #4]
 800d068:	f000 f81a 	bl	800d0a0 <tcp_close_shutdown_fin>
 800d06c:	4603      	mov	r3, r0
 800d06e:	e000      	b.n	800d072 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d070:	2300      	movs	r3, #0
}
 800d072:	4618      	mov	r0, r3
 800d074:	3710      	adds	r7, #16
 800d076:	46bd      	mov	sp, r7
 800d078:	bdb0      	pop	{r4, r5, r7, pc}
 800d07a:	bf00      	nop
 800d07c:	0801c4e8 	.word	0x0801c4e8
 800d080:	0801c5bc 	.word	0x0801c5bc
 800d084:	0801c52c 	.word	0x0801c52c
 800d088:	0801c5dc 	.word	0x0801c5dc
 800d08c:	20008820 	.word	0x20008820
 800d090:	20008828 	.word	0x20008828
 800d094:	20008860 	.word	0x20008860
 800d098:	20008818 	.word	0x20008818
 800d09c:	2000881c 	.word	0x2000881c

0800d0a0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b084      	sub	sp, #16
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d106      	bne.n	800d0bc <tcp_close_shutdown_fin+0x1c>
 800d0ae:	4b2e      	ldr	r3, [pc, #184]	@ (800d168 <tcp_close_shutdown_fin+0xc8>)
 800d0b0:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d0b4:	492d      	ldr	r1, [pc, #180]	@ (800d16c <tcp_close_shutdown_fin+0xcc>)
 800d0b6:	482e      	ldr	r0, [pc, #184]	@ (800d170 <tcp_close_shutdown_fin+0xd0>)
 800d0b8:	f00b fb54 	bl	8018764 <iprintf>

  switch (pcb->state) {
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	7d1b      	ldrb	r3, [r3, #20]
 800d0c0:	2b07      	cmp	r3, #7
 800d0c2:	d020      	beq.n	800d106 <tcp_close_shutdown_fin+0x66>
 800d0c4:	2b07      	cmp	r3, #7
 800d0c6:	dc2b      	bgt.n	800d120 <tcp_close_shutdown_fin+0x80>
 800d0c8:	2b03      	cmp	r3, #3
 800d0ca:	d002      	beq.n	800d0d2 <tcp_close_shutdown_fin+0x32>
 800d0cc:	2b04      	cmp	r3, #4
 800d0ce:	d00d      	beq.n	800d0ec <tcp_close_shutdown_fin+0x4c>
 800d0d0:	e026      	b.n	800d120 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f003 fee2 	bl	8010e9c <tcp_send_fin>
 800d0d8:	4603      	mov	r3, r0
 800d0da:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d0dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d11f      	bne.n	800d124 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	2205      	movs	r2, #5
 800d0e8:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d0ea:	e01b      	b.n	800d124 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d0ec:	6878      	ldr	r0, [r7, #4]
 800d0ee:	f003 fed5 	bl	8010e9c <tcp_send_fin>
 800d0f2:	4603      	mov	r3, r0
 800d0f4:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d0f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d114      	bne.n	800d128 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	2205      	movs	r2, #5
 800d102:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d104:	e010      	b.n	800d128 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f003 fec8 	bl	8010e9c <tcp_send_fin>
 800d10c:	4603      	mov	r3, r0
 800d10e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d109      	bne.n	800d12c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	2209      	movs	r2, #9
 800d11c:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d11e:	e005      	b.n	800d12c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d120:	2300      	movs	r3, #0
 800d122:	e01c      	b.n	800d15e <tcp_close_shutdown_fin+0xbe>
      break;
 800d124:	bf00      	nop
 800d126:	e002      	b.n	800d12e <tcp_close_shutdown_fin+0x8e>
      break;
 800d128:	bf00      	nop
 800d12a:	e000      	b.n	800d12e <tcp_close_shutdown_fin+0x8e>
      break;
 800d12c:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d12e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d103      	bne.n	800d13e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d136:	6878      	ldr	r0, [r7, #4]
 800d138:	f003 ffee 	bl	8011118 <tcp_output>
 800d13c:	e00d      	b.n	800d15a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d13e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d142:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d146:	d108      	bne.n	800d15a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	8b5b      	ldrh	r3, [r3, #26]
 800d14c:	f043 0308 	orr.w	r3, r3, #8
 800d150:	b29a      	uxth	r2, r3
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d156:	2300      	movs	r3, #0
 800d158:	e001      	b.n	800d15e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d15a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3710      	adds	r7, #16
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	0801c4e8 	.word	0x0801c4e8
 800d16c:	0801c598 	.word	0x0801c598
 800d170:	0801c52c 	.word	0x0801c52c

0800d174 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b082      	sub	sp, #8
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d109      	bne.n	800d196 <tcp_close+0x22>
 800d182:	4b0f      	ldr	r3, [pc, #60]	@ (800d1c0 <tcp_close+0x4c>)
 800d184:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d188:	490e      	ldr	r1, [pc, #56]	@ (800d1c4 <tcp_close+0x50>)
 800d18a:	480f      	ldr	r0, [pc, #60]	@ (800d1c8 <tcp_close+0x54>)
 800d18c:	f00b faea 	bl	8018764 <iprintf>
 800d190:	f06f 030f 	mvn.w	r3, #15
 800d194:	e00f      	b.n	800d1b6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	7d1b      	ldrb	r3, [r3, #20]
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d006      	beq.n	800d1ac <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	8b5b      	ldrh	r3, [r3, #26]
 800d1a2:	f043 0310 	orr.w	r3, r3, #16
 800d1a6:	b29a      	uxth	r2, r3
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d1ac:	2101      	movs	r1, #1
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f7ff fe94 	bl	800cedc <tcp_close_shutdown>
 800d1b4:	4603      	mov	r3, r0
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3708      	adds	r7, #8
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}
 800d1be:	bf00      	nop
 800d1c0:	0801c4e8 	.word	0x0801c4e8
 800d1c4:	0801c5f8 	.word	0x0801c5f8
 800d1c8:	0801c52c 	.word	0x0801c52c

0800d1cc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b08e      	sub	sp, #56	@ 0x38
 800d1d0:	af04      	add	r7, sp, #16
 800d1d2:	6078      	str	r0, [r7, #4]
 800d1d4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d107      	bne.n	800d1ec <tcp_abandon+0x20>
 800d1dc:	4b52      	ldr	r3, [pc, #328]	@ (800d328 <tcp_abandon+0x15c>)
 800d1de:	f240 223d 	movw	r2, #573	@ 0x23d
 800d1e2:	4952      	ldr	r1, [pc, #328]	@ (800d32c <tcp_abandon+0x160>)
 800d1e4:	4852      	ldr	r0, [pc, #328]	@ (800d330 <tcp_abandon+0x164>)
 800d1e6:	f00b fabd 	bl	8018764 <iprintf>
 800d1ea:	e099      	b.n	800d320 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	7d1b      	ldrb	r3, [r3, #20]
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d106      	bne.n	800d202 <tcp_abandon+0x36>
 800d1f4:	4b4c      	ldr	r3, [pc, #304]	@ (800d328 <tcp_abandon+0x15c>)
 800d1f6:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d1fa:	494e      	ldr	r1, [pc, #312]	@ (800d334 <tcp_abandon+0x168>)
 800d1fc:	484c      	ldr	r0, [pc, #304]	@ (800d330 <tcp_abandon+0x164>)
 800d1fe:	f00b fab1 	bl	8018764 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	7d1b      	ldrb	r3, [r3, #20]
 800d206:	2b0a      	cmp	r3, #10
 800d208:	d107      	bne.n	800d21a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d20a:	6879      	ldr	r1, [r7, #4]
 800d20c:	484a      	ldr	r0, [pc, #296]	@ (800d338 <tcp_abandon+0x16c>)
 800d20e:	f000 ffc5 	bl	800e19c <tcp_pcb_remove>
    tcp_free(pcb);
 800d212:	6878      	ldr	r0, [r7, #4]
 800d214:	f7ff fdb0 	bl	800cd78 <tcp_free>
 800d218:	e082      	b.n	800d320 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d21a:	2300      	movs	r3, #0
 800d21c:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d21e:	2300      	movs	r3, #0
 800d220:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d226:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d22c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d234:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	691b      	ldr	r3, [r3, #16]
 800d23a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	7d1b      	ldrb	r3, [r3, #20]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d126      	bne.n	800d292 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	8adb      	ldrh	r3, [r3, #22]
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d02e      	beq.n	800d2aa <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d24c:	4b3b      	ldr	r3, [pc, #236]	@ (800d33c <tcp_abandon+0x170>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	687a      	ldr	r2, [r7, #4]
 800d252:	429a      	cmp	r2, r3
 800d254:	d105      	bne.n	800d262 <tcp_abandon+0x96>
 800d256:	4b39      	ldr	r3, [pc, #228]	@ (800d33c <tcp_abandon+0x170>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	68db      	ldr	r3, [r3, #12]
 800d25c:	4a37      	ldr	r2, [pc, #220]	@ (800d33c <tcp_abandon+0x170>)
 800d25e:	6013      	str	r3, [r2, #0]
 800d260:	e013      	b.n	800d28a <tcp_abandon+0xbe>
 800d262:	4b36      	ldr	r3, [pc, #216]	@ (800d33c <tcp_abandon+0x170>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	61fb      	str	r3, [r7, #28]
 800d268:	e00c      	b.n	800d284 <tcp_abandon+0xb8>
 800d26a:	69fb      	ldr	r3, [r7, #28]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	429a      	cmp	r2, r3
 800d272:	d104      	bne.n	800d27e <tcp_abandon+0xb2>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	68da      	ldr	r2, [r3, #12]
 800d278:	69fb      	ldr	r3, [r7, #28]
 800d27a:	60da      	str	r2, [r3, #12]
 800d27c:	e005      	b.n	800d28a <tcp_abandon+0xbe>
 800d27e:	69fb      	ldr	r3, [r7, #28]
 800d280:	68db      	ldr	r3, [r3, #12]
 800d282:	61fb      	str	r3, [r7, #28]
 800d284:	69fb      	ldr	r3, [r7, #28]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d1ef      	bne.n	800d26a <tcp_abandon+0x9e>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	2200      	movs	r2, #0
 800d28e:	60da      	str	r2, [r3, #12]
 800d290:	e00b      	b.n	800d2aa <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	8adb      	ldrh	r3, [r3, #22]
 800d29a:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d29c:	6879      	ldr	r1, [r7, #4]
 800d29e:	4828      	ldr	r0, [pc, #160]	@ (800d340 <tcp_abandon+0x174>)
 800d2a0:	f000 ff7c 	bl	800e19c <tcp_pcb_remove>
 800d2a4:	4b27      	ldr	r3, [pc, #156]	@ (800d344 <tcp_abandon+0x178>)
 800d2a6:	2201      	movs	r2, #1
 800d2a8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d004      	beq.n	800d2bc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f000 fd1e 	bl	800dcf8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d004      	beq.n	800d2ce <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d2c8:	4618      	mov	r0, r3
 800d2ca:	f000 fd15 	bl	800dcf8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d004      	beq.n	800d2e0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f000 fd0c 	bl	800dcf8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d00e      	beq.n	800d304 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d2e6:	6879      	ldr	r1, [r7, #4]
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	3304      	adds	r3, #4
 800d2ec:	687a      	ldr	r2, [r7, #4]
 800d2ee:	8b12      	ldrh	r2, [r2, #24]
 800d2f0:	9202      	str	r2, [sp, #8]
 800d2f2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d2f4:	9201      	str	r2, [sp, #4]
 800d2f6:	9300      	str	r3, [sp, #0]
 800d2f8:	460b      	mov	r3, r1
 800d2fa:	697a      	ldr	r2, [r7, #20]
 800d2fc:	69b9      	ldr	r1, [r7, #24]
 800d2fe:	6878      	ldr	r0, [r7, #4]
 800d300:	f004 fcbe 	bl	8011c80 <tcp_rst>
    }
    last_state = pcb->state;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	7d1b      	ldrb	r3, [r3, #20]
 800d308:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f7ff fd34 	bl	800cd78 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d004      	beq.n	800d320 <tcp_abandon+0x154>
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	f06f 010c 	mvn.w	r1, #12
 800d31c:	68f8      	ldr	r0, [r7, #12]
 800d31e:	4798      	blx	r3
  }
}
 800d320:	3728      	adds	r7, #40	@ 0x28
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}
 800d326:	bf00      	nop
 800d328:	0801c4e8 	.word	0x0801c4e8
 800d32c:	0801c62c 	.word	0x0801c62c
 800d330:	0801c52c 	.word	0x0801c52c
 800d334:	0801c648 	.word	0x0801c648
 800d338:	20008824 	.word	0x20008824
 800d33c:	20008818 	.word	0x20008818
 800d340:	20008820 	.word	0x20008820
 800d344:	20008828 	.word	0x20008828

0800d348 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b082      	sub	sp, #8
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d350:	2101      	movs	r1, #1
 800d352:	6878      	ldr	r0, [r7, #4]
 800d354:	f7ff ff3a 	bl	800d1cc <tcp_abandon>
}
 800d358:	bf00      	nop
 800d35a:	3708      	adds	r7, #8
 800d35c:	46bd      	mov	sp, r7
 800d35e:	bd80      	pop	{r7, pc}

0800d360 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b084      	sub	sp, #16
 800d364:	af00      	add	r7, sp, #0
 800d366:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d106      	bne.n	800d37c <tcp_update_rcv_ann_wnd+0x1c>
 800d36e:	4b25      	ldr	r3, [pc, #148]	@ (800d404 <tcp_update_rcv_ann_wnd+0xa4>)
 800d370:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800d374:	4924      	ldr	r1, [pc, #144]	@ (800d408 <tcp_update_rcv_ann_wnd+0xa8>)
 800d376:	4825      	ldr	r0, [pc, #148]	@ (800d40c <tcp_update_rcv_ann_wnd+0xac>)
 800d378:	f00b f9f4 	bl	8018764 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d380:	687a      	ldr	r2, [r7, #4]
 800d382:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800d384:	4413      	add	r3, r2
 800d386:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800d390:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800d394:	bf28      	it	cs
 800d396:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800d39a:	b292      	uxth	r2, r2
 800d39c:	4413      	add	r3, r2
 800d39e:	68fa      	ldr	r2, [r7, #12]
 800d3a0:	1ad3      	subs	r3, r2, r3
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	db08      	blt.n	800d3b8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3b2:	68fa      	ldr	r2, [r7, #12]
 800d3b4:	1ad3      	subs	r3, r2, r3
 800d3b6:	e020      	b.n	800d3fa <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3c0:	1ad3      	subs	r3, r2, r3
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	dd03      	ble.n	800d3ce <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2200      	movs	r2, #0
 800d3ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d3cc:	e014      	b.n	800d3f8 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3d6:	1ad3      	subs	r3, r2, r3
 800d3d8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d3da:	68bb      	ldr	r3, [r7, #8]
 800d3dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3e0:	d306      	bcc.n	800d3f0 <tcp_update_rcv_ann_wnd+0x90>
 800d3e2:	4b08      	ldr	r3, [pc, #32]	@ (800d404 <tcp_update_rcv_ann_wnd+0xa4>)
 800d3e4:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800d3e8:	4909      	ldr	r1, [pc, #36]	@ (800d410 <tcp_update_rcv_ann_wnd+0xb0>)
 800d3ea:	4808      	ldr	r0, [pc, #32]	@ (800d40c <tcp_update_rcv_ann_wnd+0xac>)
 800d3ec:	f00b f9ba 	bl	8018764 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	b29a      	uxth	r2, r3
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800d3f8:	2300      	movs	r3, #0
  }
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3710      	adds	r7, #16
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}
 800d402:	bf00      	nop
 800d404:	0801c4e8 	.word	0x0801c4e8
 800d408:	0801c744 	.word	0x0801c744
 800d40c:	0801c52c 	.word	0x0801c52c
 800d410:	0801c768 	.word	0x0801c768

0800d414 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b084      	sub	sp, #16
 800d418:	af00      	add	r7, sp, #0
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	460b      	mov	r3, r1
 800d41e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d107      	bne.n	800d436 <tcp_recved+0x22>
 800d426:	4b1f      	ldr	r3, [pc, #124]	@ (800d4a4 <tcp_recved+0x90>)
 800d428:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800d42c:	491e      	ldr	r1, [pc, #120]	@ (800d4a8 <tcp_recved+0x94>)
 800d42e:	481f      	ldr	r0, [pc, #124]	@ (800d4ac <tcp_recved+0x98>)
 800d430:	f00b f998 	bl	8018764 <iprintf>
 800d434:	e032      	b.n	800d49c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	7d1b      	ldrb	r3, [r3, #20]
 800d43a:	2b01      	cmp	r3, #1
 800d43c:	d106      	bne.n	800d44c <tcp_recved+0x38>
 800d43e:	4b19      	ldr	r3, [pc, #100]	@ (800d4a4 <tcp_recved+0x90>)
 800d440:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800d444:	491a      	ldr	r1, [pc, #104]	@ (800d4b0 <tcp_recved+0x9c>)
 800d446:	4819      	ldr	r0, [pc, #100]	@ (800d4ac <tcp_recved+0x98>)
 800d448:	f00b f98c 	bl	8018764 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d450:	887b      	ldrh	r3, [r7, #2]
 800d452:	4413      	add	r3, r2
 800d454:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d456:	89fb      	ldrh	r3, [r7, #14]
 800d458:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d45c:	d804      	bhi.n	800d468 <tcp_recved+0x54>
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d462:	89fa      	ldrh	r2, [r7, #14]
 800d464:	429a      	cmp	r2, r3
 800d466:	d204      	bcs.n	800d472 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d46e:	851a      	strh	r2, [r3, #40]	@ 0x28
 800d470:	e002      	b.n	800d478 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	89fa      	ldrh	r2, [r7, #14]
 800d476:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f7ff ff71 	bl	800d360 <tcp_update_rcv_ann_wnd>
 800d47e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800d486:	d309      	bcc.n	800d49c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	8b5b      	ldrh	r3, [r3, #26]
 800d48c:	f043 0302 	orr.w	r3, r3, #2
 800d490:	b29a      	uxth	r2, r3
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d496:	6878      	ldr	r0, [r7, #4]
 800d498:	f003 fe3e 	bl	8011118 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d49c:	3710      	adds	r7, #16
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}
 800d4a2:	bf00      	nop
 800d4a4:	0801c4e8 	.word	0x0801c4e8
 800d4a8:	0801c784 	.word	0x0801c784
 800d4ac:	0801c52c 	.word	0x0801c52c
 800d4b0:	0801c79c 	.word	0x0801c79c

0800d4b4 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d4b4:	b5b0      	push	{r4, r5, r7, lr}
 800d4b6:	b090      	sub	sp, #64	@ 0x40
 800d4b8:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800d4c0:	4b95      	ldr	r3, [pc, #596]	@ (800d718 <tcp_slowtmr+0x264>)
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	3301      	adds	r3, #1
 800d4c6:	4a94      	ldr	r2, [pc, #592]	@ (800d718 <tcp_slowtmr+0x264>)
 800d4c8:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d4ca:	4b94      	ldr	r3, [pc, #592]	@ (800d71c <tcp_slowtmr+0x268>)
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	b2da      	uxtb	r2, r3
 800d4d2:	4b92      	ldr	r3, [pc, #584]	@ (800d71c <tcp_slowtmr+0x268>)
 800d4d4:	701a      	strb	r2, [r3, #0]
 800d4d6:	e000      	b.n	800d4da <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800d4d8:	bf00      	nop
  prev = NULL;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800d4de:	4b90      	ldr	r3, [pc, #576]	@ (800d720 <tcp_slowtmr+0x26c>)
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d4e4:	e29f      	b.n	800da26 <tcp_slowtmr+0x572>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4e8:	7d1b      	ldrb	r3, [r3, #20]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d106      	bne.n	800d4fc <tcp_slowtmr+0x48>
 800d4ee:	4b8d      	ldr	r3, [pc, #564]	@ (800d724 <tcp_slowtmr+0x270>)
 800d4f0:	f240 42be 	movw	r2, #1214	@ 0x4be
 800d4f4:	498c      	ldr	r1, [pc, #560]	@ (800d728 <tcp_slowtmr+0x274>)
 800d4f6:	488d      	ldr	r0, [pc, #564]	@ (800d72c <tcp_slowtmr+0x278>)
 800d4f8:	f00b f934 	bl	8018764 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fe:	7d1b      	ldrb	r3, [r3, #20]
 800d500:	2b01      	cmp	r3, #1
 800d502:	d106      	bne.n	800d512 <tcp_slowtmr+0x5e>
 800d504:	4b87      	ldr	r3, [pc, #540]	@ (800d724 <tcp_slowtmr+0x270>)
 800d506:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800d50a:	4989      	ldr	r1, [pc, #548]	@ (800d730 <tcp_slowtmr+0x27c>)
 800d50c:	4887      	ldr	r0, [pc, #540]	@ (800d72c <tcp_slowtmr+0x278>)
 800d50e:	f00b f929 	bl	8018764 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d514:	7d1b      	ldrb	r3, [r3, #20]
 800d516:	2b0a      	cmp	r3, #10
 800d518:	d106      	bne.n	800d528 <tcp_slowtmr+0x74>
 800d51a:	4b82      	ldr	r3, [pc, #520]	@ (800d724 <tcp_slowtmr+0x270>)
 800d51c:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800d520:	4984      	ldr	r1, [pc, #528]	@ (800d734 <tcp_slowtmr+0x280>)
 800d522:	4882      	ldr	r0, [pc, #520]	@ (800d72c <tcp_slowtmr+0x278>)
 800d524:	f00b f91e 	bl	8018764 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d52a:	7f9a      	ldrb	r2, [r3, #30]
 800d52c:	4b7b      	ldr	r3, [pc, #492]	@ (800d71c <tcp_slowtmr+0x268>)
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	429a      	cmp	r2, r3
 800d532:	d105      	bne.n	800d540 <tcp_slowtmr+0x8c>
      prev = pcb;
 800d534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d536:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d53a:	68db      	ldr	r3, [r3, #12]
 800d53c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800d53e:	e272      	b.n	800da26 <tcp_slowtmr+0x572>
    pcb->last_timer = tcp_timer_ctr;
 800d540:	4b76      	ldr	r3, [pc, #472]	@ (800d71c <tcp_slowtmr+0x268>)
 800d542:	781a      	ldrb	r2, [r3, #0]
 800d544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d546:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800d548:	2300      	movs	r3, #0
 800d54a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800d54e:	2300      	movs	r3, #0
 800d550:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d556:	7d1b      	ldrb	r3, [r3, #20]
 800d558:	2b02      	cmp	r3, #2
 800d55a:	d10a      	bne.n	800d572 <tcp_slowtmr+0xbe>
 800d55c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d55e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d562:	2b05      	cmp	r3, #5
 800d564:	d905      	bls.n	800d572 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800d566:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d56a:	3301      	adds	r3, #1
 800d56c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d570:	e11e      	b.n	800d7b0 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d574:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d578:	2b0b      	cmp	r3, #11
 800d57a:	d905      	bls.n	800d588 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800d57c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d580:	3301      	adds	r3, #1
 800d582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d586:	e113      	b.n	800d7b0 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800d588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d58a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d075      	beq.n	800d67e <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d594:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d596:	2b00      	cmp	r3, #0
 800d598:	d006      	beq.n	800d5a8 <tcp_slowtmr+0xf4>
 800d59a:	4b62      	ldr	r3, [pc, #392]	@ (800d724 <tcp_slowtmr+0x270>)
 800d59c:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800d5a0:	4965      	ldr	r1, [pc, #404]	@ (800d738 <tcp_slowtmr+0x284>)
 800d5a2:	4862      	ldr	r0, [pc, #392]	@ (800d72c <tcp_slowtmr+0x278>)
 800d5a4:	f00b f8de 	bl	8018764 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d106      	bne.n	800d5be <tcp_slowtmr+0x10a>
 800d5b0:	4b5c      	ldr	r3, [pc, #368]	@ (800d724 <tcp_slowtmr+0x270>)
 800d5b2:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800d5b6:	4961      	ldr	r1, [pc, #388]	@ (800d73c <tcp_slowtmr+0x288>)
 800d5b8:	485c      	ldr	r0, [pc, #368]	@ (800d72c <tcp_slowtmr+0x278>)
 800d5ba:	f00b f8d3 	bl	8018764 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d5be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800d5c4:	2b0b      	cmp	r3, #11
 800d5c6:	d905      	bls.n	800d5d4 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800d5c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d5d2:	e0ed      	b.n	800d7b0 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d5d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5d6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d5da:	3b01      	subs	r3, #1
 800d5dc:	4a58      	ldr	r2, [pc, #352]	@ (800d740 <tcp_slowtmr+0x28c>)
 800d5de:	5cd3      	ldrb	r3, [r2, r3]
 800d5e0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800d5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d5e8:	7c7a      	ldrb	r2, [r7, #17]
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d907      	bls.n	800d5fe <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800d5ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	b2da      	uxtb	r2, r3
 800d5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5fa:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d5fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d600:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d604:	7c7a      	ldrb	r2, [r7, #17]
 800d606:	429a      	cmp	r2, r3
 800d608:	f200 80d2 	bhi.w	800d7b0 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800d60c:	2301      	movs	r3, #1
 800d60e:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d616:	2b00      	cmp	r3, #0
 800d618:	d108      	bne.n	800d62c <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d61a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d61c:	f004 fc24 	bl	8011e68 <tcp_zero_window_probe>
 800d620:	4603      	mov	r3, r0
 800d622:	2b00      	cmp	r3, #0
 800d624:	d014      	beq.n	800d650 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800d626:	2300      	movs	r3, #0
 800d628:	623b      	str	r3, [r7, #32]
 800d62a:	e011      	b.n	800d650 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d62c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d632:	4619      	mov	r1, r3
 800d634:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d636:	f003 fae9 	bl	8010c0c <tcp_split_unsent_seg>
 800d63a:	4603      	mov	r3, r0
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d107      	bne.n	800d650 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800d640:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d642:	f003 fd69 	bl	8011118 <tcp_output>
 800d646:	4603      	mov	r3, r0
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d101      	bne.n	800d650 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800d64c:	2300      	movs	r3, #0
 800d64e:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800d650:	6a3b      	ldr	r3, [r7, #32]
 800d652:	2b00      	cmp	r3, #0
 800d654:	f000 80ac 	beq.w	800d7b0 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800d658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d65a:	2200      	movs	r2, #0
 800d65c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d662:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d666:	2b06      	cmp	r3, #6
 800d668:	f200 80a2 	bhi.w	800d7b0 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800d66c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d66e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d672:	3301      	adds	r3, #1
 800d674:	b2da      	uxtb	r2, r3
 800d676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d678:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800d67c:	e098      	b.n	800d7b0 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d67e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d680:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d684:	2b00      	cmp	r3, #0
 800d686:	db0f      	blt.n	800d6a8 <tcp_slowtmr+0x1f4>
 800d688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d68e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d692:	4293      	cmp	r3, r2
 800d694:	d008      	beq.n	800d6a8 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800d696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d698:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d69c:	b29b      	uxth	r3, r3
 800d69e:	3301      	adds	r3, #1
 800d6a0:	b29b      	uxth	r3, r3
 800d6a2:	b21a      	sxth	r2, r3
 800d6a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6a6:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800d6a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6aa:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800d6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d6b4:	429a      	cmp	r2, r3
 800d6b6:	db7b      	blt.n	800d7b0 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d6b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d6ba:	f004 f821 	bl	8011700 <tcp_rexmit_rto_prepare>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d007      	beq.n	800d6d4 <tcp_slowtmr+0x220>
 800d6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d171      	bne.n	800d7b0 <tcp_slowtmr+0x2fc>
 800d6cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d06d      	beq.n	800d7b0 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800d6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d6:	7d1b      	ldrb	r3, [r3, #20]
 800d6d8:	2b02      	cmp	r3, #2
 800d6da:	d03a      	beq.n	800d752 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d6dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d6e2:	2b0c      	cmp	r3, #12
 800d6e4:	bf28      	it	cs
 800d6e6:	230c      	movcs	r3, #12
 800d6e8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d6ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ec:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d6f0:	10db      	asrs	r3, r3, #3
 800d6f2:	b21b      	sxth	r3, r3
 800d6f4:	461a      	mov	r2, r3
 800d6f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d6fc:	4413      	add	r3, r2
 800d6fe:	7efa      	ldrb	r2, [r7, #27]
 800d700:	4910      	ldr	r1, [pc, #64]	@ (800d744 <tcp_slowtmr+0x290>)
 800d702:	5c8a      	ldrb	r2, [r1, r2]
 800d704:	4093      	lsls	r3, r2
 800d706:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d708:	697b      	ldr	r3, [r7, #20]
 800d70a:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800d70e:	4293      	cmp	r3, r2
 800d710:	dc1a      	bgt.n	800d748 <tcp_slowtmr+0x294>
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	b21a      	sxth	r2, r3
 800d716:	e019      	b.n	800d74c <tcp_slowtmr+0x298>
 800d718:	20008814 	.word	0x20008814
 800d71c:	2000882a 	.word	0x2000882a
 800d720:	20008820 	.word	0x20008820
 800d724:	0801c4e8 	.word	0x0801c4e8
 800d728:	0801c82c 	.word	0x0801c82c
 800d72c:	0801c52c 	.word	0x0801c52c
 800d730:	0801c858 	.word	0x0801c858
 800d734:	0801c884 	.word	0x0801c884
 800d738:	0801c8b4 	.word	0x0801c8b4
 800d73c:	0801c8e8 	.word	0x0801c8e8
 800d740:	0801e9ac 	.word	0x0801e9ac
 800d744:	0801e99c 	.word	0x0801e99c
 800d748:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800d752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d754:	2200      	movs	r2, #0
 800d756:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d758:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d75a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d75e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d760:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d764:	4293      	cmp	r3, r2
 800d766:	bf28      	it	cs
 800d768:	4613      	movcs	r3, r2
 800d76a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800d76c:	8a7b      	ldrh	r3, [r7, #18]
 800d76e:	085b      	lsrs	r3, r3, #1
 800d770:	b29a      	uxth	r2, r3
 800d772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d774:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d77e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d780:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d782:	005b      	lsls	r3, r3, #1
 800d784:	b29b      	uxth	r3, r3
 800d786:	429a      	cmp	r2, r3
 800d788:	d206      	bcs.n	800d798 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d78a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d78c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d78e:	005b      	lsls	r3, r3, #1
 800d790:	b29a      	uxth	r2, r3
 800d792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d794:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800d798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d79a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800d79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d79e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800d7a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7a4:	2200      	movs	r2, #0
 800d7a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d7aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d7ac:	f004 f818 	bl	80117e0 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800d7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7b2:	7d1b      	ldrb	r3, [r3, #20]
 800d7b4:	2b06      	cmp	r3, #6
 800d7b6:	d111      	bne.n	800d7dc <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800d7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ba:	8b5b      	ldrh	r3, [r3, #26]
 800d7bc:	f003 0310 	and.w	r3, r3, #16
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d00b      	beq.n	800d7dc <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d7c4:	4b9d      	ldr	r3, [pc, #628]	@ (800da3c <tcp_slowtmr+0x588>)
 800d7c6:	681a      	ldr	r2, [r3, #0]
 800d7c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ca:	6a1b      	ldr	r3, [r3, #32]
 800d7cc:	1ad3      	subs	r3, r2, r3
 800d7ce:	2b28      	cmp	r3, #40	@ 0x28
 800d7d0:	d904      	bls.n	800d7dc <tcp_slowtmr+0x328>
          ++pcb_remove;
 800d7d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7d6:	3301      	adds	r3, #1
 800d7d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7de:	7a5b      	ldrb	r3, [r3, #9]
 800d7e0:	f003 0308 	and.w	r3, r3, #8
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d04c      	beq.n	800d882 <tcp_slowtmr+0x3ce>
        ((pcb->state == ESTABLISHED) ||
 800d7e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ea:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d7ec:	2b04      	cmp	r3, #4
 800d7ee:	d003      	beq.n	800d7f8 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800d7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800d7f4:	2b07      	cmp	r3, #7
 800d7f6:	d144      	bne.n	800d882 <tcp_slowtmr+0x3ce>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d7f8:	4b90      	ldr	r3, [pc, #576]	@ (800da3c <tcp_slowtmr+0x588>)
 800d7fa:	681a      	ldr	r2, [r3, #0]
 800d7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7fe:	6a1b      	ldr	r3, [r3, #32]
 800d800:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d804:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d808:	f503 2324 	add.w	r3, r3, #671744	@ 0xa4000
 800d80c:	f603 43b8 	addw	r3, r3, #3256	@ 0xcb8
 800d810:	498b      	ldr	r1, [pc, #556]	@ (800da40 <tcp_slowtmr+0x58c>)
 800d812:	fba1 1303 	umull	r1, r3, r1, r3
 800d816:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d818:	429a      	cmp	r2, r3
 800d81a:	d90a      	bls.n	800d832 <tcp_slowtmr+0x37e>
        ++pcb_remove;
 800d81c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d820:	3301      	adds	r3, #1
 800d822:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800d826:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d82a:	3301      	adds	r3, #1
 800d82c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d830:	e027      	b.n	800d882 <tcp_slowtmr+0x3ce>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d832:	4b82      	ldr	r3, [pc, #520]	@ (800da3c <tcp_slowtmr+0x588>)
 800d834:	681a      	ldr	r2, [r3, #0]
 800d836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d838:	6a1b      	ldr	r3, [r3, #32]
 800d83a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d83c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d83e:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d844:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d848:	4618      	mov	r0, r3
 800d84a:	4b7e      	ldr	r3, [pc, #504]	@ (800da44 <tcp_slowtmr+0x590>)
 800d84c:	fb00 f303 	mul.w	r3, r0, r3
 800d850:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d852:	497b      	ldr	r1, [pc, #492]	@ (800da40 <tcp_slowtmr+0x58c>)
 800d854:	fba1 1303 	umull	r1, r3, r1, r3
 800d858:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d85a:	429a      	cmp	r2, r3
 800d85c:	d911      	bls.n	800d882 <tcp_slowtmr+0x3ce>
        err = tcp_keepalive(pcb);
 800d85e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d860:	f004 fac2 	bl	8011de8 <tcp_keepalive>
 800d864:	4603      	mov	r3, r0
 800d866:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800d86a:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d107      	bne.n	800d882 <tcp_slowtmr+0x3ce>
          pcb->keep_cnt_sent++;
 800d872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d874:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d878:	3301      	adds	r3, #1
 800d87a:	b2da      	uxtb	r2, r3
 800d87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d87e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800d882:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d884:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d886:	2b00      	cmp	r3, #0
 800d888:	d011      	beq.n	800d8ae <tcp_slowtmr+0x3fa>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d88a:	4b6c      	ldr	r3, [pc, #432]	@ (800da3c <tcp_slowtmr+0x588>)
 800d88c:	681a      	ldr	r2, [r3, #0]
 800d88e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d890:	6a1b      	ldr	r3, [r3, #32]
 800d892:	1ad2      	subs	r2, r2, r3
 800d894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d896:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d89a:	4619      	mov	r1, r3
 800d89c:	460b      	mov	r3, r1
 800d89e:	005b      	lsls	r3, r3, #1
 800d8a0:	440b      	add	r3, r1
 800d8a2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d302      	bcc.n	800d8ae <tcp_slowtmr+0x3fa>
      tcp_free_ooseq(pcb);
 800d8a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8aa:	f000 fddb 	bl	800e464 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800d8ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b0:	7d1b      	ldrb	r3, [r3, #20]
 800d8b2:	2b03      	cmp	r3, #3
 800d8b4:	d10b      	bne.n	800d8ce <tcp_slowtmr+0x41a>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d8b6:	4b61      	ldr	r3, [pc, #388]	@ (800da3c <tcp_slowtmr+0x588>)
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8bc:	6a1b      	ldr	r3, [r3, #32]
 800d8be:	1ad3      	subs	r3, r2, r3
 800d8c0:	2b28      	cmp	r3, #40	@ 0x28
 800d8c2:	d904      	bls.n	800d8ce <tcp_slowtmr+0x41a>
        ++pcb_remove;
 800d8c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8c8:	3301      	adds	r3, #1
 800d8ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800d8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d0:	7d1b      	ldrb	r3, [r3, #20]
 800d8d2:	2b09      	cmp	r3, #9
 800d8d4:	d10b      	bne.n	800d8ee <tcp_slowtmr+0x43a>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d8d6:	4b59      	ldr	r3, [pc, #356]	@ (800da3c <tcp_slowtmr+0x588>)
 800d8d8:	681a      	ldr	r2, [r3, #0]
 800d8da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8dc:	6a1b      	ldr	r3, [r3, #32]
 800d8de:	1ad3      	subs	r3, r2, r3
 800d8e0:	2bf0      	cmp	r3, #240	@ 0xf0
 800d8e2:	d904      	bls.n	800d8ee <tcp_slowtmr+0x43a>
        ++pcb_remove;
 800d8e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800d8ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d060      	beq.n	800d9b8 <tcp_slowtmr+0x504>
      tcp_err_fn err_fn = pcb->errf;
 800d8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d8fc:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800d8fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d900:	f000 fbfc 	bl	800e0fc <tcp_pcb_purge>
      if (prev != NULL) {
 800d904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d906:	2b00      	cmp	r3, #0
 800d908:	d010      	beq.n	800d92c <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d90a:	4b4f      	ldr	r3, [pc, #316]	@ (800da48 <tcp_slowtmr+0x594>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d910:	429a      	cmp	r2, r3
 800d912:	d106      	bne.n	800d922 <tcp_slowtmr+0x46e>
 800d914:	4b4d      	ldr	r3, [pc, #308]	@ (800da4c <tcp_slowtmr+0x598>)
 800d916:	f240 526d 	movw	r2, #1389	@ 0x56d
 800d91a:	494d      	ldr	r1, [pc, #308]	@ (800da50 <tcp_slowtmr+0x59c>)
 800d91c:	484d      	ldr	r0, [pc, #308]	@ (800da54 <tcp_slowtmr+0x5a0>)
 800d91e:	f00a ff21 	bl	8018764 <iprintf>
        prev->next = pcb->next;
 800d922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d924:	68da      	ldr	r2, [r3, #12]
 800d926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d928:	60da      	str	r2, [r3, #12]
 800d92a:	e00f      	b.n	800d94c <tcp_slowtmr+0x498>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d92c:	4b46      	ldr	r3, [pc, #280]	@ (800da48 <tcp_slowtmr+0x594>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d932:	429a      	cmp	r2, r3
 800d934:	d006      	beq.n	800d944 <tcp_slowtmr+0x490>
 800d936:	4b45      	ldr	r3, [pc, #276]	@ (800da4c <tcp_slowtmr+0x598>)
 800d938:	f240 5271 	movw	r2, #1393	@ 0x571
 800d93c:	4946      	ldr	r1, [pc, #280]	@ (800da58 <tcp_slowtmr+0x5a4>)
 800d93e:	4845      	ldr	r0, [pc, #276]	@ (800da54 <tcp_slowtmr+0x5a0>)
 800d940:	f00a ff10 	bl	8018764 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d946:	68db      	ldr	r3, [r3, #12]
 800d948:	4a3f      	ldr	r2, [pc, #252]	@ (800da48 <tcp_slowtmr+0x594>)
 800d94a:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800d94c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d950:	2b00      	cmp	r3, #0
 800d952:	d013      	beq.n	800d97c <tcp_slowtmr+0x4c8>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d956:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d95c:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800d95e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d960:	3304      	adds	r3, #4
 800d962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d964:	8ad2      	ldrh	r2, [r2, #22]
 800d966:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d968:	8b09      	ldrh	r1, [r1, #24]
 800d96a:	9102      	str	r1, [sp, #8]
 800d96c:	9201      	str	r2, [sp, #4]
 800d96e:	9300      	str	r3, [sp, #0]
 800d970:	462b      	mov	r3, r5
 800d972:	4622      	mov	r2, r4
 800d974:	4601      	mov	r1, r0
 800d976:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d978:	f004 f982 	bl	8011c80 <tcp_rst>
      err_arg = pcb->callback_arg;
 800d97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d984:	7d1b      	ldrb	r3, [r3, #20]
 800d986:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d98a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d98c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d98e:	68db      	ldr	r3, [r3, #12]
 800d990:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d992:	6838      	ldr	r0, [r7, #0]
 800d994:	f7ff f9f0 	bl	800cd78 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d998:	4b30      	ldr	r3, [pc, #192]	@ (800da5c <tcp_slowtmr+0x5a8>)
 800d99a:	2200      	movs	r2, #0
 800d99c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d004      	beq.n	800d9ae <tcp_slowtmr+0x4fa>
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	f06f 010c 	mvn.w	r1, #12
 800d9aa:	68b8      	ldr	r0, [r7, #8]
 800d9ac:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d9ae:	4b2b      	ldr	r3, [pc, #172]	@ (800da5c <tcp_slowtmr+0x5a8>)
 800d9b0:	781b      	ldrb	r3, [r3, #0]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d037      	beq.n	800da26 <tcp_slowtmr+0x572>
        goto tcp_slowtmr_start;
 800d9b6:	e590      	b.n	800d4da <tcp_slowtmr+0x26>
      prev = pcb;
 800d9b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d9bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9be:	68db      	ldr	r3, [r3, #12]
 800d9c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800d9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c4:	7f1b      	ldrb	r3, [r3, #28]
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	b2da      	uxtb	r2, r3
 800d9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9cc:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d0:	7f1a      	ldrb	r2, [r3, #28]
 800d9d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9d4:	7f5b      	ldrb	r3, [r3, #29]
 800d9d6:	429a      	cmp	r2, r3
 800d9d8:	d325      	bcc.n	800da26 <tcp_slowtmr+0x572>
        prev->polltmr = 0;
 800d9da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9dc:	2200      	movs	r2, #0
 800d9de:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800d9e0:	4b1e      	ldr	r3, [pc, #120]	@ (800da5c <tcp_slowtmr+0x5a8>)
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	d00b      	beq.n	800da08 <tcp_slowtmr+0x554>
 800d9f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d9f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9f8:	6912      	ldr	r2, [r2, #16]
 800d9fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9fc:	4610      	mov	r0, r2
 800d9fe:	4798      	blx	r3
 800da00:	4603      	mov	r3, r0
 800da02:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800da06:	e002      	b.n	800da0e <tcp_slowtmr+0x55a>
 800da08:	2300      	movs	r3, #0
 800da0a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800da0e:	4b13      	ldr	r3, [pc, #76]	@ (800da5c <tcp_slowtmr+0x5a8>)
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	2b00      	cmp	r3, #0
 800da14:	f47f ad60 	bne.w	800d4d8 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800da18:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d102      	bne.n	800da26 <tcp_slowtmr+0x572>
          tcp_output(prev);
 800da20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da22:	f003 fb79 	bl	8011118 <tcp_output>
  while (pcb != NULL) {
 800da26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da28:	2b00      	cmp	r3, #0
 800da2a:	f47f ad5c 	bne.w	800d4e6 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800da2e:	2300      	movs	r3, #0
 800da30:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800da32:	4b0b      	ldr	r3, [pc, #44]	@ (800da60 <tcp_slowtmr+0x5ac>)
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800da38:	e067      	b.n	800db0a <tcp_slowtmr+0x656>
 800da3a:	bf00      	nop
 800da3c:	20008814 	.word	0x20008814
 800da40:	10624dd3 	.word	0x10624dd3
 800da44:	000124f8 	.word	0x000124f8
 800da48:	20008820 	.word	0x20008820
 800da4c:	0801c4e8 	.word	0x0801c4e8
 800da50:	0801c920 	.word	0x0801c920
 800da54:	0801c52c 	.word	0x0801c52c
 800da58:	0801c94c 	.word	0x0801c94c
 800da5c:	20008828 	.word	0x20008828
 800da60:	20008824 	.word	0x20008824
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800da64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da66:	7d1b      	ldrb	r3, [r3, #20]
 800da68:	2b0a      	cmp	r3, #10
 800da6a:	d006      	beq.n	800da7a <tcp_slowtmr+0x5c6>
 800da6c:	4b2b      	ldr	r3, [pc, #172]	@ (800db1c <tcp_slowtmr+0x668>)
 800da6e:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800da72:	492b      	ldr	r1, [pc, #172]	@ (800db20 <tcp_slowtmr+0x66c>)
 800da74:	482b      	ldr	r0, [pc, #172]	@ (800db24 <tcp_slowtmr+0x670>)
 800da76:	f00a fe75 	bl	8018764 <iprintf>
    pcb_remove = 0;
 800da7a:	2300      	movs	r3, #0
 800da7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800da80:	4b29      	ldr	r3, [pc, #164]	@ (800db28 <tcp_slowtmr+0x674>)
 800da82:	681a      	ldr	r2, [r3, #0]
 800da84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da86:	6a1b      	ldr	r3, [r3, #32]
 800da88:	1ad3      	subs	r3, r2, r3
 800da8a:	2bf0      	cmp	r3, #240	@ 0xf0
 800da8c:	d904      	bls.n	800da98 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800da8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da92:	3301      	adds	r3, #1
 800da94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800da98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d02f      	beq.n	800db00 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800daa0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800daa2:	f000 fb2b 	bl	800e0fc <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800daa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d010      	beq.n	800dace <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800daac:	4b1f      	ldr	r3, [pc, #124]	@ (800db2c <tcp_slowtmr+0x678>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dab2:	429a      	cmp	r2, r3
 800dab4:	d106      	bne.n	800dac4 <tcp_slowtmr+0x610>
 800dab6:	4b19      	ldr	r3, [pc, #100]	@ (800db1c <tcp_slowtmr+0x668>)
 800dab8:	f240 52af 	movw	r2, #1455	@ 0x5af
 800dabc:	491c      	ldr	r1, [pc, #112]	@ (800db30 <tcp_slowtmr+0x67c>)
 800dabe:	4819      	ldr	r0, [pc, #100]	@ (800db24 <tcp_slowtmr+0x670>)
 800dac0:	f00a fe50 	bl	8018764 <iprintf>
        prev->next = pcb->next;
 800dac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac6:	68da      	ldr	r2, [r3, #12]
 800dac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800daca:	60da      	str	r2, [r3, #12]
 800dacc:	e00f      	b.n	800daee <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800dace:	4b17      	ldr	r3, [pc, #92]	@ (800db2c <tcp_slowtmr+0x678>)
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d006      	beq.n	800dae6 <tcp_slowtmr+0x632>
 800dad8:	4b10      	ldr	r3, [pc, #64]	@ (800db1c <tcp_slowtmr+0x668>)
 800dada:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800dade:	4915      	ldr	r1, [pc, #84]	@ (800db34 <tcp_slowtmr+0x680>)
 800dae0:	4810      	ldr	r0, [pc, #64]	@ (800db24 <tcp_slowtmr+0x670>)
 800dae2:	f00a fe3f 	bl	8018764 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800dae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dae8:	68db      	ldr	r3, [r3, #12]
 800daea:	4a10      	ldr	r2, [pc, #64]	@ (800db2c <tcp_slowtmr+0x678>)
 800daec:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800daee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800daf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf4:	68db      	ldr	r3, [r3, #12]
 800daf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800daf8:	69f8      	ldr	r0, [r7, #28]
 800dafa:	f7ff f93d 	bl	800cd78 <tcp_free>
 800dafe:	e004      	b.n	800db0a <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800db00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db02:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800db04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db06:	68db      	ldr	r3, [r3, #12]
 800db08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800db0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d1a9      	bne.n	800da64 <tcp_slowtmr+0x5b0>
    }
  }
}
 800db10:	bf00      	nop
 800db12:	bf00      	nop
 800db14:	3730      	adds	r7, #48	@ 0x30
 800db16:	46bd      	mov	sp, r7
 800db18:	bdb0      	pop	{r4, r5, r7, pc}
 800db1a:	bf00      	nop
 800db1c:	0801c4e8 	.word	0x0801c4e8
 800db20:	0801c978 	.word	0x0801c978
 800db24:	0801c52c 	.word	0x0801c52c
 800db28:	20008814 	.word	0x20008814
 800db2c:	20008824 	.word	0x20008824
 800db30:	0801c9a8 	.word	0x0801c9a8
 800db34:	0801c9d0 	.word	0x0801c9d0

0800db38 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b082      	sub	sp, #8
 800db3c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800db3e:	4b2d      	ldr	r3, [pc, #180]	@ (800dbf4 <tcp_fasttmr+0xbc>)
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	3301      	adds	r3, #1
 800db44:	b2da      	uxtb	r2, r3
 800db46:	4b2b      	ldr	r3, [pc, #172]	@ (800dbf4 <tcp_fasttmr+0xbc>)
 800db48:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800db4a:	4b2b      	ldr	r3, [pc, #172]	@ (800dbf8 <tcp_fasttmr+0xc0>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800db50:	e048      	b.n	800dbe4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	7f9a      	ldrb	r2, [r3, #30]
 800db56:	4b27      	ldr	r3, [pc, #156]	@ (800dbf4 <tcp_fasttmr+0xbc>)
 800db58:	781b      	ldrb	r3, [r3, #0]
 800db5a:	429a      	cmp	r2, r3
 800db5c:	d03f      	beq.n	800dbde <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800db5e:	4b25      	ldr	r3, [pc, #148]	@ (800dbf4 <tcp_fasttmr+0xbc>)
 800db60:	781a      	ldrb	r2, [r3, #0]
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	8b5b      	ldrh	r3, [r3, #26]
 800db6a:	f003 0301 	and.w	r3, r3, #1
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d010      	beq.n	800db94 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	8b5b      	ldrh	r3, [r3, #26]
 800db76:	f043 0302 	orr.w	r3, r3, #2
 800db7a:	b29a      	uxth	r2, r3
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f003 fac9 	bl	8011118 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	8b5b      	ldrh	r3, [r3, #26]
 800db8a:	f023 0303 	bic.w	r3, r3, #3
 800db8e:	b29a      	uxth	r2, r3
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	8b5b      	ldrh	r3, [r3, #26]
 800db98:	f003 0308 	and.w	r3, r3, #8
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d009      	beq.n	800dbb4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	8b5b      	ldrh	r3, [r3, #26]
 800dba4:	f023 0308 	bic.w	r3, r3, #8
 800dba8:	b29a      	uxth	r2, r3
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f7ff fa76 	bl	800d0a0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	68db      	ldr	r3, [r3, #12]
 800dbb8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d00a      	beq.n	800dbd8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800dbc2:	4b0e      	ldr	r3, [pc, #56]	@ (800dbfc <tcp_fasttmr+0xc4>)
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800dbc8:	6878      	ldr	r0, [r7, #4]
 800dbca:	f000 f819 	bl	800dc00 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800dbce:	4b0b      	ldr	r3, [pc, #44]	@ (800dbfc <tcp_fasttmr+0xc4>)
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d000      	beq.n	800dbd8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800dbd6:	e7b8      	b.n	800db4a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	607b      	str	r3, [r7, #4]
 800dbdc:	e002      	b.n	800dbe4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	68db      	ldr	r3, [r3, #12]
 800dbe2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d1b3      	bne.n	800db52 <tcp_fasttmr+0x1a>
    }
  }
}
 800dbea:	bf00      	nop
 800dbec:	bf00      	nop
 800dbee:	3708      	adds	r7, #8
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}
 800dbf4:	2000882a 	.word	0x2000882a
 800dbf8:	20008820 	.word	0x20008820
 800dbfc:	20008828 	.word	0x20008828

0800dc00 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800dc00:	b590      	push	{r4, r7, lr}
 800dc02:	b085      	sub	sp, #20
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d109      	bne.n	800dc22 <tcp_process_refused_data+0x22>
 800dc0e:	4b37      	ldr	r3, [pc, #220]	@ (800dcec <tcp_process_refused_data+0xec>)
 800dc10:	f240 6209 	movw	r2, #1545	@ 0x609
 800dc14:	4936      	ldr	r1, [pc, #216]	@ (800dcf0 <tcp_process_refused_data+0xf0>)
 800dc16:	4837      	ldr	r0, [pc, #220]	@ (800dcf4 <tcp_process_refused_data+0xf4>)
 800dc18:	f00a fda4 	bl	8018764 <iprintf>
 800dc1c:	f06f 030f 	mvn.w	r3, #15
 800dc20:	e060      	b.n	800dce4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc26:	7b5b      	ldrb	r3, [r3, #13]
 800dc28:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dc2e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2200      	movs	r2, #0
 800dc34:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d00b      	beq.n	800dc58 <tcp_process_refused_data+0x58>
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6918      	ldr	r0, [r3, #16]
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	68ba      	ldr	r2, [r7, #8]
 800dc4e:	6879      	ldr	r1, [r7, #4]
 800dc50:	47a0      	blx	r4
 800dc52:	4603      	mov	r3, r0
 800dc54:	73fb      	strb	r3, [r7, #15]
 800dc56:	e007      	b.n	800dc68 <tcp_process_refused_data+0x68>
 800dc58:	2300      	movs	r3, #0
 800dc5a:	68ba      	ldr	r2, [r7, #8]
 800dc5c:	6879      	ldr	r1, [r7, #4]
 800dc5e:	2000      	movs	r0, #0
 800dc60:	f000 f8a4 	bl	800ddac <tcp_recv_null>
 800dc64:	4603      	mov	r3, r0
 800dc66:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800dc68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d12a      	bne.n	800dcc6 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800dc70:	7bbb      	ldrb	r3, [r7, #14]
 800dc72:	f003 0320 	and.w	r3, r3, #32
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d033      	beq.n	800dce2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc7e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800dc82:	d005      	beq.n	800dc90 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dc88:	3301      	adds	r3, #1
 800dc8a:	b29a      	uxth	r2, r3
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d00b      	beq.n	800dcb2 <tcp_process_refused_data+0xb2>
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	6918      	ldr	r0, [r3, #16]
 800dca4:	2300      	movs	r3, #0
 800dca6:	2200      	movs	r2, #0
 800dca8:	6879      	ldr	r1, [r7, #4]
 800dcaa:	47a0      	blx	r4
 800dcac:	4603      	mov	r3, r0
 800dcae:	73fb      	strb	r3, [r7, #15]
 800dcb0:	e001      	b.n	800dcb6 <tcp_process_refused_data+0xb6>
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800dcb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcba:	f113 0f0d 	cmn.w	r3, #13
 800dcbe:	d110      	bne.n	800dce2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800dcc0:	f06f 030c 	mvn.w	r3, #12
 800dcc4:	e00e      	b.n	800dce4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800dcc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcca:	f113 0f0d 	cmn.w	r3, #13
 800dcce:	d102      	bne.n	800dcd6 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800dcd0:	f06f 030c 	mvn.w	r3, #12
 800dcd4:	e006      	b.n	800dce4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	68ba      	ldr	r2, [r7, #8]
 800dcda:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800dcdc:	f06f 0304 	mvn.w	r3, #4
 800dce0:	e000      	b.n	800dce4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800dce2:	2300      	movs	r3, #0
}
 800dce4:	4618      	mov	r0, r3
 800dce6:	3714      	adds	r7, #20
 800dce8:	46bd      	mov	sp, r7
 800dcea:	bd90      	pop	{r4, r7, pc}
 800dcec:	0801c4e8 	.word	0x0801c4e8
 800dcf0:	0801c9f8 	.word	0x0801c9f8
 800dcf4:	0801c52c 	.word	0x0801c52c

0800dcf8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800dcf8:	b580      	push	{r7, lr}
 800dcfa:	b084      	sub	sp, #16
 800dcfc:	af00      	add	r7, sp, #0
 800dcfe:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800dd00:	e007      	b.n	800dd12 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800dd08:	6878      	ldr	r0, [r7, #4]
 800dd0a:	f000 f80a 	bl	800dd22 <tcp_seg_free>
    seg = next;
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d1f4      	bne.n	800dd02 <tcp_segs_free+0xa>
  }
}
 800dd18:	bf00      	nop
 800dd1a:	bf00      	nop
 800dd1c:	3710      	adds	r7, #16
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}

0800dd22 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800dd22:	b580      	push	{r7, lr}
 800dd24:	b082      	sub	sp, #8
 800dd26:	af00      	add	r7, sp, #0
 800dd28:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d00c      	beq.n	800dd4a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d004      	beq.n	800dd42 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	4618      	mov	r0, r3
 800dd3e:	f7fe fcd9 	bl	800c6f4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800dd42:	6879      	ldr	r1, [r7, #4]
 800dd44:	2003      	movs	r0, #3
 800dd46:	f7fd fe41 	bl	800b9cc <memp_free>
  }
}
 800dd4a:	bf00      	nop
 800dd4c:	3708      	adds	r7, #8
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
	...

0800dd54 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b084      	sub	sp, #16
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d106      	bne.n	800dd70 <tcp_seg_copy+0x1c>
 800dd62:	4b0f      	ldr	r3, [pc, #60]	@ (800dda0 <tcp_seg_copy+0x4c>)
 800dd64:	f240 6282 	movw	r2, #1666	@ 0x682
 800dd68:	490e      	ldr	r1, [pc, #56]	@ (800dda4 <tcp_seg_copy+0x50>)
 800dd6a:	480f      	ldr	r0, [pc, #60]	@ (800dda8 <tcp_seg_copy+0x54>)
 800dd6c:	f00a fcfa 	bl	8018764 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800dd70:	2003      	movs	r0, #3
 800dd72:	f7fd fdbb 	bl	800b8ec <memp_malloc>
 800dd76:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d101      	bne.n	800dd82 <tcp_seg_copy+0x2e>
    return NULL;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	e00a      	b.n	800dd98 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800dd82:	2210      	movs	r2, #16
 800dd84:	6879      	ldr	r1, [r7, #4]
 800dd86:	68f8      	ldr	r0, [r7, #12]
 800dd88:	f00b f857 	bl	8018e3a <memcpy>
  pbuf_ref(cseg->p);
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	685b      	ldr	r3, [r3, #4]
 800dd90:	4618      	mov	r0, r3
 800dd92:	f7fe fd4f 	bl	800c834 <pbuf_ref>
  return cseg;
 800dd96:	68fb      	ldr	r3, [r7, #12]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}
 800dda0:	0801c4e8 	.word	0x0801c4e8
 800dda4:	0801ca3c 	.word	0x0801ca3c
 800dda8:	0801c52c 	.word	0x0801c52c

0800ddac <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b084      	sub	sp, #16
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	60f8      	str	r0, [r7, #12]
 800ddb4:	60b9      	str	r1, [r7, #8]
 800ddb6:	607a      	str	r2, [r7, #4]
 800ddb8:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ddba:	68bb      	ldr	r3, [r7, #8]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d109      	bne.n	800ddd4 <tcp_recv_null+0x28>
 800ddc0:	4b12      	ldr	r3, [pc, #72]	@ (800de0c <tcp_recv_null+0x60>)
 800ddc2:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800ddc6:	4912      	ldr	r1, [pc, #72]	@ (800de10 <tcp_recv_null+0x64>)
 800ddc8:	4812      	ldr	r0, [pc, #72]	@ (800de14 <tcp_recv_null+0x68>)
 800ddca:	f00a fccb 	bl	8018764 <iprintf>
 800ddce:	f06f 030f 	mvn.w	r3, #15
 800ddd2:	e016      	b.n	800de02 <tcp_recv_null+0x56>

  if (p != NULL) {
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d009      	beq.n	800ddee <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	891b      	ldrh	r3, [r3, #8]
 800ddde:	4619      	mov	r1, r3
 800dde0:	68b8      	ldr	r0, [r7, #8]
 800dde2:	f7ff fb17 	bl	800d414 <tcp_recved>
    pbuf_free(p);
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f7fe fc84 	bl	800c6f4 <pbuf_free>
 800ddec:	e008      	b.n	800de00 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800ddee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d104      	bne.n	800de00 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800ddf6:	68b8      	ldr	r0, [r7, #8]
 800ddf8:	f7ff f9bc 	bl	800d174 <tcp_close>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	e000      	b.n	800de02 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800de00:	2300      	movs	r3, #0
}
 800de02:	4618      	mov	r0, r3
 800de04:	3710      	adds	r7, #16
 800de06:	46bd      	mov	sp, r7
 800de08:	bd80      	pop	{r7, pc}
 800de0a:	bf00      	nop
 800de0c:	0801c4e8 	.word	0x0801c4e8
 800de10:	0801ca58 	.word	0x0801ca58
 800de14:	0801c52c 	.word	0x0801c52c

0800de18 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800de18:	b580      	push	{r7, lr}
 800de1a:	b086      	sub	sp, #24
 800de1c:	af00      	add	r7, sp, #0
 800de1e:	4603      	mov	r3, r0
 800de20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800de22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800de26:	2b00      	cmp	r3, #0
 800de28:	db01      	blt.n	800de2e <tcp_kill_prio+0x16>
 800de2a:	79fb      	ldrb	r3, [r7, #7]
 800de2c:	e000      	b.n	800de30 <tcp_kill_prio+0x18>
 800de2e:	237f      	movs	r3, #127	@ 0x7f
 800de30:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800de32:	7afb      	ldrb	r3, [r7, #11]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d034      	beq.n	800dea2 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800de38:	7afb      	ldrb	r3, [r7, #11]
 800de3a:	3b01      	subs	r3, #1
 800de3c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800de3e:	2300      	movs	r3, #0
 800de40:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800de42:	2300      	movs	r3, #0
 800de44:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de46:	4b19      	ldr	r3, [pc, #100]	@ (800deac <tcp_kill_prio+0x94>)
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	617b      	str	r3, [r7, #20]
 800de4c:	e01f      	b.n	800de8e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800de4e:	697b      	ldr	r3, [r7, #20]
 800de50:	7d5b      	ldrb	r3, [r3, #21]
 800de52:	7afa      	ldrb	r2, [r7, #11]
 800de54:	429a      	cmp	r2, r3
 800de56:	d80c      	bhi.n	800de72 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800de58:	697b      	ldr	r3, [r7, #20]
 800de5a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800de5c:	7afa      	ldrb	r2, [r7, #11]
 800de5e:	429a      	cmp	r2, r3
 800de60:	d112      	bne.n	800de88 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800de62:	4b13      	ldr	r3, [pc, #76]	@ (800deb0 <tcp_kill_prio+0x98>)
 800de64:	681a      	ldr	r2, [r3, #0]
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	6a1b      	ldr	r3, [r3, #32]
 800de6a:	1ad3      	subs	r3, r2, r3
 800de6c:	68fa      	ldr	r2, [r7, #12]
 800de6e:	429a      	cmp	r2, r3
 800de70:	d80a      	bhi.n	800de88 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800de72:	4b0f      	ldr	r3, [pc, #60]	@ (800deb0 <tcp_kill_prio+0x98>)
 800de74:	681a      	ldr	r2, [r3, #0]
 800de76:	697b      	ldr	r3, [r7, #20]
 800de78:	6a1b      	ldr	r3, [r3, #32]
 800de7a:	1ad3      	subs	r3, r2, r3
 800de7c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800de7e:	697b      	ldr	r3, [r7, #20]
 800de80:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800de82:	697b      	ldr	r3, [r7, #20]
 800de84:	7d5b      	ldrb	r3, [r3, #21]
 800de86:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	68db      	ldr	r3, [r3, #12]
 800de8c:	617b      	str	r3, [r7, #20]
 800de8e:	697b      	ldr	r3, [r7, #20]
 800de90:	2b00      	cmp	r3, #0
 800de92:	d1dc      	bne.n	800de4e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	2b00      	cmp	r3, #0
 800de98:	d004      	beq.n	800dea4 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800de9a:	6938      	ldr	r0, [r7, #16]
 800de9c:	f7ff fa54 	bl	800d348 <tcp_abort>
 800dea0:	e000      	b.n	800dea4 <tcp_kill_prio+0x8c>
    return;
 800dea2:	bf00      	nop
  }
}
 800dea4:	3718      	adds	r7, #24
 800dea6:	46bd      	mov	sp, r7
 800dea8:	bd80      	pop	{r7, pc}
 800deaa:	bf00      	nop
 800deac:	20008820 	.word	0x20008820
 800deb0:	20008814 	.word	0x20008814

0800deb4 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b086      	sub	sp, #24
 800deb8:	af00      	add	r7, sp, #0
 800deba:	4603      	mov	r3, r0
 800debc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800debe:	79fb      	ldrb	r3, [r7, #7]
 800dec0:	2b08      	cmp	r3, #8
 800dec2:	d009      	beq.n	800ded8 <tcp_kill_state+0x24>
 800dec4:	79fb      	ldrb	r3, [r7, #7]
 800dec6:	2b09      	cmp	r3, #9
 800dec8:	d006      	beq.n	800ded8 <tcp_kill_state+0x24>
 800deca:	4b1a      	ldr	r3, [pc, #104]	@ (800df34 <tcp_kill_state+0x80>)
 800decc:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800ded0:	4919      	ldr	r1, [pc, #100]	@ (800df38 <tcp_kill_state+0x84>)
 800ded2:	481a      	ldr	r0, [pc, #104]	@ (800df3c <tcp_kill_state+0x88>)
 800ded4:	f00a fc46 	bl	8018764 <iprintf>

  inactivity = 0;
 800ded8:	2300      	movs	r3, #0
 800deda:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800dedc:	2300      	movs	r3, #0
 800dede:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dee0:	4b17      	ldr	r3, [pc, #92]	@ (800df40 <tcp_kill_state+0x8c>)
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	617b      	str	r3, [r7, #20]
 800dee6:	e017      	b.n	800df18 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	7d1b      	ldrb	r3, [r3, #20]
 800deec:	79fa      	ldrb	r2, [r7, #7]
 800deee:	429a      	cmp	r2, r3
 800def0:	d10f      	bne.n	800df12 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800def2:	4b14      	ldr	r3, [pc, #80]	@ (800df44 <tcp_kill_state+0x90>)
 800def4:	681a      	ldr	r2, [r3, #0]
 800def6:	697b      	ldr	r3, [r7, #20]
 800def8:	6a1b      	ldr	r3, [r3, #32]
 800defa:	1ad3      	subs	r3, r2, r3
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	429a      	cmp	r2, r3
 800df00:	d807      	bhi.n	800df12 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800df02:	4b10      	ldr	r3, [pc, #64]	@ (800df44 <tcp_kill_state+0x90>)
 800df04:	681a      	ldr	r2, [r3, #0]
 800df06:	697b      	ldr	r3, [r7, #20]
 800df08:	6a1b      	ldr	r3, [r3, #32]
 800df0a:	1ad3      	subs	r3, r2, r3
 800df0c:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800df0e:	697b      	ldr	r3, [r7, #20]
 800df10:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800df12:	697b      	ldr	r3, [r7, #20]
 800df14:	68db      	ldr	r3, [r3, #12]
 800df16:	617b      	str	r3, [r7, #20]
 800df18:	697b      	ldr	r3, [r7, #20]
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d1e4      	bne.n	800dee8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800df1e:	693b      	ldr	r3, [r7, #16]
 800df20:	2b00      	cmp	r3, #0
 800df22:	d003      	beq.n	800df2c <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800df24:	2100      	movs	r1, #0
 800df26:	6938      	ldr	r0, [r7, #16]
 800df28:	f7ff f950 	bl	800d1cc <tcp_abandon>
  }
}
 800df2c:	bf00      	nop
 800df2e:	3718      	adds	r7, #24
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	0801c4e8 	.word	0x0801c4e8
 800df38:	0801ca74 	.word	0x0801ca74
 800df3c:	0801c52c 	.word	0x0801c52c
 800df40:	20008820 	.word	0x20008820
 800df44:	20008814 	.word	0x20008814

0800df48 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	b084      	sub	sp, #16
 800df4c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800df4e:	2300      	movs	r3, #0
 800df50:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800df52:	2300      	movs	r3, #0
 800df54:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800df56:	4b12      	ldr	r3, [pc, #72]	@ (800dfa0 <tcp_kill_timewait+0x58>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	60fb      	str	r3, [r7, #12]
 800df5c:	e012      	b.n	800df84 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800df5e:	4b11      	ldr	r3, [pc, #68]	@ (800dfa4 <tcp_kill_timewait+0x5c>)
 800df60:	681a      	ldr	r2, [r3, #0]
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	6a1b      	ldr	r3, [r3, #32]
 800df66:	1ad3      	subs	r3, r2, r3
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	429a      	cmp	r2, r3
 800df6c:	d807      	bhi.n	800df7e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800df6e:	4b0d      	ldr	r3, [pc, #52]	@ (800dfa4 <tcp_kill_timewait+0x5c>)
 800df70:	681a      	ldr	r2, [r3, #0]
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	6a1b      	ldr	r3, [r3, #32]
 800df76:	1ad3      	subs	r3, r2, r3
 800df78:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	60fb      	str	r3, [r7, #12]
 800df84:	68fb      	ldr	r3, [r7, #12]
 800df86:	2b00      	cmp	r3, #0
 800df88:	d1e9      	bne.n	800df5e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800df8a:	68bb      	ldr	r3, [r7, #8]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d002      	beq.n	800df96 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800df90:	68b8      	ldr	r0, [r7, #8]
 800df92:	f7ff f9d9 	bl	800d348 <tcp_abort>
  }
}
 800df96:	bf00      	nop
 800df98:	3710      	adds	r7, #16
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	20008824 	.word	0x20008824
 800dfa4:	20008814 	.word	0x20008814

0800dfa8 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b082      	sub	sp, #8
 800dfac:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800dfae:	4b10      	ldr	r3, [pc, #64]	@ (800dff0 <tcp_handle_closepend+0x48>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800dfb4:	e014      	b.n	800dfe0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	68db      	ldr	r3, [r3, #12]
 800dfba:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	8b5b      	ldrh	r3, [r3, #26]
 800dfc0:	f003 0308 	and.w	r3, r3, #8
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d009      	beq.n	800dfdc <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	8b5b      	ldrh	r3, [r3, #26]
 800dfcc:	f023 0308 	bic.w	r3, r3, #8
 800dfd0:	b29a      	uxth	r2, r3
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f7ff f862 	bl	800d0a0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	d1e7      	bne.n	800dfb6 <tcp_handle_closepend+0xe>
  }
}
 800dfe6:	bf00      	nop
 800dfe8:	bf00      	nop
 800dfea:	3708      	adds	r7, #8
 800dfec:	46bd      	mov	sp, r7
 800dfee:	bd80      	pop	{r7, pc}
 800dff0:	20008820 	.word	0x20008820

0800dff4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b084      	sub	sp, #16
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	4603      	mov	r3, r0
 800dffc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800dffe:	2001      	movs	r0, #1
 800e000:	f7fd fc74 	bl	800b8ec <memp_malloc>
 800e004:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d126      	bne.n	800e05a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e00c:	f7ff ffcc 	bl	800dfa8 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e010:	f7ff ff9a 	bl	800df48 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e014:	2001      	movs	r0, #1
 800e016:	f7fd fc69 	bl	800b8ec <memp_malloc>
 800e01a:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d11b      	bne.n	800e05a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e022:	2009      	movs	r0, #9
 800e024:	f7ff ff46 	bl	800deb4 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e028:	2001      	movs	r0, #1
 800e02a:	f7fd fc5f 	bl	800b8ec <memp_malloc>
 800e02e:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d111      	bne.n	800e05a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e036:	2008      	movs	r0, #8
 800e038:	f7ff ff3c 	bl	800deb4 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e03c:	2001      	movs	r0, #1
 800e03e:	f7fd fc55 	bl	800b8ec <memp_malloc>
 800e042:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2b00      	cmp	r3, #0
 800e048:	d107      	bne.n	800e05a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e04a:	79fb      	ldrb	r3, [r7, #7]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7ff fee3 	bl	800de18 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e052:	2001      	movs	r0, #1
 800e054:	f7fd fc4a 	bl	800b8ec <memp_malloc>
 800e058:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d03f      	beq.n	800e0e0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e060:	229c      	movs	r2, #156	@ 0x9c
 800e062:	2100      	movs	r1, #0
 800e064:	68f8      	ldr	r0, [r7, #12]
 800e066:	f00a fde7 	bl	8018c38 <memset>
    pcb->prio = prio;
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	79fa      	ldrb	r2, [r7, #7]
 800e06e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e076:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e07a:	68fb      	ldr	r3, [r7, #12]
 800e07c:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e080:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	22ff      	movs	r2, #255	@ 0xff
 800e08e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e096:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2206      	movs	r2, #6
 800e09c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	2206      	movs	r2, #6
 800e0a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e0ac:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	2201      	movs	r2, #1
 800e0b2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e0ec <tcp_alloc+0xf8>)
 800e0b8:	681a      	ldr	r2, [r3, #0]
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e0be:	4b0c      	ldr	r3, [pc, #48]	@ (800e0f0 <tcp_alloc+0xfc>)
 800e0c0:	781a      	ldrb	r2, [r3, #0]
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e0cc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	4a08      	ldr	r2, [pc, #32]	@ (800e0f4 <tcp_alloc+0x100>)
 800e0d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	4a07      	ldr	r2, [pc, #28]	@ (800e0f8 <tcp_alloc+0x104>)
 800e0dc:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
}
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	3710      	adds	r7, #16
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	bd80      	pop	{r7, pc}
 800e0ea:	bf00      	nop
 800e0ec:	20008814 	.word	0x20008814
 800e0f0:	2000882a 	.word	0x2000882a
 800e0f4:	0800ddad 	.word	0x0800ddad
 800e0f8:	006ddd00 	.word	0x006ddd00

0800e0fc <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b082      	sub	sp, #8
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d107      	bne.n	800e11a <tcp_pcb_purge+0x1e>
 800e10a:	4b21      	ldr	r3, [pc, #132]	@ (800e190 <tcp_pcb_purge+0x94>)
 800e10c:	f640 0251 	movw	r2, #2129	@ 0x851
 800e110:	4920      	ldr	r1, [pc, #128]	@ (800e194 <tcp_pcb_purge+0x98>)
 800e112:	4821      	ldr	r0, [pc, #132]	@ (800e198 <tcp_pcb_purge+0x9c>)
 800e114:	f00a fb26 	bl	8018764 <iprintf>
 800e118:	e037      	b.n	800e18a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	7d1b      	ldrb	r3, [r3, #20]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d033      	beq.n	800e18a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e126:	2b0a      	cmp	r3, #10
 800e128:	d02f      	beq.n	800e18a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800e12e:	2b01      	cmp	r3, #1
 800e130:	d02b      	beq.n	800e18a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e136:	2b00      	cmp	r3, #0
 800e138:	d007      	beq.n	800e14a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e13e:	4618      	mov	r0, r3
 800e140:	f7fe fad8 	bl	800c6f4 <pbuf_free>
      pcb->refused_data = NULL;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	2200      	movs	r2, #0
 800e148:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d002      	beq.n	800e158 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800e152:	6878      	ldr	r0, [r7, #4]
 800e154:	f000 f986 	bl	800e464 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e15e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e164:	4618      	mov	r0, r3
 800e166:	f7ff fdc7 	bl	800dcf8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e16e:	4618      	mov	r0, r3
 800e170:	f7ff fdc2 	bl	800dcf8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	2200      	movs	r2, #0
 800e178:	66da      	str	r2, [r3, #108]	@ 0x6c
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2200      	movs	r2, #0
 800e186:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800e18a:	3708      	adds	r7, #8
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}
 800e190:	0801c4e8 	.word	0x0801c4e8
 800e194:	0801cb34 	.word	0x0801cb34
 800e198:	0801c52c 	.word	0x0801c52c

0800e19c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b084      	sub	sp, #16
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
 800e1a4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800e1a6:	683b      	ldr	r3, [r7, #0]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d106      	bne.n	800e1ba <tcp_pcb_remove+0x1e>
 800e1ac:	4b3e      	ldr	r3, [pc, #248]	@ (800e2a8 <tcp_pcb_remove+0x10c>)
 800e1ae:	f640 0283 	movw	r2, #2179	@ 0x883
 800e1b2:	493e      	ldr	r1, [pc, #248]	@ (800e2ac <tcp_pcb_remove+0x110>)
 800e1b4:	483e      	ldr	r0, [pc, #248]	@ (800e2b0 <tcp_pcb_remove+0x114>)
 800e1b6:	f00a fad5 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d106      	bne.n	800e1ce <tcp_pcb_remove+0x32>
 800e1c0:	4b39      	ldr	r3, [pc, #228]	@ (800e2a8 <tcp_pcb_remove+0x10c>)
 800e1c2:	f640 0284 	movw	r2, #2180	@ 0x884
 800e1c6:	493b      	ldr	r1, [pc, #236]	@ (800e2b4 <tcp_pcb_remove+0x118>)
 800e1c8:	4839      	ldr	r0, [pc, #228]	@ (800e2b0 <tcp_pcb_remove+0x114>)
 800e1ca:	f00a facb 	bl	8018764 <iprintf>

  TCP_RMV(pcblist, pcb);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	681b      	ldr	r3, [r3, #0]
 800e1d2:	683a      	ldr	r2, [r7, #0]
 800e1d4:	429a      	cmp	r2, r3
 800e1d6:	d105      	bne.n	800e1e4 <tcp_pcb_remove+0x48>
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	68da      	ldr	r2, [r3, #12]
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	601a      	str	r2, [r3, #0]
 800e1e2:	e013      	b.n	800e20c <tcp_pcb_remove+0x70>
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	60fb      	str	r3, [r7, #12]
 800e1ea:	e00c      	b.n	800e206 <tcp_pcb_remove+0x6a>
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	68db      	ldr	r3, [r3, #12]
 800e1f0:	683a      	ldr	r2, [r7, #0]
 800e1f2:	429a      	cmp	r2, r3
 800e1f4:	d104      	bne.n	800e200 <tcp_pcb_remove+0x64>
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	68da      	ldr	r2, [r3, #12]
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	60da      	str	r2, [r3, #12]
 800e1fe:	e005      	b.n	800e20c <tcp_pcb_remove+0x70>
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	68db      	ldr	r3, [r3, #12]
 800e204:	60fb      	str	r3, [r7, #12]
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d1ef      	bne.n	800e1ec <tcp_pcb_remove+0x50>
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	2200      	movs	r2, #0
 800e210:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e212:	6838      	ldr	r0, [r7, #0]
 800e214:	f7ff ff72 	bl	800e0fc <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	7d1b      	ldrb	r3, [r3, #20]
 800e21c:	2b0a      	cmp	r3, #10
 800e21e:	d013      	beq.n	800e248 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e224:	2b01      	cmp	r3, #1
 800e226:	d00f      	beq.n	800e248 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	8b5b      	ldrh	r3, [r3, #26]
 800e22c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e230:	2b00      	cmp	r3, #0
 800e232:	d009      	beq.n	800e248 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	8b5b      	ldrh	r3, [r3, #26]
 800e238:	f043 0302 	orr.w	r3, r3, #2
 800e23c:	b29a      	uxth	r2, r3
 800e23e:	683b      	ldr	r3, [r7, #0]
 800e240:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e242:	6838      	ldr	r0, [r7, #0]
 800e244:	f002 ff68 	bl	8011118 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	7d1b      	ldrb	r3, [r3, #20]
 800e24c:	2b01      	cmp	r3, #1
 800e24e:	d020      	beq.n	800e292 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e250:	683b      	ldr	r3, [r7, #0]
 800e252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e254:	2b00      	cmp	r3, #0
 800e256:	d006      	beq.n	800e266 <tcp_pcb_remove+0xca>
 800e258:	4b13      	ldr	r3, [pc, #76]	@ (800e2a8 <tcp_pcb_remove+0x10c>)
 800e25a:	f640 0293 	movw	r2, #2195	@ 0x893
 800e25e:	4916      	ldr	r1, [pc, #88]	@ (800e2b8 <tcp_pcb_remove+0x11c>)
 800e260:	4813      	ldr	r0, [pc, #76]	@ (800e2b0 <tcp_pcb_remove+0x114>)
 800e262:	f00a fa7f 	bl	8018764 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d006      	beq.n	800e27c <tcp_pcb_remove+0xe0>
 800e26e:	4b0e      	ldr	r3, [pc, #56]	@ (800e2a8 <tcp_pcb_remove+0x10c>)
 800e270:	f640 0294 	movw	r2, #2196	@ 0x894
 800e274:	4911      	ldr	r1, [pc, #68]	@ (800e2bc <tcp_pcb_remove+0x120>)
 800e276:	480e      	ldr	r0, [pc, #56]	@ (800e2b0 <tcp_pcb_remove+0x114>)
 800e278:	f00a fa74 	bl	8018764 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e27c:	683b      	ldr	r3, [r7, #0]
 800e27e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e280:	2b00      	cmp	r3, #0
 800e282:	d006      	beq.n	800e292 <tcp_pcb_remove+0xf6>
 800e284:	4b08      	ldr	r3, [pc, #32]	@ (800e2a8 <tcp_pcb_remove+0x10c>)
 800e286:	f640 0296 	movw	r2, #2198	@ 0x896
 800e28a:	490d      	ldr	r1, [pc, #52]	@ (800e2c0 <tcp_pcb_remove+0x124>)
 800e28c:	4808      	ldr	r0, [pc, #32]	@ (800e2b0 <tcp_pcb_remove+0x114>)
 800e28e:	f00a fa69 	bl	8018764 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e292:	683b      	ldr	r3, [r7, #0]
 800e294:	2200      	movs	r2, #0
 800e296:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	2200      	movs	r2, #0
 800e29c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e29e:	bf00      	nop
 800e2a0:	3710      	adds	r7, #16
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	0801c4e8 	.word	0x0801c4e8
 800e2ac:	0801cb50 	.word	0x0801cb50
 800e2b0:	0801c52c 	.word	0x0801c52c
 800e2b4:	0801cb6c 	.word	0x0801cb6c
 800e2b8:	0801cb8c 	.word	0x0801cb8c
 800e2bc:	0801cba4 	.word	0x0801cba4
 800e2c0:	0801cbc0 	.word	0x0801cbc0

0800e2c4 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e2c4:	b580      	push	{r7, lr}
 800e2c6:	b082      	sub	sp, #8
 800e2c8:	af00      	add	r7, sp, #0
 800e2ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d106      	bne.n	800e2e0 <tcp_next_iss+0x1c>
 800e2d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e2fc <tcp_next_iss+0x38>)
 800e2d4:	f640 02af 	movw	r2, #2223	@ 0x8af
 800e2d8:	4909      	ldr	r1, [pc, #36]	@ (800e300 <tcp_next_iss+0x3c>)
 800e2da:	480a      	ldr	r0, [pc, #40]	@ (800e304 <tcp_next_iss+0x40>)
 800e2dc:	f00a fa42 	bl	8018764 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e2e0:	4b09      	ldr	r3, [pc, #36]	@ (800e308 <tcp_next_iss+0x44>)
 800e2e2:	681a      	ldr	r2, [r3, #0]
 800e2e4:	4b09      	ldr	r3, [pc, #36]	@ (800e30c <tcp_next_iss+0x48>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	4413      	add	r3, r2
 800e2ea:	4a07      	ldr	r2, [pc, #28]	@ (800e308 <tcp_next_iss+0x44>)
 800e2ec:	6013      	str	r3, [r2, #0]
  return iss;
 800e2ee:	4b06      	ldr	r3, [pc, #24]	@ (800e308 <tcp_next_iss+0x44>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	3708      	adds	r7, #8
 800e2f6:	46bd      	mov	sp, r7
 800e2f8:	bd80      	pop	{r7, pc}
 800e2fa:	bf00      	nop
 800e2fc:	0801c4e8 	.word	0x0801c4e8
 800e300:	0801cbd8 	.word	0x0801cbd8
 800e304:	0801c52c 	.word	0x0801c52c
 800e308:	20000028 	.word	0x20000028
 800e30c:	20008814 	.word	0x20008814

0800e310 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800e310:	b580      	push	{r7, lr}
 800e312:	b086      	sub	sp, #24
 800e314:	af00      	add	r7, sp, #0
 800e316:	4603      	mov	r3, r0
 800e318:	60b9      	str	r1, [r7, #8]
 800e31a:	607a      	str	r2, [r7, #4]
 800e31c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	2b00      	cmp	r3, #0
 800e322:	d106      	bne.n	800e332 <tcp_eff_send_mss_netif+0x22>
 800e324:	4b14      	ldr	r3, [pc, #80]	@ (800e378 <tcp_eff_send_mss_netif+0x68>)
 800e326:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800e32a:	4914      	ldr	r1, [pc, #80]	@ (800e37c <tcp_eff_send_mss_netif+0x6c>)
 800e32c:	4814      	ldr	r0, [pc, #80]	@ (800e380 <tcp_eff_send_mss_netif+0x70>)
 800e32e:	f00a fa19 	bl	8018764 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d101      	bne.n	800e33c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800e338:	89fb      	ldrh	r3, [r7, #14]
 800e33a:	e019      	b.n	800e370 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800e33c:	68bb      	ldr	r3, [r7, #8]
 800e33e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e340:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e342:	8afb      	ldrh	r3, [r7, #22]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d012      	beq.n	800e36e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800e348:	2328      	movs	r3, #40	@ 0x28
 800e34a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e34c:	8afa      	ldrh	r2, [r7, #22]
 800e34e:	8abb      	ldrh	r3, [r7, #20]
 800e350:	429a      	cmp	r2, r3
 800e352:	d904      	bls.n	800e35e <tcp_eff_send_mss_netif+0x4e>
 800e354:	8afa      	ldrh	r2, [r7, #22]
 800e356:	8abb      	ldrh	r3, [r7, #20]
 800e358:	1ad3      	subs	r3, r2, r3
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	e000      	b.n	800e360 <tcp_eff_send_mss_netif+0x50>
 800e35e:	2300      	movs	r3, #0
 800e360:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e362:	8a7a      	ldrh	r2, [r7, #18]
 800e364:	89fb      	ldrh	r3, [r7, #14]
 800e366:	4293      	cmp	r3, r2
 800e368:	bf28      	it	cs
 800e36a:	4613      	movcs	r3, r2
 800e36c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800e36e:	89fb      	ldrh	r3, [r7, #14]
}
 800e370:	4618      	mov	r0, r3
 800e372:	3718      	adds	r7, #24
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}
 800e378:	0801c4e8 	.word	0x0801c4e8
 800e37c:	0801cbf4 	.word	0x0801cbf4
 800e380:	0801c52c 	.word	0x0801c52c

0800e384 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b084      	sub	sp, #16
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
 800e38c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	2b00      	cmp	r3, #0
 800e396:	d119      	bne.n	800e3cc <tcp_netif_ip_addr_changed_pcblist+0x48>
 800e398:	4b10      	ldr	r3, [pc, #64]	@ (800e3dc <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800e39a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800e39e:	4910      	ldr	r1, [pc, #64]	@ (800e3e0 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800e3a0:	4810      	ldr	r0, [pc, #64]	@ (800e3e4 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800e3a2:	f00a f9df 	bl	8018764 <iprintf>

  while (pcb != NULL) {
 800e3a6:	e011      	b.n	800e3cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	681a      	ldr	r2, [r3, #0]
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d108      	bne.n	800e3c6 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	68db      	ldr	r3, [r3, #12]
 800e3b8:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e3ba:	68f8      	ldr	r0, [r7, #12]
 800e3bc:	f7fe ffc4 	bl	800d348 <tcp_abort>
      pcb = next;
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	60fb      	str	r3, [r7, #12]
 800e3c4:	e002      	b.n	800e3cc <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	68db      	ldr	r3, [r3, #12]
 800e3ca:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d1ea      	bne.n	800e3a8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800e3d2:	bf00      	nop
 800e3d4:	bf00      	nop
 800e3d6:	3710      	adds	r7, #16
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bd80      	pop	{r7, pc}
 800e3dc:	0801c4e8 	.word	0x0801c4e8
 800e3e0:	0801cc1c 	.word	0x0801cc1c
 800e3e4:	0801c52c 	.word	0x0801c52c

0800e3e8 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b084      	sub	sp, #16
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d02a      	beq.n	800e44e <tcp_netif_ip_addr_changed+0x66>
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d026      	beq.n	800e44e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e400:	4b15      	ldr	r3, [pc, #84]	@ (800e458 <tcp_netif_ip_addr_changed+0x70>)
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	4619      	mov	r1, r3
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	f7ff ffbc 	bl	800e384 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e40c:	4b13      	ldr	r3, [pc, #76]	@ (800e45c <tcp_netif_ip_addr_changed+0x74>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	4619      	mov	r1, r3
 800e412:	6878      	ldr	r0, [r7, #4]
 800e414:	f7ff ffb6 	bl	800e384 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e418:	683b      	ldr	r3, [r7, #0]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d017      	beq.n	800e44e <tcp_netif_ip_addr_changed+0x66>
 800e41e:	683b      	ldr	r3, [r7, #0]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d013      	beq.n	800e44e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e426:	4b0e      	ldr	r3, [pc, #56]	@ (800e460 <tcp_netif_ip_addr_changed+0x78>)
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	60fb      	str	r3, [r7, #12]
 800e42c:	e00c      	b.n	800e448 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	429a      	cmp	r2, r3
 800e438:	d103      	bne.n	800e442 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e43a:	683b      	ldr	r3, [r7, #0]
 800e43c:	681a      	ldr	r2, [r3, #0]
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	68db      	ldr	r3, [r3, #12]
 800e446:	60fb      	str	r3, [r7, #12]
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d1ef      	bne.n	800e42e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e44e:	bf00      	nop
 800e450:	3710      	adds	r7, #16
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}
 800e456:	bf00      	nop
 800e458:	20008820 	.word	0x20008820
 800e45c:	20008818 	.word	0x20008818
 800e460:	2000881c 	.word	0x2000881c

0800e464 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800e464:	b580      	push	{r7, lr}
 800e466:	b082      	sub	sp, #8
 800e468:	af00      	add	r7, sp, #0
 800e46a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e470:	2b00      	cmp	r3, #0
 800e472:	d007      	beq.n	800e484 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e478:	4618      	mov	r0, r3
 800e47a:	f7ff fc3d 	bl	800dcf8 <tcp_segs_free>
    pcb->ooseq = NULL;
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e484:	bf00      	nop
 800e486:	3708      	adds	r7, #8
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}

0800e48c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e48c:	b590      	push	{r4, r7, lr}
 800e48e:	b08d      	sub	sp, #52	@ 0x34
 800e490:	af04      	add	r7, sp, #16
 800e492:	6078      	str	r0, [r7, #4]
 800e494:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d105      	bne.n	800e4a8 <tcp_input+0x1c>
 800e49c:	4b9b      	ldr	r3, [pc, #620]	@ (800e70c <tcp_input+0x280>)
 800e49e:	2283      	movs	r2, #131	@ 0x83
 800e4a0:	499b      	ldr	r1, [pc, #620]	@ (800e710 <tcp_input+0x284>)
 800e4a2:	489c      	ldr	r0, [pc, #624]	@ (800e714 <tcp_input+0x288>)
 800e4a4:	f00a f95e 	bl	8018764 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	685b      	ldr	r3, [r3, #4]
 800e4ac:	4a9a      	ldr	r2, [pc, #616]	@ (800e718 <tcp_input+0x28c>)
 800e4ae:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	895b      	ldrh	r3, [r3, #10]
 800e4b4:	2b13      	cmp	r3, #19
 800e4b6:	f240 83d1 	bls.w	800ec5c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e4ba:	4b98      	ldr	r3, [pc, #608]	@ (800e71c <tcp_input+0x290>)
 800e4bc:	695b      	ldr	r3, [r3, #20]
 800e4be:	4a97      	ldr	r2, [pc, #604]	@ (800e71c <tcp_input+0x290>)
 800e4c0:	6812      	ldr	r2, [r2, #0]
 800e4c2:	4611      	mov	r1, r2
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f006 fc57 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	f040 83c7 	bne.w	800ec60 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e4d2:	4b92      	ldr	r3, [pc, #584]	@ (800e71c <tcp_input+0x290>)
 800e4d4:	695b      	ldr	r3, [r3, #20]
 800e4d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e4da:	2be0      	cmp	r3, #224	@ 0xe0
 800e4dc:	f000 83c0 	beq.w	800ec60 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e4e0:	4b8d      	ldr	r3, [pc, #564]	@ (800e718 <tcp_input+0x28c>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	899b      	ldrh	r3, [r3, #12]
 800e4e6:	b29b      	uxth	r3, r3
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f7fc fd17 	bl	800af1c <lwip_htons>
 800e4ee:	4603      	mov	r3, r0
 800e4f0:	0b1b      	lsrs	r3, r3, #12
 800e4f2:	b29b      	uxth	r3, r3
 800e4f4:	b2db      	uxtb	r3, r3
 800e4f6:	009b      	lsls	r3, r3, #2
 800e4f8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e4fa:	7cbb      	ldrb	r3, [r7, #18]
 800e4fc:	2b13      	cmp	r3, #19
 800e4fe:	f240 83b1 	bls.w	800ec64 <tcp_input+0x7d8>
 800e502:	7cbb      	ldrb	r3, [r7, #18]
 800e504:	b29a      	uxth	r2, r3
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	891b      	ldrh	r3, [r3, #8]
 800e50a:	429a      	cmp	r2, r3
 800e50c:	f200 83aa 	bhi.w	800ec64 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e510:	7cbb      	ldrb	r3, [r7, #18]
 800e512:	b29b      	uxth	r3, r3
 800e514:	3b14      	subs	r3, #20
 800e516:	b29a      	uxth	r2, r3
 800e518:	4b81      	ldr	r3, [pc, #516]	@ (800e720 <tcp_input+0x294>)
 800e51a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e51c:	4b81      	ldr	r3, [pc, #516]	@ (800e724 <tcp_input+0x298>)
 800e51e:	2200      	movs	r2, #0
 800e520:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	895a      	ldrh	r2, [r3, #10]
 800e526:	7cbb      	ldrb	r3, [r7, #18]
 800e528:	b29b      	uxth	r3, r3
 800e52a:	429a      	cmp	r2, r3
 800e52c:	d309      	bcc.n	800e542 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e52e:	4b7c      	ldr	r3, [pc, #496]	@ (800e720 <tcp_input+0x294>)
 800e530:	881a      	ldrh	r2, [r3, #0]
 800e532:	4b7d      	ldr	r3, [pc, #500]	@ (800e728 <tcp_input+0x29c>)
 800e534:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e536:	7cbb      	ldrb	r3, [r7, #18]
 800e538:	4619      	mov	r1, r3
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f7fe f854 	bl	800c5e8 <pbuf_remove_header>
 800e540:	e04e      	b.n	800e5e0 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d105      	bne.n	800e556 <tcp_input+0xca>
 800e54a:	4b70      	ldr	r3, [pc, #448]	@ (800e70c <tcp_input+0x280>)
 800e54c:	22c2      	movs	r2, #194	@ 0xc2
 800e54e:	4977      	ldr	r1, [pc, #476]	@ (800e72c <tcp_input+0x2a0>)
 800e550:	4870      	ldr	r0, [pc, #448]	@ (800e714 <tcp_input+0x288>)
 800e552:	f00a f907 	bl	8018764 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800e556:	2114      	movs	r1, #20
 800e558:	6878      	ldr	r0, [r7, #4]
 800e55a:	f7fe f845 	bl	800c5e8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	895a      	ldrh	r2, [r3, #10]
 800e562:	4b71      	ldr	r3, [pc, #452]	@ (800e728 <tcp_input+0x29c>)
 800e564:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e566:	4b6e      	ldr	r3, [pc, #440]	@ (800e720 <tcp_input+0x294>)
 800e568:	881a      	ldrh	r2, [r3, #0]
 800e56a:	4b6f      	ldr	r3, [pc, #444]	@ (800e728 <tcp_input+0x29c>)
 800e56c:	881b      	ldrh	r3, [r3, #0]
 800e56e:	1ad3      	subs	r3, r2, r3
 800e570:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800e572:	4b6d      	ldr	r3, [pc, #436]	@ (800e728 <tcp_input+0x29c>)
 800e574:	881b      	ldrh	r3, [r3, #0]
 800e576:	4619      	mov	r1, r3
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f7fe f835 	bl	800c5e8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	895b      	ldrh	r3, [r3, #10]
 800e584:	8a3a      	ldrh	r2, [r7, #16]
 800e586:	429a      	cmp	r2, r3
 800e588:	f200 836e 	bhi.w	800ec68 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	685b      	ldr	r3, [r3, #4]
 800e592:	4a64      	ldr	r2, [pc, #400]	@ (800e724 <tcp_input+0x298>)
 800e594:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	8a3a      	ldrh	r2, [r7, #16]
 800e59c:	4611      	mov	r1, r2
 800e59e:	4618      	mov	r0, r3
 800e5a0:	f7fe f822 	bl	800c5e8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	891a      	ldrh	r2, [r3, #8]
 800e5a8:	8a3b      	ldrh	r3, [r7, #16]
 800e5aa:	1ad3      	subs	r3, r2, r3
 800e5ac:	b29a      	uxth	r2, r3
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	895b      	ldrh	r3, [r3, #10]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d005      	beq.n	800e5c6 <tcp_input+0x13a>
 800e5ba:	4b54      	ldr	r3, [pc, #336]	@ (800e70c <tcp_input+0x280>)
 800e5bc:	22df      	movs	r2, #223	@ 0xdf
 800e5be:	495c      	ldr	r1, [pc, #368]	@ (800e730 <tcp_input+0x2a4>)
 800e5c0:	4854      	ldr	r0, [pc, #336]	@ (800e714 <tcp_input+0x288>)
 800e5c2:	f00a f8cf 	bl	8018764 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	891a      	ldrh	r2, [r3, #8]
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	891b      	ldrh	r3, [r3, #8]
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d005      	beq.n	800e5e0 <tcp_input+0x154>
 800e5d4:	4b4d      	ldr	r3, [pc, #308]	@ (800e70c <tcp_input+0x280>)
 800e5d6:	22e0      	movs	r2, #224	@ 0xe0
 800e5d8:	4956      	ldr	r1, [pc, #344]	@ (800e734 <tcp_input+0x2a8>)
 800e5da:	484e      	ldr	r0, [pc, #312]	@ (800e714 <tcp_input+0x288>)
 800e5dc:	f00a f8c2 	bl	8018764 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800e718 <tcp_input+0x28c>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	881b      	ldrh	r3, [r3, #0]
 800e5e6:	b29b      	uxth	r3, r3
 800e5e8:	4a4b      	ldr	r2, [pc, #300]	@ (800e718 <tcp_input+0x28c>)
 800e5ea:	6814      	ldr	r4, [r2, #0]
 800e5ec:	4618      	mov	r0, r3
 800e5ee:	f7fc fc95 	bl	800af1c <lwip_htons>
 800e5f2:	4603      	mov	r3, r0
 800e5f4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e5f6:	4b48      	ldr	r3, [pc, #288]	@ (800e718 <tcp_input+0x28c>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	885b      	ldrh	r3, [r3, #2]
 800e5fc:	b29b      	uxth	r3, r3
 800e5fe:	4a46      	ldr	r2, [pc, #280]	@ (800e718 <tcp_input+0x28c>)
 800e600:	6814      	ldr	r4, [r2, #0]
 800e602:	4618      	mov	r0, r3
 800e604:	f7fc fc8a 	bl	800af1c <lwip_htons>
 800e608:	4603      	mov	r3, r0
 800e60a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e60c:	4b42      	ldr	r3, [pc, #264]	@ (800e718 <tcp_input+0x28c>)
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	685b      	ldr	r3, [r3, #4]
 800e612:	4a41      	ldr	r2, [pc, #260]	@ (800e718 <tcp_input+0x28c>)
 800e614:	6814      	ldr	r4, [r2, #0]
 800e616:	4618      	mov	r0, r3
 800e618:	f7fc fc95 	bl	800af46 <lwip_htonl>
 800e61c:	4603      	mov	r3, r0
 800e61e:	6063      	str	r3, [r4, #4]
 800e620:	6863      	ldr	r3, [r4, #4]
 800e622:	4a45      	ldr	r2, [pc, #276]	@ (800e738 <tcp_input+0x2ac>)
 800e624:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e626:	4b3c      	ldr	r3, [pc, #240]	@ (800e718 <tcp_input+0x28c>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	689b      	ldr	r3, [r3, #8]
 800e62c:	4a3a      	ldr	r2, [pc, #232]	@ (800e718 <tcp_input+0x28c>)
 800e62e:	6814      	ldr	r4, [r2, #0]
 800e630:	4618      	mov	r0, r3
 800e632:	f7fc fc88 	bl	800af46 <lwip_htonl>
 800e636:	4603      	mov	r3, r0
 800e638:	60a3      	str	r3, [r4, #8]
 800e63a:	68a3      	ldr	r3, [r4, #8]
 800e63c:	4a3f      	ldr	r2, [pc, #252]	@ (800e73c <tcp_input+0x2b0>)
 800e63e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e640:	4b35      	ldr	r3, [pc, #212]	@ (800e718 <tcp_input+0x28c>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	89db      	ldrh	r3, [r3, #14]
 800e646:	b29b      	uxth	r3, r3
 800e648:	4a33      	ldr	r2, [pc, #204]	@ (800e718 <tcp_input+0x28c>)
 800e64a:	6814      	ldr	r4, [r2, #0]
 800e64c:	4618      	mov	r0, r3
 800e64e:	f7fc fc65 	bl	800af1c <lwip_htons>
 800e652:	4603      	mov	r3, r0
 800e654:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e656:	4b30      	ldr	r3, [pc, #192]	@ (800e718 <tcp_input+0x28c>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	899b      	ldrh	r3, [r3, #12]
 800e65c:	b29b      	uxth	r3, r3
 800e65e:	4618      	mov	r0, r3
 800e660:	f7fc fc5c 	bl	800af1c <lwip_htons>
 800e664:	4603      	mov	r3, r0
 800e666:	b2db      	uxtb	r3, r3
 800e668:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e66c:	b2da      	uxtb	r2, r3
 800e66e:	4b34      	ldr	r3, [pc, #208]	@ (800e740 <tcp_input+0x2b4>)
 800e670:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	891a      	ldrh	r2, [r3, #8]
 800e676:	4b33      	ldr	r3, [pc, #204]	@ (800e744 <tcp_input+0x2b8>)
 800e678:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e67a:	4b31      	ldr	r3, [pc, #196]	@ (800e740 <tcp_input+0x2b4>)
 800e67c:	781b      	ldrb	r3, [r3, #0]
 800e67e:	f003 0303 	and.w	r3, r3, #3
 800e682:	2b00      	cmp	r3, #0
 800e684:	d00c      	beq.n	800e6a0 <tcp_input+0x214>
    tcplen++;
 800e686:	4b2f      	ldr	r3, [pc, #188]	@ (800e744 <tcp_input+0x2b8>)
 800e688:	881b      	ldrh	r3, [r3, #0]
 800e68a:	3301      	adds	r3, #1
 800e68c:	b29a      	uxth	r2, r3
 800e68e:	4b2d      	ldr	r3, [pc, #180]	@ (800e744 <tcp_input+0x2b8>)
 800e690:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	891a      	ldrh	r2, [r3, #8]
 800e696:	4b2b      	ldr	r3, [pc, #172]	@ (800e744 <tcp_input+0x2b8>)
 800e698:	881b      	ldrh	r3, [r3, #0]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	f200 82e6 	bhi.w	800ec6c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e6a4:	4b28      	ldr	r3, [pc, #160]	@ (800e748 <tcp_input+0x2bc>)
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	61fb      	str	r3, [r7, #28]
 800e6aa:	e09d      	b.n	800e7e8 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e6ac:	69fb      	ldr	r3, [r7, #28]
 800e6ae:	7d1b      	ldrb	r3, [r3, #20]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d105      	bne.n	800e6c0 <tcp_input+0x234>
 800e6b4:	4b15      	ldr	r3, [pc, #84]	@ (800e70c <tcp_input+0x280>)
 800e6b6:	22fb      	movs	r2, #251	@ 0xfb
 800e6b8:	4924      	ldr	r1, [pc, #144]	@ (800e74c <tcp_input+0x2c0>)
 800e6ba:	4816      	ldr	r0, [pc, #88]	@ (800e714 <tcp_input+0x288>)
 800e6bc:	f00a f852 	bl	8018764 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e6c0:	69fb      	ldr	r3, [r7, #28]
 800e6c2:	7d1b      	ldrb	r3, [r3, #20]
 800e6c4:	2b0a      	cmp	r3, #10
 800e6c6:	d105      	bne.n	800e6d4 <tcp_input+0x248>
 800e6c8:	4b10      	ldr	r3, [pc, #64]	@ (800e70c <tcp_input+0x280>)
 800e6ca:	22fc      	movs	r2, #252	@ 0xfc
 800e6cc:	4920      	ldr	r1, [pc, #128]	@ (800e750 <tcp_input+0x2c4>)
 800e6ce:	4811      	ldr	r0, [pc, #68]	@ (800e714 <tcp_input+0x288>)
 800e6d0:	f00a f848 	bl	8018764 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e6d4:	69fb      	ldr	r3, [r7, #28]
 800e6d6:	7d1b      	ldrb	r3, [r3, #20]
 800e6d8:	2b01      	cmp	r3, #1
 800e6da:	d105      	bne.n	800e6e8 <tcp_input+0x25c>
 800e6dc:	4b0b      	ldr	r3, [pc, #44]	@ (800e70c <tcp_input+0x280>)
 800e6de:	22fd      	movs	r2, #253	@ 0xfd
 800e6e0:	491c      	ldr	r1, [pc, #112]	@ (800e754 <tcp_input+0x2c8>)
 800e6e2:	480c      	ldr	r0, [pc, #48]	@ (800e714 <tcp_input+0x288>)
 800e6e4:	f00a f83e 	bl	8018764 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e6e8:	69fb      	ldr	r3, [r7, #28]
 800e6ea:	7a1b      	ldrb	r3, [r3, #8]
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d033      	beq.n	800e758 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e6f0:	69fb      	ldr	r3, [r7, #28]
 800e6f2:	7a1a      	ldrb	r2, [r3, #8]
 800e6f4:	4b09      	ldr	r3, [pc, #36]	@ (800e71c <tcp_input+0x290>)
 800e6f6:	685b      	ldr	r3, [r3, #4]
 800e6f8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e6fc:	3301      	adds	r3, #1
 800e6fe:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e700:	429a      	cmp	r2, r3
 800e702:	d029      	beq.n	800e758 <tcp_input+0x2cc>
      prev = pcb;
 800e704:	69fb      	ldr	r3, [r7, #28]
 800e706:	61bb      	str	r3, [r7, #24]
      continue;
 800e708:	e06b      	b.n	800e7e2 <tcp_input+0x356>
 800e70a:	bf00      	nop
 800e70c:	0801cc50 	.word	0x0801cc50
 800e710:	0801cc84 	.word	0x0801cc84
 800e714:	0801cc9c 	.word	0x0801cc9c
 800e718:	2000883c 	.word	0x2000883c
 800e71c:	200051ec 	.word	0x200051ec
 800e720:	20008840 	.word	0x20008840
 800e724:	20008844 	.word	0x20008844
 800e728:	20008842 	.word	0x20008842
 800e72c:	0801ccc4 	.word	0x0801ccc4
 800e730:	0801ccd4 	.word	0x0801ccd4
 800e734:	0801cce0 	.word	0x0801cce0
 800e738:	2000884c 	.word	0x2000884c
 800e73c:	20008850 	.word	0x20008850
 800e740:	20008858 	.word	0x20008858
 800e744:	20008856 	.word	0x20008856
 800e748:	20008820 	.word	0x20008820
 800e74c:	0801cd00 	.word	0x0801cd00
 800e750:	0801cd28 	.word	0x0801cd28
 800e754:	0801cd54 	.word	0x0801cd54
    }

    if (pcb->remote_port == tcphdr->src &&
 800e758:	69fb      	ldr	r3, [r7, #28]
 800e75a:	8b1a      	ldrh	r2, [r3, #24]
 800e75c:	4b72      	ldr	r3, [pc, #456]	@ (800e928 <tcp_input+0x49c>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	881b      	ldrh	r3, [r3, #0]
 800e762:	b29b      	uxth	r3, r3
 800e764:	429a      	cmp	r2, r3
 800e766:	d13a      	bne.n	800e7de <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800e768:	69fb      	ldr	r3, [r7, #28]
 800e76a:	8ada      	ldrh	r2, [r3, #22]
 800e76c:	4b6e      	ldr	r3, [pc, #440]	@ (800e928 <tcp_input+0x49c>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	885b      	ldrh	r3, [r3, #2]
 800e772:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e774:	429a      	cmp	r2, r3
 800e776:	d132      	bne.n	800e7de <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e778:	69fb      	ldr	r3, [r7, #28]
 800e77a:	685a      	ldr	r2, [r3, #4]
 800e77c:	4b6b      	ldr	r3, [pc, #428]	@ (800e92c <tcp_input+0x4a0>)
 800e77e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e780:	429a      	cmp	r2, r3
 800e782:	d12c      	bne.n	800e7de <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	681a      	ldr	r2, [r3, #0]
 800e788:	4b68      	ldr	r3, [pc, #416]	@ (800e92c <tcp_input+0x4a0>)
 800e78a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e78c:	429a      	cmp	r2, r3
 800e78e:	d126      	bne.n	800e7de <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e790:	69fb      	ldr	r3, [r7, #28]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	69fa      	ldr	r2, [r7, #28]
 800e796:	429a      	cmp	r2, r3
 800e798:	d106      	bne.n	800e7a8 <tcp_input+0x31c>
 800e79a:	4b65      	ldr	r3, [pc, #404]	@ (800e930 <tcp_input+0x4a4>)
 800e79c:	f240 120d 	movw	r2, #269	@ 0x10d
 800e7a0:	4964      	ldr	r1, [pc, #400]	@ (800e934 <tcp_input+0x4a8>)
 800e7a2:	4865      	ldr	r0, [pc, #404]	@ (800e938 <tcp_input+0x4ac>)
 800e7a4:	f009 ffde 	bl	8018764 <iprintf>
      if (prev != NULL) {
 800e7a8:	69bb      	ldr	r3, [r7, #24]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d00a      	beq.n	800e7c4 <tcp_input+0x338>
        prev->next = pcb->next;
 800e7ae:	69fb      	ldr	r3, [r7, #28]
 800e7b0:	68da      	ldr	r2, [r3, #12]
 800e7b2:	69bb      	ldr	r3, [r7, #24]
 800e7b4:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e7b6:	4b61      	ldr	r3, [pc, #388]	@ (800e93c <tcp_input+0x4b0>)
 800e7b8:	681a      	ldr	r2, [r3, #0]
 800e7ba:	69fb      	ldr	r3, [r7, #28]
 800e7bc:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e7be:	4a5f      	ldr	r2, [pc, #380]	@ (800e93c <tcp_input+0x4b0>)
 800e7c0:	69fb      	ldr	r3, [r7, #28]
 800e7c2:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e7c4:	69fb      	ldr	r3, [r7, #28]
 800e7c6:	68db      	ldr	r3, [r3, #12]
 800e7c8:	69fa      	ldr	r2, [r7, #28]
 800e7ca:	429a      	cmp	r2, r3
 800e7cc:	d111      	bne.n	800e7f2 <tcp_input+0x366>
 800e7ce:	4b58      	ldr	r3, [pc, #352]	@ (800e930 <tcp_input+0x4a4>)
 800e7d0:	f240 1215 	movw	r2, #277	@ 0x115
 800e7d4:	495a      	ldr	r1, [pc, #360]	@ (800e940 <tcp_input+0x4b4>)
 800e7d6:	4858      	ldr	r0, [pc, #352]	@ (800e938 <tcp_input+0x4ac>)
 800e7d8:	f009 ffc4 	bl	8018764 <iprintf>
      break;
 800e7dc:	e009      	b.n	800e7f2 <tcp_input+0x366>
    }
    prev = pcb;
 800e7de:	69fb      	ldr	r3, [r7, #28]
 800e7e0:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e7e2:	69fb      	ldr	r3, [r7, #28]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	61fb      	str	r3, [r7, #28]
 800e7e8:	69fb      	ldr	r3, [r7, #28]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	f47f af5e 	bne.w	800e6ac <tcp_input+0x220>
 800e7f0:	e000      	b.n	800e7f4 <tcp_input+0x368>
      break;
 800e7f2:	bf00      	nop
  }

  if (pcb == NULL) {
 800e7f4:	69fb      	ldr	r3, [r7, #28]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	f040 80aa 	bne.w	800e950 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e7fc:	4b51      	ldr	r3, [pc, #324]	@ (800e944 <tcp_input+0x4b8>)
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	61fb      	str	r3, [r7, #28]
 800e802:	e03f      	b.n	800e884 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e804:	69fb      	ldr	r3, [r7, #28]
 800e806:	7d1b      	ldrb	r3, [r3, #20]
 800e808:	2b0a      	cmp	r3, #10
 800e80a:	d006      	beq.n	800e81a <tcp_input+0x38e>
 800e80c:	4b48      	ldr	r3, [pc, #288]	@ (800e930 <tcp_input+0x4a4>)
 800e80e:	f240 121f 	movw	r2, #287	@ 0x11f
 800e812:	494d      	ldr	r1, [pc, #308]	@ (800e948 <tcp_input+0x4bc>)
 800e814:	4848      	ldr	r0, [pc, #288]	@ (800e938 <tcp_input+0x4ac>)
 800e816:	f009 ffa5 	bl	8018764 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e81a:	69fb      	ldr	r3, [r7, #28]
 800e81c:	7a1b      	ldrb	r3, [r3, #8]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d009      	beq.n	800e836 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e822:	69fb      	ldr	r3, [r7, #28]
 800e824:	7a1a      	ldrb	r2, [r3, #8]
 800e826:	4b41      	ldr	r3, [pc, #260]	@ (800e92c <tcp_input+0x4a0>)
 800e828:	685b      	ldr	r3, [r3, #4]
 800e82a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e82e:	3301      	adds	r3, #1
 800e830:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e832:	429a      	cmp	r2, r3
 800e834:	d122      	bne.n	800e87c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e836:	69fb      	ldr	r3, [r7, #28]
 800e838:	8b1a      	ldrh	r2, [r3, #24]
 800e83a:	4b3b      	ldr	r3, [pc, #236]	@ (800e928 <tcp_input+0x49c>)
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	881b      	ldrh	r3, [r3, #0]
 800e840:	b29b      	uxth	r3, r3
 800e842:	429a      	cmp	r2, r3
 800e844:	d11b      	bne.n	800e87e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e846:	69fb      	ldr	r3, [r7, #28]
 800e848:	8ada      	ldrh	r2, [r3, #22]
 800e84a:	4b37      	ldr	r3, [pc, #220]	@ (800e928 <tcp_input+0x49c>)
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	885b      	ldrh	r3, [r3, #2]
 800e850:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e852:	429a      	cmp	r2, r3
 800e854:	d113      	bne.n	800e87e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e856:	69fb      	ldr	r3, [r7, #28]
 800e858:	685a      	ldr	r2, [r3, #4]
 800e85a:	4b34      	ldr	r3, [pc, #208]	@ (800e92c <tcp_input+0x4a0>)
 800e85c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e85e:	429a      	cmp	r2, r3
 800e860:	d10d      	bne.n	800e87e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e862:	69fb      	ldr	r3, [r7, #28]
 800e864:	681a      	ldr	r2, [r3, #0]
 800e866:	4b31      	ldr	r3, [pc, #196]	@ (800e92c <tcp_input+0x4a0>)
 800e868:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d107      	bne.n	800e87e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e86e:	69f8      	ldr	r0, [r7, #28]
 800e870:	f000 fb56 	bl	800ef20 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f7fd ff3d 	bl	800c6f4 <pbuf_free>
        return;
 800e87a:	e1fd      	b.n	800ec78 <tcp_input+0x7ec>
        continue;
 800e87c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e87e:	69fb      	ldr	r3, [r7, #28]
 800e880:	68db      	ldr	r3, [r3, #12]
 800e882:	61fb      	str	r3, [r7, #28]
 800e884:	69fb      	ldr	r3, [r7, #28]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d1bc      	bne.n	800e804 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e88a:	2300      	movs	r3, #0
 800e88c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e88e:	4b2f      	ldr	r3, [pc, #188]	@ (800e94c <tcp_input+0x4c0>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	617b      	str	r3, [r7, #20]
 800e894:	e02a      	b.n	800e8ec <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e896:	697b      	ldr	r3, [r7, #20]
 800e898:	7a1b      	ldrb	r3, [r3, #8]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d00c      	beq.n	800e8b8 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e89e:	697b      	ldr	r3, [r7, #20]
 800e8a0:	7a1a      	ldrb	r2, [r3, #8]
 800e8a2:	4b22      	ldr	r3, [pc, #136]	@ (800e92c <tcp_input+0x4a0>)
 800e8a4:	685b      	ldr	r3, [r3, #4]
 800e8a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d002      	beq.n	800e8b8 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e8b2:	697b      	ldr	r3, [r7, #20]
 800e8b4:	61bb      	str	r3, [r7, #24]
        continue;
 800e8b6:	e016      	b.n	800e8e6 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	8ada      	ldrh	r2, [r3, #22]
 800e8bc:	4b1a      	ldr	r3, [pc, #104]	@ (800e928 <tcp_input+0x49c>)
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	885b      	ldrh	r3, [r3, #2]
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	429a      	cmp	r2, r3
 800e8c6:	d10c      	bne.n	800e8e2 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e8c8:	697b      	ldr	r3, [r7, #20]
 800e8ca:	681a      	ldr	r2, [r3, #0]
 800e8cc:	4b17      	ldr	r3, [pc, #92]	@ (800e92c <tcp_input+0x4a0>)
 800e8ce:	695b      	ldr	r3, [r3, #20]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d00f      	beq.n	800e8f4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e8d4:	697b      	ldr	r3, [r7, #20]
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d00d      	beq.n	800e8f6 <tcp_input+0x46a>
 800e8da:	697b      	ldr	r3, [r7, #20]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d009      	beq.n	800e8f6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e8e6:	697b      	ldr	r3, [r7, #20]
 800e8e8:	68db      	ldr	r3, [r3, #12]
 800e8ea:	617b      	str	r3, [r7, #20]
 800e8ec:	697b      	ldr	r3, [r7, #20]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d1d1      	bne.n	800e896 <tcp_input+0x40a>
 800e8f2:	e000      	b.n	800e8f6 <tcp_input+0x46a>
            break;
 800e8f4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e8f6:	697b      	ldr	r3, [r7, #20]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d029      	beq.n	800e950 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e8fc:	69bb      	ldr	r3, [r7, #24]
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d00a      	beq.n	800e918 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e902:	697b      	ldr	r3, [r7, #20]
 800e904:	68da      	ldr	r2, [r3, #12]
 800e906:	69bb      	ldr	r3, [r7, #24]
 800e908:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e90a:	4b10      	ldr	r3, [pc, #64]	@ (800e94c <tcp_input+0x4c0>)
 800e90c:	681a      	ldr	r2, [r3, #0]
 800e90e:	697b      	ldr	r3, [r7, #20]
 800e910:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e912:	4a0e      	ldr	r2, [pc, #56]	@ (800e94c <tcp_input+0x4c0>)
 800e914:	697b      	ldr	r3, [r7, #20]
 800e916:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e918:	6978      	ldr	r0, [r7, #20]
 800e91a:	f000 fa03 	bl	800ed24 <tcp_listen_input>
      }
      pbuf_free(p);
 800e91e:	6878      	ldr	r0, [r7, #4]
 800e920:	f7fd fee8 	bl	800c6f4 <pbuf_free>
      return;
 800e924:	e1a8      	b.n	800ec78 <tcp_input+0x7ec>
 800e926:	bf00      	nop
 800e928:	2000883c 	.word	0x2000883c
 800e92c:	200051ec 	.word	0x200051ec
 800e930:	0801cc50 	.word	0x0801cc50
 800e934:	0801cd7c 	.word	0x0801cd7c
 800e938:	0801cc9c 	.word	0x0801cc9c
 800e93c:	20008820 	.word	0x20008820
 800e940:	0801cda8 	.word	0x0801cda8
 800e944:	20008824 	.word	0x20008824
 800e948:	0801cdd4 	.word	0x0801cdd4
 800e94c:	2000881c 	.word	0x2000881c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e950:	69fb      	ldr	r3, [r7, #28]
 800e952:	2b00      	cmp	r3, #0
 800e954:	f000 8158 	beq.w	800ec08 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e958:	4b95      	ldr	r3, [pc, #596]	@ (800ebb0 <tcp_input+0x724>)
 800e95a:	2200      	movs	r2, #0
 800e95c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	891a      	ldrh	r2, [r3, #8]
 800e962:	4b93      	ldr	r3, [pc, #588]	@ (800ebb0 <tcp_input+0x724>)
 800e964:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e966:	4a92      	ldr	r2, [pc, #584]	@ (800ebb0 <tcp_input+0x724>)
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e96c:	4b91      	ldr	r3, [pc, #580]	@ (800ebb4 <tcp_input+0x728>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	4a8f      	ldr	r2, [pc, #572]	@ (800ebb0 <tcp_input+0x724>)
 800e972:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e974:	4b90      	ldr	r3, [pc, #576]	@ (800ebb8 <tcp_input+0x72c>)
 800e976:	2200      	movs	r2, #0
 800e978:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e97a:	4b90      	ldr	r3, [pc, #576]	@ (800ebbc <tcp_input+0x730>)
 800e97c:	2200      	movs	r2, #0
 800e97e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e980:	4b8f      	ldr	r3, [pc, #572]	@ (800ebc0 <tcp_input+0x734>)
 800e982:	2200      	movs	r2, #0
 800e984:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e986:	4b8f      	ldr	r3, [pc, #572]	@ (800ebc4 <tcp_input+0x738>)
 800e988:	781b      	ldrb	r3, [r3, #0]
 800e98a:	f003 0308 	and.w	r3, r3, #8
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d006      	beq.n	800e9a0 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	7b5b      	ldrb	r3, [r3, #13]
 800e996:	f043 0301 	orr.w	r3, r3, #1
 800e99a:	b2da      	uxtb	r2, r3
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e9a0:	69fb      	ldr	r3, [r7, #28]
 800e9a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d017      	beq.n	800e9d8 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e9a8:	69f8      	ldr	r0, [r7, #28]
 800e9aa:	f7ff f929 	bl	800dc00 <tcp_process_refused_data>
 800e9ae:	4603      	mov	r3, r0
 800e9b0:	f113 0f0d 	cmn.w	r3, #13
 800e9b4:	d007      	beq.n	800e9c6 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e9b6:	69fb      	ldr	r3, [r7, #28]
 800e9b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d00c      	beq.n	800e9d8 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e9be:	4b82      	ldr	r3, [pc, #520]	@ (800ebc8 <tcp_input+0x73c>)
 800e9c0:	881b      	ldrh	r3, [r3, #0]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d008      	beq.n	800e9d8 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	f040 80e3 	bne.w	800eb96 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e9d0:	69f8      	ldr	r0, [r7, #28]
 800e9d2:	f003 f9a7 	bl	8011d24 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e9d6:	e0de      	b.n	800eb96 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800e9d8:	4a7c      	ldr	r2, [pc, #496]	@ (800ebcc <tcp_input+0x740>)
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e9de:	69f8      	ldr	r0, [r7, #28]
 800e9e0:	f000 fb18 	bl	800f014 <tcp_process>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e9e8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e9ec:	f113 0f0d 	cmn.w	r3, #13
 800e9f0:	f000 80d3 	beq.w	800eb9a <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800e9f4:	4b71      	ldr	r3, [pc, #452]	@ (800ebbc <tcp_input+0x730>)
 800e9f6:	781b      	ldrb	r3, [r3, #0]
 800e9f8:	f003 0308 	and.w	r3, r3, #8
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d015      	beq.n	800ea2c <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ea00:	69fb      	ldr	r3, [r7, #28]
 800ea02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d008      	beq.n	800ea1c <tcp_input+0x590>
 800ea0a:	69fb      	ldr	r3, [r7, #28]
 800ea0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea10:	69fa      	ldr	r2, [r7, #28]
 800ea12:	6912      	ldr	r2, [r2, #16]
 800ea14:	f06f 010d 	mvn.w	r1, #13
 800ea18:	4610      	mov	r0, r2
 800ea1a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ea1c:	69f9      	ldr	r1, [r7, #28]
 800ea1e:	486c      	ldr	r0, [pc, #432]	@ (800ebd0 <tcp_input+0x744>)
 800ea20:	f7ff fbbc 	bl	800e19c <tcp_pcb_remove>
        tcp_free(pcb);
 800ea24:	69f8      	ldr	r0, [r7, #28]
 800ea26:	f7fe f9a7 	bl	800cd78 <tcp_free>
 800ea2a:	e0da      	b.n	800ebe2 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800ea30:	4b63      	ldr	r3, [pc, #396]	@ (800ebc0 <tcp_input+0x734>)
 800ea32:	881b      	ldrh	r3, [r3, #0]
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d01d      	beq.n	800ea74 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800ea38:	4b61      	ldr	r3, [pc, #388]	@ (800ebc0 <tcp_input+0x734>)
 800ea3a:	881b      	ldrh	r3, [r3, #0]
 800ea3c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ea3e:	69fb      	ldr	r3, [r7, #28]
 800ea40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d00a      	beq.n	800ea5e <tcp_input+0x5d2>
 800ea48:	69fb      	ldr	r3, [r7, #28]
 800ea4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ea4e:	69fa      	ldr	r2, [r7, #28]
 800ea50:	6910      	ldr	r0, [r2, #16]
 800ea52:	89fa      	ldrh	r2, [r7, #14]
 800ea54:	69f9      	ldr	r1, [r7, #28]
 800ea56:	4798      	blx	r3
 800ea58:	4603      	mov	r3, r0
 800ea5a:	74fb      	strb	r3, [r7, #19]
 800ea5c:	e001      	b.n	800ea62 <tcp_input+0x5d6>
 800ea5e:	2300      	movs	r3, #0
 800ea60:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ea62:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ea66:	f113 0f0d 	cmn.w	r3, #13
 800ea6a:	f000 8098 	beq.w	800eb9e <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800ea6e:	4b54      	ldr	r3, [pc, #336]	@ (800ebc0 <tcp_input+0x734>)
 800ea70:	2200      	movs	r2, #0
 800ea72:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800ea74:	69f8      	ldr	r0, [r7, #28]
 800ea76:	f000 f915 	bl	800eca4 <tcp_input_delayed_close>
 800ea7a:	4603      	mov	r3, r0
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	f040 8090 	bne.w	800eba2 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800ea82:	4b4d      	ldr	r3, [pc, #308]	@ (800ebb8 <tcp_input+0x72c>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d041      	beq.n	800eb0e <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d006      	beq.n	800eaa0 <tcp_input+0x614>
 800ea92:	4b50      	ldr	r3, [pc, #320]	@ (800ebd4 <tcp_input+0x748>)
 800ea94:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800ea98:	494f      	ldr	r1, [pc, #316]	@ (800ebd8 <tcp_input+0x74c>)
 800ea9a:	4850      	ldr	r0, [pc, #320]	@ (800ebdc <tcp_input+0x750>)
 800ea9c:	f009 fe62 	bl	8018764 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800eaa0:	69fb      	ldr	r3, [r7, #28]
 800eaa2:	8b5b      	ldrh	r3, [r3, #26]
 800eaa4:	f003 0310 	and.w	r3, r3, #16
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d008      	beq.n	800eabe <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800eaac:	4b42      	ldr	r3, [pc, #264]	@ (800ebb8 <tcp_input+0x72c>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	4618      	mov	r0, r3
 800eab2:	f7fd fe1f 	bl	800c6f4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800eab6:	69f8      	ldr	r0, [r7, #28]
 800eab8:	f7fe fc46 	bl	800d348 <tcp_abort>
            goto aborted;
 800eabc:	e091      	b.n	800ebe2 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800eabe:	69fb      	ldr	r3, [r7, #28]
 800eac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d00c      	beq.n	800eae2 <tcp_input+0x656>
 800eac8:	69fb      	ldr	r3, [r7, #28]
 800eaca:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800eace:	69fb      	ldr	r3, [r7, #28]
 800ead0:	6918      	ldr	r0, [r3, #16]
 800ead2:	4b39      	ldr	r3, [pc, #228]	@ (800ebb8 <tcp_input+0x72c>)
 800ead4:	681a      	ldr	r2, [r3, #0]
 800ead6:	2300      	movs	r3, #0
 800ead8:	69f9      	ldr	r1, [r7, #28]
 800eada:	47a0      	blx	r4
 800eadc:	4603      	mov	r3, r0
 800eade:	74fb      	strb	r3, [r7, #19]
 800eae0:	e008      	b.n	800eaf4 <tcp_input+0x668>
 800eae2:	4b35      	ldr	r3, [pc, #212]	@ (800ebb8 <tcp_input+0x72c>)
 800eae4:	681a      	ldr	r2, [r3, #0]
 800eae6:	2300      	movs	r3, #0
 800eae8:	69f9      	ldr	r1, [r7, #28]
 800eaea:	2000      	movs	r0, #0
 800eaec:	f7ff f95e 	bl	800ddac <tcp_recv_null>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800eaf4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eaf8:	f113 0f0d 	cmn.w	r3, #13
 800eafc:	d053      	beq.n	800eba6 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800eafe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d003      	beq.n	800eb0e <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800eb06:	4b2c      	ldr	r3, [pc, #176]	@ (800ebb8 <tcp_input+0x72c>)
 800eb08:	681a      	ldr	r2, [r3, #0]
 800eb0a:	69fb      	ldr	r3, [r7, #28]
 800eb0c:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800eb0e:	4b2b      	ldr	r3, [pc, #172]	@ (800ebbc <tcp_input+0x730>)
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	f003 0320 	and.w	r3, r3, #32
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d030      	beq.n	800eb7c <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800eb1a:	69fb      	ldr	r3, [r7, #28]
 800eb1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d009      	beq.n	800eb36 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800eb22:	69fb      	ldr	r3, [r7, #28]
 800eb24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb26:	7b5a      	ldrb	r2, [r3, #13]
 800eb28:	69fb      	ldr	r3, [r7, #28]
 800eb2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb2c:	f042 0220 	orr.w	r2, r2, #32
 800eb30:	b2d2      	uxtb	r2, r2
 800eb32:	735a      	strb	r2, [r3, #13]
 800eb34:	e022      	b.n	800eb7c <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800eb36:	69fb      	ldr	r3, [r7, #28]
 800eb38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eb3a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800eb3e:	d005      	beq.n	800eb4c <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800eb40:	69fb      	ldr	r3, [r7, #28]
 800eb42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800eb44:	3301      	adds	r3, #1
 800eb46:	b29a      	uxth	r2, r3
 800eb48:	69fb      	ldr	r3, [r7, #28]
 800eb4a:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800eb4c:	69fb      	ldr	r3, [r7, #28]
 800eb4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d00b      	beq.n	800eb6e <tcp_input+0x6e2>
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800eb5c:	69fb      	ldr	r3, [r7, #28]
 800eb5e:	6918      	ldr	r0, [r3, #16]
 800eb60:	2300      	movs	r3, #0
 800eb62:	2200      	movs	r2, #0
 800eb64:	69f9      	ldr	r1, [r7, #28]
 800eb66:	47a0      	blx	r4
 800eb68:	4603      	mov	r3, r0
 800eb6a:	74fb      	strb	r3, [r7, #19]
 800eb6c:	e001      	b.n	800eb72 <tcp_input+0x6e6>
 800eb6e:	2300      	movs	r3, #0
 800eb70:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800eb72:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800eb76:	f113 0f0d 	cmn.w	r3, #13
 800eb7a:	d016      	beq.n	800ebaa <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800eb7c:	4b13      	ldr	r3, [pc, #76]	@ (800ebcc <tcp_input+0x740>)
 800eb7e:	2200      	movs	r2, #0
 800eb80:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800eb82:	69f8      	ldr	r0, [r7, #28]
 800eb84:	f000 f88e 	bl	800eca4 <tcp_input_delayed_close>
 800eb88:	4603      	mov	r3, r0
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d128      	bne.n	800ebe0 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800eb8e:	69f8      	ldr	r0, [r7, #28]
 800eb90:	f002 fac2 	bl	8011118 <tcp_output>
 800eb94:	e025      	b.n	800ebe2 <tcp_input+0x756>
        goto aborted;
 800eb96:	bf00      	nop
 800eb98:	e023      	b.n	800ebe2 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800eb9a:	bf00      	nop
 800eb9c:	e021      	b.n	800ebe2 <tcp_input+0x756>
              goto aborted;
 800eb9e:	bf00      	nop
 800eba0:	e01f      	b.n	800ebe2 <tcp_input+0x756>
          goto aborted;
 800eba2:	bf00      	nop
 800eba4:	e01d      	b.n	800ebe2 <tcp_input+0x756>
            goto aborted;
 800eba6:	bf00      	nop
 800eba8:	e01b      	b.n	800ebe2 <tcp_input+0x756>
              goto aborted;
 800ebaa:	bf00      	nop
 800ebac:	e019      	b.n	800ebe2 <tcp_input+0x756>
 800ebae:	bf00      	nop
 800ebb0:	2000882c 	.word	0x2000882c
 800ebb4:	2000883c 	.word	0x2000883c
 800ebb8:	2000885c 	.word	0x2000885c
 800ebbc:	20008859 	.word	0x20008859
 800ebc0:	20008854 	.word	0x20008854
 800ebc4:	20008858 	.word	0x20008858
 800ebc8:	20008856 	.word	0x20008856
 800ebcc:	20008860 	.word	0x20008860
 800ebd0:	20008820 	.word	0x20008820
 800ebd4:	0801cc50 	.word	0x0801cc50
 800ebd8:	0801ce04 	.word	0x0801ce04
 800ebdc:	0801cc9c 	.word	0x0801cc9c
          goto aborted;
 800ebe0:	bf00      	nop
    tcp_input_pcb = NULL;
 800ebe2:	4b27      	ldr	r3, [pc, #156]	@ (800ec80 <tcp_input+0x7f4>)
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ebe8:	4b26      	ldr	r3, [pc, #152]	@ (800ec84 <tcp_input+0x7f8>)
 800ebea:	2200      	movs	r2, #0
 800ebec:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800ebee:	4b26      	ldr	r3, [pc, #152]	@ (800ec88 <tcp_input+0x7fc>)
 800ebf0:	685b      	ldr	r3, [r3, #4]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d03f      	beq.n	800ec76 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800ebf6:	4b24      	ldr	r3, [pc, #144]	@ (800ec88 <tcp_input+0x7fc>)
 800ebf8:	685b      	ldr	r3, [r3, #4]
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7fd fd7a 	bl	800c6f4 <pbuf_free>
      inseg.p = NULL;
 800ec00:	4b21      	ldr	r3, [pc, #132]	@ (800ec88 <tcp_input+0x7fc>)
 800ec02:	2200      	movs	r2, #0
 800ec04:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ec06:	e036      	b.n	800ec76 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ec08:	4b20      	ldr	r3, [pc, #128]	@ (800ec8c <tcp_input+0x800>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	899b      	ldrh	r3, [r3, #12]
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	4618      	mov	r0, r3
 800ec12:	f7fc f983 	bl	800af1c <lwip_htons>
 800ec16:	4603      	mov	r3, r0
 800ec18:	b2db      	uxtb	r3, r3
 800ec1a:	f003 0304 	and.w	r3, r3, #4
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d118      	bne.n	800ec54 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec22:	4b1b      	ldr	r3, [pc, #108]	@ (800ec90 <tcp_input+0x804>)
 800ec24:	6819      	ldr	r1, [r3, #0]
 800ec26:	4b1b      	ldr	r3, [pc, #108]	@ (800ec94 <tcp_input+0x808>)
 800ec28:	881b      	ldrh	r3, [r3, #0]
 800ec2a:	461a      	mov	r2, r3
 800ec2c:	4b1a      	ldr	r3, [pc, #104]	@ (800ec98 <tcp_input+0x80c>)
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec32:	4b16      	ldr	r3, [pc, #88]	@ (800ec8c <tcp_input+0x800>)
 800ec34:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec36:	885b      	ldrh	r3, [r3, #2]
 800ec38:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ec3a:	4a14      	ldr	r2, [pc, #80]	@ (800ec8c <tcp_input+0x800>)
 800ec3c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ec3e:	8812      	ldrh	r2, [r2, #0]
 800ec40:	b292      	uxth	r2, r2
 800ec42:	9202      	str	r2, [sp, #8]
 800ec44:	9301      	str	r3, [sp, #4]
 800ec46:	4b15      	ldr	r3, [pc, #84]	@ (800ec9c <tcp_input+0x810>)
 800ec48:	9300      	str	r3, [sp, #0]
 800ec4a:	4b15      	ldr	r3, [pc, #84]	@ (800eca0 <tcp_input+0x814>)
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	2000      	movs	r0, #0
 800ec50:	f003 f816 	bl	8011c80 <tcp_rst>
    pbuf_free(p);
 800ec54:	6878      	ldr	r0, [r7, #4]
 800ec56:	f7fd fd4d 	bl	800c6f4 <pbuf_free>
  return;
 800ec5a:	e00c      	b.n	800ec76 <tcp_input+0x7ea>
    goto dropped;
 800ec5c:	bf00      	nop
 800ec5e:	e006      	b.n	800ec6e <tcp_input+0x7e2>
    goto dropped;
 800ec60:	bf00      	nop
 800ec62:	e004      	b.n	800ec6e <tcp_input+0x7e2>
    goto dropped;
 800ec64:	bf00      	nop
 800ec66:	e002      	b.n	800ec6e <tcp_input+0x7e2>
      goto dropped;
 800ec68:	bf00      	nop
 800ec6a:	e000      	b.n	800ec6e <tcp_input+0x7e2>
      goto dropped;
 800ec6c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f7fd fd40 	bl	800c6f4 <pbuf_free>
 800ec74:	e000      	b.n	800ec78 <tcp_input+0x7ec>
  return;
 800ec76:	bf00      	nop
}
 800ec78:	3724      	adds	r7, #36	@ 0x24
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd90      	pop	{r4, r7, pc}
 800ec7e:	bf00      	nop
 800ec80:	20008860 	.word	0x20008860
 800ec84:	2000885c 	.word	0x2000885c
 800ec88:	2000882c 	.word	0x2000882c
 800ec8c:	2000883c 	.word	0x2000883c
 800ec90:	20008850 	.word	0x20008850
 800ec94:	20008856 	.word	0x20008856
 800ec98:	2000884c 	.word	0x2000884c
 800ec9c:	200051fc 	.word	0x200051fc
 800eca0:	20005200 	.word	0x20005200

0800eca4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b082      	sub	sp, #8
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d106      	bne.n	800ecc0 <tcp_input_delayed_close+0x1c>
 800ecb2:	4b17      	ldr	r3, [pc, #92]	@ (800ed10 <tcp_input_delayed_close+0x6c>)
 800ecb4:	f240 225a 	movw	r2, #602	@ 0x25a
 800ecb8:	4916      	ldr	r1, [pc, #88]	@ (800ed14 <tcp_input_delayed_close+0x70>)
 800ecba:	4817      	ldr	r0, [pc, #92]	@ (800ed18 <tcp_input_delayed_close+0x74>)
 800ecbc:	f009 fd52 	bl	8018764 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800ecc0:	4b16      	ldr	r3, [pc, #88]	@ (800ed1c <tcp_input_delayed_close+0x78>)
 800ecc2:	781b      	ldrb	r3, [r3, #0]
 800ecc4:	f003 0310 	and.w	r3, r3, #16
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d01c      	beq.n	800ed06 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	8b5b      	ldrh	r3, [r3, #26]
 800ecd0:	f003 0310 	and.w	r3, r3, #16
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d10d      	bne.n	800ecf4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d008      	beq.n	800ecf4 <tcp_input_delayed_close+0x50>
 800ece2:	687b      	ldr	r3, [r7, #4]
 800ece4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	6912      	ldr	r2, [r2, #16]
 800ecec:	f06f 010e 	mvn.w	r1, #14
 800ecf0:	4610      	mov	r0, r2
 800ecf2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ecf4:	6879      	ldr	r1, [r7, #4]
 800ecf6:	480a      	ldr	r0, [pc, #40]	@ (800ed20 <tcp_input_delayed_close+0x7c>)
 800ecf8:	f7ff fa50 	bl	800e19c <tcp_pcb_remove>
    tcp_free(pcb);
 800ecfc:	6878      	ldr	r0, [r7, #4]
 800ecfe:	f7fe f83b 	bl	800cd78 <tcp_free>
    return 1;
 800ed02:	2301      	movs	r3, #1
 800ed04:	e000      	b.n	800ed08 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800ed06:	2300      	movs	r3, #0
}
 800ed08:	4618      	mov	r0, r3
 800ed0a:	3708      	adds	r7, #8
 800ed0c:	46bd      	mov	sp, r7
 800ed0e:	bd80      	pop	{r7, pc}
 800ed10:	0801cc50 	.word	0x0801cc50
 800ed14:	0801ce20 	.word	0x0801ce20
 800ed18:	0801cc9c 	.word	0x0801cc9c
 800ed1c:	20008859 	.word	0x20008859
 800ed20:	20008820 	.word	0x20008820

0800ed24 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800ed24:	b590      	push	{r4, r7, lr}
 800ed26:	b08b      	sub	sp, #44	@ 0x2c
 800ed28:	af04      	add	r7, sp, #16
 800ed2a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800ed2c:	4b6f      	ldr	r3, [pc, #444]	@ (800eeec <tcp_listen_input+0x1c8>)
 800ed2e:	781b      	ldrb	r3, [r3, #0]
 800ed30:	f003 0304 	and.w	r3, r3, #4
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	f040 80d2 	bne.w	800eede <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d106      	bne.n	800ed4e <tcp_listen_input+0x2a>
 800ed40:	4b6b      	ldr	r3, [pc, #428]	@ (800eef0 <tcp_listen_input+0x1cc>)
 800ed42:	f240 2281 	movw	r2, #641	@ 0x281
 800ed46:	496b      	ldr	r1, [pc, #428]	@ (800eef4 <tcp_listen_input+0x1d0>)
 800ed48:	486b      	ldr	r0, [pc, #428]	@ (800eef8 <tcp_listen_input+0x1d4>)
 800ed4a:	f009 fd0b 	bl	8018764 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800ed4e:	4b67      	ldr	r3, [pc, #412]	@ (800eeec <tcp_listen_input+0x1c8>)
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	f003 0310 	and.w	r3, r3, #16
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d019      	beq.n	800ed8e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed5a:	4b68      	ldr	r3, [pc, #416]	@ (800eefc <tcp_listen_input+0x1d8>)
 800ed5c:	6819      	ldr	r1, [r3, #0]
 800ed5e:	4b68      	ldr	r3, [pc, #416]	@ (800ef00 <tcp_listen_input+0x1dc>)
 800ed60:	881b      	ldrh	r3, [r3, #0]
 800ed62:	461a      	mov	r2, r3
 800ed64:	4b67      	ldr	r3, [pc, #412]	@ (800ef04 <tcp_listen_input+0x1e0>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed6a:	4b67      	ldr	r3, [pc, #412]	@ (800ef08 <tcp_listen_input+0x1e4>)
 800ed6c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed6e:	885b      	ldrh	r3, [r3, #2]
 800ed70:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ed72:	4a65      	ldr	r2, [pc, #404]	@ (800ef08 <tcp_listen_input+0x1e4>)
 800ed74:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed76:	8812      	ldrh	r2, [r2, #0]
 800ed78:	b292      	uxth	r2, r2
 800ed7a:	9202      	str	r2, [sp, #8]
 800ed7c:	9301      	str	r3, [sp, #4]
 800ed7e:	4b63      	ldr	r3, [pc, #396]	@ (800ef0c <tcp_listen_input+0x1e8>)
 800ed80:	9300      	str	r3, [sp, #0]
 800ed82:	4b63      	ldr	r3, [pc, #396]	@ (800ef10 <tcp_listen_input+0x1ec>)
 800ed84:	4602      	mov	r2, r0
 800ed86:	6878      	ldr	r0, [r7, #4]
 800ed88:	f002 ff7a 	bl	8011c80 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800ed8c:	e0a9      	b.n	800eee2 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800ed8e:	4b57      	ldr	r3, [pc, #348]	@ (800eeec <tcp_listen_input+0x1c8>)
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	f003 0302 	and.w	r3, r3, #2
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	f000 80a3 	beq.w	800eee2 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	7d5b      	ldrb	r3, [r3, #21]
 800eda0:	4618      	mov	r0, r3
 800eda2:	f7ff f927 	bl	800dff4 <tcp_alloc>
 800eda6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800eda8:	697b      	ldr	r3, [r7, #20]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d111      	bne.n	800edd2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	699b      	ldr	r3, [r3, #24]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d00a      	beq.n	800edcc <tcp_listen_input+0xa8>
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	699b      	ldr	r3, [r3, #24]
 800edba:	687a      	ldr	r2, [r7, #4]
 800edbc:	6910      	ldr	r0, [r2, #16]
 800edbe:	f04f 32ff 	mov.w	r2, #4294967295
 800edc2:	2100      	movs	r1, #0
 800edc4:	4798      	blx	r3
 800edc6:	4603      	mov	r3, r0
 800edc8:	73bb      	strb	r3, [r7, #14]
      return;
 800edca:	e08b      	b.n	800eee4 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800edcc:	23f0      	movs	r3, #240	@ 0xf0
 800edce:	73bb      	strb	r3, [r7, #14]
      return;
 800edd0:	e088      	b.n	800eee4 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800edd2:	4b50      	ldr	r3, [pc, #320]	@ (800ef14 <tcp_listen_input+0x1f0>)
 800edd4:	695a      	ldr	r2, [r3, #20]
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800edda:	4b4e      	ldr	r3, [pc, #312]	@ (800ef14 <tcp_listen_input+0x1f0>)
 800eddc:	691a      	ldr	r2, [r3, #16]
 800edde:	697b      	ldr	r3, [r7, #20]
 800ede0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	8ada      	ldrh	r2, [r3, #22]
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800edea:	4b47      	ldr	r3, [pc, #284]	@ (800ef08 <tcp_listen_input+0x1e4>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	881b      	ldrh	r3, [r3, #0]
 800edf0:	b29a      	uxth	r2, r3
 800edf2:	697b      	ldr	r3, [r7, #20]
 800edf4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800edf6:	697b      	ldr	r3, [r7, #20]
 800edf8:	2203      	movs	r2, #3
 800edfa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800edfc:	4b41      	ldr	r3, [pc, #260]	@ (800ef04 <tcp_listen_input+0x1e0>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	1c5a      	adds	r2, r3, #1
 800ee02:	697b      	ldr	r3, [r7, #20]
 800ee04:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800ee06:	697b      	ldr	r3, [r7, #20]
 800ee08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee0a:	697b      	ldr	r3, [r7, #20]
 800ee0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800ee0e:	6978      	ldr	r0, [r7, #20]
 800ee10:	f7ff fa58 	bl	800e2c4 <tcp_next_iss>
 800ee14:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800ee16:	697b      	ldr	r3, [r7, #20]
 800ee18:	693a      	ldr	r2, [r7, #16]
 800ee1a:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	693a      	ldr	r2, [r7, #16]
 800ee20:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800ee22:	697b      	ldr	r3, [r7, #20]
 800ee24:	693a      	ldr	r2, [r7, #16]
 800ee26:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	693a      	ldr	r2, [r7, #16]
 800ee2c:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800ee2e:	4b35      	ldr	r3, [pc, #212]	@ (800ef04 <tcp_listen_input+0x1e0>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	1e5a      	subs	r2, r3, #1
 800ee34:	697b      	ldr	r3, [r7, #20]
 800ee36:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	691a      	ldr	r2, [r3, #16]
 800ee3c:	697b      	ldr	r3, [r7, #20]
 800ee3e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800ee40:	697b      	ldr	r3, [r7, #20]
 800ee42:	687a      	ldr	r2, [r7, #4]
 800ee44:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	7a5b      	ldrb	r3, [r3, #9]
 800ee4a:	f003 030c 	and.w	r3, r3, #12
 800ee4e:	b2da      	uxtb	r2, r3
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	7a1a      	ldrb	r2, [r3, #8]
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800ee5c:	4b2e      	ldr	r3, [pc, #184]	@ (800ef18 <tcp_listen_input+0x1f4>)
 800ee5e:	681a      	ldr	r2, [r3, #0]
 800ee60:	697b      	ldr	r3, [r7, #20]
 800ee62:	60da      	str	r2, [r3, #12]
 800ee64:	4a2c      	ldr	r2, [pc, #176]	@ (800ef18 <tcp_listen_input+0x1f4>)
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	6013      	str	r3, [r2, #0]
 800ee6a:	f003 f8cb 	bl	8012004 <tcp_timer_needed>
 800ee6e:	4b2b      	ldr	r3, [pc, #172]	@ (800ef1c <tcp_listen_input+0x1f8>)
 800ee70:	2201      	movs	r2, #1
 800ee72:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ee74:	6978      	ldr	r0, [r7, #20]
 800ee76:	f001 fd8b 	bl	8010990 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ee7a:	4b23      	ldr	r3, [pc, #140]	@ (800ef08 <tcp_listen_input+0x1e4>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
 800ee7e:	89db      	ldrh	r3, [r3, #14]
 800ee80:	b29a      	uxth	r2, r3
 800ee82:	697b      	ldr	r3, [r7, #20]
 800ee84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ee88:	697b      	ldr	r3, [r7, #20]
 800ee8a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ee94:	697b      	ldr	r3, [r7, #20]
 800ee96:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ee98:	697b      	ldr	r3, [r7, #20]
 800ee9a:	3304      	adds	r3, #4
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f005 fc15 	bl	80146cc <ip4_route>
 800eea2:	4601      	mov	r1, r0
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	3304      	adds	r3, #4
 800eea8:	461a      	mov	r2, r3
 800eeaa:	4620      	mov	r0, r4
 800eeac:	f7ff fa30 	bl	800e310 <tcp_eff_send_mss_netif>
 800eeb0:	4603      	mov	r3, r0
 800eeb2:	461a      	mov	r2, r3
 800eeb4:	697b      	ldr	r3, [r7, #20]
 800eeb6:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800eeb8:	2112      	movs	r1, #18
 800eeba:	6978      	ldr	r0, [r7, #20]
 800eebc:	f002 f83e 	bl	8010f3c <tcp_enqueue_flags>
 800eec0:	4603      	mov	r3, r0
 800eec2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800eec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d004      	beq.n	800eed6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800eecc:	2100      	movs	r1, #0
 800eece:	6978      	ldr	r0, [r7, #20]
 800eed0:	f7fe f97c 	bl	800d1cc <tcp_abandon>
      return;
 800eed4:	e006      	b.n	800eee4 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800eed6:	6978      	ldr	r0, [r7, #20]
 800eed8:	f002 f91e 	bl	8011118 <tcp_output>
  return;
 800eedc:	e001      	b.n	800eee2 <tcp_listen_input+0x1be>
    return;
 800eede:	bf00      	nop
 800eee0:	e000      	b.n	800eee4 <tcp_listen_input+0x1c0>
  return;
 800eee2:	bf00      	nop
}
 800eee4:	371c      	adds	r7, #28
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd90      	pop	{r4, r7, pc}
 800eeea:	bf00      	nop
 800eeec:	20008858 	.word	0x20008858
 800eef0:	0801cc50 	.word	0x0801cc50
 800eef4:	0801ce48 	.word	0x0801ce48
 800eef8:	0801cc9c 	.word	0x0801cc9c
 800eefc:	20008850 	.word	0x20008850
 800ef00:	20008856 	.word	0x20008856
 800ef04:	2000884c 	.word	0x2000884c
 800ef08:	2000883c 	.word	0x2000883c
 800ef0c:	200051fc 	.word	0x200051fc
 800ef10:	20005200 	.word	0x20005200
 800ef14:	200051ec 	.word	0x200051ec
 800ef18:	20008820 	.word	0x20008820
 800ef1c:	20008828 	.word	0x20008828

0800ef20 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b086      	sub	sp, #24
 800ef24:	af04      	add	r7, sp, #16
 800ef26:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800ef28:	4b2f      	ldr	r3, [pc, #188]	@ (800efe8 <tcp_timewait_input+0xc8>)
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	f003 0304 	and.w	r3, r3, #4
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d153      	bne.n	800efdc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d106      	bne.n	800ef48 <tcp_timewait_input+0x28>
 800ef3a:	4b2c      	ldr	r3, [pc, #176]	@ (800efec <tcp_timewait_input+0xcc>)
 800ef3c:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800ef40:	492b      	ldr	r1, [pc, #172]	@ (800eff0 <tcp_timewait_input+0xd0>)
 800ef42:	482c      	ldr	r0, [pc, #176]	@ (800eff4 <tcp_timewait_input+0xd4>)
 800ef44:	f009 fc0e 	bl	8018764 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800ef48:	4b27      	ldr	r3, [pc, #156]	@ (800efe8 <tcp_timewait_input+0xc8>)
 800ef4a:	781b      	ldrb	r3, [r3, #0]
 800ef4c:	f003 0302 	and.w	r3, r3, #2
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d02a      	beq.n	800efaa <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800ef54:	4b28      	ldr	r3, [pc, #160]	@ (800eff8 <tcp_timewait_input+0xd8>)
 800ef56:	681a      	ldr	r2, [r3, #0]
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef5c:	1ad3      	subs	r3, r2, r3
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	db2d      	blt.n	800efbe <tcp_timewait_input+0x9e>
 800ef62:	4b25      	ldr	r3, [pc, #148]	@ (800eff8 <tcp_timewait_input+0xd8>)
 800ef64:	681a      	ldr	r2, [r3, #0]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef6a:	6879      	ldr	r1, [r7, #4]
 800ef6c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ef6e:	440b      	add	r3, r1
 800ef70:	1ad3      	subs	r3, r2, r3
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	dc23      	bgt.n	800efbe <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef76:	4b21      	ldr	r3, [pc, #132]	@ (800effc <tcp_timewait_input+0xdc>)
 800ef78:	6819      	ldr	r1, [r3, #0]
 800ef7a:	4b21      	ldr	r3, [pc, #132]	@ (800f000 <tcp_timewait_input+0xe0>)
 800ef7c:	881b      	ldrh	r3, [r3, #0]
 800ef7e:	461a      	mov	r2, r3
 800ef80:	4b1d      	ldr	r3, [pc, #116]	@ (800eff8 <tcp_timewait_input+0xd8>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef86:	4b1f      	ldr	r3, [pc, #124]	@ (800f004 <tcp_timewait_input+0xe4>)
 800ef88:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef8a:	885b      	ldrh	r3, [r3, #2]
 800ef8c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ef8e:	4a1d      	ldr	r2, [pc, #116]	@ (800f004 <tcp_timewait_input+0xe4>)
 800ef90:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ef92:	8812      	ldrh	r2, [r2, #0]
 800ef94:	b292      	uxth	r2, r2
 800ef96:	9202      	str	r2, [sp, #8]
 800ef98:	9301      	str	r3, [sp, #4]
 800ef9a:	4b1b      	ldr	r3, [pc, #108]	@ (800f008 <tcp_timewait_input+0xe8>)
 800ef9c:	9300      	str	r3, [sp, #0]
 800ef9e:	4b1b      	ldr	r3, [pc, #108]	@ (800f00c <tcp_timewait_input+0xec>)
 800efa0:	4602      	mov	r2, r0
 800efa2:	6878      	ldr	r0, [r7, #4]
 800efa4:	f002 fe6c 	bl	8011c80 <tcp_rst>
      return;
 800efa8:	e01b      	b.n	800efe2 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800efaa:	4b0f      	ldr	r3, [pc, #60]	@ (800efe8 <tcp_timewait_input+0xc8>)
 800efac:	781b      	ldrb	r3, [r3, #0]
 800efae:	f003 0301 	and.w	r3, r3, #1
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d003      	beq.n	800efbe <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800efb6:	4b16      	ldr	r3, [pc, #88]	@ (800f010 <tcp_timewait_input+0xf0>)
 800efb8:	681a      	ldr	r2, [r3, #0]
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800efbe:	4b10      	ldr	r3, [pc, #64]	@ (800f000 <tcp_timewait_input+0xe0>)
 800efc0:	881b      	ldrh	r3, [r3, #0]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d00c      	beq.n	800efe0 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	8b5b      	ldrh	r3, [r3, #26]
 800efca:	f043 0302 	orr.w	r3, r3, #2
 800efce:	b29a      	uxth	r2, r3
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f002 f89f 	bl	8011118 <tcp_output>
  }
  return;
 800efda:	e001      	b.n	800efe0 <tcp_timewait_input+0xc0>
    return;
 800efdc:	bf00      	nop
 800efde:	e000      	b.n	800efe2 <tcp_timewait_input+0xc2>
  return;
 800efe0:	bf00      	nop
}
 800efe2:	3708      	adds	r7, #8
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	20008858 	.word	0x20008858
 800efec:	0801cc50 	.word	0x0801cc50
 800eff0:	0801ce68 	.word	0x0801ce68
 800eff4:	0801cc9c 	.word	0x0801cc9c
 800eff8:	2000884c 	.word	0x2000884c
 800effc:	20008850 	.word	0x20008850
 800f000:	20008856 	.word	0x20008856
 800f004:	2000883c 	.word	0x2000883c
 800f008:	200051fc 	.word	0x200051fc
 800f00c:	20005200 	.word	0x20005200
 800f010:	20008814 	.word	0x20008814

0800f014 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f014:	b590      	push	{r4, r7, lr}
 800f016:	b08d      	sub	sp, #52	@ 0x34
 800f018:	af04      	add	r7, sp, #16
 800f01a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f01c:	2300      	movs	r3, #0
 800f01e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f020:	2300      	movs	r3, #0
 800f022:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	2b00      	cmp	r3, #0
 800f028:	d106      	bne.n	800f038 <tcp_process+0x24>
 800f02a:	4b9d      	ldr	r3, [pc, #628]	@ (800f2a0 <tcp_process+0x28c>)
 800f02c:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f030:	499c      	ldr	r1, [pc, #624]	@ (800f2a4 <tcp_process+0x290>)
 800f032:	489d      	ldr	r0, [pc, #628]	@ (800f2a8 <tcp_process+0x294>)
 800f034:	f009 fb96 	bl	8018764 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f038:	4b9c      	ldr	r3, [pc, #624]	@ (800f2ac <tcp_process+0x298>)
 800f03a:	781b      	ldrb	r3, [r3, #0]
 800f03c:	f003 0304 	and.w	r3, r3, #4
 800f040:	2b00      	cmp	r3, #0
 800f042:	d04e      	beq.n	800f0e2 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	7d1b      	ldrb	r3, [r3, #20]
 800f048:	2b02      	cmp	r3, #2
 800f04a:	d108      	bne.n	800f05e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f050:	4b97      	ldr	r3, [pc, #604]	@ (800f2b0 <tcp_process+0x29c>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	429a      	cmp	r2, r3
 800f056:	d123      	bne.n	800f0a0 <tcp_process+0x8c>
        acceptable = 1;
 800f058:	2301      	movs	r3, #1
 800f05a:	76fb      	strb	r3, [r7, #27]
 800f05c:	e020      	b.n	800f0a0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f062:	4b94      	ldr	r3, [pc, #592]	@ (800f2b4 <tcp_process+0x2a0>)
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	429a      	cmp	r2, r3
 800f068:	d102      	bne.n	800f070 <tcp_process+0x5c>
        acceptable = 1;
 800f06a:	2301      	movs	r3, #1
 800f06c:	76fb      	strb	r3, [r7, #27]
 800f06e:	e017      	b.n	800f0a0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f070:	4b90      	ldr	r3, [pc, #576]	@ (800f2b4 <tcp_process+0x2a0>)
 800f072:	681a      	ldr	r2, [r3, #0]
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f078:	1ad3      	subs	r3, r2, r3
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	db10      	blt.n	800f0a0 <tcp_process+0x8c>
 800f07e:	4b8d      	ldr	r3, [pc, #564]	@ (800f2b4 <tcp_process+0x2a0>)
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f086:	6879      	ldr	r1, [r7, #4]
 800f088:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f08a:	440b      	add	r3, r1
 800f08c:	1ad3      	subs	r3, r2, r3
 800f08e:	2b00      	cmp	r3, #0
 800f090:	dc06      	bgt.n	800f0a0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	8b5b      	ldrh	r3, [r3, #26]
 800f096:	f043 0302 	orr.w	r3, r3, #2
 800f09a:	b29a      	uxth	r2, r3
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f0a0:	7efb      	ldrb	r3, [r7, #27]
 800f0a2:	2b00      	cmp	r3, #0
 800f0a4:	d01b      	beq.n	800f0de <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	7d1b      	ldrb	r3, [r3, #20]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d106      	bne.n	800f0bc <tcp_process+0xa8>
 800f0ae:	4b7c      	ldr	r3, [pc, #496]	@ (800f2a0 <tcp_process+0x28c>)
 800f0b0:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800f0b4:	4980      	ldr	r1, [pc, #512]	@ (800f2b8 <tcp_process+0x2a4>)
 800f0b6:	487c      	ldr	r0, [pc, #496]	@ (800f2a8 <tcp_process+0x294>)
 800f0b8:	f009 fb54 	bl	8018764 <iprintf>
      recv_flags |= TF_RESET;
 800f0bc:	4b7f      	ldr	r3, [pc, #508]	@ (800f2bc <tcp_process+0x2a8>)
 800f0be:	781b      	ldrb	r3, [r3, #0]
 800f0c0:	f043 0308 	orr.w	r3, r3, #8
 800f0c4:	b2da      	uxtb	r2, r3
 800f0c6:	4b7d      	ldr	r3, [pc, #500]	@ (800f2bc <tcp_process+0x2a8>)
 800f0c8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	8b5b      	ldrh	r3, [r3, #26]
 800f0ce:	f023 0301 	bic.w	r3, r3, #1
 800f0d2:	b29a      	uxth	r2, r3
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f0d8:	f06f 030d 	mvn.w	r3, #13
 800f0dc:	e37a      	b.n	800f7d4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f0de:	2300      	movs	r3, #0
 800f0e0:	e378      	b.n	800f7d4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f0e2:	4b72      	ldr	r3, [pc, #456]	@ (800f2ac <tcp_process+0x298>)
 800f0e4:	781b      	ldrb	r3, [r3, #0]
 800f0e6:	f003 0302 	and.w	r3, r3, #2
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d010      	beq.n	800f110 <tcp_process+0xfc>
 800f0ee:	687b      	ldr	r3, [r7, #4]
 800f0f0:	7d1b      	ldrb	r3, [r3, #20]
 800f0f2:	2b02      	cmp	r3, #2
 800f0f4:	d00c      	beq.n	800f110 <tcp_process+0xfc>
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	7d1b      	ldrb	r3, [r3, #20]
 800f0fa:	2b03      	cmp	r3, #3
 800f0fc:	d008      	beq.n	800f110 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	8b5b      	ldrh	r3, [r3, #26]
 800f102:	f043 0302 	orr.w	r3, r3, #2
 800f106:	b29a      	uxth	r2, r3
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800f10c:	2300      	movs	r3, #0
 800f10e:	e361      	b.n	800f7d4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	8b5b      	ldrh	r3, [r3, #26]
 800f114:	f003 0310 	and.w	r3, r3, #16
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d103      	bne.n	800f124 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f11c:	4b68      	ldr	r3, [pc, #416]	@ (800f2c0 <tcp_process+0x2ac>)
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2200      	movs	r2, #0
 800f128:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	2200      	movs	r2, #0
 800f130:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800f134:	6878      	ldr	r0, [r7, #4]
 800f136:	f001 fc2b 	bl	8010990 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	7d1b      	ldrb	r3, [r3, #20]
 800f13e:	3b02      	subs	r3, #2
 800f140:	2b07      	cmp	r3, #7
 800f142:	f200 8337 	bhi.w	800f7b4 <tcp_process+0x7a0>
 800f146:	a201      	add	r2, pc, #4	@ (adr r2, 800f14c <tcp_process+0x138>)
 800f148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f14c:	0800f16d 	.word	0x0800f16d
 800f150:	0800f39d 	.word	0x0800f39d
 800f154:	0800f515 	.word	0x0800f515
 800f158:	0800f53f 	.word	0x0800f53f
 800f15c:	0800f663 	.word	0x0800f663
 800f160:	0800f515 	.word	0x0800f515
 800f164:	0800f6ef 	.word	0x0800f6ef
 800f168:	0800f77f 	.word	0x0800f77f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f16c:	4b4f      	ldr	r3, [pc, #316]	@ (800f2ac <tcp_process+0x298>)
 800f16e:	781b      	ldrb	r3, [r3, #0]
 800f170:	f003 0310 	and.w	r3, r3, #16
 800f174:	2b00      	cmp	r3, #0
 800f176:	f000 80e4 	beq.w	800f342 <tcp_process+0x32e>
 800f17a:	4b4c      	ldr	r3, [pc, #304]	@ (800f2ac <tcp_process+0x298>)
 800f17c:	781b      	ldrb	r3, [r3, #0]
 800f17e:	f003 0302 	and.w	r3, r3, #2
 800f182:	2b00      	cmp	r3, #0
 800f184:	f000 80dd 	beq.w	800f342 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f18c:	1c5a      	adds	r2, r3, #1
 800f18e:	4b48      	ldr	r3, [pc, #288]	@ (800f2b0 <tcp_process+0x29c>)
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	429a      	cmp	r2, r3
 800f194:	f040 80d5 	bne.w	800f342 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800f198:	4b46      	ldr	r3, [pc, #280]	@ (800f2b4 <tcp_process+0x2a0>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	1c5a      	adds	r2, r3, #1
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800f1aa:	4b41      	ldr	r3, [pc, #260]	@ (800f2b0 <tcp_process+0x29c>)
 800f1ac:	681a      	ldr	r2, [r3, #0]
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800f1b2:	4b44      	ldr	r3, [pc, #272]	@ (800f2c4 <tcp_process+0x2b0>)
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	89db      	ldrh	r3, [r3, #14]
 800f1b8:	b29a      	uxth	r2, r3
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f1cc:	4b39      	ldr	r3, [pc, #228]	@ (800f2b4 <tcp_process+0x2a0>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	1e5a      	subs	r2, r3, #1
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	2204      	movs	r2, #4
 800f1da:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	3304      	adds	r3, #4
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f005 fa71 	bl	80146cc <ip4_route>
 800f1ea:	4601      	mov	r1, r0
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	3304      	adds	r3, #4
 800f1f0:	461a      	mov	r2, r3
 800f1f2:	4620      	mov	r0, r4
 800f1f4:	f7ff f88c 	bl	800e310 <tcp_eff_send_mss_netif>
 800f1f8:	4603      	mov	r3, r0
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f204:	009a      	lsls	r2, r3, #2
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f20a:	005b      	lsls	r3, r3, #1
 800f20c:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f210:	428b      	cmp	r3, r1
 800f212:	bf38      	it	cc
 800f214:	460b      	movcc	r3, r1
 800f216:	429a      	cmp	r2, r3
 800f218:	d204      	bcs.n	800f224 <tcp_process+0x210>
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f21e:	009b      	lsls	r3, r3, #2
 800f220:	b29b      	uxth	r3, r3
 800f222:	e00d      	b.n	800f240 <tcp_process+0x22c>
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f228:	005b      	lsls	r3, r3, #1
 800f22a:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f22e:	4293      	cmp	r3, r2
 800f230:	d904      	bls.n	800f23c <tcp_process+0x228>
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f236:	005b      	lsls	r3, r3, #1
 800f238:	b29b      	uxth	r3, r3
 800f23a:	e001      	b.n	800f240 <tcp_process+0x22c>
 800f23c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f240:	687a      	ldr	r2, [r7, #4]
 800f242:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d106      	bne.n	800f25e <tcp_process+0x24a>
 800f250:	4b13      	ldr	r3, [pc, #76]	@ (800f2a0 <tcp_process+0x28c>)
 800f252:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800f256:	491c      	ldr	r1, [pc, #112]	@ (800f2c8 <tcp_process+0x2b4>)
 800f258:	4813      	ldr	r0, [pc, #76]	@ (800f2a8 <tcp_process+0x294>)
 800f25a:	f009 fa83 	bl	8018764 <iprintf>
        --pcb->snd_queuelen;
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f264:	3b01      	subs	r3, #1
 800f266:	b29a      	uxth	r2, r3
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f272:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f274:	69fb      	ldr	r3, [r7, #28]
 800f276:	2b00      	cmp	r3, #0
 800f278:	d12a      	bne.n	800f2d0 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f27e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f280:	69fb      	ldr	r3, [r7, #28]
 800f282:	2b00      	cmp	r3, #0
 800f284:	d106      	bne.n	800f294 <tcp_process+0x280>
 800f286:	4b06      	ldr	r3, [pc, #24]	@ (800f2a0 <tcp_process+0x28c>)
 800f288:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800f28c:	490f      	ldr	r1, [pc, #60]	@ (800f2cc <tcp_process+0x2b8>)
 800f28e:	4806      	ldr	r0, [pc, #24]	@ (800f2a8 <tcp_process+0x294>)
 800f290:	f009 fa68 	bl	8018764 <iprintf>
          pcb->unsent = rseg->next;
 800f294:	69fb      	ldr	r3, [r7, #28]
 800f296:	681a      	ldr	r2, [r3, #0]
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f29c:	e01c      	b.n	800f2d8 <tcp_process+0x2c4>
 800f29e:	bf00      	nop
 800f2a0:	0801cc50 	.word	0x0801cc50
 800f2a4:	0801ce88 	.word	0x0801ce88
 800f2a8:	0801cc9c 	.word	0x0801cc9c
 800f2ac:	20008858 	.word	0x20008858
 800f2b0:	20008850 	.word	0x20008850
 800f2b4:	2000884c 	.word	0x2000884c
 800f2b8:	0801cea4 	.word	0x0801cea4
 800f2bc:	20008859 	.word	0x20008859
 800f2c0:	20008814 	.word	0x20008814
 800f2c4:	2000883c 	.word	0x2000883c
 800f2c8:	0801cec4 	.word	0x0801cec4
 800f2cc:	0801cedc 	.word	0x0801cedc
        } else {
          pcb->unacked = rseg->next;
 800f2d0:	69fb      	ldr	r3, [r7, #28]
 800f2d2:	681a      	ldr	r2, [r3, #0]
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800f2d8:	69f8      	ldr	r0, [r7, #28]
 800f2da:	f7fe fd22 	bl	800dd22 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d104      	bne.n	800f2f0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f2ec:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f2ee:	e006      	b.n	800f2fe <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f304:	2b00      	cmp	r3, #0
 800f306:	d00a      	beq.n	800f31e <tcp_process+0x30a>
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	6910      	ldr	r0, [r2, #16]
 800f312:	2200      	movs	r2, #0
 800f314:	6879      	ldr	r1, [r7, #4]
 800f316:	4798      	blx	r3
 800f318:	4603      	mov	r3, r0
 800f31a:	76bb      	strb	r3, [r7, #26]
 800f31c:	e001      	b.n	800f322 <tcp_process+0x30e>
 800f31e:	2300      	movs	r3, #0
 800f320:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800f322:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f326:	f113 0f0d 	cmn.w	r3, #13
 800f32a:	d102      	bne.n	800f332 <tcp_process+0x31e>
          return ERR_ABRT;
 800f32c:	f06f 030c 	mvn.w	r3, #12
 800f330:	e250      	b.n	800f7d4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	8b5b      	ldrh	r3, [r3, #26]
 800f336:	f043 0302 	orr.w	r3, r3, #2
 800f33a:	b29a      	uxth	r2, r3
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800f340:	e23a      	b.n	800f7b8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800f342:	4b98      	ldr	r3, [pc, #608]	@ (800f5a4 <tcp_process+0x590>)
 800f344:	781b      	ldrb	r3, [r3, #0]
 800f346:	f003 0310 	and.w	r3, r3, #16
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	f000 8234 	beq.w	800f7b8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f350:	4b95      	ldr	r3, [pc, #596]	@ (800f5a8 <tcp_process+0x594>)
 800f352:	6819      	ldr	r1, [r3, #0]
 800f354:	4b95      	ldr	r3, [pc, #596]	@ (800f5ac <tcp_process+0x598>)
 800f356:	881b      	ldrh	r3, [r3, #0]
 800f358:	461a      	mov	r2, r3
 800f35a:	4b95      	ldr	r3, [pc, #596]	@ (800f5b0 <tcp_process+0x59c>)
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f360:	4b94      	ldr	r3, [pc, #592]	@ (800f5b4 <tcp_process+0x5a0>)
 800f362:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f364:	885b      	ldrh	r3, [r3, #2]
 800f366:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f368:	4a92      	ldr	r2, [pc, #584]	@ (800f5b4 <tcp_process+0x5a0>)
 800f36a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f36c:	8812      	ldrh	r2, [r2, #0]
 800f36e:	b292      	uxth	r2, r2
 800f370:	9202      	str	r2, [sp, #8]
 800f372:	9301      	str	r3, [sp, #4]
 800f374:	4b90      	ldr	r3, [pc, #576]	@ (800f5b8 <tcp_process+0x5a4>)
 800f376:	9300      	str	r3, [sp, #0]
 800f378:	4b90      	ldr	r3, [pc, #576]	@ (800f5bc <tcp_process+0x5a8>)
 800f37a:	4602      	mov	r2, r0
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f002 fc7f 	bl	8011c80 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f388:	2b05      	cmp	r3, #5
 800f38a:	f200 8215 	bhi.w	800f7b8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	2200      	movs	r2, #0
 800f392:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f002 fa4b 	bl	8011830 <tcp_rexmit_rto>
      break;
 800f39a:	e20d      	b.n	800f7b8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800f39c:	4b81      	ldr	r3, [pc, #516]	@ (800f5a4 <tcp_process+0x590>)
 800f39e:	781b      	ldrb	r3, [r3, #0]
 800f3a0:	f003 0310 	and.w	r3, r3, #16
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	f000 80a1 	beq.w	800f4ec <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f3aa:	4b7f      	ldr	r3, [pc, #508]	@ (800f5a8 <tcp_process+0x594>)
 800f3ac:	681a      	ldr	r2, [r3, #0]
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3b2:	1ad3      	subs	r3, r2, r3
 800f3b4:	3b01      	subs	r3, #1
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	db7e      	blt.n	800f4b8 <tcp_process+0x4a4>
 800f3ba:	4b7b      	ldr	r3, [pc, #492]	@ (800f5a8 <tcp_process+0x594>)
 800f3bc:	681a      	ldr	r2, [r3, #0]
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3c2:	1ad3      	subs	r3, r2, r3
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	dc77      	bgt.n	800f4b8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	2204      	movs	r2, #4
 800f3cc:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d102      	bne.n	800f3dc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800f3d6:	23fa      	movs	r3, #250	@ 0xfa
 800f3d8:	76bb      	strb	r3, [r7, #26]
 800f3da:	e01d      	b.n	800f418 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f3e0:	699b      	ldr	r3, [r3, #24]
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d106      	bne.n	800f3f4 <tcp_process+0x3e0>
 800f3e6:	4b76      	ldr	r3, [pc, #472]	@ (800f5c0 <tcp_process+0x5ac>)
 800f3e8:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800f3ec:	4975      	ldr	r1, [pc, #468]	@ (800f5c4 <tcp_process+0x5b0>)
 800f3ee:	4876      	ldr	r0, [pc, #472]	@ (800f5c8 <tcp_process+0x5b4>)
 800f3f0:	f009 f9b8 	bl	8018764 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f3f8:	699b      	ldr	r3, [r3, #24]
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d00a      	beq.n	800f414 <tcp_process+0x400>
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f402:	699b      	ldr	r3, [r3, #24]
 800f404:	687a      	ldr	r2, [r7, #4]
 800f406:	6910      	ldr	r0, [r2, #16]
 800f408:	2200      	movs	r2, #0
 800f40a:	6879      	ldr	r1, [r7, #4]
 800f40c:	4798      	blx	r3
 800f40e:	4603      	mov	r3, r0
 800f410:	76bb      	strb	r3, [r7, #26]
 800f412:	e001      	b.n	800f418 <tcp_process+0x404>
 800f414:	23f0      	movs	r3, #240	@ 0xf0
 800f416:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800f418:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d00a      	beq.n	800f436 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800f420:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f424:	f113 0f0d 	cmn.w	r3, #13
 800f428:	d002      	beq.n	800f430 <tcp_process+0x41c>
              tcp_abort(pcb);
 800f42a:	6878      	ldr	r0, [r7, #4]
 800f42c:	f7fd ff8c 	bl	800d348 <tcp_abort>
            }
            return ERR_ABRT;
 800f430:	f06f 030c 	mvn.w	r3, #12
 800f434:	e1ce      	b.n	800f7d4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800f436:	6878      	ldr	r0, [r7, #4]
 800f438:	f000 fae0 	bl	800f9fc <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800f43c:	4b63      	ldr	r3, [pc, #396]	@ (800f5cc <tcp_process+0x5b8>)
 800f43e:	881b      	ldrh	r3, [r3, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d005      	beq.n	800f450 <tcp_process+0x43c>
            recv_acked--;
 800f444:	4b61      	ldr	r3, [pc, #388]	@ (800f5cc <tcp_process+0x5b8>)
 800f446:	881b      	ldrh	r3, [r3, #0]
 800f448:	3b01      	subs	r3, #1
 800f44a:	b29a      	uxth	r2, r3
 800f44c:	4b5f      	ldr	r3, [pc, #380]	@ (800f5cc <tcp_process+0x5b8>)
 800f44e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f454:	009a      	lsls	r2, r3, #2
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f45a:	005b      	lsls	r3, r3, #1
 800f45c:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f460:	428b      	cmp	r3, r1
 800f462:	bf38      	it	cc
 800f464:	460b      	movcc	r3, r1
 800f466:	429a      	cmp	r2, r3
 800f468:	d204      	bcs.n	800f474 <tcp_process+0x460>
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f46e:	009b      	lsls	r3, r3, #2
 800f470:	b29b      	uxth	r3, r3
 800f472:	e00d      	b.n	800f490 <tcp_process+0x47c>
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f478:	005b      	lsls	r3, r3, #1
 800f47a:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f47e:	4293      	cmp	r3, r2
 800f480:	d904      	bls.n	800f48c <tcp_process+0x478>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f486:	005b      	lsls	r3, r3, #1
 800f488:	b29b      	uxth	r3, r3
 800f48a:	e001      	b.n	800f490 <tcp_process+0x47c>
 800f48c:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f490:	687a      	ldr	r2, [r7, #4]
 800f492:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800f496:	4b4e      	ldr	r3, [pc, #312]	@ (800f5d0 <tcp_process+0x5bc>)
 800f498:	781b      	ldrb	r3, [r3, #0]
 800f49a:	f003 0320 	and.w	r3, r3, #32
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d037      	beq.n	800f512 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	8b5b      	ldrh	r3, [r3, #26]
 800f4a6:	f043 0302 	orr.w	r3, r3, #2
 800f4aa:	b29a      	uxth	r2, r3
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2207      	movs	r2, #7
 800f4b4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800f4b6:	e02c      	b.n	800f512 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f4b8:	4b3b      	ldr	r3, [pc, #236]	@ (800f5a8 <tcp_process+0x594>)
 800f4ba:	6819      	ldr	r1, [r3, #0]
 800f4bc:	4b3b      	ldr	r3, [pc, #236]	@ (800f5ac <tcp_process+0x598>)
 800f4be:	881b      	ldrh	r3, [r3, #0]
 800f4c0:	461a      	mov	r2, r3
 800f4c2:	4b3b      	ldr	r3, [pc, #236]	@ (800f5b0 <tcp_process+0x59c>)
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f4c8:	4b3a      	ldr	r3, [pc, #232]	@ (800f5b4 <tcp_process+0x5a0>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f4cc:	885b      	ldrh	r3, [r3, #2]
 800f4ce:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f4d0:	4a38      	ldr	r2, [pc, #224]	@ (800f5b4 <tcp_process+0x5a0>)
 800f4d2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f4d4:	8812      	ldrh	r2, [r2, #0]
 800f4d6:	b292      	uxth	r2, r2
 800f4d8:	9202      	str	r2, [sp, #8]
 800f4da:	9301      	str	r3, [sp, #4]
 800f4dc:	4b36      	ldr	r3, [pc, #216]	@ (800f5b8 <tcp_process+0x5a4>)
 800f4de:	9300      	str	r3, [sp, #0]
 800f4e0:	4b36      	ldr	r3, [pc, #216]	@ (800f5bc <tcp_process+0x5a8>)
 800f4e2:	4602      	mov	r2, r0
 800f4e4:	6878      	ldr	r0, [r7, #4]
 800f4e6:	f002 fbcb 	bl	8011c80 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800f4ea:	e167      	b.n	800f7bc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f4ec:	4b2d      	ldr	r3, [pc, #180]	@ (800f5a4 <tcp_process+0x590>)
 800f4ee:	781b      	ldrb	r3, [r3, #0]
 800f4f0:	f003 0302 	and.w	r3, r3, #2
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	f000 8161 	beq.w	800f7bc <tcp_process+0x7a8>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4fe:	1e5a      	subs	r2, r3, #1
 800f500:	4b2b      	ldr	r3, [pc, #172]	@ (800f5b0 <tcp_process+0x59c>)
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	429a      	cmp	r2, r3
 800f506:	f040 8159 	bne.w	800f7bc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800f50a:	6878      	ldr	r0, [r7, #4]
 800f50c:	f002 f9b2 	bl	8011874 <tcp_rexmit>
      break;
 800f510:	e154      	b.n	800f7bc <tcp_process+0x7a8>
 800f512:	e153      	b.n	800f7bc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f000 fa71 	bl	800f9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f51a:	4b2d      	ldr	r3, [pc, #180]	@ (800f5d0 <tcp_process+0x5bc>)
 800f51c:	781b      	ldrb	r3, [r3, #0]
 800f51e:	f003 0320 	and.w	r3, r3, #32
 800f522:	2b00      	cmp	r3, #0
 800f524:	f000 814c 	beq.w	800f7c0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	8b5b      	ldrh	r3, [r3, #26]
 800f52c:	f043 0302 	orr.w	r3, r3, #2
 800f530:	b29a      	uxth	r2, r3
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2207      	movs	r2, #7
 800f53a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800f53c:	e140      	b.n	800f7c0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800f53e:	6878      	ldr	r0, [r7, #4]
 800f540:	f000 fa5c 	bl	800f9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f544:	4b22      	ldr	r3, [pc, #136]	@ (800f5d0 <tcp_process+0x5bc>)
 800f546:	781b      	ldrb	r3, [r3, #0]
 800f548:	f003 0320 	and.w	r3, r3, #32
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d071      	beq.n	800f634 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f550:	4b14      	ldr	r3, [pc, #80]	@ (800f5a4 <tcp_process+0x590>)
 800f552:	781b      	ldrb	r3, [r3, #0]
 800f554:	f003 0310 	and.w	r3, r3, #16
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d060      	beq.n	800f61e <tcp_process+0x60a>
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f560:	4b11      	ldr	r3, [pc, #68]	@ (800f5a8 <tcp_process+0x594>)
 800f562:	681b      	ldr	r3, [r3, #0]
 800f564:	429a      	cmp	r2, r3
 800f566:	d15a      	bne.n	800f61e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d156      	bne.n	800f61e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	8b5b      	ldrh	r3, [r3, #26]
 800f574:	f043 0302 	orr.w	r3, r3, #2
 800f578:	b29a      	uxth	r2, r3
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f7fe fdbc 	bl	800e0fc <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800f584:	4b13      	ldr	r3, [pc, #76]	@ (800f5d4 <tcp_process+0x5c0>)
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	687a      	ldr	r2, [r7, #4]
 800f58a:	429a      	cmp	r2, r3
 800f58c:	d105      	bne.n	800f59a <tcp_process+0x586>
 800f58e:	4b11      	ldr	r3, [pc, #68]	@ (800f5d4 <tcp_process+0x5c0>)
 800f590:	681b      	ldr	r3, [r3, #0]
 800f592:	68db      	ldr	r3, [r3, #12]
 800f594:	4a0f      	ldr	r2, [pc, #60]	@ (800f5d4 <tcp_process+0x5c0>)
 800f596:	6013      	str	r3, [r2, #0]
 800f598:	e02e      	b.n	800f5f8 <tcp_process+0x5e4>
 800f59a:	4b0e      	ldr	r3, [pc, #56]	@ (800f5d4 <tcp_process+0x5c0>)
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	617b      	str	r3, [r7, #20]
 800f5a0:	e027      	b.n	800f5f2 <tcp_process+0x5de>
 800f5a2:	bf00      	nop
 800f5a4:	20008858 	.word	0x20008858
 800f5a8:	20008850 	.word	0x20008850
 800f5ac:	20008856 	.word	0x20008856
 800f5b0:	2000884c 	.word	0x2000884c
 800f5b4:	2000883c 	.word	0x2000883c
 800f5b8:	200051fc 	.word	0x200051fc
 800f5bc:	20005200 	.word	0x20005200
 800f5c0:	0801cc50 	.word	0x0801cc50
 800f5c4:	0801cef0 	.word	0x0801cef0
 800f5c8:	0801cc9c 	.word	0x0801cc9c
 800f5cc:	20008854 	.word	0x20008854
 800f5d0:	20008859 	.word	0x20008859
 800f5d4:	20008820 	.word	0x20008820
 800f5d8:	697b      	ldr	r3, [r7, #20]
 800f5da:	68db      	ldr	r3, [r3, #12]
 800f5dc:	687a      	ldr	r2, [r7, #4]
 800f5de:	429a      	cmp	r2, r3
 800f5e0:	d104      	bne.n	800f5ec <tcp_process+0x5d8>
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	68da      	ldr	r2, [r3, #12]
 800f5e6:	697b      	ldr	r3, [r7, #20]
 800f5e8:	60da      	str	r2, [r3, #12]
 800f5ea:	e005      	b.n	800f5f8 <tcp_process+0x5e4>
 800f5ec:	697b      	ldr	r3, [r7, #20]
 800f5ee:	68db      	ldr	r3, [r3, #12]
 800f5f0:	617b      	str	r3, [r7, #20]
 800f5f2:	697b      	ldr	r3, [r7, #20]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d1ef      	bne.n	800f5d8 <tcp_process+0x5c4>
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	60da      	str	r2, [r3, #12]
 800f5fe:	4b77      	ldr	r3, [pc, #476]	@ (800f7dc <tcp_process+0x7c8>)
 800f600:	2201      	movs	r2, #1
 800f602:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	220a      	movs	r2, #10
 800f608:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800f60a:	4b75      	ldr	r3, [pc, #468]	@ (800f7e0 <tcp_process+0x7cc>)
 800f60c:	681a      	ldr	r2, [r3, #0]
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	60da      	str	r2, [r3, #12]
 800f612:	4a73      	ldr	r2, [pc, #460]	@ (800f7e0 <tcp_process+0x7cc>)
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	6013      	str	r3, [r2, #0]
 800f618:	f002 fcf4 	bl	8012004 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800f61c:	e0d2      	b.n	800f7c4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	8b5b      	ldrh	r3, [r3, #26]
 800f622:	f043 0302 	orr.w	r3, r3, #2
 800f626:	b29a      	uxth	r2, r3
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	2208      	movs	r2, #8
 800f630:	751a      	strb	r2, [r3, #20]
      break;
 800f632:	e0c7      	b.n	800f7c4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f634:	4b6b      	ldr	r3, [pc, #428]	@ (800f7e4 <tcp_process+0x7d0>)
 800f636:	781b      	ldrb	r3, [r3, #0]
 800f638:	f003 0310 	and.w	r3, r3, #16
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	f000 80c1 	beq.w	800f7c4 <tcp_process+0x7b0>
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f646:	4b68      	ldr	r3, [pc, #416]	@ (800f7e8 <tcp_process+0x7d4>)
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	429a      	cmp	r2, r3
 800f64c:	f040 80ba 	bne.w	800f7c4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f654:	2b00      	cmp	r3, #0
 800f656:	f040 80b5 	bne.w	800f7c4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	2206      	movs	r2, #6
 800f65e:	751a      	strb	r2, [r3, #20]
      break;
 800f660:	e0b0      	b.n	800f7c4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f000 f9ca 	bl	800f9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f668:	4b60      	ldr	r3, [pc, #384]	@ (800f7ec <tcp_process+0x7d8>)
 800f66a:	781b      	ldrb	r3, [r3, #0]
 800f66c:	f003 0320 	and.w	r3, r3, #32
 800f670:	2b00      	cmp	r3, #0
 800f672:	f000 80a9 	beq.w	800f7c8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	8b5b      	ldrh	r3, [r3, #26]
 800f67a:	f043 0302 	orr.w	r3, r3, #2
 800f67e:	b29a      	uxth	r2, r3
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f684:	6878      	ldr	r0, [r7, #4]
 800f686:	f7fe fd39 	bl	800e0fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f68a:	4b59      	ldr	r3, [pc, #356]	@ (800f7f0 <tcp_process+0x7dc>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	687a      	ldr	r2, [r7, #4]
 800f690:	429a      	cmp	r2, r3
 800f692:	d105      	bne.n	800f6a0 <tcp_process+0x68c>
 800f694:	4b56      	ldr	r3, [pc, #344]	@ (800f7f0 <tcp_process+0x7dc>)
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	68db      	ldr	r3, [r3, #12]
 800f69a:	4a55      	ldr	r2, [pc, #340]	@ (800f7f0 <tcp_process+0x7dc>)
 800f69c:	6013      	str	r3, [r2, #0]
 800f69e:	e013      	b.n	800f6c8 <tcp_process+0x6b4>
 800f6a0:	4b53      	ldr	r3, [pc, #332]	@ (800f7f0 <tcp_process+0x7dc>)
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	613b      	str	r3, [r7, #16]
 800f6a6:	e00c      	b.n	800f6c2 <tcp_process+0x6ae>
 800f6a8:	693b      	ldr	r3, [r7, #16]
 800f6aa:	68db      	ldr	r3, [r3, #12]
 800f6ac:	687a      	ldr	r2, [r7, #4]
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d104      	bne.n	800f6bc <tcp_process+0x6a8>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	68da      	ldr	r2, [r3, #12]
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	60da      	str	r2, [r3, #12]
 800f6ba:	e005      	b.n	800f6c8 <tcp_process+0x6b4>
 800f6bc:	693b      	ldr	r3, [r7, #16]
 800f6be:	68db      	ldr	r3, [r3, #12]
 800f6c0:	613b      	str	r3, [r7, #16]
 800f6c2:	693b      	ldr	r3, [r7, #16]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d1ef      	bne.n	800f6a8 <tcp_process+0x694>
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	60da      	str	r2, [r3, #12]
 800f6ce:	4b43      	ldr	r3, [pc, #268]	@ (800f7dc <tcp_process+0x7c8>)
 800f6d0:	2201      	movs	r2, #1
 800f6d2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	220a      	movs	r2, #10
 800f6d8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f6da:	4b41      	ldr	r3, [pc, #260]	@ (800f7e0 <tcp_process+0x7cc>)
 800f6dc:	681a      	ldr	r2, [r3, #0]
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	60da      	str	r2, [r3, #12]
 800f6e2:	4a3f      	ldr	r2, [pc, #252]	@ (800f7e0 <tcp_process+0x7cc>)
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	6013      	str	r3, [r2, #0]
 800f6e8:	f002 fc8c 	bl	8012004 <tcp_timer_needed>
      }
      break;
 800f6ec:	e06c      	b.n	800f7c8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f000 f984 	bl	800f9fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f6f4:	4b3b      	ldr	r3, [pc, #236]	@ (800f7e4 <tcp_process+0x7d0>)
 800f6f6:	781b      	ldrb	r3, [r3, #0]
 800f6f8:	f003 0310 	and.w	r3, r3, #16
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d065      	beq.n	800f7cc <tcp_process+0x7b8>
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f704:	4b38      	ldr	r3, [pc, #224]	@ (800f7e8 <tcp_process+0x7d4>)
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	429a      	cmp	r2, r3
 800f70a:	d15f      	bne.n	800f7cc <tcp_process+0x7b8>
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f710:	2b00      	cmp	r3, #0
 800f712:	d15b      	bne.n	800f7cc <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f7fe fcf1 	bl	800e0fc <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f71a:	4b35      	ldr	r3, [pc, #212]	@ (800f7f0 <tcp_process+0x7dc>)
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	687a      	ldr	r2, [r7, #4]
 800f720:	429a      	cmp	r2, r3
 800f722:	d105      	bne.n	800f730 <tcp_process+0x71c>
 800f724:	4b32      	ldr	r3, [pc, #200]	@ (800f7f0 <tcp_process+0x7dc>)
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	68db      	ldr	r3, [r3, #12]
 800f72a:	4a31      	ldr	r2, [pc, #196]	@ (800f7f0 <tcp_process+0x7dc>)
 800f72c:	6013      	str	r3, [r2, #0]
 800f72e:	e013      	b.n	800f758 <tcp_process+0x744>
 800f730:	4b2f      	ldr	r3, [pc, #188]	@ (800f7f0 <tcp_process+0x7dc>)
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	60fb      	str	r3, [r7, #12]
 800f736:	e00c      	b.n	800f752 <tcp_process+0x73e>
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	68db      	ldr	r3, [r3, #12]
 800f73c:	687a      	ldr	r2, [r7, #4]
 800f73e:	429a      	cmp	r2, r3
 800f740:	d104      	bne.n	800f74c <tcp_process+0x738>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	68da      	ldr	r2, [r3, #12]
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	60da      	str	r2, [r3, #12]
 800f74a:	e005      	b.n	800f758 <tcp_process+0x744>
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	68db      	ldr	r3, [r3, #12]
 800f750:	60fb      	str	r3, [r7, #12]
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1ef      	bne.n	800f738 <tcp_process+0x724>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	2200      	movs	r2, #0
 800f75c:	60da      	str	r2, [r3, #12]
 800f75e:	4b1f      	ldr	r3, [pc, #124]	@ (800f7dc <tcp_process+0x7c8>)
 800f760:	2201      	movs	r2, #1
 800f762:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	220a      	movs	r2, #10
 800f768:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f76a:	4b1d      	ldr	r3, [pc, #116]	@ (800f7e0 <tcp_process+0x7cc>)
 800f76c:	681a      	ldr	r2, [r3, #0]
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	60da      	str	r2, [r3, #12]
 800f772:	4a1b      	ldr	r2, [pc, #108]	@ (800f7e0 <tcp_process+0x7cc>)
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	6013      	str	r3, [r2, #0]
 800f778:	f002 fc44 	bl	8012004 <tcp_timer_needed>
      }
      break;
 800f77c:	e026      	b.n	800f7cc <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 f93c 	bl	800f9fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f784:	4b17      	ldr	r3, [pc, #92]	@ (800f7e4 <tcp_process+0x7d0>)
 800f786:	781b      	ldrb	r3, [r3, #0]
 800f788:	f003 0310 	and.w	r3, r3, #16
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d01f      	beq.n	800f7d0 <tcp_process+0x7bc>
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f794:	4b14      	ldr	r3, [pc, #80]	@ (800f7e8 <tcp_process+0x7d4>)
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	429a      	cmp	r2, r3
 800f79a:	d119      	bne.n	800f7d0 <tcp_process+0x7bc>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d115      	bne.n	800f7d0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f7a4:	4b11      	ldr	r3, [pc, #68]	@ (800f7ec <tcp_process+0x7d8>)
 800f7a6:	781b      	ldrb	r3, [r3, #0]
 800f7a8:	f043 0310 	orr.w	r3, r3, #16
 800f7ac:	b2da      	uxtb	r2, r3
 800f7ae:	4b0f      	ldr	r3, [pc, #60]	@ (800f7ec <tcp_process+0x7d8>)
 800f7b0:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f7b2:	e00d      	b.n	800f7d0 <tcp_process+0x7bc>
    default:
      break;
 800f7b4:	bf00      	nop
 800f7b6:	e00c      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7b8:	bf00      	nop
 800f7ba:	e00a      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7bc:	bf00      	nop
 800f7be:	e008      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7c0:	bf00      	nop
 800f7c2:	e006      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7c4:	bf00      	nop
 800f7c6:	e004      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7c8:	bf00      	nop
 800f7ca:	e002      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7cc:	bf00      	nop
 800f7ce:	e000      	b.n	800f7d2 <tcp_process+0x7be>
      break;
 800f7d0:	bf00      	nop
  }
  return ERR_OK;
 800f7d2:	2300      	movs	r3, #0
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	3724      	adds	r7, #36	@ 0x24
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd90      	pop	{r4, r7, pc}
 800f7dc:	20008828 	.word	0x20008828
 800f7e0:	20008824 	.word	0x20008824
 800f7e4:	20008858 	.word	0x20008858
 800f7e8:	20008850 	.word	0x20008850
 800f7ec:	20008859 	.word	0x20008859
 800f7f0:	20008820 	.word	0x20008820

0800f7f4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f7f4:	b590      	push	{r4, r7, lr}
 800f7f6:	b085      	sub	sp, #20
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2b00      	cmp	r3, #0
 800f802:	d106      	bne.n	800f812 <tcp_oos_insert_segment+0x1e>
 800f804:	4b3b      	ldr	r3, [pc, #236]	@ (800f8f4 <tcp_oos_insert_segment+0x100>)
 800f806:	f240 421f 	movw	r2, #1055	@ 0x41f
 800f80a:	493b      	ldr	r1, [pc, #236]	@ (800f8f8 <tcp_oos_insert_segment+0x104>)
 800f80c:	483b      	ldr	r0, [pc, #236]	@ (800f8fc <tcp_oos_insert_segment+0x108>)
 800f80e:	f008 ffa9 	bl	8018764 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	68db      	ldr	r3, [r3, #12]
 800f816:	899b      	ldrh	r3, [r3, #12]
 800f818:	b29b      	uxth	r3, r3
 800f81a:	4618      	mov	r0, r3
 800f81c:	f7fb fb7e 	bl	800af1c <lwip_htons>
 800f820:	4603      	mov	r3, r0
 800f822:	b2db      	uxtb	r3, r3
 800f824:	f003 0301 	and.w	r3, r3, #1
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d028      	beq.n	800f87e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f82c:	6838      	ldr	r0, [r7, #0]
 800f82e:	f7fe fa63 	bl	800dcf8 <tcp_segs_free>
    next = NULL;
 800f832:	2300      	movs	r3, #0
 800f834:	603b      	str	r3, [r7, #0]
 800f836:	e056      	b.n	800f8e6 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f838:	683b      	ldr	r3, [r7, #0]
 800f83a:	68db      	ldr	r3, [r3, #12]
 800f83c:	899b      	ldrh	r3, [r3, #12]
 800f83e:	b29b      	uxth	r3, r3
 800f840:	4618      	mov	r0, r3
 800f842:	f7fb fb6b 	bl	800af1c <lwip_htons>
 800f846:	4603      	mov	r3, r0
 800f848:	b2db      	uxtb	r3, r3
 800f84a:	f003 0301 	and.w	r3, r3, #1
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d00d      	beq.n	800f86e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	68db      	ldr	r3, [r3, #12]
 800f856:	899b      	ldrh	r3, [r3, #12]
 800f858:	b29c      	uxth	r4, r3
 800f85a:	2001      	movs	r0, #1
 800f85c:	f7fb fb5e 	bl	800af1c <lwip_htons>
 800f860:	4603      	mov	r3, r0
 800f862:	461a      	mov	r2, r3
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	68db      	ldr	r3, [r3, #12]
 800f868:	4322      	orrs	r2, r4
 800f86a:	b292      	uxth	r2, r2
 800f86c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f86e:	683b      	ldr	r3, [r7, #0]
 800f870:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f878:	68f8      	ldr	r0, [r7, #12]
 800f87a:	f7fe fa52 	bl	800dd22 <tcp_seg_free>
    while (next &&
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d00e      	beq.n	800f8a2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	891b      	ldrh	r3, [r3, #8]
 800f888:	461a      	mov	r2, r3
 800f88a:	4b1d      	ldr	r3, [pc, #116]	@ (800f900 <tcp_oos_insert_segment+0x10c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	441a      	add	r2, r3
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	68db      	ldr	r3, [r3, #12]
 800f894:	685b      	ldr	r3, [r3, #4]
 800f896:	6839      	ldr	r1, [r7, #0]
 800f898:	8909      	ldrh	r1, [r1, #8]
 800f89a:	440b      	add	r3, r1
 800f89c:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	daca      	bge.n	800f838 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	2b00      	cmp	r3, #0
 800f8a6:	d01e      	beq.n	800f8e6 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	891b      	ldrh	r3, [r3, #8]
 800f8ac:	461a      	mov	r2, r3
 800f8ae:	4b14      	ldr	r3, [pc, #80]	@ (800f900 <tcp_oos_insert_segment+0x10c>)
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	441a      	add	r2, r3
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	68db      	ldr	r3, [r3, #12]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	dd12      	ble.n	800f8e6 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	68db      	ldr	r3, [r3, #12]
 800f8c4:	685b      	ldr	r3, [r3, #4]
 800f8c6:	b29a      	uxth	r2, r3
 800f8c8:	4b0d      	ldr	r3, [pc, #52]	@ (800f900 <tcp_oos_insert_segment+0x10c>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	b29b      	uxth	r3, r3
 800f8ce:	1ad3      	subs	r3, r2, r3
 800f8d0:	b29a      	uxth	r2, r3
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	685a      	ldr	r2, [r3, #4]
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	891b      	ldrh	r3, [r3, #8]
 800f8de:	4619      	mov	r1, r3
 800f8e0:	4610      	mov	r0, r2
 800f8e2:	f7fc fd81 	bl	800c3e8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	683a      	ldr	r2, [r7, #0]
 800f8ea:	601a      	str	r2, [r3, #0]
}
 800f8ec:	bf00      	nop
 800f8ee:	3714      	adds	r7, #20
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	bd90      	pop	{r4, r7, pc}
 800f8f4:	0801cc50 	.word	0x0801cc50
 800f8f8:	0801cf10 	.word	0x0801cf10
 800f8fc:	0801cc9c 	.word	0x0801cc9c
 800f900:	2000884c 	.word	0x2000884c

0800f904 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f904:	b5b0      	push	{r4, r5, r7, lr}
 800f906:	b086      	sub	sp, #24
 800f908:	af00      	add	r7, sp, #0
 800f90a:	60f8      	str	r0, [r7, #12]
 800f90c:	60b9      	str	r1, [r7, #8]
 800f90e:	607a      	str	r2, [r7, #4]
 800f910:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f912:	e03e      	b.n	800f992 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f914:	68bb      	ldr	r3, [r7, #8]
 800f916:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f918:	68bb      	ldr	r3, [r7, #8]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f91e:	697b      	ldr	r3, [r7, #20]
 800f920:	685b      	ldr	r3, [r3, #4]
 800f922:	4618      	mov	r0, r3
 800f924:	f7fc ff6e 	bl	800c804 <pbuf_clen>
 800f928:	4603      	mov	r3, r0
 800f92a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f932:	8a7a      	ldrh	r2, [r7, #18]
 800f934:	429a      	cmp	r2, r3
 800f936:	d906      	bls.n	800f946 <tcp_free_acked_segments+0x42>
 800f938:	4b2a      	ldr	r3, [pc, #168]	@ (800f9e4 <tcp_free_acked_segments+0xe0>)
 800f93a:	f240 4257 	movw	r2, #1111	@ 0x457
 800f93e:	492a      	ldr	r1, [pc, #168]	@ (800f9e8 <tcp_free_acked_segments+0xe4>)
 800f940:	482a      	ldr	r0, [pc, #168]	@ (800f9ec <tcp_free_acked_segments+0xe8>)
 800f942:	f008 ff0f 	bl	8018764 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800f94c:	8a7b      	ldrh	r3, [r7, #18]
 800f94e:	1ad3      	subs	r3, r2, r3
 800f950:	b29a      	uxth	r2, r3
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f958:	697b      	ldr	r3, [r7, #20]
 800f95a:	891a      	ldrh	r2, [r3, #8]
 800f95c:	4b24      	ldr	r3, [pc, #144]	@ (800f9f0 <tcp_free_acked_segments+0xec>)
 800f95e:	881b      	ldrh	r3, [r3, #0]
 800f960:	4413      	add	r3, r2
 800f962:	b29a      	uxth	r2, r3
 800f964:	4b22      	ldr	r3, [pc, #136]	@ (800f9f0 <tcp_free_acked_segments+0xec>)
 800f966:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f968:	6978      	ldr	r0, [r7, #20]
 800f96a:	f7fe f9da 	bl	800dd22 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f974:	2b00      	cmp	r3, #0
 800f976:	d00c      	beq.n	800f992 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d109      	bne.n	800f992 <tcp_free_acked_segments+0x8e>
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	2b00      	cmp	r3, #0
 800f982:	d106      	bne.n	800f992 <tcp_free_acked_segments+0x8e>
 800f984:	4b17      	ldr	r3, [pc, #92]	@ (800f9e4 <tcp_free_acked_segments+0xe0>)
 800f986:	f240 4261 	movw	r2, #1121	@ 0x461
 800f98a:	491a      	ldr	r1, [pc, #104]	@ (800f9f4 <tcp_free_acked_segments+0xf0>)
 800f98c:	4817      	ldr	r0, [pc, #92]	@ (800f9ec <tcp_free_acked_segments+0xe8>)
 800f98e:	f008 fee9 	bl	8018764 <iprintf>
  while (seg_list != NULL &&
 800f992:	68bb      	ldr	r3, [r7, #8]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d020      	beq.n	800f9da <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	68db      	ldr	r3, [r3, #12]
 800f99c:	685b      	ldr	r3, [r3, #4]
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f7fb fad1 	bl	800af46 <lwip_htonl>
 800f9a4:	4604      	mov	r4, r0
 800f9a6:	68bb      	ldr	r3, [r7, #8]
 800f9a8:	891b      	ldrh	r3, [r3, #8]
 800f9aa:	461d      	mov	r5, r3
 800f9ac:	68bb      	ldr	r3, [r7, #8]
 800f9ae:	68db      	ldr	r3, [r3, #12]
 800f9b0:	899b      	ldrh	r3, [r3, #12]
 800f9b2:	b29b      	uxth	r3, r3
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f7fb fab1 	bl	800af1c <lwip_htons>
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	b2db      	uxtb	r3, r3
 800f9be:	f003 0303 	and.w	r3, r3, #3
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d001      	beq.n	800f9ca <tcp_free_acked_segments+0xc6>
 800f9c6:	2301      	movs	r3, #1
 800f9c8:	e000      	b.n	800f9cc <tcp_free_acked_segments+0xc8>
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	442b      	add	r3, r5
 800f9ce:	18e2      	adds	r2, r4, r3
 800f9d0:	4b09      	ldr	r3, [pc, #36]	@ (800f9f8 <tcp_free_acked_segments+0xf4>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	dd9c      	ble.n	800f914 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f9da:	68bb      	ldr	r3, [r7, #8]
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	3718      	adds	r7, #24
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bdb0      	pop	{r4, r5, r7, pc}
 800f9e4:	0801cc50 	.word	0x0801cc50
 800f9e8:	0801cf38 	.word	0x0801cf38
 800f9ec:	0801cc9c 	.word	0x0801cc9c
 800f9f0:	20008854 	.word	0x20008854
 800f9f4:	0801cf60 	.word	0x0801cf60
 800f9f8:	20008850 	.word	0x20008850

0800f9fc <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f9fc:	b5b0      	push	{r4, r5, r7, lr}
 800f9fe:	b094      	sub	sp, #80	@ 0x50
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800fa04:	2300      	movs	r3, #0
 800fa06:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d106      	bne.n	800fa1c <tcp_receive+0x20>
 800fa0e:	4b91      	ldr	r3, [pc, #580]	@ (800fc54 <tcp_receive+0x258>)
 800fa10:	f240 427b 	movw	r2, #1147	@ 0x47b
 800fa14:	4990      	ldr	r1, [pc, #576]	@ (800fc58 <tcp_receive+0x25c>)
 800fa16:	4891      	ldr	r0, [pc, #580]	@ (800fc5c <tcp_receive+0x260>)
 800fa18:	f008 fea4 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	7d1b      	ldrb	r3, [r3, #20]
 800fa20:	2b03      	cmp	r3, #3
 800fa22:	d806      	bhi.n	800fa32 <tcp_receive+0x36>
 800fa24:	4b8b      	ldr	r3, [pc, #556]	@ (800fc54 <tcp_receive+0x258>)
 800fa26:	f240 427c 	movw	r2, #1148	@ 0x47c
 800fa2a:	498d      	ldr	r1, [pc, #564]	@ (800fc60 <tcp_receive+0x264>)
 800fa2c:	488b      	ldr	r0, [pc, #556]	@ (800fc5c <tcp_receive+0x260>)
 800fa2e:	f008 fe99 	bl	8018764 <iprintf>

  if (flags & TCP_ACK) {
 800fa32:	4b8c      	ldr	r3, [pc, #560]	@ (800fc64 <tcp_receive+0x268>)
 800fa34:	781b      	ldrb	r3, [r3, #0]
 800fa36:	f003 0310 	and.w	r3, r3, #16
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	f000 8264 	beq.w	800ff08 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fa46:	461a      	mov	r2, r3
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa4c:	4413      	add	r3, r2
 800fa4e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fa54:	4b84      	ldr	r3, [pc, #528]	@ (800fc68 <tcp_receive+0x26c>)
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	1ad3      	subs	r3, r2, r3
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	db1b      	blt.n	800fa96 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fa62:	4b81      	ldr	r3, [pc, #516]	@ (800fc68 <tcp_receive+0x26c>)
 800fa64:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d106      	bne.n	800fa78 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fa6e:	4b7f      	ldr	r3, [pc, #508]	@ (800fc6c <tcp_receive+0x270>)
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	1ad3      	subs	r3, r2, r3
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	db0e      	blt.n	800fa96 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fa7c:	4b7b      	ldr	r3, [pc, #492]	@ (800fc6c <tcp_receive+0x270>)
 800fa7e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fa80:	429a      	cmp	r2, r3
 800fa82:	d125      	bne.n	800fad0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fa84:	4b7a      	ldr	r3, [pc, #488]	@ (800fc70 <tcp_receive+0x274>)
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	89db      	ldrh	r3, [r3, #14]
 800fa8a:	b29a      	uxth	r2, r3
 800fa8c:	687b      	ldr	r3, [r7, #4]
 800fa8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fa92:	429a      	cmp	r2, r3
 800fa94:	d91c      	bls.n	800fad0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800fa96:	4b76      	ldr	r3, [pc, #472]	@ (800fc70 <tcp_receive+0x274>)
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	89db      	ldrh	r3, [r3, #14]
 800fa9c:	b29a      	uxth	r2, r3
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fab0:	429a      	cmp	r2, r3
 800fab2:	d205      	bcs.n	800fac0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800fac0:	4b69      	ldr	r3, [pc, #420]	@ (800fc68 <tcp_receive+0x26c>)
 800fac2:	681a      	ldr	r2, [r3, #0]
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800fac8:	4b68      	ldr	r3, [pc, #416]	@ (800fc6c <tcp_receive+0x270>)
 800faca:	681a      	ldr	r2, [r3, #0]
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800fad0:	4b66      	ldr	r3, [pc, #408]	@ (800fc6c <tcp_receive+0x270>)
 800fad2:	681a      	ldr	r2, [r3, #0]
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fad8:	1ad3      	subs	r3, r2, r3
 800fada:	2b00      	cmp	r3, #0
 800fadc:	dc58      	bgt.n	800fb90 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800fade:	4b65      	ldr	r3, [pc, #404]	@ (800fc74 <tcp_receive+0x278>)
 800fae0:	881b      	ldrh	r3, [r3, #0]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d14b      	bne.n	800fb7e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800faea:	687a      	ldr	r2, [r7, #4]
 800faec:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800faf0:	4413      	add	r3, r2
 800faf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800faf4:	429a      	cmp	r2, r3
 800faf6:	d142      	bne.n	800fb7e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	db3d      	blt.n	800fb7e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fb06:	4b59      	ldr	r3, [pc, #356]	@ (800fc6c <tcp_receive+0x270>)
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d137      	bne.n	800fb7e <tcp_receive+0x182>
              found_dupack = 1;
 800fb0e:	2301      	movs	r3, #1
 800fb10:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb18:	2bff      	cmp	r3, #255	@ 0xff
 800fb1a:	d007      	beq.n	800fb2c <tcp_receive+0x130>
                ++pcb->dupacks;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb22:	3301      	adds	r3, #1
 800fb24:	b2da      	uxtb	r2, r3
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb32:	2b03      	cmp	r3, #3
 800fb34:	d91b      	bls.n	800fb6e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb40:	4413      	add	r3, r2
 800fb42:	b29a      	uxth	r2, r3
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fb4a:	429a      	cmp	r2, r3
 800fb4c:	d30a      	bcc.n	800fb64 <tcp_receive+0x168>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb58:	4413      	add	r3, r2
 800fb5a:	b29a      	uxth	r2, r3
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fb62:	e004      	b.n	800fb6e <tcp_receive+0x172>
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fb6a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fb74:	2b02      	cmp	r3, #2
 800fb76:	d902      	bls.n	800fb7e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f001 fee7 	bl	801194c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800fb7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	f040 8161 	bne.w	800fe48 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fb8e:	e15b      	b.n	800fe48 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fb90:	4b36      	ldr	r3, [pc, #216]	@ (800fc6c <tcp_receive+0x270>)
 800fb92:	681a      	ldr	r2, [r3, #0]
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fb98:	1ad3      	subs	r3, r2, r3
 800fb9a:	3b01      	subs	r3, #1
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	f2c0 814e 	blt.w	800fe3e <tcp_receive+0x442>
 800fba2:	4b32      	ldr	r3, [pc, #200]	@ (800fc6c <tcp_receive+0x270>)
 800fba4:	681a      	ldr	r2, [r3, #0]
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbaa:	1ad3      	subs	r3, r2, r3
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	f300 8146 	bgt.w	800fe3e <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	8b5b      	ldrh	r3, [r3, #26]
 800fbb6:	f003 0304 	and.w	r3, r3, #4
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d010      	beq.n	800fbe0 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	8b5b      	ldrh	r3, [r3, #26]
 800fbc2:	f023 0304 	bic.w	r3, r3, #4
 800fbc6:	b29a      	uxth	r2, r3
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2200      	movs	r2, #0
 800fbdc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	2200      	movs	r2, #0
 800fbe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fbee:	10db      	asrs	r3, r3, #3
 800fbf0:	b21b      	sxth	r3, r3
 800fbf2:	b29a      	uxth	r2, r3
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	4413      	add	r3, r2
 800fbfe:	b29b      	uxth	r3, r3
 800fc00:	b21a      	sxth	r2, r3
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800fc08:	4b18      	ldr	r3, [pc, #96]	@ (800fc6c <tcp_receive+0x270>)
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	b29a      	uxth	r2, r3
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	1ad3      	subs	r3, r2, r3
 800fc16:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	2200      	movs	r2, #0
 800fc1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800fc20:	4b12      	ldr	r3, [pc, #72]	@ (800fc6c <tcp_receive+0x270>)
 800fc22:	681a      	ldr	r2, [r3, #0]
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	7d1b      	ldrb	r3, [r3, #20]
 800fc2c:	2b03      	cmp	r3, #3
 800fc2e:	f240 8097 	bls.w	800fd60 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	d245      	bcs.n	800fcce <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	8b5b      	ldrh	r3, [r3, #26]
 800fc46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d014      	beq.n	800fc78 <tcp_receive+0x27c>
 800fc4e:	2301      	movs	r3, #1
 800fc50:	e013      	b.n	800fc7a <tcp_receive+0x27e>
 800fc52:	bf00      	nop
 800fc54:	0801cc50 	.word	0x0801cc50
 800fc58:	0801cf80 	.word	0x0801cf80
 800fc5c:	0801cc9c 	.word	0x0801cc9c
 800fc60:	0801cf9c 	.word	0x0801cf9c
 800fc64:	20008858 	.word	0x20008858
 800fc68:	2000884c 	.word	0x2000884c
 800fc6c:	20008850 	.word	0x20008850
 800fc70:	2000883c 	.word	0x2000883c
 800fc74:	20008856 	.word	0x20008856
 800fc78:	2302      	movs	r3, #2
 800fc7a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800fc7e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800fc82:	b29a      	uxth	r2, r3
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fc88:	fb12 f303 	smulbb	r3, r2, r3
 800fc8c:	b29b      	uxth	r3, r3
 800fc8e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fc90:	4293      	cmp	r3, r2
 800fc92:	bf28      	it	cs
 800fc94:	4613      	movcs	r3, r2
 800fc96:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fc9e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fca0:	4413      	add	r3, r2
 800fca2:	b29a      	uxth	r2, r3
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fcaa:	429a      	cmp	r2, r3
 800fcac:	d309      	bcc.n	800fcc2 <tcp_receive+0x2c6>
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fcb4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fcb6:	4413      	add	r3, r2
 800fcb8:	b29a      	uxth	r2, r3
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fcc0:	e04e      	b.n	800fd60 <tcp_receive+0x364>
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fcc8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fccc:	e048      	b.n	800fd60 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fcd4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fcd6:	4413      	add	r3, r2
 800fcd8:	b29a      	uxth	r2, r3
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fce0:	429a      	cmp	r2, r3
 800fce2:	d309      	bcc.n	800fcf8 <tcp_receive+0x2fc>
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fcea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fcec:	4413      	add	r3, r2
 800fcee:	b29a      	uxth	r2, r3
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800fcf6:	e004      	b.n	800fd02 <tcp_receive+0x306>
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fcfe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd0e:	429a      	cmp	r2, r3
 800fd10:	d326      	bcc.n	800fd60 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd1e:	1ad3      	subs	r3, r2, r3
 800fd20:	b29a      	uxth	r2, r3
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd32:	4413      	add	r3, r2
 800fd34:	b29a      	uxth	r2, r3
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd3c:	429a      	cmp	r2, r3
 800fd3e:	d30a      	bcc.n	800fd56 <tcp_receive+0x35a>
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd4a:	4413      	add	r3, r2
 800fd4c:	b29a      	uxth	r2, r3
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fd54:	e004      	b.n	800fd60 <tcp_receive+0x364>
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd5c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fd68:	4a98      	ldr	r2, [pc, #608]	@ (800ffcc <tcp_receive+0x5d0>)
 800fd6a:	6878      	ldr	r0, [r7, #4]
 800fd6c:	f7ff fdca 	bl	800f904 <tcp_free_acked_segments>
 800fd70:	4602      	mov	r2, r0
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd7e:	4a94      	ldr	r2, [pc, #592]	@ (800ffd0 <tcp_receive+0x5d4>)
 800fd80:	6878      	ldr	r0, [r7, #4]
 800fd82:	f7ff fdbf 	bl	800f904 <tcp_free_acked_segments>
 800fd86:	4602      	mov	r2, r0
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d104      	bne.n	800fd9e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fd9a:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fd9c:	e002      	b.n	800fda4 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	2200      	movs	r2, #0
 800fda2:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	2200      	movs	r2, #0
 800fda8:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d103      	bne.n	800fdba <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	2200      	movs	r2, #0
 800fdb6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800fdc0:	4b84      	ldr	r3, [pc, #528]	@ (800ffd4 <tcp_receive+0x5d8>)
 800fdc2:	881b      	ldrh	r3, [r3, #0]
 800fdc4:	4413      	add	r3, r2
 800fdc6:	b29a      	uxth	r2, r3
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	8b5b      	ldrh	r3, [r3, #26]
 800fdd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d035      	beq.n	800fe46 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d118      	bne.n	800fe14 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d00c      	beq.n	800fe04 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdf2:	68db      	ldr	r3, [r3, #12]
 800fdf4:	685b      	ldr	r3, [r3, #4]
 800fdf6:	4618      	mov	r0, r3
 800fdf8:	f7fb f8a5 	bl	800af46 <lwip_htonl>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	dc20      	bgt.n	800fe46 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	8b5b      	ldrh	r3, [r3, #26]
 800fe08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe0c:	b29a      	uxth	r2, r3
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fe12:	e018      	b.n	800fe46 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe1c:	68db      	ldr	r3, [r3, #12]
 800fe1e:	685b      	ldr	r3, [r3, #4]
 800fe20:	4618      	mov	r0, r3
 800fe22:	f7fb f890 	bl	800af46 <lwip_htonl>
 800fe26:	4603      	mov	r3, r0
 800fe28:	1ae3      	subs	r3, r4, r3
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	dc0b      	bgt.n	800fe46 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	8b5b      	ldrh	r3, [r3, #26]
 800fe32:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fe36:	b29a      	uxth	r2, r3
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fe3c:	e003      	b.n	800fe46 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f001 ff70 	bl	8011d24 <tcp_send_empty_ack>
 800fe44:	e000      	b.n	800fe48 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fe46:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d05b      	beq.n	800ff08 <tcp_receive+0x50c>
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe54:	4b60      	ldr	r3, [pc, #384]	@ (800ffd8 <tcp_receive+0x5dc>)
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	1ad3      	subs	r3, r2, r3
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	da54      	bge.n	800ff08 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800fe5e:	4b5f      	ldr	r3, [pc, #380]	@ (800ffdc <tcp_receive+0x5e0>)
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	b29a      	uxth	r2, r3
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fe68:	b29b      	uxth	r3, r3
 800fe6a:	1ad3      	subs	r3, r2, r3
 800fe6c:	b29b      	uxth	r3, r3
 800fe6e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800fe72:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe7c:	10db      	asrs	r3, r3, #3
 800fe7e:	b21b      	sxth	r3, r3
 800fe80:	b29b      	uxth	r3, r3
 800fe82:	1ad3      	subs	r3, r2, r3
 800fe84:	b29b      	uxth	r3, r3
 800fe86:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe90:	b29a      	uxth	r2, r3
 800fe92:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fe96:	4413      	add	r3, r2
 800fe98:	b29b      	uxth	r3, r3
 800fe9a:	b21a      	sxth	r2, r3
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800fea0:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	da05      	bge.n	800feb4 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800fea8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800feac:	425b      	negs	r3, r3
 800feae:	b29b      	uxth	r3, r3
 800feb0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800feb4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800febe:	109b      	asrs	r3, r3, #2
 800fec0:	b21b      	sxth	r3, r3
 800fec2:	b29b      	uxth	r3, r3
 800fec4:	1ad3      	subs	r3, r2, r3
 800fec6:	b29b      	uxth	r3, r3
 800fec8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fed2:	b29a      	uxth	r2, r3
 800fed4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fed8:	4413      	add	r3, r2
 800feda:	b29b      	uxth	r3, r3
 800fedc:	b21a      	sxth	r2, r3
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fee8:	10db      	asrs	r3, r3, #3
 800feea:	b21b      	sxth	r3, r3
 800feec:	b29a      	uxth	r2, r3
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fef4:	b29b      	uxth	r3, r3
 800fef6:	4413      	add	r3, r2
 800fef8:	b29b      	uxth	r3, r3
 800fefa:	b21a      	sxth	r2, r3
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	2200      	movs	r2, #0
 800ff06:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800ff08:	4b35      	ldr	r3, [pc, #212]	@ (800ffe0 <tcp_receive+0x5e4>)
 800ff0a:	881b      	ldrh	r3, [r3, #0]
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	f000 84df 	beq.w	80108d0 <tcp_receive+0xed4>
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	7d1b      	ldrb	r3, [r3, #20]
 800ff16:	2b06      	cmp	r3, #6
 800ff18:	f200 84da 	bhi.w	80108d0 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ff20:	4b30      	ldr	r3, [pc, #192]	@ (800ffe4 <tcp_receive+0x5e8>)
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	1ad3      	subs	r3, r2, r3
 800ff26:	3b01      	subs	r3, #1
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	f2c0 808f 	blt.w	801004c <tcp_receive+0x650>
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ff32:	4b2b      	ldr	r3, [pc, #172]	@ (800ffe0 <tcp_receive+0x5e4>)
 800ff34:	881b      	ldrh	r3, [r3, #0]
 800ff36:	4619      	mov	r1, r3
 800ff38:	4b2a      	ldr	r3, [pc, #168]	@ (800ffe4 <tcp_receive+0x5e8>)
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	440b      	add	r3, r1
 800ff3e:	1ad3      	subs	r3, r2, r3
 800ff40:	3301      	adds	r3, #1
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	f300 8082 	bgt.w	801004c <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800ff48:	4b27      	ldr	r3, [pc, #156]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ff52:	4b24      	ldr	r3, [pc, #144]	@ (800ffe4 <tcp_receive+0x5e8>)
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	1ad3      	subs	r3, r2, r3
 800ff58:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800ff5a:	4b23      	ldr	r3, [pc, #140]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d106      	bne.n	800ff70 <tcp_receive+0x574>
 800ff62:	4b22      	ldr	r3, [pc, #136]	@ (800ffec <tcp_receive+0x5f0>)
 800ff64:	f240 5294 	movw	r2, #1428	@ 0x594
 800ff68:	4921      	ldr	r1, [pc, #132]	@ (800fff0 <tcp_receive+0x5f4>)
 800ff6a:	4822      	ldr	r0, [pc, #136]	@ (800fff4 <tcp_receive+0x5f8>)
 800ff6c:	f008 fbfa 	bl	8018764 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ff70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff72:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800ff76:	4293      	cmp	r3, r2
 800ff78:	d906      	bls.n	800ff88 <tcp_receive+0x58c>
 800ff7a:	4b1c      	ldr	r3, [pc, #112]	@ (800ffec <tcp_receive+0x5f0>)
 800ff7c:	f240 5295 	movw	r2, #1429	@ 0x595
 800ff80:	491d      	ldr	r1, [pc, #116]	@ (800fff8 <tcp_receive+0x5fc>)
 800ff82:	481c      	ldr	r0, [pc, #112]	@ (800fff4 <tcp_receive+0x5f8>)
 800ff84:	f008 fbee 	bl	8018764 <iprintf>
      off = (u16_t)off32;
 800ff88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff8a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ff8e:	4b16      	ldr	r3, [pc, #88]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ff90:	685b      	ldr	r3, [r3, #4]
 800ff92:	891b      	ldrh	r3, [r3, #8]
 800ff94:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800ff98:	429a      	cmp	r2, r3
 800ff9a:	d906      	bls.n	800ffaa <tcp_receive+0x5ae>
 800ff9c:	4b13      	ldr	r3, [pc, #76]	@ (800ffec <tcp_receive+0x5f0>)
 800ff9e:	f240 5297 	movw	r2, #1431	@ 0x597
 800ffa2:	4916      	ldr	r1, [pc, #88]	@ (800fffc <tcp_receive+0x600>)
 800ffa4:	4813      	ldr	r0, [pc, #76]	@ (800fff4 <tcp_receive+0x5f8>)
 800ffa6:	f008 fbdd 	bl	8018764 <iprintf>
      inseg.len -= off;
 800ffaa:	4b0f      	ldr	r3, [pc, #60]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ffac:	891a      	ldrh	r2, [r3, #8]
 800ffae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ffb2:	1ad3      	subs	r3, r2, r3
 800ffb4:	b29a      	uxth	r2, r3
 800ffb6:	4b0c      	ldr	r3, [pc, #48]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ffb8:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800ffba:	4b0b      	ldr	r3, [pc, #44]	@ (800ffe8 <tcp_receive+0x5ec>)
 800ffbc:	685b      	ldr	r3, [r3, #4]
 800ffbe:	891a      	ldrh	r2, [r3, #8]
 800ffc0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ffc4:	1ad3      	subs	r3, r2, r3
 800ffc6:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800ffc8:	e02a      	b.n	8010020 <tcp_receive+0x624>
 800ffca:	bf00      	nop
 800ffcc:	0801cfb8 	.word	0x0801cfb8
 800ffd0:	0801cfc0 	.word	0x0801cfc0
 800ffd4:	20008854 	.word	0x20008854
 800ffd8:	20008850 	.word	0x20008850
 800ffdc:	20008814 	.word	0x20008814
 800ffe0:	20008856 	.word	0x20008856
 800ffe4:	2000884c 	.word	0x2000884c
 800ffe8:	2000882c 	.word	0x2000882c
 800ffec:	0801cc50 	.word	0x0801cc50
 800fff0:	0801cfc8 	.word	0x0801cfc8
 800fff4:	0801cc9c 	.word	0x0801cc9c
 800fff8:	0801cfd8 	.word	0x0801cfd8
 800fffc:	0801cfe8 	.word	0x0801cfe8
        off -= p->len;
 8010000:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010002:	895b      	ldrh	r3, [r3, #10]
 8010004:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010008:	1ad3      	subs	r3, r2, r3
 801000a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801000e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010010:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8010012:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8010014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010016:	2200      	movs	r2, #0
 8010018:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801001a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8010020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010022:	895b      	ldrh	r3, [r3, #10]
 8010024:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010028:	429a      	cmp	r2, r3
 801002a:	d8e9      	bhi.n	8010000 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801002c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010030:	4619      	mov	r1, r3
 8010032:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8010034:	f7fc fad8 	bl	800c5e8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801003c:	4a90      	ldr	r2, [pc, #576]	@ (8010280 <tcp_receive+0x884>)
 801003e:	6013      	str	r3, [r2, #0]
 8010040:	4b90      	ldr	r3, [pc, #576]	@ (8010284 <tcp_receive+0x888>)
 8010042:	68db      	ldr	r3, [r3, #12]
 8010044:	4a8e      	ldr	r2, [pc, #568]	@ (8010280 <tcp_receive+0x884>)
 8010046:	6812      	ldr	r2, [r2, #0]
 8010048:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801004a:	e00d      	b.n	8010068 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801004c:	4b8c      	ldr	r3, [pc, #560]	@ (8010280 <tcp_receive+0x884>)
 801004e:	681a      	ldr	r2, [r3, #0]
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010054:	1ad3      	subs	r3, r2, r3
 8010056:	2b00      	cmp	r3, #0
 8010058:	da06      	bge.n	8010068 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	8b5b      	ldrh	r3, [r3, #26]
 801005e:	f043 0302 	orr.w	r3, r3, #2
 8010062:	b29a      	uxth	r2, r3
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010068:	4b85      	ldr	r3, [pc, #532]	@ (8010280 <tcp_receive+0x884>)
 801006a:	681a      	ldr	r2, [r3, #0]
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010070:	1ad3      	subs	r3, r2, r3
 8010072:	2b00      	cmp	r3, #0
 8010074:	f2c0 8427 	blt.w	80108c6 <tcp_receive+0xeca>
 8010078:	4b81      	ldr	r3, [pc, #516]	@ (8010280 <tcp_receive+0x884>)
 801007a:	681a      	ldr	r2, [r3, #0]
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010080:	6879      	ldr	r1, [r7, #4]
 8010082:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010084:	440b      	add	r3, r1
 8010086:	1ad3      	subs	r3, r2, r3
 8010088:	3301      	adds	r3, #1
 801008a:	2b00      	cmp	r3, #0
 801008c:	f300 841b 	bgt.w	80108c6 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010094:	4b7a      	ldr	r3, [pc, #488]	@ (8010280 <tcp_receive+0x884>)
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	429a      	cmp	r2, r3
 801009a:	f040 8298 	bne.w	80105ce <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801009e:	4b79      	ldr	r3, [pc, #484]	@ (8010284 <tcp_receive+0x888>)
 80100a0:	891c      	ldrh	r4, [r3, #8]
 80100a2:	4b78      	ldr	r3, [pc, #480]	@ (8010284 <tcp_receive+0x888>)
 80100a4:	68db      	ldr	r3, [r3, #12]
 80100a6:	899b      	ldrh	r3, [r3, #12]
 80100a8:	b29b      	uxth	r3, r3
 80100aa:	4618      	mov	r0, r3
 80100ac:	f7fa ff36 	bl	800af1c <lwip_htons>
 80100b0:	4603      	mov	r3, r0
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	f003 0303 	and.w	r3, r3, #3
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d001      	beq.n	80100c0 <tcp_receive+0x6c4>
 80100bc:	2301      	movs	r3, #1
 80100be:	e000      	b.n	80100c2 <tcp_receive+0x6c6>
 80100c0:	2300      	movs	r3, #0
 80100c2:	4423      	add	r3, r4
 80100c4:	b29a      	uxth	r2, r3
 80100c6:	4b70      	ldr	r3, [pc, #448]	@ (8010288 <tcp_receive+0x88c>)
 80100c8:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80100ce:	4b6e      	ldr	r3, [pc, #440]	@ (8010288 <tcp_receive+0x88c>)
 80100d0:	881b      	ldrh	r3, [r3, #0]
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d274      	bcs.n	80101c0 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80100d6:	4b6b      	ldr	r3, [pc, #428]	@ (8010284 <tcp_receive+0x888>)
 80100d8:	68db      	ldr	r3, [r3, #12]
 80100da:	899b      	ldrh	r3, [r3, #12]
 80100dc:	b29b      	uxth	r3, r3
 80100de:	4618      	mov	r0, r3
 80100e0:	f7fa ff1c 	bl	800af1c <lwip_htons>
 80100e4:	4603      	mov	r3, r0
 80100e6:	b2db      	uxtb	r3, r3
 80100e8:	f003 0301 	and.w	r3, r3, #1
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d01e      	beq.n	801012e <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80100f0:	4b64      	ldr	r3, [pc, #400]	@ (8010284 <tcp_receive+0x888>)
 80100f2:	68db      	ldr	r3, [r3, #12]
 80100f4:	899b      	ldrh	r3, [r3, #12]
 80100f6:	b29b      	uxth	r3, r3
 80100f8:	b21b      	sxth	r3, r3
 80100fa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80100fe:	b21c      	sxth	r4, r3
 8010100:	4b60      	ldr	r3, [pc, #384]	@ (8010284 <tcp_receive+0x888>)
 8010102:	68db      	ldr	r3, [r3, #12]
 8010104:	899b      	ldrh	r3, [r3, #12]
 8010106:	b29b      	uxth	r3, r3
 8010108:	4618      	mov	r0, r3
 801010a:	f7fa ff07 	bl	800af1c <lwip_htons>
 801010e:	4603      	mov	r3, r0
 8010110:	b2db      	uxtb	r3, r3
 8010112:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010116:	b29b      	uxth	r3, r3
 8010118:	4618      	mov	r0, r3
 801011a:	f7fa feff 	bl	800af1c <lwip_htons>
 801011e:	4603      	mov	r3, r0
 8010120:	b21b      	sxth	r3, r3
 8010122:	4323      	orrs	r3, r4
 8010124:	b21a      	sxth	r2, r3
 8010126:	4b57      	ldr	r3, [pc, #348]	@ (8010284 <tcp_receive+0x888>)
 8010128:	68db      	ldr	r3, [r3, #12]
 801012a:	b292      	uxth	r2, r2
 801012c:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010132:	4b54      	ldr	r3, [pc, #336]	@ (8010284 <tcp_receive+0x888>)
 8010134:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010136:	4b53      	ldr	r3, [pc, #332]	@ (8010284 <tcp_receive+0x888>)
 8010138:	68db      	ldr	r3, [r3, #12]
 801013a:	899b      	ldrh	r3, [r3, #12]
 801013c:	b29b      	uxth	r3, r3
 801013e:	4618      	mov	r0, r3
 8010140:	f7fa feec 	bl	800af1c <lwip_htons>
 8010144:	4603      	mov	r3, r0
 8010146:	b2db      	uxtb	r3, r3
 8010148:	f003 0302 	and.w	r3, r3, #2
 801014c:	2b00      	cmp	r3, #0
 801014e:	d005      	beq.n	801015c <tcp_receive+0x760>
            inseg.len -= 1;
 8010150:	4b4c      	ldr	r3, [pc, #304]	@ (8010284 <tcp_receive+0x888>)
 8010152:	891b      	ldrh	r3, [r3, #8]
 8010154:	3b01      	subs	r3, #1
 8010156:	b29a      	uxth	r2, r3
 8010158:	4b4a      	ldr	r3, [pc, #296]	@ (8010284 <tcp_receive+0x888>)
 801015a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801015c:	4b49      	ldr	r3, [pc, #292]	@ (8010284 <tcp_receive+0x888>)
 801015e:	685b      	ldr	r3, [r3, #4]
 8010160:	4a48      	ldr	r2, [pc, #288]	@ (8010284 <tcp_receive+0x888>)
 8010162:	8912      	ldrh	r2, [r2, #8]
 8010164:	4611      	mov	r1, r2
 8010166:	4618      	mov	r0, r3
 8010168:	f7fc f93e 	bl	800c3e8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801016c:	4b45      	ldr	r3, [pc, #276]	@ (8010284 <tcp_receive+0x888>)
 801016e:	891c      	ldrh	r4, [r3, #8]
 8010170:	4b44      	ldr	r3, [pc, #272]	@ (8010284 <tcp_receive+0x888>)
 8010172:	68db      	ldr	r3, [r3, #12]
 8010174:	899b      	ldrh	r3, [r3, #12]
 8010176:	b29b      	uxth	r3, r3
 8010178:	4618      	mov	r0, r3
 801017a:	f7fa fecf 	bl	800af1c <lwip_htons>
 801017e:	4603      	mov	r3, r0
 8010180:	b2db      	uxtb	r3, r3
 8010182:	f003 0303 	and.w	r3, r3, #3
 8010186:	2b00      	cmp	r3, #0
 8010188:	d001      	beq.n	801018e <tcp_receive+0x792>
 801018a:	2301      	movs	r3, #1
 801018c:	e000      	b.n	8010190 <tcp_receive+0x794>
 801018e:	2300      	movs	r3, #0
 8010190:	4423      	add	r3, r4
 8010192:	b29a      	uxth	r2, r3
 8010194:	4b3c      	ldr	r3, [pc, #240]	@ (8010288 <tcp_receive+0x88c>)
 8010196:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010198:	4b3b      	ldr	r3, [pc, #236]	@ (8010288 <tcp_receive+0x88c>)
 801019a:	881b      	ldrh	r3, [r3, #0]
 801019c:	461a      	mov	r2, r3
 801019e:	4b38      	ldr	r3, [pc, #224]	@ (8010280 <tcp_receive+0x884>)
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	441a      	add	r2, r3
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101a8:	6879      	ldr	r1, [r7, #4]
 80101aa:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80101ac:	440b      	add	r3, r1
 80101ae:	429a      	cmp	r2, r3
 80101b0:	d006      	beq.n	80101c0 <tcp_receive+0x7c4>
 80101b2:	4b36      	ldr	r3, [pc, #216]	@ (801028c <tcp_receive+0x890>)
 80101b4:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 80101b8:	4935      	ldr	r1, [pc, #212]	@ (8010290 <tcp_receive+0x894>)
 80101ba:	4836      	ldr	r0, [pc, #216]	@ (8010294 <tcp_receive+0x898>)
 80101bc:	f008 fad2 	bl	8018764 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	f000 80e6 	beq.w	8010396 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80101ca:	4b2e      	ldr	r3, [pc, #184]	@ (8010284 <tcp_receive+0x888>)
 80101cc:	68db      	ldr	r3, [r3, #12]
 80101ce:	899b      	ldrh	r3, [r3, #12]
 80101d0:	b29b      	uxth	r3, r3
 80101d2:	4618      	mov	r0, r3
 80101d4:	f7fa fea2 	bl	800af1c <lwip_htons>
 80101d8:	4603      	mov	r3, r0
 80101da:	b2db      	uxtb	r3, r3
 80101dc:	f003 0301 	and.w	r3, r3, #1
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d010      	beq.n	8010206 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 80101e4:	e00a      	b.n	80101fc <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80101ea:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80101f0:	681a      	ldr	r2, [r3, #0]
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 80101f6:	68f8      	ldr	r0, [r7, #12]
 80101f8:	f7fd fd93 	bl	800dd22 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010200:	2b00      	cmp	r3, #0
 8010202:	d1f0      	bne.n	80101e6 <tcp_receive+0x7ea>
 8010204:	e0c7      	b.n	8010396 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801020a:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801020c:	e051      	b.n	80102b2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801020e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010210:	68db      	ldr	r3, [r3, #12]
 8010212:	899b      	ldrh	r3, [r3, #12]
 8010214:	b29b      	uxth	r3, r3
 8010216:	4618      	mov	r0, r3
 8010218:	f7fa fe80 	bl	800af1c <lwip_htons>
 801021c:	4603      	mov	r3, r0
 801021e:	b2db      	uxtb	r3, r3
 8010220:	f003 0301 	and.w	r3, r3, #1
 8010224:	2b00      	cmp	r3, #0
 8010226:	d03c      	beq.n	80102a2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010228:	4b16      	ldr	r3, [pc, #88]	@ (8010284 <tcp_receive+0x888>)
 801022a:	68db      	ldr	r3, [r3, #12]
 801022c:	899b      	ldrh	r3, [r3, #12]
 801022e:	b29b      	uxth	r3, r3
 8010230:	4618      	mov	r0, r3
 8010232:	f7fa fe73 	bl	800af1c <lwip_htons>
 8010236:	4603      	mov	r3, r0
 8010238:	b2db      	uxtb	r3, r3
 801023a:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801023e:	2b00      	cmp	r3, #0
 8010240:	d12f      	bne.n	80102a2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8010242:	4b10      	ldr	r3, [pc, #64]	@ (8010284 <tcp_receive+0x888>)
 8010244:	68db      	ldr	r3, [r3, #12]
 8010246:	899b      	ldrh	r3, [r3, #12]
 8010248:	b29c      	uxth	r4, r3
 801024a:	2001      	movs	r0, #1
 801024c:	f7fa fe66 	bl	800af1c <lwip_htons>
 8010250:	4603      	mov	r3, r0
 8010252:	461a      	mov	r2, r3
 8010254:	4b0b      	ldr	r3, [pc, #44]	@ (8010284 <tcp_receive+0x888>)
 8010256:	68db      	ldr	r3, [r3, #12]
 8010258:	4322      	orrs	r2, r4
 801025a:	b292      	uxth	r2, r2
 801025c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801025e:	4b09      	ldr	r3, [pc, #36]	@ (8010284 <tcp_receive+0x888>)
 8010260:	891c      	ldrh	r4, [r3, #8]
 8010262:	4b08      	ldr	r3, [pc, #32]	@ (8010284 <tcp_receive+0x888>)
 8010264:	68db      	ldr	r3, [r3, #12]
 8010266:	899b      	ldrh	r3, [r3, #12]
 8010268:	b29b      	uxth	r3, r3
 801026a:	4618      	mov	r0, r3
 801026c:	f7fa fe56 	bl	800af1c <lwip_htons>
 8010270:	4603      	mov	r3, r0
 8010272:	b2db      	uxtb	r3, r3
 8010274:	f003 0303 	and.w	r3, r3, #3
 8010278:	2b00      	cmp	r3, #0
 801027a:	d00d      	beq.n	8010298 <tcp_receive+0x89c>
 801027c:	2301      	movs	r3, #1
 801027e:	e00c      	b.n	801029a <tcp_receive+0x89e>
 8010280:	2000884c 	.word	0x2000884c
 8010284:	2000882c 	.word	0x2000882c
 8010288:	20008856 	.word	0x20008856
 801028c:	0801cc50 	.word	0x0801cc50
 8010290:	0801cff8 	.word	0x0801cff8
 8010294:	0801cc9c 	.word	0x0801cc9c
 8010298:	2300      	movs	r3, #0
 801029a:	4423      	add	r3, r4
 801029c:	b29a      	uxth	r2, r3
 801029e:	4b98      	ldr	r3, [pc, #608]	@ (8010500 <tcp_receive+0xb04>)
 80102a0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80102a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102a4:	613b      	str	r3, [r7, #16]
              next = next->next;
 80102a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80102ac:	6938      	ldr	r0, [r7, #16]
 80102ae:	f7fd fd38 	bl	800dd22 <tcp_seg_free>
            while (next &&
 80102b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d00e      	beq.n	80102d6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80102b8:	4b91      	ldr	r3, [pc, #580]	@ (8010500 <tcp_receive+0xb04>)
 80102ba:	881b      	ldrh	r3, [r3, #0]
 80102bc:	461a      	mov	r2, r3
 80102be:	4b91      	ldr	r3, [pc, #580]	@ (8010504 <tcp_receive+0xb08>)
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	441a      	add	r2, r3
 80102c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102c6:	68db      	ldr	r3, [r3, #12]
 80102c8:	685b      	ldr	r3, [r3, #4]
 80102ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80102cc:	8909      	ldrh	r1, [r1, #8]
 80102ce:	440b      	add	r3, r1
 80102d0:	1ad3      	subs	r3, r2, r3
            while (next &&
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	da9b      	bge.n	801020e <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80102d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102d8:	2b00      	cmp	r3, #0
 80102da:	d059      	beq.n	8010390 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 80102dc:	4b88      	ldr	r3, [pc, #544]	@ (8010500 <tcp_receive+0xb04>)
 80102de:	881b      	ldrh	r3, [r3, #0]
 80102e0:	461a      	mov	r2, r3
 80102e2:	4b88      	ldr	r3, [pc, #544]	@ (8010504 <tcp_receive+0xb08>)
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	441a      	add	r2, r3
 80102e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102ea:	68db      	ldr	r3, [r3, #12]
 80102ec:	685b      	ldr	r3, [r3, #4]
 80102ee:	1ad3      	subs	r3, r2, r3
            if (next &&
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	dd4d      	ble.n	8010390 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 80102f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80102f6:	68db      	ldr	r3, [r3, #12]
 80102f8:	685b      	ldr	r3, [r3, #4]
 80102fa:	b29a      	uxth	r2, r3
 80102fc:	4b81      	ldr	r3, [pc, #516]	@ (8010504 <tcp_receive+0xb08>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	b29b      	uxth	r3, r3
 8010302:	1ad3      	subs	r3, r2, r3
 8010304:	b29a      	uxth	r2, r3
 8010306:	4b80      	ldr	r3, [pc, #512]	@ (8010508 <tcp_receive+0xb0c>)
 8010308:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801030a:	4b7f      	ldr	r3, [pc, #508]	@ (8010508 <tcp_receive+0xb0c>)
 801030c:	68db      	ldr	r3, [r3, #12]
 801030e:	899b      	ldrh	r3, [r3, #12]
 8010310:	b29b      	uxth	r3, r3
 8010312:	4618      	mov	r0, r3
 8010314:	f7fa fe02 	bl	800af1c <lwip_htons>
 8010318:	4603      	mov	r3, r0
 801031a:	b2db      	uxtb	r3, r3
 801031c:	f003 0302 	and.w	r3, r3, #2
 8010320:	2b00      	cmp	r3, #0
 8010322:	d005      	beq.n	8010330 <tcp_receive+0x934>
                inseg.len -= 1;
 8010324:	4b78      	ldr	r3, [pc, #480]	@ (8010508 <tcp_receive+0xb0c>)
 8010326:	891b      	ldrh	r3, [r3, #8]
 8010328:	3b01      	subs	r3, #1
 801032a:	b29a      	uxth	r2, r3
 801032c:	4b76      	ldr	r3, [pc, #472]	@ (8010508 <tcp_receive+0xb0c>)
 801032e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010330:	4b75      	ldr	r3, [pc, #468]	@ (8010508 <tcp_receive+0xb0c>)
 8010332:	685b      	ldr	r3, [r3, #4]
 8010334:	4a74      	ldr	r2, [pc, #464]	@ (8010508 <tcp_receive+0xb0c>)
 8010336:	8912      	ldrh	r2, [r2, #8]
 8010338:	4611      	mov	r1, r2
 801033a:	4618      	mov	r0, r3
 801033c:	f7fc f854 	bl	800c3e8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010340:	4b71      	ldr	r3, [pc, #452]	@ (8010508 <tcp_receive+0xb0c>)
 8010342:	891c      	ldrh	r4, [r3, #8]
 8010344:	4b70      	ldr	r3, [pc, #448]	@ (8010508 <tcp_receive+0xb0c>)
 8010346:	68db      	ldr	r3, [r3, #12]
 8010348:	899b      	ldrh	r3, [r3, #12]
 801034a:	b29b      	uxth	r3, r3
 801034c:	4618      	mov	r0, r3
 801034e:	f7fa fde5 	bl	800af1c <lwip_htons>
 8010352:	4603      	mov	r3, r0
 8010354:	b2db      	uxtb	r3, r3
 8010356:	f003 0303 	and.w	r3, r3, #3
 801035a:	2b00      	cmp	r3, #0
 801035c:	d001      	beq.n	8010362 <tcp_receive+0x966>
 801035e:	2301      	movs	r3, #1
 8010360:	e000      	b.n	8010364 <tcp_receive+0x968>
 8010362:	2300      	movs	r3, #0
 8010364:	4423      	add	r3, r4
 8010366:	b29a      	uxth	r2, r3
 8010368:	4b65      	ldr	r3, [pc, #404]	@ (8010500 <tcp_receive+0xb04>)
 801036a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801036c:	4b64      	ldr	r3, [pc, #400]	@ (8010500 <tcp_receive+0xb04>)
 801036e:	881b      	ldrh	r3, [r3, #0]
 8010370:	461a      	mov	r2, r3
 8010372:	4b64      	ldr	r3, [pc, #400]	@ (8010504 <tcp_receive+0xb08>)
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	441a      	add	r2, r3
 8010378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801037a:	68db      	ldr	r3, [r3, #12]
 801037c:	685b      	ldr	r3, [r3, #4]
 801037e:	429a      	cmp	r2, r3
 8010380:	d006      	beq.n	8010390 <tcp_receive+0x994>
 8010382:	4b62      	ldr	r3, [pc, #392]	@ (801050c <tcp_receive+0xb10>)
 8010384:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8010388:	4961      	ldr	r1, [pc, #388]	@ (8010510 <tcp_receive+0xb14>)
 801038a:	4862      	ldr	r0, [pc, #392]	@ (8010514 <tcp_receive+0xb18>)
 801038c:	f008 f9ea 	bl	8018764 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8010394:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8010396:	4b5a      	ldr	r3, [pc, #360]	@ (8010500 <tcp_receive+0xb04>)
 8010398:	881b      	ldrh	r3, [r3, #0]
 801039a:	461a      	mov	r2, r3
 801039c:	4b59      	ldr	r3, [pc, #356]	@ (8010504 <tcp_receive+0xb08>)
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	441a      	add	r2, r3
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80103aa:	4b55      	ldr	r3, [pc, #340]	@ (8010500 <tcp_receive+0xb04>)
 80103ac:	881b      	ldrh	r3, [r3, #0]
 80103ae:	429a      	cmp	r2, r3
 80103b0:	d206      	bcs.n	80103c0 <tcp_receive+0x9c4>
 80103b2:	4b56      	ldr	r3, [pc, #344]	@ (801050c <tcp_receive+0xb10>)
 80103b4:	f240 6207 	movw	r2, #1543	@ 0x607
 80103b8:	4957      	ldr	r1, [pc, #348]	@ (8010518 <tcp_receive+0xb1c>)
 80103ba:	4856      	ldr	r0, [pc, #344]	@ (8010514 <tcp_receive+0xb18>)
 80103bc:	f008 f9d2 	bl	8018764 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80103c4:	4b4e      	ldr	r3, [pc, #312]	@ (8010500 <tcp_receive+0xb04>)
 80103c6:	881b      	ldrh	r3, [r3, #0]
 80103c8:	1ad3      	subs	r3, r2, r3
 80103ca:	b29a      	uxth	r2, r3
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80103d0:	6878      	ldr	r0, [r7, #4]
 80103d2:	f7fc ffc5 	bl	800d360 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80103d6:	4b4c      	ldr	r3, [pc, #304]	@ (8010508 <tcp_receive+0xb0c>)
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	891b      	ldrh	r3, [r3, #8]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d006      	beq.n	80103ee <tcp_receive+0x9f2>
          recv_data = inseg.p;
 80103e0:	4b49      	ldr	r3, [pc, #292]	@ (8010508 <tcp_receive+0xb0c>)
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	4a4d      	ldr	r2, [pc, #308]	@ (801051c <tcp_receive+0xb20>)
 80103e6:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 80103e8:	4b47      	ldr	r3, [pc, #284]	@ (8010508 <tcp_receive+0xb0c>)
 80103ea:	2200      	movs	r2, #0
 80103ec:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80103ee:	4b46      	ldr	r3, [pc, #280]	@ (8010508 <tcp_receive+0xb0c>)
 80103f0:	68db      	ldr	r3, [r3, #12]
 80103f2:	899b      	ldrh	r3, [r3, #12]
 80103f4:	b29b      	uxth	r3, r3
 80103f6:	4618      	mov	r0, r3
 80103f8:	f7fa fd90 	bl	800af1c <lwip_htons>
 80103fc:	4603      	mov	r3, r0
 80103fe:	b2db      	uxtb	r3, r3
 8010400:	f003 0301 	and.w	r3, r3, #1
 8010404:	2b00      	cmp	r3, #0
 8010406:	f000 80b8 	beq.w	801057a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801040a:	4b45      	ldr	r3, [pc, #276]	@ (8010520 <tcp_receive+0xb24>)
 801040c:	781b      	ldrb	r3, [r3, #0]
 801040e:	f043 0320 	orr.w	r3, r3, #32
 8010412:	b2da      	uxtb	r2, r3
 8010414:	4b42      	ldr	r3, [pc, #264]	@ (8010520 <tcp_receive+0xb24>)
 8010416:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010418:	e0af      	b.n	801057a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801041e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010424:	68db      	ldr	r3, [r3, #12]
 8010426:	685b      	ldr	r3, [r3, #4]
 8010428:	4a36      	ldr	r2, [pc, #216]	@ (8010504 <tcp_receive+0xb08>)
 801042a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801042c:	68bb      	ldr	r3, [r7, #8]
 801042e:	891b      	ldrh	r3, [r3, #8]
 8010430:	461c      	mov	r4, r3
 8010432:	68bb      	ldr	r3, [r7, #8]
 8010434:	68db      	ldr	r3, [r3, #12]
 8010436:	899b      	ldrh	r3, [r3, #12]
 8010438:	b29b      	uxth	r3, r3
 801043a:	4618      	mov	r0, r3
 801043c:	f7fa fd6e 	bl	800af1c <lwip_htons>
 8010440:	4603      	mov	r3, r0
 8010442:	b2db      	uxtb	r3, r3
 8010444:	f003 0303 	and.w	r3, r3, #3
 8010448:	2b00      	cmp	r3, #0
 801044a:	d001      	beq.n	8010450 <tcp_receive+0xa54>
 801044c:	2301      	movs	r3, #1
 801044e:	e000      	b.n	8010452 <tcp_receive+0xa56>
 8010450:	2300      	movs	r3, #0
 8010452:	191a      	adds	r2, r3, r4
 8010454:	687b      	ldr	r3, [r7, #4]
 8010456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010458:	441a      	add	r2, r3
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801045e:	687b      	ldr	r3, [r7, #4]
 8010460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010462:	461c      	mov	r4, r3
 8010464:	68bb      	ldr	r3, [r7, #8]
 8010466:	891b      	ldrh	r3, [r3, #8]
 8010468:	461d      	mov	r5, r3
 801046a:	68bb      	ldr	r3, [r7, #8]
 801046c:	68db      	ldr	r3, [r3, #12]
 801046e:	899b      	ldrh	r3, [r3, #12]
 8010470:	b29b      	uxth	r3, r3
 8010472:	4618      	mov	r0, r3
 8010474:	f7fa fd52 	bl	800af1c <lwip_htons>
 8010478:	4603      	mov	r3, r0
 801047a:	b2db      	uxtb	r3, r3
 801047c:	f003 0303 	and.w	r3, r3, #3
 8010480:	2b00      	cmp	r3, #0
 8010482:	d001      	beq.n	8010488 <tcp_receive+0xa8c>
 8010484:	2301      	movs	r3, #1
 8010486:	e000      	b.n	801048a <tcp_receive+0xa8e>
 8010488:	2300      	movs	r3, #0
 801048a:	442b      	add	r3, r5
 801048c:	429c      	cmp	r4, r3
 801048e:	d206      	bcs.n	801049e <tcp_receive+0xaa2>
 8010490:	4b1e      	ldr	r3, [pc, #120]	@ (801050c <tcp_receive+0xb10>)
 8010492:	f240 622b 	movw	r2, #1579	@ 0x62b
 8010496:	4923      	ldr	r1, [pc, #140]	@ (8010524 <tcp_receive+0xb28>)
 8010498:	481e      	ldr	r0, [pc, #120]	@ (8010514 <tcp_receive+0xb18>)
 801049a:	f008 f963 	bl	8018764 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801049e:	68bb      	ldr	r3, [r7, #8]
 80104a0:	891b      	ldrh	r3, [r3, #8]
 80104a2:	461c      	mov	r4, r3
 80104a4:	68bb      	ldr	r3, [r7, #8]
 80104a6:	68db      	ldr	r3, [r3, #12]
 80104a8:	899b      	ldrh	r3, [r3, #12]
 80104aa:	b29b      	uxth	r3, r3
 80104ac:	4618      	mov	r0, r3
 80104ae:	f7fa fd35 	bl	800af1c <lwip_htons>
 80104b2:	4603      	mov	r3, r0
 80104b4:	b2db      	uxtb	r3, r3
 80104b6:	f003 0303 	and.w	r3, r3, #3
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d001      	beq.n	80104c2 <tcp_receive+0xac6>
 80104be:	2301      	movs	r3, #1
 80104c0:	e000      	b.n	80104c4 <tcp_receive+0xac8>
 80104c2:	2300      	movs	r3, #0
 80104c4:	1919      	adds	r1, r3, r4
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80104ca:	b28b      	uxth	r3, r1
 80104cc:	1ad3      	subs	r3, r2, r3
 80104ce:	b29a      	uxth	r2, r3
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80104d4:	6878      	ldr	r0, [r7, #4]
 80104d6:	f7fc ff43 	bl	800d360 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 80104da:	68bb      	ldr	r3, [r7, #8]
 80104dc:	685b      	ldr	r3, [r3, #4]
 80104de:	891b      	ldrh	r3, [r3, #8]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d028      	beq.n	8010536 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 80104e4:	4b0d      	ldr	r3, [pc, #52]	@ (801051c <tcp_receive+0xb20>)
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d01d      	beq.n	8010528 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 80104ec:	4b0b      	ldr	r3, [pc, #44]	@ (801051c <tcp_receive+0xb20>)
 80104ee:	681a      	ldr	r2, [r3, #0]
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	685b      	ldr	r3, [r3, #4]
 80104f4:	4619      	mov	r1, r3
 80104f6:	4610      	mov	r0, r2
 80104f8:	f7fc f9be 	bl	800c878 <pbuf_cat>
 80104fc:	e018      	b.n	8010530 <tcp_receive+0xb34>
 80104fe:	bf00      	nop
 8010500:	20008856 	.word	0x20008856
 8010504:	2000884c 	.word	0x2000884c
 8010508:	2000882c 	.word	0x2000882c
 801050c:	0801cc50 	.word	0x0801cc50
 8010510:	0801d030 	.word	0x0801d030
 8010514:	0801cc9c 	.word	0x0801cc9c
 8010518:	0801d06c 	.word	0x0801d06c
 801051c:	2000885c 	.word	0x2000885c
 8010520:	20008859 	.word	0x20008859
 8010524:	0801d08c 	.word	0x0801d08c
            } else {
              recv_data = cseg->p;
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	685b      	ldr	r3, [r3, #4]
 801052c:	4a70      	ldr	r2, [pc, #448]	@ (80106f0 <tcp_receive+0xcf4>)
 801052e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010530:	68bb      	ldr	r3, [r7, #8]
 8010532:	2200      	movs	r2, #0
 8010534:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8010536:	68bb      	ldr	r3, [r7, #8]
 8010538:	68db      	ldr	r3, [r3, #12]
 801053a:	899b      	ldrh	r3, [r3, #12]
 801053c:	b29b      	uxth	r3, r3
 801053e:	4618      	mov	r0, r3
 8010540:	f7fa fcec 	bl	800af1c <lwip_htons>
 8010544:	4603      	mov	r3, r0
 8010546:	b2db      	uxtb	r3, r3
 8010548:	f003 0301 	and.w	r3, r3, #1
 801054c:	2b00      	cmp	r3, #0
 801054e:	d00d      	beq.n	801056c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010550:	4b68      	ldr	r3, [pc, #416]	@ (80106f4 <tcp_receive+0xcf8>)
 8010552:	781b      	ldrb	r3, [r3, #0]
 8010554:	f043 0320 	orr.w	r3, r3, #32
 8010558:	b2da      	uxtb	r2, r3
 801055a:	4b66      	ldr	r3, [pc, #408]	@ (80106f4 <tcp_receive+0xcf8>)
 801055c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	7d1b      	ldrb	r3, [r3, #20]
 8010562:	2b04      	cmp	r3, #4
 8010564:	d102      	bne.n	801056c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	2207      	movs	r2, #7
 801056a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	681a      	ldr	r2, [r3, #0]
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8010574:	68b8      	ldr	r0, [r7, #8]
 8010576:	f7fd fbd4 	bl	800dd22 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801057e:	2b00      	cmp	r3, #0
 8010580:	d008      	beq.n	8010594 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010586:	68db      	ldr	r3, [r3, #12]
 8010588:	685a      	ldr	r2, [r3, #4]
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801058e:	429a      	cmp	r2, r3
 8010590:	f43f af43 	beq.w	801041a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	8b5b      	ldrh	r3, [r3, #26]
 8010598:	f003 0301 	and.w	r3, r3, #1
 801059c:	2b00      	cmp	r3, #0
 801059e:	d00e      	beq.n	80105be <tcp_receive+0xbc2>
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	8b5b      	ldrh	r3, [r3, #26]
 80105a4:	f023 0301 	bic.w	r3, r3, #1
 80105a8:	b29a      	uxth	r2, r3
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	835a      	strh	r2, [r3, #26]
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	8b5b      	ldrh	r3, [r3, #26]
 80105b2:	f043 0302 	orr.w	r3, r3, #2
 80105b6:	b29a      	uxth	r2, r3
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80105bc:	e187      	b.n	80108ce <tcp_receive+0xed2>
        tcp_ack(pcb);
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	8b5b      	ldrh	r3, [r3, #26]
 80105c2:	f043 0301 	orr.w	r3, r3, #1
 80105c6:	b29a      	uxth	r2, r3
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80105cc:	e17f      	b.n	80108ce <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d106      	bne.n	80105e4 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80105d6:	4848      	ldr	r0, [pc, #288]	@ (80106f8 <tcp_receive+0xcfc>)
 80105d8:	f7fd fbbc 	bl	800dd54 <tcp_seg_copy>
 80105dc:	4602      	mov	r2, r0
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80105e2:	e16c      	b.n	80108be <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 80105e4:	2300      	movs	r3, #0
 80105e6:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80105ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80105ee:	e156      	b.n	801089e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80105f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105f2:	68db      	ldr	r3, [r3, #12]
 80105f4:	685a      	ldr	r2, [r3, #4]
 80105f6:	4b41      	ldr	r3, [pc, #260]	@ (80106fc <tcp_receive+0xd00>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d11d      	bne.n	801063a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80105fe:	4b3e      	ldr	r3, [pc, #248]	@ (80106f8 <tcp_receive+0xcfc>)
 8010600:	891a      	ldrh	r2, [r3, #8]
 8010602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010604:	891b      	ldrh	r3, [r3, #8]
 8010606:	429a      	cmp	r2, r3
 8010608:	f240 814e 	bls.w	80108a8 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801060c:	483a      	ldr	r0, [pc, #232]	@ (80106f8 <tcp_receive+0xcfc>)
 801060e:	f7fd fba1 	bl	800dd54 <tcp_seg_copy>
 8010612:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8010614:	697b      	ldr	r3, [r7, #20]
 8010616:	2b00      	cmp	r3, #0
 8010618:	f000 8148 	beq.w	80108ac <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801061c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801061e:	2b00      	cmp	r3, #0
 8010620:	d003      	beq.n	801062a <tcp_receive+0xc2e>
                    prev->next = cseg;
 8010622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010624:	697a      	ldr	r2, [r7, #20]
 8010626:	601a      	str	r2, [r3, #0]
 8010628:	e002      	b.n	8010630 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	697a      	ldr	r2, [r7, #20]
 801062e:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010630:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010632:	6978      	ldr	r0, [r7, #20]
 8010634:	f7ff f8de 	bl	800f7f4 <tcp_oos_insert_segment>
                }
                break;
 8010638:	e138      	b.n	80108ac <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801063a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801063c:	2b00      	cmp	r3, #0
 801063e:	d117      	bne.n	8010670 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010640:	4b2e      	ldr	r3, [pc, #184]	@ (80106fc <tcp_receive+0xd00>)
 8010642:	681a      	ldr	r2, [r3, #0]
 8010644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010646:	68db      	ldr	r3, [r3, #12]
 8010648:	685b      	ldr	r3, [r3, #4]
 801064a:	1ad3      	subs	r3, r2, r3
 801064c:	2b00      	cmp	r3, #0
 801064e:	da57      	bge.n	8010700 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010650:	4829      	ldr	r0, [pc, #164]	@ (80106f8 <tcp_receive+0xcfc>)
 8010652:	f7fd fb7f 	bl	800dd54 <tcp_seg_copy>
 8010656:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8010658:	69bb      	ldr	r3, [r7, #24]
 801065a:	2b00      	cmp	r3, #0
 801065c:	f000 8128 	beq.w	80108b0 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	69ba      	ldr	r2, [r7, #24]
 8010664:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8010666:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010668:	69b8      	ldr	r0, [r7, #24]
 801066a:	f7ff f8c3 	bl	800f7f4 <tcp_oos_insert_segment>
                  }
                  break;
 801066e:	e11f      	b.n	80108b0 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8010670:	4b22      	ldr	r3, [pc, #136]	@ (80106fc <tcp_receive+0xd00>)
 8010672:	681a      	ldr	r2, [r3, #0]
 8010674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010676:	68db      	ldr	r3, [r3, #12]
 8010678:	685b      	ldr	r3, [r3, #4]
 801067a:	1ad3      	subs	r3, r2, r3
 801067c:	3b01      	subs	r3, #1
 801067e:	2b00      	cmp	r3, #0
 8010680:	db3e      	blt.n	8010700 <tcp_receive+0xd04>
 8010682:	4b1e      	ldr	r3, [pc, #120]	@ (80106fc <tcp_receive+0xd00>)
 8010684:	681a      	ldr	r2, [r3, #0]
 8010686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010688:	68db      	ldr	r3, [r3, #12]
 801068a:	685b      	ldr	r3, [r3, #4]
 801068c:	1ad3      	subs	r3, r2, r3
 801068e:	3301      	adds	r3, #1
 8010690:	2b00      	cmp	r3, #0
 8010692:	dc35      	bgt.n	8010700 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010694:	4818      	ldr	r0, [pc, #96]	@ (80106f8 <tcp_receive+0xcfc>)
 8010696:	f7fd fb5d 	bl	800dd54 <tcp_seg_copy>
 801069a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801069c:	69fb      	ldr	r3, [r7, #28]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	f000 8108 	beq.w	80108b4 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80106a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106a6:	68db      	ldr	r3, [r3, #12]
 80106a8:	685b      	ldr	r3, [r3, #4]
 80106aa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80106ac:	8912      	ldrh	r2, [r2, #8]
 80106ae:	441a      	add	r2, r3
 80106b0:	4b12      	ldr	r3, [pc, #72]	@ (80106fc <tcp_receive+0xd00>)
 80106b2:	681b      	ldr	r3, [r3, #0]
 80106b4:	1ad3      	subs	r3, r2, r3
 80106b6:	2b00      	cmp	r3, #0
 80106b8:	dd12      	ble.n	80106e0 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80106ba:	4b10      	ldr	r3, [pc, #64]	@ (80106fc <tcp_receive+0xd00>)
 80106bc:	681b      	ldr	r3, [r3, #0]
 80106be:	b29a      	uxth	r2, r3
 80106c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106c2:	68db      	ldr	r3, [r3, #12]
 80106c4:	685b      	ldr	r3, [r3, #4]
 80106c6:	b29b      	uxth	r3, r3
 80106c8:	1ad3      	subs	r3, r2, r3
 80106ca:	b29a      	uxth	r2, r3
 80106cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106ce:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80106d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106d2:	685a      	ldr	r2, [r3, #4]
 80106d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106d6:	891b      	ldrh	r3, [r3, #8]
 80106d8:	4619      	mov	r1, r3
 80106da:	4610      	mov	r0, r2
 80106dc:	f7fb fe84 	bl	800c3e8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 80106e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106e2:	69fa      	ldr	r2, [r7, #28]
 80106e4:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 80106e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80106e8:	69f8      	ldr	r0, [r7, #28]
 80106ea:	f7ff f883 	bl	800f7f4 <tcp_oos_insert_segment>
                  }
                  break;
 80106ee:	e0e1      	b.n	80108b4 <tcp_receive+0xeb8>
 80106f0:	2000885c 	.word	0x2000885c
 80106f4:	20008859 	.word	0x20008859
 80106f8:	2000882c 	.word	0x2000882c
 80106fc:	2000884c 	.word	0x2000884c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8010700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010702:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8010704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	2b00      	cmp	r3, #0
 801070a:	f040 80c5 	bne.w	8010898 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801070e:	4b7f      	ldr	r3, [pc, #508]	@ (801090c <tcp_receive+0xf10>)
 8010710:	681a      	ldr	r2, [r3, #0]
 8010712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010714:	68db      	ldr	r3, [r3, #12]
 8010716:	685b      	ldr	r3, [r3, #4]
 8010718:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801071a:	2b00      	cmp	r3, #0
 801071c:	f340 80bc 	ble.w	8010898 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010722:	68db      	ldr	r3, [r3, #12]
 8010724:	899b      	ldrh	r3, [r3, #12]
 8010726:	b29b      	uxth	r3, r3
 8010728:	4618      	mov	r0, r3
 801072a:	f7fa fbf7 	bl	800af1c <lwip_htons>
 801072e:	4603      	mov	r3, r0
 8010730:	b2db      	uxtb	r3, r3
 8010732:	f003 0301 	and.w	r3, r3, #1
 8010736:	2b00      	cmp	r3, #0
 8010738:	f040 80be 	bne.w	80108b8 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801073c:	4874      	ldr	r0, [pc, #464]	@ (8010910 <tcp_receive+0xf14>)
 801073e:	f7fd fb09 	bl	800dd54 <tcp_seg_copy>
 8010742:	4602      	mov	r2, r0
 8010744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010746:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8010748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	2b00      	cmp	r3, #0
 801074e:	f000 80b5 	beq.w	80108bc <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8010752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010754:	68db      	ldr	r3, [r3, #12]
 8010756:	685b      	ldr	r3, [r3, #4]
 8010758:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801075a:	8912      	ldrh	r2, [r2, #8]
 801075c:	441a      	add	r2, r3
 801075e:	4b6b      	ldr	r3, [pc, #428]	@ (801090c <tcp_receive+0xf10>)
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	1ad3      	subs	r3, r2, r3
 8010764:	2b00      	cmp	r3, #0
 8010766:	dd12      	ble.n	801078e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010768:	4b68      	ldr	r3, [pc, #416]	@ (801090c <tcp_receive+0xf10>)
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	b29a      	uxth	r2, r3
 801076e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010770:	68db      	ldr	r3, [r3, #12]
 8010772:	685b      	ldr	r3, [r3, #4]
 8010774:	b29b      	uxth	r3, r3
 8010776:	1ad3      	subs	r3, r2, r3
 8010778:	b29a      	uxth	r2, r3
 801077a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801077e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010780:	685a      	ldr	r2, [r3, #4]
 8010782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010784:	891b      	ldrh	r3, [r3, #8]
 8010786:	4619      	mov	r1, r3
 8010788:	4610      	mov	r0, r2
 801078a:	f7fb fe2d 	bl	800c3e8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801078e:	4b61      	ldr	r3, [pc, #388]	@ (8010914 <tcp_receive+0xf18>)
 8010790:	881b      	ldrh	r3, [r3, #0]
 8010792:	461a      	mov	r2, r3
 8010794:	4b5d      	ldr	r3, [pc, #372]	@ (801090c <tcp_receive+0xf10>)
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	441a      	add	r2, r3
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801079e:	6879      	ldr	r1, [r7, #4]
 80107a0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80107a2:	440b      	add	r3, r1
 80107a4:	1ad3      	subs	r3, r2, r3
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	f340 8088 	ble.w	80108bc <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80107ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	68db      	ldr	r3, [r3, #12]
 80107b2:	899b      	ldrh	r3, [r3, #12]
 80107b4:	b29b      	uxth	r3, r3
 80107b6:	4618      	mov	r0, r3
 80107b8:	f7fa fbb0 	bl	800af1c <lwip_htons>
 80107bc:	4603      	mov	r3, r0
 80107be:	b2db      	uxtb	r3, r3
 80107c0:	f003 0301 	and.w	r3, r3, #1
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d021      	beq.n	801080c <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80107c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107ca:	681b      	ldr	r3, [r3, #0]
 80107cc:	68db      	ldr	r3, [r3, #12]
 80107ce:	899b      	ldrh	r3, [r3, #12]
 80107d0:	b29b      	uxth	r3, r3
 80107d2:	b21b      	sxth	r3, r3
 80107d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80107d8:	b21c      	sxth	r4, r3
 80107da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	68db      	ldr	r3, [r3, #12]
 80107e0:	899b      	ldrh	r3, [r3, #12]
 80107e2:	b29b      	uxth	r3, r3
 80107e4:	4618      	mov	r0, r3
 80107e6:	f7fa fb99 	bl	800af1c <lwip_htons>
 80107ea:	4603      	mov	r3, r0
 80107ec:	b2db      	uxtb	r3, r3
 80107ee:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80107f2:	b29b      	uxth	r3, r3
 80107f4:	4618      	mov	r0, r3
 80107f6:	f7fa fb91 	bl	800af1c <lwip_htons>
 80107fa:	4603      	mov	r3, r0
 80107fc:	b21b      	sxth	r3, r3
 80107fe:	4323      	orrs	r3, r4
 8010800:	b21a      	sxth	r2, r3
 8010802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	68db      	ldr	r3, [r3, #12]
 8010808:	b292      	uxth	r2, r2
 801080a:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010810:	b29a      	uxth	r2, r3
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010816:	4413      	add	r3, r2
 8010818:	b299      	uxth	r1, r3
 801081a:	4b3c      	ldr	r3, [pc, #240]	@ (801090c <tcp_receive+0xf10>)
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	b29a      	uxth	r2, r3
 8010820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	1a8a      	subs	r2, r1, r2
 8010826:	b292      	uxth	r2, r2
 8010828:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801082a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	685a      	ldr	r2, [r3, #4]
 8010830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	891b      	ldrh	r3, [r3, #8]
 8010836:	4619      	mov	r1, r3
 8010838:	4610      	mov	r0, r2
 801083a:	f7fb fdd5 	bl	800c3e8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801083e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	891c      	ldrh	r4, [r3, #8]
 8010844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	68db      	ldr	r3, [r3, #12]
 801084a:	899b      	ldrh	r3, [r3, #12]
 801084c:	b29b      	uxth	r3, r3
 801084e:	4618      	mov	r0, r3
 8010850:	f7fa fb64 	bl	800af1c <lwip_htons>
 8010854:	4603      	mov	r3, r0
 8010856:	b2db      	uxtb	r3, r3
 8010858:	f003 0303 	and.w	r3, r3, #3
 801085c:	2b00      	cmp	r3, #0
 801085e:	d001      	beq.n	8010864 <tcp_receive+0xe68>
 8010860:	2301      	movs	r3, #1
 8010862:	e000      	b.n	8010866 <tcp_receive+0xe6a>
 8010864:	2300      	movs	r3, #0
 8010866:	4423      	add	r3, r4
 8010868:	b29a      	uxth	r2, r3
 801086a:	4b2a      	ldr	r3, [pc, #168]	@ (8010914 <tcp_receive+0xf18>)
 801086c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801086e:	4b29      	ldr	r3, [pc, #164]	@ (8010914 <tcp_receive+0xf18>)
 8010870:	881b      	ldrh	r3, [r3, #0]
 8010872:	461a      	mov	r2, r3
 8010874:	4b25      	ldr	r3, [pc, #148]	@ (801090c <tcp_receive+0xf10>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	441a      	add	r2, r3
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801087e:	6879      	ldr	r1, [r7, #4]
 8010880:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010882:	440b      	add	r3, r1
 8010884:	429a      	cmp	r2, r3
 8010886:	d019      	beq.n	80108bc <tcp_receive+0xec0>
 8010888:	4b23      	ldr	r3, [pc, #140]	@ (8010918 <tcp_receive+0xf1c>)
 801088a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801088e:	4923      	ldr	r1, [pc, #140]	@ (801091c <tcp_receive+0xf20>)
 8010890:	4823      	ldr	r0, [pc, #140]	@ (8010920 <tcp_receive+0xf24>)
 8010892:	f007 ff67 	bl	8018764 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010896:	e011      	b.n	80108bc <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801089e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	f47f aea5 	bne.w	80105f0 <tcp_receive+0xbf4>
 80108a6:	e00a      	b.n	80108be <tcp_receive+0xec2>
                break;
 80108a8:	bf00      	nop
 80108aa:	e008      	b.n	80108be <tcp_receive+0xec2>
                break;
 80108ac:	bf00      	nop
 80108ae:	e006      	b.n	80108be <tcp_receive+0xec2>
                  break;
 80108b0:	bf00      	nop
 80108b2:	e004      	b.n	80108be <tcp_receive+0xec2>
                  break;
 80108b4:	bf00      	nop
 80108b6:	e002      	b.n	80108be <tcp_receive+0xec2>
                  break;
 80108b8:	bf00      	nop
 80108ba:	e000      	b.n	80108be <tcp_receive+0xec2>
                break;
 80108bc:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80108be:	6878      	ldr	r0, [r7, #4]
 80108c0:	f001 fa30 	bl	8011d24 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80108c4:	e003      	b.n	80108ce <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f001 fa2c 	bl	8011d24 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80108cc:	e01a      	b.n	8010904 <tcp_receive+0xf08>
 80108ce:	e019      	b.n	8010904 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80108d0:	4b0e      	ldr	r3, [pc, #56]	@ (801090c <tcp_receive+0xf10>)
 80108d2:	681a      	ldr	r2, [r3, #0]
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d8:	1ad3      	subs	r3, r2, r3
 80108da:	2b00      	cmp	r3, #0
 80108dc:	db0a      	blt.n	80108f4 <tcp_receive+0xef8>
 80108de:	4b0b      	ldr	r3, [pc, #44]	@ (801090c <tcp_receive+0xf10>)
 80108e0:	681a      	ldr	r2, [r3, #0]
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108e6:	6879      	ldr	r1, [r7, #4]
 80108e8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80108ea:	440b      	add	r3, r1
 80108ec:	1ad3      	subs	r3, r2, r3
 80108ee:	3301      	adds	r3, #1
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	dd07      	ble.n	8010904 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	8b5b      	ldrh	r3, [r3, #26]
 80108f8:	f043 0302 	orr.w	r3, r3, #2
 80108fc:	b29a      	uxth	r2, r3
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8010902:	e7ff      	b.n	8010904 <tcp_receive+0xf08>
 8010904:	bf00      	nop
 8010906:	3750      	adds	r7, #80	@ 0x50
 8010908:	46bd      	mov	sp, r7
 801090a:	bdb0      	pop	{r4, r5, r7, pc}
 801090c:	2000884c 	.word	0x2000884c
 8010910:	2000882c 	.word	0x2000882c
 8010914:	20008856 	.word	0x20008856
 8010918:	0801cc50 	.word	0x0801cc50
 801091c:	0801cff8 	.word	0x0801cff8
 8010920:	0801cc9c 	.word	0x0801cc9c

08010924 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8010924:	b480      	push	{r7}
 8010926:	b083      	sub	sp, #12
 8010928:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801092a:	4b15      	ldr	r3, [pc, #84]	@ (8010980 <tcp_get_next_optbyte+0x5c>)
 801092c:	881b      	ldrh	r3, [r3, #0]
 801092e:	1c5a      	adds	r2, r3, #1
 8010930:	b291      	uxth	r1, r2
 8010932:	4a13      	ldr	r2, [pc, #76]	@ (8010980 <tcp_get_next_optbyte+0x5c>)
 8010934:	8011      	strh	r1, [r2, #0]
 8010936:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010938:	4b12      	ldr	r3, [pc, #72]	@ (8010984 <tcp_get_next_optbyte+0x60>)
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	2b00      	cmp	r3, #0
 801093e:	d004      	beq.n	801094a <tcp_get_next_optbyte+0x26>
 8010940:	4b11      	ldr	r3, [pc, #68]	@ (8010988 <tcp_get_next_optbyte+0x64>)
 8010942:	881b      	ldrh	r3, [r3, #0]
 8010944:	88fa      	ldrh	r2, [r7, #6]
 8010946:	429a      	cmp	r2, r3
 8010948:	d208      	bcs.n	801095c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801094a:	4b10      	ldr	r3, [pc, #64]	@ (801098c <tcp_get_next_optbyte+0x68>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	3314      	adds	r3, #20
 8010950:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8010952:	88fb      	ldrh	r3, [r7, #6]
 8010954:	683a      	ldr	r2, [r7, #0]
 8010956:	4413      	add	r3, r2
 8010958:	781b      	ldrb	r3, [r3, #0]
 801095a:	e00b      	b.n	8010974 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801095c:	88fb      	ldrh	r3, [r7, #6]
 801095e:	b2da      	uxtb	r2, r3
 8010960:	4b09      	ldr	r3, [pc, #36]	@ (8010988 <tcp_get_next_optbyte+0x64>)
 8010962:	881b      	ldrh	r3, [r3, #0]
 8010964:	b2db      	uxtb	r3, r3
 8010966:	1ad3      	subs	r3, r2, r3
 8010968:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801096a:	4b06      	ldr	r3, [pc, #24]	@ (8010984 <tcp_get_next_optbyte+0x60>)
 801096c:	681a      	ldr	r2, [r3, #0]
 801096e:	797b      	ldrb	r3, [r7, #5]
 8010970:	4413      	add	r3, r2
 8010972:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010974:	4618      	mov	r0, r3
 8010976:	370c      	adds	r7, #12
 8010978:	46bd      	mov	sp, r7
 801097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097e:	4770      	bx	lr
 8010980:	20008848 	.word	0x20008848
 8010984:	20008844 	.word	0x20008844
 8010988:	20008842 	.word	0x20008842
 801098c:	2000883c 	.word	0x2000883c

08010990 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b084      	sub	sp, #16
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d106      	bne.n	80109ac <tcp_parseopt+0x1c>
 801099e:	4b32      	ldr	r3, [pc, #200]	@ (8010a68 <tcp_parseopt+0xd8>)
 80109a0:	f240 727d 	movw	r2, #1917	@ 0x77d
 80109a4:	4931      	ldr	r1, [pc, #196]	@ (8010a6c <tcp_parseopt+0xdc>)
 80109a6:	4832      	ldr	r0, [pc, #200]	@ (8010a70 <tcp_parseopt+0xe0>)
 80109a8:	f007 fedc 	bl	8018764 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80109ac:	4b31      	ldr	r3, [pc, #196]	@ (8010a74 <tcp_parseopt+0xe4>)
 80109ae:	881b      	ldrh	r3, [r3, #0]
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d056      	beq.n	8010a62 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80109b4:	4b30      	ldr	r3, [pc, #192]	@ (8010a78 <tcp_parseopt+0xe8>)
 80109b6:	2200      	movs	r2, #0
 80109b8:	801a      	strh	r2, [r3, #0]
 80109ba:	e046      	b.n	8010a4a <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80109bc:	f7ff ffb2 	bl	8010924 <tcp_get_next_optbyte>
 80109c0:	4603      	mov	r3, r0
 80109c2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80109c4:	7bfb      	ldrb	r3, [r7, #15]
 80109c6:	2b02      	cmp	r3, #2
 80109c8:	d006      	beq.n	80109d8 <tcp_parseopt+0x48>
 80109ca:	2b02      	cmp	r3, #2
 80109cc:	dc2a      	bgt.n	8010a24 <tcp_parseopt+0x94>
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d042      	beq.n	8010a58 <tcp_parseopt+0xc8>
 80109d2:	2b01      	cmp	r3, #1
 80109d4:	d038      	beq.n	8010a48 <tcp_parseopt+0xb8>
 80109d6:	e025      	b.n	8010a24 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80109d8:	f7ff ffa4 	bl	8010924 <tcp_get_next_optbyte>
 80109dc:	4603      	mov	r3, r0
 80109de:	2b04      	cmp	r3, #4
 80109e0:	d13c      	bne.n	8010a5c <tcp_parseopt+0xcc>
 80109e2:	4b25      	ldr	r3, [pc, #148]	@ (8010a78 <tcp_parseopt+0xe8>)
 80109e4:	881b      	ldrh	r3, [r3, #0]
 80109e6:	3301      	adds	r3, #1
 80109e8:	4a22      	ldr	r2, [pc, #136]	@ (8010a74 <tcp_parseopt+0xe4>)
 80109ea:	8812      	ldrh	r2, [r2, #0]
 80109ec:	4293      	cmp	r3, r2
 80109ee:	da35      	bge.n	8010a5c <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80109f0:	f7ff ff98 	bl	8010924 <tcp_get_next_optbyte>
 80109f4:	4603      	mov	r3, r0
 80109f6:	021b      	lsls	r3, r3, #8
 80109f8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80109fa:	f7ff ff93 	bl	8010924 <tcp_get_next_optbyte>
 80109fe:	4603      	mov	r3, r0
 8010a00:	461a      	mov	r2, r3
 8010a02:	89bb      	ldrh	r3, [r7, #12]
 8010a04:	4313      	orrs	r3, r2
 8010a06:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010a08:	89bb      	ldrh	r3, [r7, #12]
 8010a0a:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8010a0e:	d804      	bhi.n	8010a1a <tcp_parseopt+0x8a>
 8010a10:	89bb      	ldrh	r3, [r7, #12]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d001      	beq.n	8010a1a <tcp_parseopt+0x8a>
 8010a16:	89ba      	ldrh	r2, [r7, #12]
 8010a18:	e001      	b.n	8010a1e <tcp_parseopt+0x8e>
 8010a1a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8010a22:	e012      	b.n	8010a4a <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8010a24:	f7ff ff7e 	bl	8010924 <tcp_get_next_optbyte>
 8010a28:	4603      	mov	r3, r0
 8010a2a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8010a2c:	7afb      	ldrb	r3, [r7, #11]
 8010a2e:	2b01      	cmp	r3, #1
 8010a30:	d916      	bls.n	8010a60 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8010a32:	7afb      	ldrb	r3, [r7, #11]
 8010a34:	b29a      	uxth	r2, r3
 8010a36:	4b10      	ldr	r3, [pc, #64]	@ (8010a78 <tcp_parseopt+0xe8>)
 8010a38:	881b      	ldrh	r3, [r3, #0]
 8010a3a:	4413      	add	r3, r2
 8010a3c:	b29b      	uxth	r3, r3
 8010a3e:	3b02      	subs	r3, #2
 8010a40:	b29a      	uxth	r2, r3
 8010a42:	4b0d      	ldr	r3, [pc, #52]	@ (8010a78 <tcp_parseopt+0xe8>)
 8010a44:	801a      	strh	r2, [r3, #0]
 8010a46:	e000      	b.n	8010a4a <tcp_parseopt+0xba>
          break;
 8010a48:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8010a78 <tcp_parseopt+0xe8>)
 8010a4c:	881a      	ldrh	r2, [r3, #0]
 8010a4e:	4b09      	ldr	r3, [pc, #36]	@ (8010a74 <tcp_parseopt+0xe4>)
 8010a50:	881b      	ldrh	r3, [r3, #0]
 8010a52:	429a      	cmp	r2, r3
 8010a54:	d3b2      	bcc.n	80109bc <tcp_parseopt+0x2c>
 8010a56:	e004      	b.n	8010a62 <tcp_parseopt+0xd2>
          return;
 8010a58:	bf00      	nop
 8010a5a:	e002      	b.n	8010a62 <tcp_parseopt+0xd2>
            return;
 8010a5c:	bf00      	nop
 8010a5e:	e000      	b.n	8010a62 <tcp_parseopt+0xd2>
            return;
 8010a60:	bf00      	nop
      }
    }
  }
}
 8010a62:	3710      	adds	r7, #16
 8010a64:	46bd      	mov	sp, r7
 8010a66:	bd80      	pop	{r7, pc}
 8010a68:	0801cc50 	.word	0x0801cc50
 8010a6c:	0801d0b4 	.word	0x0801d0b4
 8010a70:	0801cc9c 	.word	0x0801cc9c
 8010a74:	20008840 	.word	0x20008840
 8010a78:	20008848 	.word	0x20008848

08010a7c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010a7c:	b480      	push	{r7}
 8010a7e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010a80:	4b05      	ldr	r3, [pc, #20]	@ (8010a98 <tcp_trigger_input_pcb_close+0x1c>)
 8010a82:	781b      	ldrb	r3, [r3, #0]
 8010a84:	f043 0310 	orr.w	r3, r3, #16
 8010a88:	b2da      	uxtb	r2, r3
 8010a8a:	4b03      	ldr	r3, [pc, #12]	@ (8010a98 <tcp_trigger_input_pcb_close+0x1c>)
 8010a8c:	701a      	strb	r2, [r3, #0]
}
 8010a8e:	bf00      	nop
 8010a90:	46bd      	mov	sp, r7
 8010a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a96:	4770      	bx	lr
 8010a98:	20008859 	.word	0x20008859

08010a9c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8010a9c:	b580      	push	{r7, lr}
 8010a9e:	b084      	sub	sp, #16
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	60f8      	str	r0, [r7, #12]
 8010aa4:	60b9      	str	r1, [r7, #8]
 8010aa6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d00a      	beq.n	8010ac4 <tcp_route+0x28>
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	7a1b      	ldrb	r3, [r3, #8]
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d006      	beq.n	8010ac4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	7a1b      	ldrb	r3, [r3, #8]
 8010aba:	4618      	mov	r0, r3
 8010abc:	f7fb faba 	bl	800c034 <netif_get_by_index>
 8010ac0:	4603      	mov	r3, r0
 8010ac2:	e003      	b.n	8010acc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010ac4:	6878      	ldr	r0, [r7, #4]
 8010ac6:	f003 fe01 	bl	80146cc <ip4_route>
 8010aca:	4603      	mov	r3, r0
  }
}
 8010acc:	4618      	mov	r0, r3
 8010ace:	3710      	adds	r7, #16
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}

08010ad4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010ad4:	b590      	push	{r4, r7, lr}
 8010ad6:	b087      	sub	sp, #28
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	60f8      	str	r0, [r7, #12]
 8010adc:	60b9      	str	r1, [r7, #8]
 8010ade:	603b      	str	r3, [r7, #0]
 8010ae0:	4613      	mov	r3, r2
 8010ae2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d105      	bne.n	8010af6 <tcp_create_segment+0x22>
 8010aea:	4b43      	ldr	r3, [pc, #268]	@ (8010bf8 <tcp_create_segment+0x124>)
 8010aec:	22a3      	movs	r2, #163	@ 0xa3
 8010aee:	4943      	ldr	r1, [pc, #268]	@ (8010bfc <tcp_create_segment+0x128>)
 8010af0:	4843      	ldr	r0, [pc, #268]	@ (8010c00 <tcp_create_segment+0x12c>)
 8010af2:	f007 fe37 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010af6:	68bb      	ldr	r3, [r7, #8]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d105      	bne.n	8010b08 <tcp_create_segment+0x34>
 8010afc:	4b3e      	ldr	r3, [pc, #248]	@ (8010bf8 <tcp_create_segment+0x124>)
 8010afe:	22a4      	movs	r2, #164	@ 0xa4
 8010b00:	4940      	ldr	r1, [pc, #256]	@ (8010c04 <tcp_create_segment+0x130>)
 8010b02:	483f      	ldr	r0, [pc, #252]	@ (8010c00 <tcp_create_segment+0x12c>)
 8010b04:	f007 fe2e 	bl	8018764 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010b08:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010b0c:	009b      	lsls	r3, r3, #2
 8010b0e:	b2db      	uxtb	r3, r3
 8010b10:	f003 0304 	and.w	r3, r3, #4
 8010b14:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010b16:	2003      	movs	r0, #3
 8010b18:	f7fa fee8 	bl	800b8ec <memp_malloc>
 8010b1c:	6138      	str	r0, [r7, #16]
 8010b1e:	693b      	ldr	r3, [r7, #16]
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d104      	bne.n	8010b2e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010b24:	68b8      	ldr	r0, [r7, #8]
 8010b26:	f7fb fde5 	bl	800c6f4 <pbuf_free>
    return NULL;
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	e060      	b.n	8010bf0 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8010b2e:	693b      	ldr	r3, [r7, #16]
 8010b30:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8010b34:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	2200      	movs	r2, #0
 8010b3a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	68ba      	ldr	r2, [r7, #8]
 8010b40:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010b42:	68bb      	ldr	r3, [r7, #8]
 8010b44:	891a      	ldrh	r2, [r3, #8]
 8010b46:	7dfb      	ldrb	r3, [r7, #23]
 8010b48:	b29b      	uxth	r3, r3
 8010b4a:	429a      	cmp	r2, r3
 8010b4c:	d205      	bcs.n	8010b5a <tcp_create_segment+0x86>
 8010b4e:	4b2a      	ldr	r3, [pc, #168]	@ (8010bf8 <tcp_create_segment+0x124>)
 8010b50:	22b0      	movs	r2, #176	@ 0xb0
 8010b52:	492d      	ldr	r1, [pc, #180]	@ (8010c08 <tcp_create_segment+0x134>)
 8010b54:	482a      	ldr	r0, [pc, #168]	@ (8010c00 <tcp_create_segment+0x12c>)
 8010b56:	f007 fe05 	bl	8018764 <iprintf>
  seg->len = p->tot_len - optlen;
 8010b5a:	68bb      	ldr	r3, [r7, #8]
 8010b5c:	891a      	ldrh	r2, [r3, #8]
 8010b5e:	7dfb      	ldrb	r3, [r7, #23]
 8010b60:	b29b      	uxth	r3, r3
 8010b62:	1ad3      	subs	r3, r2, r3
 8010b64:	b29a      	uxth	r2, r3
 8010b66:	693b      	ldr	r3, [r7, #16]
 8010b68:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010b6a:	2114      	movs	r1, #20
 8010b6c:	68b8      	ldr	r0, [r7, #8]
 8010b6e:	f7fb fd2b 	bl	800c5c8 <pbuf_add_header>
 8010b72:	4603      	mov	r3, r0
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d004      	beq.n	8010b82 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8010b78:	6938      	ldr	r0, [r7, #16]
 8010b7a:	f7fd f8d2 	bl	800dd22 <tcp_seg_free>
    return NULL;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	e036      	b.n	8010bf0 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010b82:	693b      	ldr	r3, [r7, #16]
 8010b84:	685b      	ldr	r3, [r3, #4]
 8010b86:	685a      	ldr	r2, [r3, #4]
 8010b88:	693b      	ldr	r3, [r7, #16]
 8010b8a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010b8c:	68fb      	ldr	r3, [r7, #12]
 8010b8e:	8ada      	ldrh	r2, [r3, #22]
 8010b90:	693b      	ldr	r3, [r7, #16]
 8010b92:	68dc      	ldr	r4, [r3, #12]
 8010b94:	4610      	mov	r0, r2
 8010b96:	f7fa f9c1 	bl	800af1c <lwip_htons>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	8b1a      	ldrh	r2, [r3, #24]
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	68dc      	ldr	r4, [r3, #12]
 8010ba6:	4610      	mov	r0, r2
 8010ba8:	f7fa f9b8 	bl	800af1c <lwip_htons>
 8010bac:	4603      	mov	r3, r0
 8010bae:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010bb0:	693b      	ldr	r3, [r7, #16]
 8010bb2:	68dc      	ldr	r4, [r3, #12]
 8010bb4:	6838      	ldr	r0, [r7, #0]
 8010bb6:	f7fa f9c6 	bl	800af46 <lwip_htonl>
 8010bba:	4603      	mov	r3, r0
 8010bbc:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010bbe:	7dfb      	ldrb	r3, [r7, #23]
 8010bc0:	089b      	lsrs	r3, r3, #2
 8010bc2:	b2db      	uxtb	r3, r3
 8010bc4:	3305      	adds	r3, #5
 8010bc6:	b29b      	uxth	r3, r3
 8010bc8:	031b      	lsls	r3, r3, #12
 8010bca:	b29a      	uxth	r2, r3
 8010bcc:	79fb      	ldrb	r3, [r7, #7]
 8010bce:	b29b      	uxth	r3, r3
 8010bd0:	4313      	orrs	r3, r2
 8010bd2:	b29a      	uxth	r2, r3
 8010bd4:	693b      	ldr	r3, [r7, #16]
 8010bd6:	68dc      	ldr	r4, [r3, #12]
 8010bd8:	4610      	mov	r0, r2
 8010bda:	f7fa f99f 	bl	800af1c <lwip_htons>
 8010bde:	4603      	mov	r3, r0
 8010be0:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010be2:	693b      	ldr	r3, [r7, #16]
 8010be4:	68db      	ldr	r3, [r3, #12]
 8010be6:	2200      	movs	r2, #0
 8010be8:	749a      	strb	r2, [r3, #18]
 8010bea:	2200      	movs	r2, #0
 8010bec:	74da      	strb	r2, [r3, #19]
  return seg;
 8010bee:	693b      	ldr	r3, [r7, #16]
}
 8010bf0:	4618      	mov	r0, r3
 8010bf2:	371c      	adds	r7, #28
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd90      	pop	{r4, r7, pc}
 8010bf8:	0801d0d0 	.word	0x0801d0d0
 8010bfc:	0801d104 	.word	0x0801d104
 8010c00:	0801d124 	.word	0x0801d124
 8010c04:	0801d14c 	.word	0x0801d14c
 8010c08:	0801d170 	.word	0x0801d170

08010c0c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010c0c:	b590      	push	{r4, r7, lr}
 8010c0e:	b08b      	sub	sp, #44	@ 0x2c
 8010c10:	af02      	add	r7, sp, #8
 8010c12:	6078      	str	r0, [r7, #4]
 8010c14:	460b      	mov	r3, r1
 8010c16:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010c18:	2300      	movs	r3, #0
 8010c1a:	61fb      	str	r3, [r7, #28]
 8010c1c:	2300      	movs	r3, #0
 8010c1e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010c20:	2300      	movs	r3, #0
 8010c22:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d106      	bne.n	8010c38 <tcp_split_unsent_seg+0x2c>
 8010c2a:	4b95      	ldr	r3, [pc, #596]	@ (8010e80 <tcp_split_unsent_seg+0x274>)
 8010c2c:	f240 324b 	movw	r2, #843	@ 0x34b
 8010c30:	4994      	ldr	r1, [pc, #592]	@ (8010e84 <tcp_split_unsent_seg+0x278>)
 8010c32:	4895      	ldr	r0, [pc, #596]	@ (8010e88 <tcp_split_unsent_seg+0x27c>)
 8010c34:	f007 fd96 	bl	8018764 <iprintf>

  useg = pcb->unsent;
 8010c38:	687b      	ldr	r3, [r7, #4]
 8010c3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010c3c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d102      	bne.n	8010c4a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010c44:	f04f 33ff 	mov.w	r3, #4294967295
 8010c48:	e116      	b.n	8010e78 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010c4a:	887b      	ldrh	r3, [r7, #2]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d109      	bne.n	8010c64 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010c50:	4b8b      	ldr	r3, [pc, #556]	@ (8010e80 <tcp_split_unsent_seg+0x274>)
 8010c52:	f240 3253 	movw	r2, #851	@ 0x353
 8010c56:	498d      	ldr	r1, [pc, #564]	@ (8010e8c <tcp_split_unsent_seg+0x280>)
 8010c58:	488b      	ldr	r0, [pc, #556]	@ (8010e88 <tcp_split_unsent_seg+0x27c>)
 8010c5a:	f007 fd83 	bl	8018764 <iprintf>
    return ERR_VAL;
 8010c5e:	f06f 0305 	mvn.w	r3, #5
 8010c62:	e109      	b.n	8010e78 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	891b      	ldrh	r3, [r3, #8]
 8010c68:	887a      	ldrh	r2, [r7, #2]
 8010c6a:	429a      	cmp	r2, r3
 8010c6c:	d301      	bcc.n	8010c72 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	e102      	b.n	8010e78 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010c76:	887a      	ldrh	r2, [r7, #2]
 8010c78:	429a      	cmp	r2, r3
 8010c7a:	d906      	bls.n	8010c8a <tcp_split_unsent_seg+0x7e>
 8010c7c:	4b80      	ldr	r3, [pc, #512]	@ (8010e80 <tcp_split_unsent_seg+0x274>)
 8010c7e:	f240 325b 	movw	r2, #859	@ 0x35b
 8010c82:	4983      	ldr	r1, [pc, #524]	@ (8010e90 <tcp_split_unsent_seg+0x284>)
 8010c84:	4880      	ldr	r0, [pc, #512]	@ (8010e88 <tcp_split_unsent_seg+0x27c>)
 8010c86:	f007 fd6d 	bl	8018764 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010c8a:	697b      	ldr	r3, [r7, #20]
 8010c8c:	891b      	ldrh	r3, [r3, #8]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d106      	bne.n	8010ca0 <tcp_split_unsent_seg+0x94>
 8010c92:	4b7b      	ldr	r3, [pc, #492]	@ (8010e80 <tcp_split_unsent_seg+0x274>)
 8010c94:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010c98:	497e      	ldr	r1, [pc, #504]	@ (8010e94 <tcp_split_unsent_seg+0x288>)
 8010c9a:	487b      	ldr	r0, [pc, #492]	@ (8010e88 <tcp_split_unsent_seg+0x27c>)
 8010c9c:	f007 fd62 	bl	8018764 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010ca0:	697b      	ldr	r3, [r7, #20]
 8010ca2:	7a9b      	ldrb	r3, [r3, #10]
 8010ca4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010ca6:	7bfb      	ldrb	r3, [r7, #15]
 8010ca8:	009b      	lsls	r3, r3, #2
 8010caa:	b2db      	uxtb	r3, r3
 8010cac:	f003 0304 	and.w	r3, r3, #4
 8010cb0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010cb2:	697b      	ldr	r3, [r7, #20]
 8010cb4:	891a      	ldrh	r2, [r3, #8]
 8010cb6:	887b      	ldrh	r3, [r7, #2]
 8010cb8:	1ad3      	subs	r3, r2, r3
 8010cba:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010cbc:	7bbb      	ldrb	r3, [r7, #14]
 8010cbe:	b29a      	uxth	r2, r3
 8010cc0:	89bb      	ldrh	r3, [r7, #12]
 8010cc2:	4413      	add	r3, r2
 8010cc4:	b29b      	uxth	r3, r3
 8010cc6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010cca:	4619      	mov	r1, r3
 8010ccc:	2036      	movs	r0, #54	@ 0x36
 8010cce:	f7fb fa2d 	bl	800c12c <pbuf_alloc>
 8010cd2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010cd4:	693b      	ldr	r3, [r7, #16]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	f000 80b7 	beq.w	8010e4a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010cdc:	697b      	ldr	r3, [r7, #20]
 8010cde:	685b      	ldr	r3, [r3, #4]
 8010ce0:	891a      	ldrh	r2, [r3, #8]
 8010ce2:	697b      	ldr	r3, [r7, #20]
 8010ce4:	891b      	ldrh	r3, [r3, #8]
 8010ce6:	1ad3      	subs	r3, r2, r3
 8010ce8:	b29a      	uxth	r2, r3
 8010cea:	887b      	ldrh	r3, [r7, #2]
 8010cec:	4413      	add	r3, r2
 8010cee:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010cf0:	697b      	ldr	r3, [r7, #20]
 8010cf2:	6858      	ldr	r0, [r3, #4]
 8010cf4:	693b      	ldr	r3, [r7, #16]
 8010cf6:	685a      	ldr	r2, [r3, #4]
 8010cf8:	7bbb      	ldrb	r3, [r7, #14]
 8010cfa:	18d1      	adds	r1, r2, r3
 8010cfc:	897b      	ldrh	r3, [r7, #10]
 8010cfe:	89ba      	ldrh	r2, [r7, #12]
 8010d00:	f7fb fef2 	bl	800cae8 <pbuf_copy_partial>
 8010d04:	4603      	mov	r3, r0
 8010d06:	461a      	mov	r2, r3
 8010d08:	89bb      	ldrh	r3, [r7, #12]
 8010d0a:	4293      	cmp	r3, r2
 8010d0c:	f040 809f 	bne.w	8010e4e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010d10:	697b      	ldr	r3, [r7, #20]
 8010d12:	68db      	ldr	r3, [r3, #12]
 8010d14:	899b      	ldrh	r3, [r3, #12]
 8010d16:	b29b      	uxth	r3, r3
 8010d18:	4618      	mov	r0, r3
 8010d1a:	f7fa f8ff 	bl	800af1c <lwip_htons>
 8010d1e:	4603      	mov	r3, r0
 8010d20:	b2db      	uxtb	r3, r3
 8010d22:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010d26:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010d28:	2300      	movs	r3, #0
 8010d2a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010d2c:	7efb      	ldrb	r3, [r7, #27]
 8010d2e:	f003 0308 	and.w	r3, r3, #8
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d007      	beq.n	8010d46 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010d36:	7efb      	ldrb	r3, [r7, #27]
 8010d38:	f023 0308 	bic.w	r3, r3, #8
 8010d3c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010d3e:	7ebb      	ldrb	r3, [r7, #26]
 8010d40:	f043 0308 	orr.w	r3, r3, #8
 8010d44:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010d46:	7efb      	ldrb	r3, [r7, #27]
 8010d48:	f003 0301 	and.w	r3, r3, #1
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d007      	beq.n	8010d60 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010d50:	7efb      	ldrb	r3, [r7, #27]
 8010d52:	f023 0301 	bic.w	r3, r3, #1
 8010d56:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010d58:	7ebb      	ldrb	r3, [r7, #26]
 8010d5a:	f043 0301 	orr.w	r3, r3, #1
 8010d5e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	68db      	ldr	r3, [r3, #12]
 8010d64:	685b      	ldr	r3, [r3, #4]
 8010d66:	4618      	mov	r0, r3
 8010d68:	f7fa f8ed 	bl	800af46 <lwip_htonl>
 8010d6c:	4602      	mov	r2, r0
 8010d6e:	887b      	ldrh	r3, [r7, #2]
 8010d70:	18d1      	adds	r1, r2, r3
 8010d72:	7eba      	ldrb	r2, [r7, #26]
 8010d74:	7bfb      	ldrb	r3, [r7, #15]
 8010d76:	9300      	str	r3, [sp, #0]
 8010d78:	460b      	mov	r3, r1
 8010d7a:	6939      	ldr	r1, [r7, #16]
 8010d7c:	6878      	ldr	r0, [r7, #4]
 8010d7e:	f7ff fea9 	bl	8010ad4 <tcp_create_segment>
 8010d82:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010d84:	69fb      	ldr	r3, [r7, #28]
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	d063      	beq.n	8010e52 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010d8a:	697b      	ldr	r3, [r7, #20]
 8010d8c:	685b      	ldr	r3, [r3, #4]
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7fb fd38 	bl	800c804 <pbuf_clen>
 8010d94:	4603      	mov	r3, r0
 8010d96:	461a      	mov	r2, r3
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010d9e:	1a9b      	subs	r3, r3, r2
 8010da0:	b29a      	uxth	r2, r3
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010da8:	697b      	ldr	r3, [r7, #20]
 8010daa:	6858      	ldr	r0, [r3, #4]
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	685b      	ldr	r3, [r3, #4]
 8010db0:	891a      	ldrh	r2, [r3, #8]
 8010db2:	89bb      	ldrh	r3, [r7, #12]
 8010db4:	1ad3      	subs	r3, r2, r3
 8010db6:	b29b      	uxth	r3, r3
 8010db8:	4619      	mov	r1, r3
 8010dba:	f7fb fb15 	bl	800c3e8 <pbuf_realloc>
  useg->len -= remainder;
 8010dbe:	697b      	ldr	r3, [r7, #20]
 8010dc0:	891a      	ldrh	r2, [r3, #8]
 8010dc2:	89bb      	ldrh	r3, [r7, #12]
 8010dc4:	1ad3      	subs	r3, r2, r3
 8010dc6:	b29a      	uxth	r2, r3
 8010dc8:	697b      	ldr	r3, [r7, #20]
 8010dca:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010dcc:	697b      	ldr	r3, [r7, #20]
 8010dce:	68db      	ldr	r3, [r3, #12]
 8010dd0:	899b      	ldrh	r3, [r3, #12]
 8010dd2:	b29c      	uxth	r4, r3
 8010dd4:	7efb      	ldrb	r3, [r7, #27]
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	4618      	mov	r0, r3
 8010dda:	f7fa f89f 	bl	800af1c <lwip_htons>
 8010dde:	4603      	mov	r3, r0
 8010de0:	461a      	mov	r2, r3
 8010de2:	697b      	ldr	r3, [r7, #20]
 8010de4:	68db      	ldr	r3, [r3, #12]
 8010de6:	4322      	orrs	r2, r4
 8010de8:	b292      	uxth	r2, r2
 8010dea:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010dec:	697b      	ldr	r3, [r7, #20]
 8010dee:	685b      	ldr	r3, [r3, #4]
 8010df0:	4618      	mov	r0, r3
 8010df2:	f7fb fd07 	bl	800c804 <pbuf_clen>
 8010df6:	4603      	mov	r3, r0
 8010df8:	461a      	mov	r2, r3
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010e00:	4413      	add	r3, r2
 8010e02:	b29a      	uxth	r2, r3
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010e0a:	69fb      	ldr	r3, [r7, #28]
 8010e0c:	685b      	ldr	r3, [r3, #4]
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f7fb fcf8 	bl	800c804 <pbuf_clen>
 8010e14:	4603      	mov	r3, r0
 8010e16:	461a      	mov	r2, r3
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010e1e:	4413      	add	r3, r2
 8010e20:	b29a      	uxth	r2, r3
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010e28:	697b      	ldr	r3, [r7, #20]
 8010e2a:	681a      	ldr	r2, [r3, #0]
 8010e2c:	69fb      	ldr	r3, [r7, #28]
 8010e2e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010e30:	697b      	ldr	r3, [r7, #20]
 8010e32:	69fa      	ldr	r2, [r7, #28]
 8010e34:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010e36:	69fb      	ldr	r3, [r7, #28]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d103      	bne.n	8010e46 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	2200      	movs	r2, #0
 8010e42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010e46:	2300      	movs	r3, #0
 8010e48:	e016      	b.n	8010e78 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010e4a:	bf00      	nop
 8010e4c:	e002      	b.n	8010e54 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010e4e:	bf00      	nop
 8010e50:	e000      	b.n	8010e54 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010e52:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010e54:	69fb      	ldr	r3, [r7, #28]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d006      	beq.n	8010e68 <tcp_split_unsent_seg+0x25c>
 8010e5a:	4b09      	ldr	r3, [pc, #36]	@ (8010e80 <tcp_split_unsent_seg+0x274>)
 8010e5c:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8010e60:	490d      	ldr	r1, [pc, #52]	@ (8010e98 <tcp_split_unsent_seg+0x28c>)
 8010e62:	4809      	ldr	r0, [pc, #36]	@ (8010e88 <tcp_split_unsent_seg+0x27c>)
 8010e64:	f007 fc7e 	bl	8018764 <iprintf>
  if (p != NULL) {
 8010e68:	693b      	ldr	r3, [r7, #16]
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d002      	beq.n	8010e74 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010e6e:	6938      	ldr	r0, [r7, #16]
 8010e70:	f7fb fc40 	bl	800c6f4 <pbuf_free>
  }

  return ERR_MEM;
 8010e74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	3724      	adds	r7, #36	@ 0x24
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	bd90      	pop	{r4, r7, pc}
 8010e80:	0801d0d0 	.word	0x0801d0d0
 8010e84:	0801d464 	.word	0x0801d464
 8010e88:	0801d124 	.word	0x0801d124
 8010e8c:	0801d488 	.word	0x0801d488
 8010e90:	0801d4ac 	.word	0x0801d4ac
 8010e94:	0801d4bc 	.word	0x0801d4bc
 8010e98:	0801d4cc 	.word	0x0801d4cc

08010e9c <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010e9c:	b590      	push	{r4, r7, lr}
 8010e9e:	b085      	sub	sp, #20
 8010ea0:	af00      	add	r7, sp, #0
 8010ea2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d106      	bne.n	8010eb8 <tcp_send_fin+0x1c>
 8010eaa:	4b21      	ldr	r3, [pc, #132]	@ (8010f30 <tcp_send_fin+0x94>)
 8010eac:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8010eb0:	4920      	ldr	r1, [pc, #128]	@ (8010f34 <tcp_send_fin+0x98>)
 8010eb2:	4821      	ldr	r0, [pc, #132]	@ (8010f38 <tcp_send_fin+0x9c>)
 8010eb4:	f007 fc56 	bl	8018764 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d02e      	beq.n	8010f1e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ec4:	60fb      	str	r3, [r7, #12]
 8010ec6:	e002      	b.n	8010ece <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d1f8      	bne.n	8010ec8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	68db      	ldr	r3, [r3, #12]
 8010eda:	899b      	ldrh	r3, [r3, #12]
 8010edc:	b29b      	uxth	r3, r3
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f7fa f81c 	bl	800af1c <lwip_htons>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	b2db      	uxtb	r3, r3
 8010ee8:	f003 0307 	and.w	r3, r3, #7
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d116      	bne.n	8010f1e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	68db      	ldr	r3, [r3, #12]
 8010ef4:	899b      	ldrh	r3, [r3, #12]
 8010ef6:	b29c      	uxth	r4, r3
 8010ef8:	2001      	movs	r0, #1
 8010efa:	f7fa f80f 	bl	800af1c <lwip_htons>
 8010efe:	4603      	mov	r3, r0
 8010f00:	461a      	mov	r2, r3
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	68db      	ldr	r3, [r3, #12]
 8010f06:	4322      	orrs	r2, r4
 8010f08:	b292      	uxth	r2, r2
 8010f0a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	8b5b      	ldrh	r3, [r3, #26]
 8010f10:	f043 0320 	orr.w	r3, r3, #32
 8010f14:	b29a      	uxth	r2, r3
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	e004      	b.n	8010f28 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010f1e:	2101      	movs	r1, #1
 8010f20:	6878      	ldr	r0, [r7, #4]
 8010f22:	f000 f80b 	bl	8010f3c <tcp_enqueue_flags>
 8010f26:	4603      	mov	r3, r0
}
 8010f28:	4618      	mov	r0, r3
 8010f2a:	3714      	adds	r7, #20
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	bd90      	pop	{r4, r7, pc}
 8010f30:	0801d0d0 	.word	0x0801d0d0
 8010f34:	0801d4d8 	.word	0x0801d4d8
 8010f38:	0801d124 	.word	0x0801d124

08010f3c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8010f3c:	b580      	push	{r7, lr}
 8010f3e:	b08a      	sub	sp, #40	@ 0x28
 8010f40:	af02      	add	r7, sp, #8
 8010f42:	6078      	str	r0, [r7, #4]
 8010f44:	460b      	mov	r3, r1
 8010f46:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8010f48:	2300      	movs	r3, #0
 8010f4a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010f50:	78fb      	ldrb	r3, [r7, #3]
 8010f52:	f003 0303 	and.w	r3, r3, #3
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d106      	bne.n	8010f68 <tcp_enqueue_flags+0x2c>
 8010f5a:	4b67      	ldr	r3, [pc, #412]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 8010f5c:	f240 4211 	movw	r2, #1041	@ 0x411
 8010f60:	4966      	ldr	r1, [pc, #408]	@ (80110fc <tcp_enqueue_flags+0x1c0>)
 8010f62:	4867      	ldr	r0, [pc, #412]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 8010f64:	f007 fbfe 	bl	8018764 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010f68:	687b      	ldr	r3, [r7, #4]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d106      	bne.n	8010f7c <tcp_enqueue_flags+0x40>
 8010f6e:	4b62      	ldr	r3, [pc, #392]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 8010f70:	f240 4213 	movw	r2, #1043	@ 0x413
 8010f74:	4963      	ldr	r1, [pc, #396]	@ (8011104 <tcp_enqueue_flags+0x1c8>)
 8010f76:	4862      	ldr	r0, [pc, #392]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 8010f78:	f007 fbf4 	bl	8018764 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8010f7c:	78fb      	ldrb	r3, [r7, #3]
 8010f7e:	f003 0302 	and.w	r3, r3, #2
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d001      	beq.n	8010f8a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8010f86:	2301      	movs	r3, #1
 8010f88:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010f8a:	7ffb      	ldrb	r3, [r7, #31]
 8010f8c:	009b      	lsls	r3, r3, #2
 8010f8e:	b2db      	uxtb	r3, r3
 8010f90:	f003 0304 	and.w	r3, r3, #4
 8010f94:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010f96:	7dfb      	ldrb	r3, [r7, #23]
 8010f98:	b29b      	uxth	r3, r3
 8010f9a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010f9e:	4619      	mov	r1, r3
 8010fa0:	2036      	movs	r0, #54	@ 0x36
 8010fa2:	f7fb f8c3 	bl	800c12c <pbuf_alloc>
 8010fa6:	6138      	str	r0, [r7, #16]
 8010fa8:	693b      	ldr	r3, [r7, #16]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d109      	bne.n	8010fc2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	8b5b      	ldrh	r3, [r3, #26]
 8010fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fb6:	b29a      	uxth	r2, r3
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8010fc0:	e095      	b.n	80110ee <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	895a      	ldrh	r2, [r3, #10]
 8010fc6:	7dfb      	ldrb	r3, [r7, #23]
 8010fc8:	b29b      	uxth	r3, r3
 8010fca:	429a      	cmp	r2, r3
 8010fcc:	d206      	bcs.n	8010fdc <tcp_enqueue_flags+0xa0>
 8010fce:	4b4a      	ldr	r3, [pc, #296]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 8010fd0:	f240 4239 	movw	r2, #1081	@ 0x439
 8010fd4:	494c      	ldr	r1, [pc, #304]	@ (8011108 <tcp_enqueue_flags+0x1cc>)
 8010fd6:	484a      	ldr	r0, [pc, #296]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 8010fd8:	f007 fbc4 	bl	8018764 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8010fe0:	78fa      	ldrb	r2, [r7, #3]
 8010fe2:	7ffb      	ldrb	r3, [r7, #31]
 8010fe4:	9300      	str	r3, [sp, #0]
 8010fe6:	460b      	mov	r3, r1
 8010fe8:	6939      	ldr	r1, [r7, #16]
 8010fea:	6878      	ldr	r0, [r7, #4]
 8010fec:	f7ff fd72 	bl	8010ad4 <tcp_create_segment>
 8010ff0:	60f8      	str	r0, [r7, #12]
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d109      	bne.n	801100c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	8b5b      	ldrh	r3, [r3, #26]
 8010ffc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011000:	b29a      	uxth	r2, r3
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011006:	f04f 33ff 	mov.w	r3, #4294967295
 801100a:	e070      	b.n	80110ee <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	68db      	ldr	r3, [r3, #12]
 8011010:	f003 0303 	and.w	r3, r3, #3
 8011014:	2b00      	cmp	r3, #0
 8011016:	d006      	beq.n	8011026 <tcp_enqueue_flags+0xea>
 8011018:	4b37      	ldr	r3, [pc, #220]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 801101a:	f240 4242 	movw	r2, #1090	@ 0x442
 801101e:	493b      	ldr	r1, [pc, #236]	@ (801110c <tcp_enqueue_flags+0x1d0>)
 8011020:	4837      	ldr	r0, [pc, #220]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 8011022:	f007 fb9f 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	891b      	ldrh	r3, [r3, #8]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d006      	beq.n	801103c <tcp_enqueue_flags+0x100>
 801102e:	4b32      	ldr	r3, [pc, #200]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 8011030:	f240 4243 	movw	r2, #1091	@ 0x443
 8011034:	4936      	ldr	r1, [pc, #216]	@ (8011110 <tcp_enqueue_flags+0x1d4>)
 8011036:	4832      	ldr	r0, [pc, #200]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 8011038:	f007 fb94 	bl	8018764 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801103c:	687b      	ldr	r3, [r7, #4]
 801103e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011040:	2b00      	cmp	r3, #0
 8011042:	d103      	bne.n	801104c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	68fa      	ldr	r2, [r7, #12]
 8011048:	66da      	str	r2, [r3, #108]	@ 0x6c
 801104a:	e00d      	b.n	8011068 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011050:	61bb      	str	r3, [r7, #24]
 8011052:	e002      	b.n	801105a <tcp_enqueue_flags+0x11e>
 8011054:	69bb      	ldr	r3, [r7, #24]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	61bb      	str	r3, [r7, #24]
 801105a:	69bb      	ldr	r3, [r7, #24]
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	2b00      	cmp	r3, #0
 8011060:	d1f8      	bne.n	8011054 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8011062:	69bb      	ldr	r3, [r7, #24]
 8011064:	68fa      	ldr	r2, [r7, #12]
 8011066:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	2200      	movs	r2, #0
 801106c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8011070:	78fb      	ldrb	r3, [r7, #3]
 8011072:	f003 0302 	and.w	r3, r3, #2
 8011076:	2b00      	cmp	r3, #0
 8011078:	d104      	bne.n	8011084 <tcp_enqueue_flags+0x148>
 801107a:	78fb      	ldrb	r3, [r7, #3]
 801107c:	f003 0301 	and.w	r3, r3, #1
 8011080:	2b00      	cmp	r3, #0
 8011082:	d004      	beq.n	801108e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011088:	1c5a      	adds	r2, r3, #1
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801108e:	78fb      	ldrb	r3, [r7, #3]
 8011090:	f003 0301 	and.w	r3, r3, #1
 8011094:	2b00      	cmp	r3, #0
 8011096:	d006      	beq.n	80110a6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	8b5b      	ldrh	r3, [r3, #26]
 801109c:	f043 0320 	orr.w	r3, r3, #32
 80110a0:	b29a      	uxth	r2, r3
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	685b      	ldr	r3, [r3, #4]
 80110aa:	4618      	mov	r0, r3
 80110ac:	f7fb fbaa 	bl	800c804 <pbuf_clen>
 80110b0:	4603      	mov	r3, r0
 80110b2:	461a      	mov	r2, r3
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80110ba:	4413      	add	r3, r2
 80110bc:	b29a      	uxth	r2, r3
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d00e      	beq.n	80110ec <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80110ce:	687b      	ldr	r3, [r7, #4]
 80110d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d10a      	bne.n	80110ec <tcp_enqueue_flags+0x1b0>
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d106      	bne.n	80110ec <tcp_enqueue_flags+0x1b0>
 80110de:	4b06      	ldr	r3, [pc, #24]	@ (80110f8 <tcp_enqueue_flags+0x1bc>)
 80110e0:	f240 4265 	movw	r2, #1125	@ 0x465
 80110e4:	490b      	ldr	r1, [pc, #44]	@ (8011114 <tcp_enqueue_flags+0x1d8>)
 80110e6:	4806      	ldr	r0, [pc, #24]	@ (8011100 <tcp_enqueue_flags+0x1c4>)
 80110e8:	f007 fb3c 	bl	8018764 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80110ec:	2300      	movs	r3, #0
}
 80110ee:	4618      	mov	r0, r3
 80110f0:	3720      	adds	r7, #32
 80110f2:	46bd      	mov	sp, r7
 80110f4:	bd80      	pop	{r7, pc}
 80110f6:	bf00      	nop
 80110f8:	0801d0d0 	.word	0x0801d0d0
 80110fc:	0801d4f4 	.word	0x0801d4f4
 8011100:	0801d124 	.word	0x0801d124
 8011104:	0801d54c 	.word	0x0801d54c
 8011108:	0801d56c 	.word	0x0801d56c
 801110c:	0801d5a8 	.word	0x0801d5a8
 8011110:	0801d5c0 	.word	0x0801d5c0
 8011114:	0801d5ec 	.word	0x0801d5ec

08011118 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011118:	b5b0      	push	{r4, r5, r7, lr}
 801111a:	b08a      	sub	sp, #40	@ 0x28
 801111c:	af00      	add	r7, sp, #0
 801111e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	2b00      	cmp	r3, #0
 8011124:	d106      	bne.n	8011134 <tcp_output+0x1c>
 8011126:	4b8a      	ldr	r3, [pc, #552]	@ (8011350 <tcp_output+0x238>)
 8011128:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801112c:	4989      	ldr	r1, [pc, #548]	@ (8011354 <tcp_output+0x23c>)
 801112e:	488a      	ldr	r0, [pc, #552]	@ (8011358 <tcp_output+0x240>)
 8011130:	f007 fb18 	bl	8018764 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	7d1b      	ldrb	r3, [r3, #20]
 8011138:	2b01      	cmp	r3, #1
 801113a:	d106      	bne.n	801114a <tcp_output+0x32>
 801113c:	4b84      	ldr	r3, [pc, #528]	@ (8011350 <tcp_output+0x238>)
 801113e:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8011142:	4986      	ldr	r1, [pc, #536]	@ (801135c <tcp_output+0x244>)
 8011144:	4884      	ldr	r0, [pc, #528]	@ (8011358 <tcp_output+0x240>)
 8011146:	f007 fb0d 	bl	8018764 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801114a:	4b85      	ldr	r3, [pc, #532]	@ (8011360 <tcp_output+0x248>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	687a      	ldr	r2, [r7, #4]
 8011150:	429a      	cmp	r2, r3
 8011152:	d101      	bne.n	8011158 <tcp_output+0x40>
    return ERR_OK;
 8011154:	2300      	movs	r3, #0
 8011156:	e1ce      	b.n	80114f6 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011164:	4293      	cmp	r3, r2
 8011166:	bf28      	it	cs
 8011168:	4613      	movcs	r3, r2
 801116a:	b29b      	uxth	r3, r3
 801116c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011172:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8011174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011176:	2b00      	cmp	r3, #0
 8011178:	d10b      	bne.n	8011192 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	8b5b      	ldrh	r3, [r3, #26]
 801117e:	f003 0302 	and.w	r3, r3, #2
 8011182:	2b00      	cmp	r3, #0
 8011184:	f000 81aa 	beq.w	80114dc <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8011188:	6878      	ldr	r0, [r7, #4]
 801118a:	f000 fdcb 	bl	8011d24 <tcp_send_empty_ack>
 801118e:	4603      	mov	r3, r0
 8011190:	e1b1      	b.n	80114f6 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8011192:	6879      	ldr	r1, [r7, #4]
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	3304      	adds	r3, #4
 8011198:	461a      	mov	r2, r3
 801119a:	6878      	ldr	r0, [r7, #4]
 801119c:	f7ff fc7e 	bl	8010a9c <tcp_route>
 80111a0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80111a2:	697b      	ldr	r3, [r7, #20]
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d102      	bne.n	80111ae <tcp_output+0x96>
    return ERR_RTE;
 80111a8:	f06f 0303 	mvn.w	r3, #3
 80111ac:	e1a3      	b.n	80114f6 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <tcp_output+0xa4>
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d111      	bne.n	80111e0 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80111bc:	697b      	ldr	r3, [r7, #20]
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d002      	beq.n	80111c8 <tcp_output+0xb0>
 80111c2:	697b      	ldr	r3, [r7, #20]
 80111c4:	3304      	adds	r3, #4
 80111c6:	e000      	b.n	80111ca <tcp_output+0xb2>
 80111c8:	2300      	movs	r3, #0
 80111ca:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80111cc:	693b      	ldr	r3, [r7, #16]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d102      	bne.n	80111d8 <tcp_output+0xc0>
      return ERR_RTE;
 80111d2:	f06f 0303 	mvn.w	r3, #3
 80111d6:	e18e      	b.n	80114f6 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80111d8:	693b      	ldr	r3, [r7, #16]
 80111da:	681a      	ldr	r2, [r3, #0]
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80111e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e2:	68db      	ldr	r3, [r3, #12]
 80111e4:	685b      	ldr	r3, [r3, #4]
 80111e6:	4618      	mov	r0, r3
 80111e8:	f7f9 fead 	bl	800af46 <lwip_htonl>
 80111ec:	4602      	mov	r2, r0
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111f2:	1ad3      	subs	r3, r2, r3
 80111f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80111f6:	8912      	ldrh	r2, [r2, #8]
 80111f8:	4413      	add	r3, r2
 80111fa:	69ba      	ldr	r2, [r7, #24]
 80111fc:	429a      	cmp	r2, r3
 80111fe:	d227      	bcs.n	8011250 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011206:	461a      	mov	r2, r3
 8011208:	69bb      	ldr	r3, [r7, #24]
 801120a:	4293      	cmp	r3, r2
 801120c:	d114      	bne.n	8011238 <tcp_output+0x120>
 801120e:	687b      	ldr	r3, [r7, #4]
 8011210:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011212:	2b00      	cmp	r3, #0
 8011214:	d110      	bne.n	8011238 <tcp_output+0x120>
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801121c:	2b00      	cmp	r3, #0
 801121e:	d10b      	bne.n	8011238 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	2200      	movs	r2, #0
 8011224:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2201      	movs	r2, #1
 801122c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	2200      	movs	r2, #0
 8011234:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	8b5b      	ldrh	r3, [r3, #26]
 801123c:	f003 0302 	and.w	r3, r3, #2
 8011240:	2b00      	cmp	r3, #0
 8011242:	f000 814d 	beq.w	80114e0 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8011246:	6878      	ldr	r0, [r7, #4]
 8011248:	f000 fd6c 	bl	8011d24 <tcp_send_empty_ack>
 801124c:	4603      	mov	r3, r0
 801124e:	e152      	b.n	80114f6 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	2200      	movs	r2, #0
 8011254:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801125c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801125e:	6a3b      	ldr	r3, [r7, #32]
 8011260:	2b00      	cmp	r3, #0
 8011262:	f000 811c 	beq.w	801149e <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8011266:	e002      	b.n	801126e <tcp_output+0x156>
 8011268:	6a3b      	ldr	r3, [r7, #32]
 801126a:	681b      	ldr	r3, [r3, #0]
 801126c:	623b      	str	r3, [r7, #32]
 801126e:	6a3b      	ldr	r3, [r7, #32]
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d1f8      	bne.n	8011268 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8011276:	e112      	b.n	801149e <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8011278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801127a:	68db      	ldr	r3, [r3, #12]
 801127c:	899b      	ldrh	r3, [r3, #12]
 801127e:	b29b      	uxth	r3, r3
 8011280:	4618      	mov	r0, r3
 8011282:	f7f9 fe4b 	bl	800af1c <lwip_htons>
 8011286:	4603      	mov	r3, r0
 8011288:	b2db      	uxtb	r3, r3
 801128a:	f003 0304 	and.w	r3, r3, #4
 801128e:	2b00      	cmp	r3, #0
 8011290:	d006      	beq.n	80112a0 <tcp_output+0x188>
 8011292:	4b2f      	ldr	r3, [pc, #188]	@ (8011350 <tcp_output+0x238>)
 8011294:	f240 5236 	movw	r2, #1334	@ 0x536
 8011298:	4932      	ldr	r1, [pc, #200]	@ (8011364 <tcp_output+0x24c>)
 801129a:	482f      	ldr	r0, [pc, #188]	@ (8011358 <tcp_output+0x240>)
 801129c:	f007 fa62 	bl	8018764 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d01f      	beq.n	80112e8 <tcp_output+0x1d0>
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	8b5b      	ldrh	r3, [r3, #26]
 80112ac:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d119      	bne.n	80112e8 <tcp_output+0x1d0>
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d00b      	beq.n	80112d4 <tcp_output+0x1bc>
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d110      	bne.n	80112e8 <tcp_output+0x1d0>
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112ca:	891a      	ldrh	r2, [r3, #8]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80112d0:	429a      	cmp	r2, r3
 80112d2:	d209      	bcs.n	80112e8 <tcp_output+0x1d0>
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d004      	beq.n	80112e8 <tcp_output+0x1d0>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80112e4:	2b08      	cmp	r3, #8
 80112e6:	d901      	bls.n	80112ec <tcp_output+0x1d4>
 80112e8:	2301      	movs	r3, #1
 80112ea:	e000      	b.n	80112ee <tcp_output+0x1d6>
 80112ec:	2300      	movs	r3, #0
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d106      	bne.n	8011300 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	8b5b      	ldrh	r3, [r3, #26]
 80112f6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	f000 80e4 	beq.w	80114c8 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	7d1b      	ldrb	r3, [r3, #20]
 8011304:	2b02      	cmp	r3, #2
 8011306:	d00d      	beq.n	8011324 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	68db      	ldr	r3, [r3, #12]
 801130c:	899b      	ldrh	r3, [r3, #12]
 801130e:	b29c      	uxth	r4, r3
 8011310:	2010      	movs	r0, #16
 8011312:	f7f9 fe03 	bl	800af1c <lwip_htons>
 8011316:	4603      	mov	r3, r0
 8011318:	461a      	mov	r2, r3
 801131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801131c:	68db      	ldr	r3, [r3, #12]
 801131e:	4322      	orrs	r2, r4
 8011320:	b292      	uxth	r2, r2
 8011322:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8011324:	697a      	ldr	r2, [r7, #20]
 8011326:	6879      	ldr	r1, [r7, #4]
 8011328:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801132a:	f000 f909 	bl	8011540 <tcp_output_segment>
 801132e:	4603      	mov	r3, r0
 8011330:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d016      	beq.n	8011368 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	8b5b      	ldrh	r3, [r3, #26]
 801133e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011342:	b29a      	uxth	r2, r3
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	835a      	strh	r2, [r3, #26]
      return err;
 8011348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801134c:	e0d3      	b.n	80114f6 <tcp_output+0x3de>
 801134e:	bf00      	nop
 8011350:	0801d0d0 	.word	0x0801d0d0
 8011354:	0801d614 	.word	0x0801d614
 8011358:	0801d124 	.word	0x0801d124
 801135c:	0801d62c 	.word	0x0801d62c
 8011360:	20008860 	.word	0x20008860
 8011364:	0801d654 	.word	0x0801d654
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801136a:	681a      	ldr	r2, [r3, #0]
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8011370:	687b      	ldr	r3, [r7, #4]
 8011372:	7d1b      	ldrb	r3, [r3, #20]
 8011374:	2b02      	cmp	r3, #2
 8011376:	d006      	beq.n	8011386 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	8b5b      	ldrh	r3, [r3, #26]
 801137c:	f023 0303 	bic.w	r3, r3, #3
 8011380:	b29a      	uxth	r2, r3
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011388:	68db      	ldr	r3, [r3, #12]
 801138a:	685b      	ldr	r3, [r3, #4]
 801138c:	4618      	mov	r0, r3
 801138e:	f7f9 fdda 	bl	800af46 <lwip_htonl>
 8011392:	4604      	mov	r4, r0
 8011394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011396:	891b      	ldrh	r3, [r3, #8]
 8011398:	461d      	mov	r5, r3
 801139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	899b      	ldrh	r3, [r3, #12]
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	4618      	mov	r0, r3
 80113a4:	f7f9 fdba 	bl	800af1c <lwip_htons>
 80113a8:	4603      	mov	r3, r0
 80113aa:	b2db      	uxtb	r3, r3
 80113ac:	f003 0303 	and.w	r3, r3, #3
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d001      	beq.n	80113b8 <tcp_output+0x2a0>
 80113b4:	2301      	movs	r3, #1
 80113b6:	e000      	b.n	80113ba <tcp_output+0x2a2>
 80113b8:	2300      	movs	r3, #0
 80113ba:	442b      	add	r3, r5
 80113bc:	4423      	add	r3, r4
 80113be:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80113c4:	68bb      	ldr	r3, [r7, #8]
 80113c6:	1ad3      	subs	r3, r2, r3
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	da02      	bge.n	80113d2 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	68ba      	ldr	r2, [r7, #8]
 80113d0:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80113d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113d4:	891b      	ldrh	r3, [r3, #8]
 80113d6:	461c      	mov	r4, r3
 80113d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113da:	68db      	ldr	r3, [r3, #12]
 80113dc:	899b      	ldrh	r3, [r3, #12]
 80113de:	b29b      	uxth	r3, r3
 80113e0:	4618      	mov	r0, r3
 80113e2:	f7f9 fd9b 	bl	800af1c <lwip_htons>
 80113e6:	4603      	mov	r3, r0
 80113e8:	b2db      	uxtb	r3, r3
 80113ea:	f003 0303 	and.w	r3, r3, #3
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d001      	beq.n	80113f6 <tcp_output+0x2de>
 80113f2:	2301      	movs	r3, #1
 80113f4:	e000      	b.n	80113f8 <tcp_output+0x2e0>
 80113f6:	2300      	movs	r3, #0
 80113f8:	4423      	add	r3, r4
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d049      	beq.n	8011492 <tcp_output+0x37a>
      seg->next = NULL;
 80113fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011400:	2200      	movs	r2, #0
 8011402:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011408:	2b00      	cmp	r3, #0
 801140a:	d105      	bne.n	8011418 <tcp_output+0x300>
        pcb->unacked = seg;
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011410:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 8011412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011414:	623b      	str	r3, [r7, #32]
 8011416:	e03f      	b.n	8011498 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141a:	68db      	ldr	r3, [r3, #12]
 801141c:	685b      	ldr	r3, [r3, #4]
 801141e:	4618      	mov	r0, r3
 8011420:	f7f9 fd91 	bl	800af46 <lwip_htonl>
 8011424:	4604      	mov	r4, r0
 8011426:	6a3b      	ldr	r3, [r7, #32]
 8011428:	68db      	ldr	r3, [r3, #12]
 801142a:	685b      	ldr	r3, [r3, #4]
 801142c:	4618      	mov	r0, r3
 801142e:	f7f9 fd8a 	bl	800af46 <lwip_htonl>
 8011432:	4603      	mov	r3, r0
 8011434:	1ae3      	subs	r3, r4, r3
 8011436:	2b00      	cmp	r3, #0
 8011438:	da24      	bge.n	8011484 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	3370      	adds	r3, #112	@ 0x70
 801143e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011440:	e002      	b.n	8011448 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8011442:	69fb      	ldr	r3, [r7, #28]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011448:	69fb      	ldr	r3, [r7, #28]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d011      	beq.n	8011474 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011450:	69fb      	ldr	r3, [r7, #28]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	68db      	ldr	r3, [r3, #12]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	4618      	mov	r0, r3
 801145a:	f7f9 fd74 	bl	800af46 <lwip_htonl>
 801145e:	4604      	mov	r4, r0
 8011460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011462:	68db      	ldr	r3, [r3, #12]
 8011464:	685b      	ldr	r3, [r3, #4]
 8011466:	4618      	mov	r0, r3
 8011468:	f7f9 fd6d 	bl	800af46 <lwip_htonl>
 801146c:	4603      	mov	r3, r0
 801146e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011470:	2b00      	cmp	r3, #0
 8011472:	dbe6      	blt.n	8011442 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8011474:	69fb      	ldr	r3, [r7, #28]
 8011476:	681a      	ldr	r2, [r3, #0]
 8011478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801147a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801147c:	69fb      	ldr	r3, [r7, #28]
 801147e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011480:	601a      	str	r2, [r3, #0]
 8011482:	e009      	b.n	8011498 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8011484:	6a3b      	ldr	r3, [r7, #32]
 8011486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011488:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801148a:	6a3b      	ldr	r3, [r7, #32]
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	623b      	str	r3, [r7, #32]
 8011490:	e002      	b.n	8011498 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8011492:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011494:	f7fc fc45 	bl	800dd22 <tcp_seg_free>
    }
    seg = pcb->unsent;
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801149c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801149e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d012      	beq.n	80114ca <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80114a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114a6:	68db      	ldr	r3, [r3, #12]
 80114a8:	685b      	ldr	r3, [r3, #4]
 80114aa:	4618      	mov	r0, r3
 80114ac:	f7f9 fd4b 	bl	800af46 <lwip_htonl>
 80114b0:	4602      	mov	r2, r0
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114b6:	1ad3      	subs	r3, r2, r3
 80114b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80114ba:	8912      	ldrh	r2, [r2, #8]
 80114bc:	4413      	add	r3, r2
  while (seg != NULL &&
 80114be:	69ba      	ldr	r2, [r7, #24]
 80114c0:	429a      	cmp	r2, r3
 80114c2:	f4bf aed9 	bcs.w	8011278 <tcp_output+0x160>
 80114c6:	e000      	b.n	80114ca <tcp_output+0x3b2>
      break;
 80114c8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	d108      	bne.n	80114e4 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	2200      	movs	r2, #0
 80114d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80114da:	e004      	b.n	80114e6 <tcp_output+0x3ce>
    goto output_done;
 80114dc:	bf00      	nop
 80114de:	e002      	b.n	80114e6 <tcp_output+0x3ce>
    goto output_done;
 80114e0:	bf00      	nop
 80114e2:	e000      	b.n	80114e6 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80114e4:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	8b5b      	ldrh	r3, [r3, #26]
 80114ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80114ee:	b29a      	uxth	r2, r3
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80114f4:	2300      	movs	r3, #0
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3728      	adds	r7, #40	@ 0x28
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bdb0      	pop	{r4, r5, r7, pc}
 80114fe:	bf00      	nop

08011500 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b082      	sub	sp, #8
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d106      	bne.n	801151c <tcp_output_segment_busy+0x1c>
 801150e:	4b09      	ldr	r3, [pc, #36]	@ (8011534 <tcp_output_segment_busy+0x34>)
 8011510:	f240 529a 	movw	r2, #1434	@ 0x59a
 8011514:	4908      	ldr	r1, [pc, #32]	@ (8011538 <tcp_output_segment_busy+0x38>)
 8011516:	4809      	ldr	r0, [pc, #36]	@ (801153c <tcp_output_segment_busy+0x3c>)
 8011518:	f007 f924 	bl	8018764 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	685b      	ldr	r3, [r3, #4]
 8011520:	7b9b      	ldrb	r3, [r3, #14]
 8011522:	2b01      	cmp	r3, #1
 8011524:	d001      	beq.n	801152a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8011526:	2301      	movs	r3, #1
 8011528:	e000      	b.n	801152c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801152a:	2300      	movs	r3, #0
}
 801152c:	4618      	mov	r0, r3
 801152e:	3708      	adds	r7, #8
 8011530:	46bd      	mov	sp, r7
 8011532:	bd80      	pop	{r7, pc}
 8011534:	0801d0d0 	.word	0x0801d0d0
 8011538:	0801d66c 	.word	0x0801d66c
 801153c:	0801d124 	.word	0x0801d124

08011540 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011540:	b5b0      	push	{r4, r5, r7, lr}
 8011542:	b08c      	sub	sp, #48	@ 0x30
 8011544:	af04      	add	r7, sp, #16
 8011546:	60f8      	str	r0, [r7, #12]
 8011548:	60b9      	str	r1, [r7, #8]
 801154a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2b00      	cmp	r3, #0
 8011550:	d106      	bne.n	8011560 <tcp_output_segment+0x20>
 8011552:	4b64      	ldr	r3, [pc, #400]	@ (80116e4 <tcp_output_segment+0x1a4>)
 8011554:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8011558:	4963      	ldr	r1, [pc, #396]	@ (80116e8 <tcp_output_segment+0x1a8>)
 801155a:	4864      	ldr	r0, [pc, #400]	@ (80116ec <tcp_output_segment+0x1ac>)
 801155c:	f007 f902 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011560:	68bb      	ldr	r3, [r7, #8]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d106      	bne.n	8011574 <tcp_output_segment+0x34>
 8011566:	4b5f      	ldr	r3, [pc, #380]	@ (80116e4 <tcp_output_segment+0x1a4>)
 8011568:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801156c:	4960      	ldr	r1, [pc, #384]	@ (80116f0 <tcp_output_segment+0x1b0>)
 801156e:	485f      	ldr	r0, [pc, #380]	@ (80116ec <tcp_output_segment+0x1ac>)
 8011570:	f007 f8f8 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d106      	bne.n	8011588 <tcp_output_segment+0x48>
 801157a:	4b5a      	ldr	r3, [pc, #360]	@ (80116e4 <tcp_output_segment+0x1a4>)
 801157c:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8011580:	495c      	ldr	r1, [pc, #368]	@ (80116f4 <tcp_output_segment+0x1b4>)
 8011582:	485a      	ldr	r0, [pc, #360]	@ (80116ec <tcp_output_segment+0x1ac>)
 8011584:	f007 f8ee 	bl	8018764 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8011588:	68f8      	ldr	r0, [r7, #12]
 801158a:	f7ff ffb9 	bl	8011500 <tcp_output_segment_busy>
 801158e:	4603      	mov	r3, r0
 8011590:	2b00      	cmp	r3, #0
 8011592:	d001      	beq.n	8011598 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8011594:	2300      	movs	r3, #0
 8011596:	e0a1      	b.n	80116dc <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 8011598:	68bb      	ldr	r3, [r7, #8]
 801159a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801159c:	68fb      	ldr	r3, [r7, #12]
 801159e:	68dc      	ldr	r4, [r3, #12]
 80115a0:	4610      	mov	r0, r2
 80115a2:	f7f9 fcd0 	bl	800af46 <lwip_htonl>
 80115a6:	4603      	mov	r3, r0
 80115a8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80115aa:	68bb      	ldr	r3, [r7, #8]
 80115ac:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	68dc      	ldr	r4, [r3, #12]
 80115b2:	4610      	mov	r0, r2
 80115b4:	f7f9 fcb2 	bl	800af1c <lwip_htons>
 80115b8:	4603      	mov	r3, r0
 80115ba:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80115bc:	68bb      	ldr	r3, [r7, #8]
 80115be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115c0:	68ba      	ldr	r2, [r7, #8]
 80115c2:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80115c4:	441a      	add	r2, r3
 80115c6:	68bb      	ldr	r3, [r7, #8]
 80115c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	68db      	ldr	r3, [r3, #12]
 80115ce:	3314      	adds	r3, #20
 80115d0:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	7a9b      	ldrb	r3, [r3, #10]
 80115d6:	f003 0301 	and.w	r3, r3, #1
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d015      	beq.n	801160a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80115de:	68bb      	ldr	r3, [r7, #8]
 80115e0:	3304      	adds	r3, #4
 80115e2:	461a      	mov	r2, r3
 80115e4:	6879      	ldr	r1, [r7, #4]
 80115e6:	f44f 7006 	mov.w	r0, #536	@ 0x218
 80115ea:	f7fc fe91 	bl	800e310 <tcp_eff_send_mss_netif>
 80115ee:	4603      	mov	r3, r0
 80115f0:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80115f2:	8b7b      	ldrh	r3, [r7, #26]
 80115f4:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7f9 fca4 	bl	800af46 <lwip_htonl>
 80115fe:	4602      	mov	r2, r0
 8011600:	69fb      	ldr	r3, [r7, #28]
 8011602:	601a      	str	r2, [r3, #0]
    opts += 1;
 8011604:	69fb      	ldr	r3, [r7, #28]
 8011606:	3304      	adds	r3, #4
 8011608:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011610:	2b00      	cmp	r3, #0
 8011612:	da02      	bge.n	801161a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8011614:	68bb      	ldr	r3, [r7, #8]
 8011616:	2200      	movs	r2, #0
 8011618:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801161a:	68bb      	ldr	r3, [r7, #8]
 801161c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801161e:	2b00      	cmp	r3, #0
 8011620:	d10c      	bne.n	801163c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8011622:	4b35      	ldr	r3, [pc, #212]	@ (80116f8 <tcp_output_segment+0x1b8>)
 8011624:	681a      	ldr	r2, [r3, #0]
 8011626:	68bb      	ldr	r3, [r7, #8]
 8011628:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	68db      	ldr	r3, [r3, #12]
 801162e:	685b      	ldr	r3, [r3, #4]
 8011630:	4618      	mov	r0, r3
 8011632:	f7f9 fc88 	bl	800af46 <lwip_htonl>
 8011636:	4602      	mov	r2, r0
 8011638:	68bb      	ldr	r3, [r7, #8]
 801163a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801163c:	68fb      	ldr	r3, [r7, #12]
 801163e:	68da      	ldr	r2, [r3, #12]
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	685b      	ldr	r3, [r3, #4]
 8011644:	685b      	ldr	r3, [r3, #4]
 8011646:	1ad3      	subs	r3, r2, r3
 8011648:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801164a:	68fb      	ldr	r3, [r7, #12]
 801164c:	685b      	ldr	r3, [r3, #4]
 801164e:	8959      	ldrh	r1, [r3, #10]
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	685b      	ldr	r3, [r3, #4]
 8011654:	8b3a      	ldrh	r2, [r7, #24]
 8011656:	1a8a      	subs	r2, r1, r2
 8011658:	b292      	uxth	r2, r2
 801165a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	685b      	ldr	r3, [r3, #4]
 8011660:	8919      	ldrh	r1, [r3, #8]
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	8b3a      	ldrh	r2, [r7, #24]
 8011668:	1a8a      	subs	r2, r1, r2
 801166a:	b292      	uxth	r2, r2
 801166c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801166e:	68fb      	ldr	r3, [r7, #12]
 8011670:	685b      	ldr	r3, [r3, #4]
 8011672:	68fa      	ldr	r2, [r7, #12]
 8011674:	68d2      	ldr	r2, [r2, #12]
 8011676:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8011678:	68fb      	ldr	r3, [r7, #12]
 801167a:	68db      	ldr	r3, [r3, #12]
 801167c:	2200      	movs	r2, #0
 801167e:	741a      	strb	r2, [r3, #16]
 8011680:	2200      	movs	r2, #0
 8011682:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	68da      	ldr	r2, [r3, #12]
 8011688:	68fb      	ldr	r3, [r7, #12]
 801168a:	7a9b      	ldrb	r3, [r3, #10]
 801168c:	f003 0301 	and.w	r3, r3, #1
 8011690:	2b00      	cmp	r3, #0
 8011692:	d001      	beq.n	8011698 <tcp_output_segment+0x158>
 8011694:	2318      	movs	r3, #24
 8011696:	e000      	b.n	801169a <tcp_output_segment+0x15a>
 8011698:	2314      	movs	r3, #20
 801169a:	4413      	add	r3, r2
 801169c:	69fa      	ldr	r2, [r7, #28]
 801169e:	429a      	cmp	r2, r3
 80116a0:	d006      	beq.n	80116b0 <tcp_output_segment+0x170>
 80116a2:	4b10      	ldr	r3, [pc, #64]	@ (80116e4 <tcp_output_segment+0x1a4>)
 80116a4:	f240 621c 	movw	r2, #1564	@ 0x61c
 80116a8:	4914      	ldr	r1, [pc, #80]	@ (80116fc <tcp_output_segment+0x1bc>)
 80116aa:	4810      	ldr	r0, [pc, #64]	@ (80116ec <tcp_output_segment+0x1ac>)
 80116ac:	f007 f85a 	bl	8018764 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	6858      	ldr	r0, [r3, #4]
 80116b4:	68b9      	ldr	r1, [r7, #8]
 80116b6:	68bb      	ldr	r3, [r7, #8]
 80116b8:	1d1c      	adds	r4, r3, #4
 80116ba:	68bb      	ldr	r3, [r7, #8]
 80116bc:	7add      	ldrb	r5, [r3, #11]
 80116be:	68bb      	ldr	r3, [r7, #8]
 80116c0:	7a9b      	ldrb	r3, [r3, #10]
 80116c2:	687a      	ldr	r2, [r7, #4]
 80116c4:	9202      	str	r2, [sp, #8]
 80116c6:	2206      	movs	r2, #6
 80116c8:	9201      	str	r2, [sp, #4]
 80116ca:	9300      	str	r3, [sp, #0]
 80116cc:	462b      	mov	r3, r5
 80116ce:	4622      	mov	r2, r4
 80116d0:	f003 fa04 	bl	8014adc <ip4_output_if>
 80116d4:	4603      	mov	r3, r0
 80116d6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80116d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80116dc:	4618      	mov	r0, r3
 80116de:	3720      	adds	r7, #32
 80116e0:	46bd      	mov	sp, r7
 80116e2:	bdb0      	pop	{r4, r5, r7, pc}
 80116e4:	0801d0d0 	.word	0x0801d0d0
 80116e8:	0801d694 	.word	0x0801d694
 80116ec:	0801d124 	.word	0x0801d124
 80116f0:	0801d6b4 	.word	0x0801d6b4
 80116f4:	0801d6d4 	.word	0x0801d6d4
 80116f8:	20008814 	.word	0x20008814
 80116fc:	0801d6f8 	.word	0x0801d6f8

08011700 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011700:	b5b0      	push	{r4, r5, r7, lr}
 8011702:	b084      	sub	sp, #16
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d106      	bne.n	801171c <tcp_rexmit_rto_prepare+0x1c>
 801170e:	4b31      	ldr	r3, [pc, #196]	@ (80117d4 <tcp_rexmit_rto_prepare+0xd4>)
 8011710:	f240 6263 	movw	r2, #1635	@ 0x663
 8011714:	4930      	ldr	r1, [pc, #192]	@ (80117d8 <tcp_rexmit_rto_prepare+0xd8>)
 8011716:	4831      	ldr	r0, [pc, #196]	@ (80117dc <tcp_rexmit_rto_prepare+0xdc>)
 8011718:	f007 f824 	bl	8018764 <iprintf>

  if (pcb->unacked == NULL) {
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011720:	2b00      	cmp	r3, #0
 8011722:	d102      	bne.n	801172a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8011724:	f06f 0305 	mvn.w	r3, #5
 8011728:	e050      	b.n	80117cc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801172e:	60fb      	str	r3, [r7, #12]
 8011730:	e00b      	b.n	801174a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8011732:	68f8      	ldr	r0, [r7, #12]
 8011734:	f7ff fee4 	bl	8011500 <tcp_output_segment_busy>
 8011738:	4603      	mov	r3, r0
 801173a:	2b00      	cmp	r3, #0
 801173c:	d002      	beq.n	8011744 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801173e:	f06f 0305 	mvn.w	r3, #5
 8011742:	e043      	b.n	80117cc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	681b      	ldr	r3, [r3, #0]
 8011748:	60fb      	str	r3, [r7, #12]
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	681b      	ldr	r3, [r3, #0]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d1ef      	bne.n	8011732 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8011752:	68f8      	ldr	r0, [r7, #12]
 8011754:	f7ff fed4 	bl	8011500 <tcp_output_segment_busy>
 8011758:	4603      	mov	r3, r0
 801175a:	2b00      	cmp	r3, #0
 801175c:	d002      	beq.n	8011764 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801175e:	f06f 0305 	mvn.w	r3, #5
 8011762:	e033      	b.n	80117cc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	2200      	movs	r2, #0
 8011778:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	8b5b      	ldrh	r3, [r3, #26]
 801177e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8011782:	b29a      	uxth	r2, r3
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	68db      	ldr	r3, [r3, #12]
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	4618      	mov	r0, r3
 8011790:	f7f9 fbd9 	bl	800af46 <lwip_htonl>
 8011794:	4604      	mov	r4, r0
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	891b      	ldrh	r3, [r3, #8]
 801179a:	461d      	mov	r5, r3
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	68db      	ldr	r3, [r3, #12]
 80117a0:	899b      	ldrh	r3, [r3, #12]
 80117a2:	b29b      	uxth	r3, r3
 80117a4:	4618      	mov	r0, r3
 80117a6:	f7f9 fbb9 	bl	800af1c <lwip_htons>
 80117aa:	4603      	mov	r3, r0
 80117ac:	b2db      	uxtb	r3, r3
 80117ae:	f003 0303 	and.w	r3, r3, #3
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d001      	beq.n	80117ba <tcp_rexmit_rto_prepare+0xba>
 80117b6:	2301      	movs	r3, #1
 80117b8:	e000      	b.n	80117bc <tcp_rexmit_rto_prepare+0xbc>
 80117ba:	2300      	movs	r3, #0
 80117bc:	442b      	add	r3, r5
 80117be:	18e2      	adds	r2, r4, r3
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	2200      	movs	r2, #0
 80117c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80117ca:	2300      	movs	r3, #0
}
 80117cc:	4618      	mov	r0, r3
 80117ce:	3710      	adds	r7, #16
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bdb0      	pop	{r4, r5, r7, pc}
 80117d4:	0801d0d0 	.word	0x0801d0d0
 80117d8:	0801d70c 	.word	0x0801d70c
 80117dc:	0801d124 	.word	0x0801d124

080117e0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b082      	sub	sp, #8
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d106      	bne.n	80117fc <tcp_rexmit_rto_commit+0x1c>
 80117ee:	4b0d      	ldr	r3, [pc, #52]	@ (8011824 <tcp_rexmit_rto_commit+0x44>)
 80117f0:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80117f4:	490c      	ldr	r1, [pc, #48]	@ (8011828 <tcp_rexmit_rto_commit+0x48>)
 80117f6:	480d      	ldr	r0, [pc, #52]	@ (801182c <tcp_rexmit_rto_commit+0x4c>)
 80117f8:	f006 ffb4 	bl	8018764 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80117fc:	687b      	ldr	r3, [r7, #4]
 80117fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011802:	2bff      	cmp	r3, #255	@ 0xff
 8011804:	d007      	beq.n	8011816 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801180c:	3301      	adds	r3, #1
 801180e:	b2da      	uxtb	r2, r3
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011816:	6878      	ldr	r0, [r7, #4]
 8011818:	f7ff fc7e 	bl	8011118 <tcp_output>
}
 801181c:	bf00      	nop
 801181e:	3708      	adds	r7, #8
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}
 8011824:	0801d0d0 	.word	0x0801d0d0
 8011828:	0801d730 	.word	0x0801d730
 801182c:	0801d124 	.word	0x0801d124

08011830 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b082      	sub	sp, #8
 8011834:	af00      	add	r7, sp, #0
 8011836:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2b00      	cmp	r3, #0
 801183c:	d106      	bne.n	801184c <tcp_rexmit_rto+0x1c>
 801183e:	4b0a      	ldr	r3, [pc, #40]	@ (8011868 <tcp_rexmit_rto+0x38>)
 8011840:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8011844:	4909      	ldr	r1, [pc, #36]	@ (801186c <tcp_rexmit_rto+0x3c>)
 8011846:	480a      	ldr	r0, [pc, #40]	@ (8011870 <tcp_rexmit_rto+0x40>)
 8011848:	f006 ff8c 	bl	8018764 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801184c:	6878      	ldr	r0, [r7, #4]
 801184e:	f7ff ff57 	bl	8011700 <tcp_rexmit_rto_prepare>
 8011852:	4603      	mov	r3, r0
 8011854:	2b00      	cmp	r3, #0
 8011856:	d102      	bne.n	801185e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8011858:	6878      	ldr	r0, [r7, #4]
 801185a:	f7ff ffc1 	bl	80117e0 <tcp_rexmit_rto_commit>
  }
}
 801185e:	bf00      	nop
 8011860:	3708      	adds	r7, #8
 8011862:	46bd      	mov	sp, r7
 8011864:	bd80      	pop	{r7, pc}
 8011866:	bf00      	nop
 8011868:	0801d0d0 	.word	0x0801d0d0
 801186c:	0801d754 	.word	0x0801d754
 8011870:	0801d124 	.word	0x0801d124

08011874 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011874:	b590      	push	{r4, r7, lr}
 8011876:	b085      	sub	sp, #20
 8011878:	af00      	add	r7, sp, #0
 801187a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	2b00      	cmp	r3, #0
 8011880:	d106      	bne.n	8011890 <tcp_rexmit+0x1c>
 8011882:	4b2f      	ldr	r3, [pc, #188]	@ (8011940 <tcp_rexmit+0xcc>)
 8011884:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8011888:	492e      	ldr	r1, [pc, #184]	@ (8011944 <tcp_rexmit+0xd0>)
 801188a:	482f      	ldr	r0, [pc, #188]	@ (8011948 <tcp_rexmit+0xd4>)
 801188c:	f006 ff6a 	bl	8018764 <iprintf>

  if (pcb->unacked == NULL) {
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011894:	2b00      	cmp	r3, #0
 8011896:	d102      	bne.n	801189e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8011898:	f06f 0305 	mvn.w	r3, #5
 801189c:	e04c      	b.n	8011938 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118a2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80118a4:	68b8      	ldr	r0, [r7, #8]
 80118a6:	f7ff fe2b 	bl	8011500 <tcp_output_segment_busy>
 80118aa:	4603      	mov	r3, r0
 80118ac:	2b00      	cmp	r3, #0
 80118ae:	d002      	beq.n	80118b6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80118b0:	f06f 0305 	mvn.w	r3, #5
 80118b4:	e040      	b.n	8011938 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80118b6:	68bb      	ldr	r3, [r7, #8]
 80118b8:	681a      	ldr	r2, [r3, #0]
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	336c      	adds	r3, #108	@ 0x6c
 80118c2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80118c4:	e002      	b.n	80118cc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d011      	beq.n	80118f8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	68db      	ldr	r3, [r3, #12]
 80118da:	685b      	ldr	r3, [r3, #4]
 80118dc:	4618      	mov	r0, r3
 80118de:	f7f9 fb32 	bl	800af46 <lwip_htonl>
 80118e2:	4604      	mov	r4, r0
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	68db      	ldr	r3, [r3, #12]
 80118e8:	685b      	ldr	r3, [r3, #4]
 80118ea:	4618      	mov	r0, r3
 80118ec:	f7f9 fb2b 	bl	800af46 <lwip_htonl>
 80118f0:	4603      	mov	r3, r0
 80118f2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	dbe6      	blt.n	80118c6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	681a      	ldr	r2, [r3, #0]
 80118fc:	68bb      	ldr	r3, [r7, #8]
 80118fe:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011900:	68fb      	ldr	r3, [r7, #12]
 8011902:	68ba      	ldr	r2, [r7, #8]
 8011904:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011906:	68bb      	ldr	r3, [r7, #8]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d103      	bne.n	8011916 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	2200      	movs	r2, #0
 8011912:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801191c:	2bff      	cmp	r3, #255	@ 0xff
 801191e:	d007      	beq.n	8011930 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011926:	3301      	adds	r3, #1
 8011928:	b2da      	uxtb	r2, r3
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	2200      	movs	r2, #0
 8011934:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011936:	2300      	movs	r3, #0
}
 8011938:	4618      	mov	r0, r3
 801193a:	3714      	adds	r7, #20
 801193c:	46bd      	mov	sp, r7
 801193e:	bd90      	pop	{r4, r7, pc}
 8011940:	0801d0d0 	.word	0x0801d0d0
 8011944:	0801d770 	.word	0x0801d770
 8011948:	0801d124 	.word	0x0801d124

0801194c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801194c:	b580      	push	{r7, lr}
 801194e:	b082      	sub	sp, #8
 8011950:	af00      	add	r7, sp, #0
 8011952:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d106      	bne.n	8011968 <tcp_rexmit_fast+0x1c>
 801195a:	4b2a      	ldr	r3, [pc, #168]	@ (8011a04 <tcp_rexmit_fast+0xb8>)
 801195c:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8011960:	4929      	ldr	r1, [pc, #164]	@ (8011a08 <tcp_rexmit_fast+0xbc>)
 8011962:	482a      	ldr	r0, [pc, #168]	@ (8011a0c <tcp_rexmit_fast+0xc0>)
 8011964:	f006 fefe 	bl	8018764 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801196c:	2b00      	cmp	r3, #0
 801196e:	d044      	beq.n	80119fa <tcp_rexmit_fast+0xae>
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	8b5b      	ldrh	r3, [r3, #26]
 8011974:	f003 0304 	and.w	r3, r3, #4
 8011978:	2b00      	cmp	r3, #0
 801197a:	d13e      	bne.n	80119fa <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801197c:	6878      	ldr	r0, [r7, #4]
 801197e:	f7ff ff79 	bl	8011874 <tcp_rexmit>
 8011982:	4603      	mov	r3, r0
 8011984:	2b00      	cmp	r3, #0
 8011986:	d138      	bne.n	80119fa <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011994:	4293      	cmp	r3, r2
 8011996:	bf28      	it	cs
 8011998:	4613      	movcs	r3, r2
 801199a:	b29b      	uxth	r3, r3
 801199c:	0fda      	lsrs	r2, r3, #31
 801199e:	4413      	add	r3, r2
 80119a0:	105b      	asrs	r3, r3, #1
 80119a2:	b29a      	uxth	r2, r3
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80119b0:	461a      	mov	r2, r3
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80119b6:	005b      	lsls	r3, r3, #1
 80119b8:	429a      	cmp	r2, r3
 80119ba:	d206      	bcs.n	80119ca <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80119c0:	005b      	lsls	r3, r3, #1
 80119c2:	b29a      	uxth	r2, r3
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80119d4:	4619      	mov	r1, r3
 80119d6:	0049      	lsls	r1, r1, #1
 80119d8:	440b      	add	r3, r1
 80119da:	b29b      	uxth	r3, r3
 80119dc:	4413      	add	r3, r2
 80119de:	b29a      	uxth	r2, r3
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	8b5b      	ldrh	r3, [r3, #26]
 80119ea:	f043 0304 	orr.w	r3, r3, #4
 80119ee:	b29a      	uxth	r2, r3
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	2200      	movs	r2, #0
 80119f8:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 80119fa:	bf00      	nop
 80119fc:	3708      	adds	r7, #8
 80119fe:	46bd      	mov	sp, r7
 8011a00:	bd80      	pop	{r7, pc}
 8011a02:	bf00      	nop
 8011a04:	0801d0d0 	.word	0x0801d0d0
 8011a08:	0801d788 	.word	0x0801d788
 8011a0c:	0801d124 	.word	0x0801d124

08011a10 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011a10:	b580      	push	{r7, lr}
 8011a12:	b086      	sub	sp, #24
 8011a14:	af00      	add	r7, sp, #0
 8011a16:	60f8      	str	r0, [r7, #12]
 8011a18:	607b      	str	r3, [r7, #4]
 8011a1a:	460b      	mov	r3, r1
 8011a1c:	817b      	strh	r3, [r7, #10]
 8011a1e:	4613      	mov	r3, r2
 8011a20:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011a22:	897a      	ldrh	r2, [r7, #10]
 8011a24:	893b      	ldrh	r3, [r7, #8]
 8011a26:	4413      	add	r3, r2
 8011a28:	b29b      	uxth	r3, r3
 8011a2a:	3314      	adds	r3, #20
 8011a2c:	b29b      	uxth	r3, r3
 8011a2e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011a32:	4619      	mov	r1, r3
 8011a34:	2022      	movs	r0, #34	@ 0x22
 8011a36:	f7fa fb79 	bl	800c12c <pbuf_alloc>
 8011a3a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011a3c:	697b      	ldr	r3, [r7, #20]
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d04d      	beq.n	8011ade <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011a42:	897b      	ldrh	r3, [r7, #10]
 8011a44:	3313      	adds	r3, #19
 8011a46:	697a      	ldr	r2, [r7, #20]
 8011a48:	8952      	ldrh	r2, [r2, #10]
 8011a4a:	4293      	cmp	r3, r2
 8011a4c:	db06      	blt.n	8011a5c <tcp_output_alloc_header_common+0x4c>
 8011a4e:	4b26      	ldr	r3, [pc, #152]	@ (8011ae8 <tcp_output_alloc_header_common+0xd8>)
 8011a50:	f240 7223 	movw	r2, #1827	@ 0x723
 8011a54:	4925      	ldr	r1, [pc, #148]	@ (8011aec <tcp_output_alloc_header_common+0xdc>)
 8011a56:	4826      	ldr	r0, [pc, #152]	@ (8011af0 <tcp_output_alloc_header_common+0xe0>)
 8011a58:	f006 fe84 	bl	8018764 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011a5c:	697b      	ldr	r3, [r7, #20]
 8011a5e:	685b      	ldr	r3, [r3, #4]
 8011a60:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011a62:	8c3b      	ldrh	r3, [r7, #32]
 8011a64:	4618      	mov	r0, r3
 8011a66:	f7f9 fa59 	bl	800af1c <lwip_htons>
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	461a      	mov	r2, r3
 8011a6e:	693b      	ldr	r3, [r7, #16]
 8011a70:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011a72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a74:	4618      	mov	r0, r3
 8011a76:	f7f9 fa51 	bl	800af1c <lwip_htons>
 8011a7a:	4603      	mov	r3, r0
 8011a7c:	461a      	mov	r2, r3
 8011a7e:	693b      	ldr	r3, [r7, #16]
 8011a80:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011a82:	693b      	ldr	r3, [r7, #16]
 8011a84:	687a      	ldr	r2, [r7, #4]
 8011a86:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011a88:	68f8      	ldr	r0, [r7, #12]
 8011a8a:	f7f9 fa5c 	bl	800af46 <lwip_htonl>
 8011a8e:	4602      	mov	r2, r0
 8011a90:	693b      	ldr	r3, [r7, #16]
 8011a92:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011a94:	897b      	ldrh	r3, [r7, #10]
 8011a96:	089b      	lsrs	r3, r3, #2
 8011a98:	b29b      	uxth	r3, r3
 8011a9a:	3305      	adds	r3, #5
 8011a9c:	b29b      	uxth	r3, r3
 8011a9e:	031b      	lsls	r3, r3, #12
 8011aa0:	b29a      	uxth	r2, r3
 8011aa2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011aa6:	b29b      	uxth	r3, r3
 8011aa8:	4313      	orrs	r3, r2
 8011aaa:	b29b      	uxth	r3, r3
 8011aac:	4618      	mov	r0, r3
 8011aae:	f7f9 fa35 	bl	800af1c <lwip_htons>
 8011ab2:	4603      	mov	r3, r0
 8011ab4:	461a      	mov	r2, r3
 8011ab6:	693b      	ldr	r3, [r7, #16]
 8011ab8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011aba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011abc:	4618      	mov	r0, r3
 8011abe:	f7f9 fa2d 	bl	800af1c <lwip_htons>
 8011ac2:	4603      	mov	r3, r0
 8011ac4:	461a      	mov	r2, r3
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011aca:	693b      	ldr	r3, [r7, #16]
 8011acc:	2200      	movs	r2, #0
 8011ace:	741a      	strb	r2, [r3, #16]
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011ad4:	693b      	ldr	r3, [r7, #16]
 8011ad6:	2200      	movs	r2, #0
 8011ad8:	749a      	strb	r2, [r3, #18]
 8011ada:	2200      	movs	r2, #0
 8011adc:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011ade:	697b      	ldr	r3, [r7, #20]
}
 8011ae0:	4618      	mov	r0, r3
 8011ae2:	3718      	adds	r7, #24
 8011ae4:	46bd      	mov	sp, r7
 8011ae6:	bd80      	pop	{r7, pc}
 8011ae8:	0801d0d0 	.word	0x0801d0d0
 8011aec:	0801d7a8 	.word	0x0801d7a8
 8011af0:	0801d124 	.word	0x0801d124

08011af4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011af4:	b5b0      	push	{r4, r5, r7, lr}
 8011af6:	b08a      	sub	sp, #40	@ 0x28
 8011af8:	af04      	add	r7, sp, #16
 8011afa:	60f8      	str	r0, [r7, #12]
 8011afc:	607b      	str	r3, [r7, #4]
 8011afe:	460b      	mov	r3, r1
 8011b00:	817b      	strh	r3, [r7, #10]
 8011b02:	4613      	mov	r3, r2
 8011b04:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d106      	bne.n	8011b1a <tcp_output_alloc_header+0x26>
 8011b0c:	4b15      	ldr	r3, [pc, #84]	@ (8011b64 <tcp_output_alloc_header+0x70>)
 8011b0e:	f240 7242 	movw	r2, #1858	@ 0x742
 8011b12:	4915      	ldr	r1, [pc, #84]	@ (8011b68 <tcp_output_alloc_header+0x74>)
 8011b14:	4815      	ldr	r0, [pc, #84]	@ (8011b6c <tcp_output_alloc_header+0x78>)
 8011b16:	f006 fe25 	bl	8018764 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	8adb      	ldrh	r3, [r3, #22]
 8011b22:	68fa      	ldr	r2, [r7, #12]
 8011b24:	8b12      	ldrh	r2, [r2, #24]
 8011b26:	68f9      	ldr	r1, [r7, #12]
 8011b28:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011b2a:	893d      	ldrh	r5, [r7, #8]
 8011b2c:	897c      	ldrh	r4, [r7, #10]
 8011b2e:	9103      	str	r1, [sp, #12]
 8011b30:	2110      	movs	r1, #16
 8011b32:	9102      	str	r1, [sp, #8]
 8011b34:	9201      	str	r2, [sp, #4]
 8011b36:	9300      	str	r3, [sp, #0]
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	462a      	mov	r2, r5
 8011b3c:	4621      	mov	r1, r4
 8011b3e:	f7ff ff67 	bl	8011a10 <tcp_output_alloc_header_common>
 8011b42:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011b44:	697b      	ldr	r3, [r7, #20]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d006      	beq.n	8011b58 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011b4e:	68fa      	ldr	r2, [r7, #12]
 8011b50:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011b52:	441a      	add	r2, r3
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011b58:	697b      	ldr	r3, [r7, #20]
}
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	3718      	adds	r7, #24
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bdb0      	pop	{r4, r5, r7, pc}
 8011b62:	bf00      	nop
 8011b64:	0801d0d0 	.word	0x0801d0d0
 8011b68:	0801d7d8 	.word	0x0801d7d8
 8011b6c:	0801d124 	.word	0x0801d124

08011b70 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011b70:	b580      	push	{r7, lr}
 8011b72:	b088      	sub	sp, #32
 8011b74:	af00      	add	r7, sp, #0
 8011b76:	60f8      	str	r0, [r7, #12]
 8011b78:	60b9      	str	r1, [r7, #8]
 8011b7a:	4611      	mov	r1, r2
 8011b7c:	461a      	mov	r2, r3
 8011b7e:	460b      	mov	r3, r1
 8011b80:	71fb      	strb	r3, [r7, #7]
 8011b82:	4613      	mov	r3, r2
 8011b84:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011b86:	2300      	movs	r3, #0
 8011b88:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011b8a:	68bb      	ldr	r3, [r7, #8]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d106      	bne.n	8011b9e <tcp_output_fill_options+0x2e>
 8011b90:	4b12      	ldr	r3, [pc, #72]	@ (8011bdc <tcp_output_fill_options+0x6c>)
 8011b92:	f240 7256 	movw	r2, #1878	@ 0x756
 8011b96:	4912      	ldr	r1, [pc, #72]	@ (8011be0 <tcp_output_fill_options+0x70>)
 8011b98:	4812      	ldr	r0, [pc, #72]	@ (8011be4 <tcp_output_fill_options+0x74>)
 8011b9a:	f006 fde3 	bl	8018764 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011b9e:	68bb      	ldr	r3, [r7, #8]
 8011ba0:	685b      	ldr	r3, [r3, #4]
 8011ba2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011ba4:	69bb      	ldr	r3, [r7, #24]
 8011ba6:	3314      	adds	r3, #20
 8011ba8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011baa:	8bfb      	ldrh	r3, [r7, #30]
 8011bac:	009b      	lsls	r3, r3, #2
 8011bae:	461a      	mov	r2, r3
 8011bb0:	79fb      	ldrb	r3, [r7, #7]
 8011bb2:	009b      	lsls	r3, r3, #2
 8011bb4:	f003 0304 	and.w	r3, r3, #4
 8011bb8:	4413      	add	r3, r2
 8011bba:	3314      	adds	r3, #20
 8011bbc:	69ba      	ldr	r2, [r7, #24]
 8011bbe:	4413      	add	r3, r2
 8011bc0:	697a      	ldr	r2, [r7, #20]
 8011bc2:	429a      	cmp	r2, r3
 8011bc4:	d006      	beq.n	8011bd4 <tcp_output_fill_options+0x64>
 8011bc6:	4b05      	ldr	r3, [pc, #20]	@ (8011bdc <tcp_output_fill_options+0x6c>)
 8011bc8:	f240 7275 	movw	r2, #1909	@ 0x775
 8011bcc:	4906      	ldr	r1, [pc, #24]	@ (8011be8 <tcp_output_fill_options+0x78>)
 8011bce:	4805      	ldr	r0, [pc, #20]	@ (8011be4 <tcp_output_fill_options+0x74>)
 8011bd0:	f006 fdc8 	bl	8018764 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011bd4:	bf00      	nop
 8011bd6:	3720      	adds	r7, #32
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}
 8011bdc:	0801d0d0 	.word	0x0801d0d0
 8011be0:	0801d800 	.word	0x0801d800
 8011be4:	0801d124 	.word	0x0801d124
 8011be8:	0801d6f8 	.word	0x0801d6f8

08011bec <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b08a      	sub	sp, #40	@ 0x28
 8011bf0:	af04      	add	r7, sp, #16
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	607a      	str	r2, [r7, #4]
 8011bf8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011bfa:	68bb      	ldr	r3, [r7, #8]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d106      	bne.n	8011c0e <tcp_output_control_segment+0x22>
 8011c00:	4b1c      	ldr	r3, [pc, #112]	@ (8011c74 <tcp_output_control_segment+0x88>)
 8011c02:	f240 7287 	movw	r2, #1927	@ 0x787
 8011c06:	491c      	ldr	r1, [pc, #112]	@ (8011c78 <tcp_output_control_segment+0x8c>)
 8011c08:	481c      	ldr	r0, [pc, #112]	@ (8011c7c <tcp_output_control_segment+0x90>)
 8011c0a:	f006 fdab 	bl	8018764 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011c0e:	683a      	ldr	r2, [r7, #0]
 8011c10:	6879      	ldr	r1, [r7, #4]
 8011c12:	68f8      	ldr	r0, [r7, #12]
 8011c14:	f7fe ff42 	bl	8010a9c <tcp_route>
 8011c18:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d102      	bne.n	8011c26 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011c20:	23fc      	movs	r3, #252	@ 0xfc
 8011c22:	75fb      	strb	r3, [r7, #23]
 8011c24:	e01c      	b.n	8011c60 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d006      	beq.n	8011c3a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	7adb      	ldrb	r3, [r3, #11]
 8011c30:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	7a9b      	ldrb	r3, [r3, #10]
 8011c36:	757b      	strb	r3, [r7, #21]
 8011c38:	e003      	b.n	8011c42 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011c3a:	23ff      	movs	r3, #255	@ 0xff
 8011c3c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011c42:	7dba      	ldrb	r2, [r7, #22]
 8011c44:	693b      	ldr	r3, [r7, #16]
 8011c46:	9302      	str	r3, [sp, #8]
 8011c48:	2306      	movs	r3, #6
 8011c4a:	9301      	str	r3, [sp, #4]
 8011c4c:	7d7b      	ldrb	r3, [r7, #21]
 8011c4e:	9300      	str	r3, [sp, #0]
 8011c50:	4613      	mov	r3, r2
 8011c52:	683a      	ldr	r2, [r7, #0]
 8011c54:	6879      	ldr	r1, [r7, #4]
 8011c56:	68b8      	ldr	r0, [r7, #8]
 8011c58:	f002 ff40 	bl	8014adc <ip4_output_if>
 8011c5c:	4603      	mov	r3, r0
 8011c5e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011c60:	68b8      	ldr	r0, [r7, #8]
 8011c62:	f7fa fd47 	bl	800c6f4 <pbuf_free>
  return err;
 8011c66:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	3718      	adds	r7, #24
 8011c6e:	46bd      	mov	sp, r7
 8011c70:	bd80      	pop	{r7, pc}
 8011c72:	bf00      	nop
 8011c74:	0801d0d0 	.word	0x0801d0d0
 8011c78:	0801d828 	.word	0x0801d828
 8011c7c:	0801d124 	.word	0x0801d124

08011c80 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011c80:	b590      	push	{r4, r7, lr}
 8011c82:	b08b      	sub	sp, #44	@ 0x2c
 8011c84:	af04      	add	r7, sp, #16
 8011c86:	60f8      	str	r0, [r7, #12]
 8011c88:	60b9      	str	r1, [r7, #8]
 8011c8a:	607a      	str	r2, [r7, #4]
 8011c8c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011c8e:	683b      	ldr	r3, [r7, #0]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d106      	bne.n	8011ca2 <tcp_rst+0x22>
 8011c94:	4b1f      	ldr	r3, [pc, #124]	@ (8011d14 <tcp_rst+0x94>)
 8011c96:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011c9a:	491f      	ldr	r1, [pc, #124]	@ (8011d18 <tcp_rst+0x98>)
 8011c9c:	481f      	ldr	r0, [pc, #124]	@ (8011d1c <tcp_rst+0x9c>)
 8011c9e:	f006 fd61 	bl	8018764 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d106      	bne.n	8011cb6 <tcp_rst+0x36>
 8011ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8011d14 <tcp_rst+0x94>)
 8011caa:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011cae:	491c      	ldr	r1, [pc, #112]	@ (8011d20 <tcp_rst+0xa0>)
 8011cb0:	481a      	ldr	r0, [pc, #104]	@ (8011d1c <tcp_rst+0x9c>)
 8011cb2:	f006 fd57 	bl	8018764 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011cba:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011cbe:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011cc0:	7dfb      	ldrb	r3, [r7, #23]
 8011cc2:	b29c      	uxth	r4, r3
 8011cc4:	68b8      	ldr	r0, [r7, #8]
 8011cc6:	f7f9 f93e 	bl	800af46 <lwip_htonl>
 8011cca:	4602      	mov	r2, r0
 8011ccc:	8abb      	ldrh	r3, [r7, #20]
 8011cce:	9303      	str	r3, [sp, #12]
 8011cd0:	2314      	movs	r3, #20
 8011cd2:	9302      	str	r3, [sp, #8]
 8011cd4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011cd6:	9301      	str	r3, [sp, #4]
 8011cd8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011cda:	9300      	str	r3, [sp, #0]
 8011cdc:	4613      	mov	r3, r2
 8011cde:	2200      	movs	r2, #0
 8011ce0:	4621      	mov	r1, r4
 8011ce2:	6878      	ldr	r0, [r7, #4]
 8011ce4:	f7ff fe94 	bl	8011a10 <tcp_output_alloc_header_common>
 8011ce8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011cea:	693b      	ldr	r3, [r7, #16]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d00c      	beq.n	8011d0a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011cf0:	7dfb      	ldrb	r3, [r7, #23]
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	6939      	ldr	r1, [r7, #16]
 8011cf6:	68f8      	ldr	r0, [r7, #12]
 8011cf8:	f7ff ff3a 	bl	8011b70 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011cfe:	683a      	ldr	r2, [r7, #0]
 8011d00:	6939      	ldr	r1, [r7, #16]
 8011d02:	68f8      	ldr	r0, [r7, #12]
 8011d04:	f7ff ff72 	bl	8011bec <tcp_output_control_segment>
 8011d08:	e000      	b.n	8011d0c <tcp_rst+0x8c>
    return;
 8011d0a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011d0c:	371c      	adds	r7, #28
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bd90      	pop	{r4, r7, pc}
 8011d12:	bf00      	nop
 8011d14:	0801d0d0 	.word	0x0801d0d0
 8011d18:	0801d854 	.word	0x0801d854
 8011d1c:	0801d124 	.word	0x0801d124
 8011d20:	0801d870 	.word	0x0801d870

08011d24 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011d24:	b590      	push	{r4, r7, lr}
 8011d26:	b087      	sub	sp, #28
 8011d28:	af00      	add	r7, sp, #0
 8011d2a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011d2c:	2300      	movs	r3, #0
 8011d2e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011d30:	2300      	movs	r3, #0
 8011d32:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d106      	bne.n	8011d48 <tcp_send_empty_ack+0x24>
 8011d3a:	4b28      	ldr	r3, [pc, #160]	@ (8011ddc <tcp_send_empty_ack+0xb8>)
 8011d3c:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011d40:	4927      	ldr	r1, [pc, #156]	@ (8011de0 <tcp_send_empty_ack+0xbc>)
 8011d42:	4828      	ldr	r0, [pc, #160]	@ (8011de4 <tcp_send_empty_ack+0xc0>)
 8011d44:	f006 fd0e 	bl	8018764 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011d48:	7dfb      	ldrb	r3, [r7, #23]
 8011d4a:	009b      	lsls	r3, r3, #2
 8011d4c:	b2db      	uxtb	r3, r3
 8011d4e:	f003 0304 	and.w	r3, r3, #4
 8011d52:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011d54:	7d7b      	ldrb	r3, [r7, #21]
 8011d56:	b29c      	uxth	r4, r3
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011d5c:	4618      	mov	r0, r3
 8011d5e:	f7f9 f8f2 	bl	800af46 <lwip_htonl>
 8011d62:	4603      	mov	r3, r0
 8011d64:	2200      	movs	r2, #0
 8011d66:	4621      	mov	r1, r4
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	f7ff fec3 	bl	8011af4 <tcp_output_alloc_header>
 8011d6e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011d70:	693b      	ldr	r3, [r7, #16]
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d109      	bne.n	8011d8a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	8b5b      	ldrh	r3, [r3, #26]
 8011d7a:	f043 0303 	orr.w	r3, r3, #3
 8011d7e:	b29a      	uxth	r2, r3
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011d84:	f06f 0301 	mvn.w	r3, #1
 8011d88:	e023      	b.n	8011dd2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011d8a:	7dbb      	ldrb	r3, [r7, #22]
 8011d8c:	7dfa      	ldrb	r2, [r7, #23]
 8011d8e:	6939      	ldr	r1, [r7, #16]
 8011d90:	6878      	ldr	r0, [r7, #4]
 8011d92:	f7ff feed 	bl	8011b70 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011d96:	687a      	ldr	r2, [r7, #4]
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	3304      	adds	r3, #4
 8011d9c:	6939      	ldr	r1, [r7, #16]
 8011d9e:	6878      	ldr	r0, [r7, #4]
 8011da0:	f7ff ff24 	bl	8011bec <tcp_output_control_segment>
 8011da4:	4603      	mov	r3, r0
 8011da6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011da8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d007      	beq.n	8011dc0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	8b5b      	ldrh	r3, [r3, #26]
 8011db4:	f043 0303 	orr.w	r3, r3, #3
 8011db8:	b29a      	uxth	r2, r3
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	835a      	strh	r2, [r3, #26]
 8011dbe:	e006      	b.n	8011dce <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	8b5b      	ldrh	r3, [r3, #26]
 8011dc4:	f023 0303 	bic.w	r3, r3, #3
 8011dc8:	b29a      	uxth	r2, r3
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	371c      	adds	r7, #28
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd90      	pop	{r4, r7, pc}
 8011dda:	bf00      	nop
 8011ddc:	0801d0d0 	.word	0x0801d0d0
 8011de0:	0801d88c 	.word	0x0801d88c
 8011de4:	0801d124 	.word	0x0801d124

08011de8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011de8:	b590      	push	{r4, r7, lr}
 8011dea:	b087      	sub	sp, #28
 8011dec:	af00      	add	r7, sp, #0
 8011dee:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011df0:	2300      	movs	r3, #0
 8011df2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011df4:	687b      	ldr	r3, [r7, #4]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d106      	bne.n	8011e08 <tcp_keepalive+0x20>
 8011dfa:	4b18      	ldr	r3, [pc, #96]	@ (8011e5c <tcp_keepalive+0x74>)
 8011dfc:	f640 0224 	movw	r2, #2084	@ 0x824
 8011e00:	4917      	ldr	r1, [pc, #92]	@ (8011e60 <tcp_keepalive+0x78>)
 8011e02:	4818      	ldr	r0, [pc, #96]	@ (8011e64 <tcp_keepalive+0x7c>)
 8011e04:	f006 fcae 	bl	8018764 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011e08:	7dfb      	ldrb	r3, [r7, #23]
 8011e0a:	b29c      	uxth	r4, r3
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011e10:	3b01      	subs	r3, #1
 8011e12:	4618      	mov	r0, r3
 8011e14:	f7f9 f897 	bl	800af46 <lwip_htonl>
 8011e18:	4603      	mov	r3, r0
 8011e1a:	2200      	movs	r2, #0
 8011e1c:	4621      	mov	r1, r4
 8011e1e:	6878      	ldr	r0, [r7, #4]
 8011e20:	f7ff fe68 	bl	8011af4 <tcp_output_alloc_header>
 8011e24:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011e26:	693b      	ldr	r3, [r7, #16]
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	d102      	bne.n	8011e32 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8011e30:	e010      	b.n	8011e54 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011e32:	7dfb      	ldrb	r3, [r7, #23]
 8011e34:	2200      	movs	r2, #0
 8011e36:	6939      	ldr	r1, [r7, #16]
 8011e38:	6878      	ldr	r0, [r7, #4]
 8011e3a:	f7ff fe99 	bl	8011b70 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011e3e:	687a      	ldr	r2, [r7, #4]
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	3304      	adds	r3, #4
 8011e44:	6939      	ldr	r1, [r7, #16]
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f7ff fed0 	bl	8011bec <tcp_output_control_segment>
 8011e4c:	4603      	mov	r3, r0
 8011e4e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011e54:	4618      	mov	r0, r3
 8011e56:	371c      	adds	r7, #28
 8011e58:	46bd      	mov	sp, r7
 8011e5a:	bd90      	pop	{r4, r7, pc}
 8011e5c:	0801d0d0 	.word	0x0801d0d0
 8011e60:	0801d8ac 	.word	0x0801d8ac
 8011e64:	0801d124 	.word	0x0801d124

08011e68 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011e68:	b590      	push	{r4, r7, lr}
 8011e6a:	b08b      	sub	sp, #44	@ 0x2c
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011e70:	2300      	movs	r3, #0
 8011e72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d106      	bne.n	8011e8a <tcp_zero_window_probe+0x22>
 8011e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8011fb0 <tcp_zero_window_probe+0x148>)
 8011e7e:	f640 024f 	movw	r2, #2127	@ 0x84f
 8011e82:	494c      	ldr	r1, [pc, #304]	@ (8011fb4 <tcp_zero_window_probe+0x14c>)
 8011e84:	484c      	ldr	r0, [pc, #304]	@ (8011fb8 <tcp_zero_window_probe+0x150>)
 8011e86:	f006 fc6d 	bl	8018764 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e8e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011e90:	6a3b      	ldr	r3, [r7, #32]
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d101      	bne.n	8011e9a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011e96:	2300      	movs	r3, #0
 8011e98:	e086      	b.n	8011fa8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011ea0:	2bff      	cmp	r3, #255	@ 0xff
 8011ea2:	d007      	beq.n	8011eb4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011eaa:	3301      	adds	r3, #1
 8011eac:	b2da      	uxtb	r2, r3
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011eb4:	6a3b      	ldr	r3, [r7, #32]
 8011eb6:	68db      	ldr	r3, [r3, #12]
 8011eb8:	899b      	ldrh	r3, [r3, #12]
 8011eba:	b29b      	uxth	r3, r3
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f7f9 f82d 	bl	800af1c <lwip_htons>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	b2db      	uxtb	r3, r3
 8011ec6:	f003 0301 	and.w	r3, r3, #1
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d005      	beq.n	8011eda <tcp_zero_window_probe+0x72>
 8011ece:	6a3b      	ldr	r3, [r7, #32]
 8011ed0:	891b      	ldrh	r3, [r3, #8]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d101      	bne.n	8011eda <tcp_zero_window_probe+0x72>
 8011ed6:	2301      	movs	r3, #1
 8011ed8:	e000      	b.n	8011edc <tcp_zero_window_probe+0x74>
 8011eda:	2300      	movs	r3, #0
 8011edc:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011ede:	7ffb      	ldrb	r3, [r7, #31]
 8011ee0:	2b00      	cmp	r3, #0
 8011ee2:	bf0c      	ite	eq
 8011ee4:	2301      	moveq	r3, #1
 8011ee6:	2300      	movne	r3, #0
 8011ee8:	b2db      	uxtb	r3, r3
 8011eea:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ef0:	b299      	uxth	r1, r3
 8011ef2:	6a3b      	ldr	r3, [r7, #32]
 8011ef4:	68db      	ldr	r3, [r3, #12]
 8011ef6:	685b      	ldr	r3, [r3, #4]
 8011ef8:	8bba      	ldrh	r2, [r7, #28]
 8011efa:	6878      	ldr	r0, [r7, #4]
 8011efc:	f7ff fdfa 	bl	8011af4 <tcp_output_alloc_header>
 8011f00:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011f02:	69bb      	ldr	r3, [r7, #24]
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d102      	bne.n	8011f0e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011f08:	f04f 33ff 	mov.w	r3, #4294967295
 8011f0c:	e04c      	b.n	8011fa8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8011f0e:	69bb      	ldr	r3, [r7, #24]
 8011f10:	685b      	ldr	r3, [r3, #4]
 8011f12:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011f14:	7ffb      	ldrb	r3, [r7, #31]
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d011      	beq.n	8011f3e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8011f1a:	697b      	ldr	r3, [r7, #20]
 8011f1c:	899b      	ldrh	r3, [r3, #12]
 8011f1e:	b29b      	uxth	r3, r3
 8011f20:	b21b      	sxth	r3, r3
 8011f22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011f26:	b21c      	sxth	r4, r3
 8011f28:	2011      	movs	r0, #17
 8011f2a:	f7f8 fff7 	bl	800af1c <lwip_htons>
 8011f2e:	4603      	mov	r3, r0
 8011f30:	b21b      	sxth	r3, r3
 8011f32:	4323      	orrs	r3, r4
 8011f34:	b21b      	sxth	r3, r3
 8011f36:	b29a      	uxth	r2, r3
 8011f38:	697b      	ldr	r3, [r7, #20]
 8011f3a:	819a      	strh	r2, [r3, #12]
 8011f3c:	e010      	b.n	8011f60 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8011f3e:	69bb      	ldr	r3, [r7, #24]
 8011f40:	685b      	ldr	r3, [r3, #4]
 8011f42:	3314      	adds	r3, #20
 8011f44:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8011f46:	6a3b      	ldr	r3, [r7, #32]
 8011f48:	6858      	ldr	r0, [r3, #4]
 8011f4a:	6a3b      	ldr	r3, [r7, #32]
 8011f4c:	685b      	ldr	r3, [r3, #4]
 8011f4e:	891a      	ldrh	r2, [r3, #8]
 8011f50:	6a3b      	ldr	r3, [r7, #32]
 8011f52:	891b      	ldrh	r3, [r3, #8]
 8011f54:	1ad3      	subs	r3, r2, r3
 8011f56:	b29b      	uxth	r3, r3
 8011f58:	2201      	movs	r2, #1
 8011f5a:	6939      	ldr	r1, [r7, #16]
 8011f5c:	f7fa fdc4 	bl	800cae8 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8011f60:	6a3b      	ldr	r3, [r7, #32]
 8011f62:	68db      	ldr	r3, [r3, #12]
 8011f64:	685b      	ldr	r3, [r3, #4]
 8011f66:	4618      	mov	r0, r3
 8011f68:	f7f8 ffed 	bl	800af46 <lwip_htonl>
 8011f6c:	4603      	mov	r3, r0
 8011f6e:	3301      	adds	r3, #1
 8011f70:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011f76:	68fb      	ldr	r3, [r7, #12]
 8011f78:	1ad3      	subs	r3, r2, r3
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	da02      	bge.n	8011f84 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	68fa      	ldr	r2, [r7, #12]
 8011f82:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011f88:	2200      	movs	r2, #0
 8011f8a:	69b9      	ldr	r1, [r7, #24]
 8011f8c:	6878      	ldr	r0, [r7, #4]
 8011f8e:	f7ff fdef 	bl	8011b70 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011f92:	687a      	ldr	r2, [r7, #4]
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	3304      	adds	r3, #4
 8011f98:	69b9      	ldr	r1, [r7, #24]
 8011f9a:	6878      	ldr	r0, [r7, #4]
 8011f9c:	f7ff fe26 	bl	8011bec <tcp_output_control_segment>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011fa4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011fa8:	4618      	mov	r0, r3
 8011faa:	372c      	adds	r7, #44	@ 0x2c
 8011fac:	46bd      	mov	sp, r7
 8011fae:	bd90      	pop	{r4, r7, pc}
 8011fb0:	0801d0d0 	.word	0x0801d0d0
 8011fb4:	0801d8c8 	.word	0x0801d8c8
 8011fb8:	0801d124 	.word	0x0801d124

08011fbc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b082      	sub	sp, #8
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8011fc4:	f7fa ff10 	bl	800cde8 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8011fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8011ff4 <tcpip_tcp_timer+0x38>)
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	d103      	bne.n	8011fd8 <tcpip_tcp_timer+0x1c>
 8011fd0:	4b09      	ldr	r3, [pc, #36]	@ (8011ff8 <tcpip_tcp_timer+0x3c>)
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d005      	beq.n	8011fe4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011fd8:	2200      	movs	r2, #0
 8011fda:	4908      	ldr	r1, [pc, #32]	@ (8011ffc <tcpip_tcp_timer+0x40>)
 8011fdc:	20fa      	movs	r0, #250	@ 0xfa
 8011fde:	f000 f8f3 	bl	80121c8 <sys_timeout>
 8011fe2:	e003      	b.n	8011fec <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8011fe4:	4b06      	ldr	r3, [pc, #24]	@ (8012000 <tcpip_tcp_timer+0x44>)
 8011fe6:	2200      	movs	r2, #0
 8011fe8:	601a      	str	r2, [r3, #0]
  }
}
 8011fea:	bf00      	nop
 8011fec:	bf00      	nop
 8011fee:	3708      	adds	r7, #8
 8011ff0:	46bd      	mov	sp, r7
 8011ff2:	bd80      	pop	{r7, pc}
 8011ff4:	20008820 	.word	0x20008820
 8011ff8:	20008824 	.word	0x20008824
 8011ffc:	08011fbd 	.word	0x08011fbd
 8012000:	2000886c 	.word	0x2000886c

08012004 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012008:	4b0a      	ldr	r3, [pc, #40]	@ (8012034 <tcp_timer_needed+0x30>)
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d10f      	bne.n	8012030 <tcp_timer_needed+0x2c>
 8012010:	4b09      	ldr	r3, [pc, #36]	@ (8012038 <tcp_timer_needed+0x34>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d103      	bne.n	8012020 <tcp_timer_needed+0x1c>
 8012018:	4b08      	ldr	r3, [pc, #32]	@ (801203c <tcp_timer_needed+0x38>)
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d007      	beq.n	8012030 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012020:	4b04      	ldr	r3, [pc, #16]	@ (8012034 <tcp_timer_needed+0x30>)
 8012022:	2201      	movs	r2, #1
 8012024:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012026:	2200      	movs	r2, #0
 8012028:	4905      	ldr	r1, [pc, #20]	@ (8012040 <tcp_timer_needed+0x3c>)
 801202a:	20fa      	movs	r0, #250	@ 0xfa
 801202c:	f000 f8cc 	bl	80121c8 <sys_timeout>
  }
}
 8012030:	bf00      	nop
 8012032:	bd80      	pop	{r7, pc}
 8012034:	2000886c 	.word	0x2000886c
 8012038:	20008820 	.word	0x20008820
 801203c:	20008824 	.word	0x20008824
 8012040:	08011fbd 	.word	0x08011fbd

08012044 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8012044:	b580      	push	{r7, lr}
 8012046:	b086      	sub	sp, #24
 8012048:	af00      	add	r7, sp, #0
 801204a:	60f8      	str	r0, [r7, #12]
 801204c:	60b9      	str	r1, [r7, #8]
 801204e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012050:	2007      	movs	r0, #7
 8012052:	f7f9 fc4b 	bl	800b8ec <memp_malloc>
 8012056:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8012058:	693b      	ldr	r3, [r7, #16]
 801205a:	2b00      	cmp	r3, #0
 801205c:	d109      	bne.n	8012072 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801205e:	693b      	ldr	r3, [r7, #16]
 8012060:	2b00      	cmp	r3, #0
 8012062:	d151      	bne.n	8012108 <sys_timeout_abs+0xc4>
 8012064:	4b2a      	ldr	r3, [pc, #168]	@ (8012110 <sys_timeout_abs+0xcc>)
 8012066:	22be      	movs	r2, #190	@ 0xbe
 8012068:	492a      	ldr	r1, [pc, #168]	@ (8012114 <sys_timeout_abs+0xd0>)
 801206a:	482b      	ldr	r0, [pc, #172]	@ (8012118 <sys_timeout_abs+0xd4>)
 801206c:	f006 fb7a 	bl	8018764 <iprintf>
    return;
 8012070:	e04a      	b.n	8012108 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8012072:	693b      	ldr	r3, [r7, #16]
 8012074:	2200      	movs	r2, #0
 8012076:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8012078:	693b      	ldr	r3, [r7, #16]
 801207a:	68ba      	ldr	r2, [r7, #8]
 801207c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801207e:	693b      	ldr	r3, [r7, #16]
 8012080:	687a      	ldr	r2, [r7, #4]
 8012082:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8012084:	693b      	ldr	r3, [r7, #16]
 8012086:	68fa      	ldr	r2, [r7, #12]
 8012088:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801208a:	4b24      	ldr	r3, [pc, #144]	@ (801211c <sys_timeout_abs+0xd8>)
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d103      	bne.n	801209a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8012092:	4a22      	ldr	r2, [pc, #136]	@ (801211c <sys_timeout_abs+0xd8>)
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	6013      	str	r3, [r2, #0]
    return;
 8012098:	e037      	b.n	801210a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801209a:	693b      	ldr	r3, [r7, #16]
 801209c:	685a      	ldr	r2, [r3, #4]
 801209e:	4b1f      	ldr	r3, [pc, #124]	@ (801211c <sys_timeout_abs+0xd8>)
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	685b      	ldr	r3, [r3, #4]
 80120a4:	1ad3      	subs	r3, r2, r3
 80120a6:	0fdb      	lsrs	r3, r3, #31
 80120a8:	f003 0301 	and.w	r3, r3, #1
 80120ac:	b2db      	uxtb	r3, r3
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d007      	beq.n	80120c2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80120b2:	4b1a      	ldr	r3, [pc, #104]	@ (801211c <sys_timeout_abs+0xd8>)
 80120b4:	681a      	ldr	r2, [r3, #0]
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80120ba:	4a18      	ldr	r2, [pc, #96]	@ (801211c <sys_timeout_abs+0xd8>)
 80120bc:	693b      	ldr	r3, [r7, #16]
 80120be:	6013      	str	r3, [r2, #0]
 80120c0:	e023      	b.n	801210a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80120c2:	4b16      	ldr	r3, [pc, #88]	@ (801211c <sys_timeout_abs+0xd8>)
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	617b      	str	r3, [r7, #20]
 80120c8:	e01a      	b.n	8012100 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80120ca:	697b      	ldr	r3, [r7, #20]
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d00b      	beq.n	80120ea <sys_timeout_abs+0xa6>
 80120d2:	693b      	ldr	r3, [r7, #16]
 80120d4:	685a      	ldr	r2, [r3, #4]
 80120d6:	697b      	ldr	r3, [r7, #20]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	685b      	ldr	r3, [r3, #4]
 80120dc:	1ad3      	subs	r3, r2, r3
 80120de:	0fdb      	lsrs	r3, r3, #31
 80120e0:	f003 0301 	and.w	r3, r3, #1
 80120e4:	b2db      	uxtb	r3, r3
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d007      	beq.n	80120fa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80120ea:	697b      	ldr	r3, [r7, #20]
 80120ec:	681a      	ldr	r2, [r3, #0]
 80120ee:	693b      	ldr	r3, [r7, #16]
 80120f0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80120f2:	697b      	ldr	r3, [r7, #20]
 80120f4:	693a      	ldr	r2, [r7, #16]
 80120f6:	601a      	str	r2, [r3, #0]
        break;
 80120f8:	e007      	b.n	801210a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	617b      	str	r3, [r7, #20]
 8012100:	697b      	ldr	r3, [r7, #20]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d1e1      	bne.n	80120ca <sys_timeout_abs+0x86>
 8012106:	e000      	b.n	801210a <sys_timeout_abs+0xc6>
    return;
 8012108:	bf00      	nop
      }
    }
  }
}
 801210a:	3718      	adds	r7, #24
 801210c:	46bd      	mov	sp, r7
 801210e:	bd80      	pop	{r7, pc}
 8012110:	0801d8ec 	.word	0x0801d8ec
 8012114:	0801d920 	.word	0x0801d920
 8012118:	0801d960 	.word	0x0801d960
 801211c:	20008864 	.word	0x20008864

08012120 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b086      	sub	sp, #24
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012128:	687b      	ldr	r3, [r7, #4]
 801212a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	685b      	ldr	r3, [r3, #4]
 8012130:	4798      	blx	r3

  now = sys_now();
 8012132:	f7f7 fbf1 	bl	8009918 <sys_now>
 8012136:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012138:	697b      	ldr	r3, [r7, #20]
 801213a:	681a      	ldr	r2, [r3, #0]
 801213c:	4b0f      	ldr	r3, [pc, #60]	@ (801217c <lwip_cyclic_timer+0x5c>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	4413      	add	r3, r2
 8012142:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8012144:	68fa      	ldr	r2, [r7, #12]
 8012146:	693b      	ldr	r3, [r7, #16]
 8012148:	1ad3      	subs	r3, r2, r3
 801214a:	0fdb      	lsrs	r3, r3, #31
 801214c:	f003 0301 	and.w	r3, r3, #1
 8012150:	b2db      	uxtb	r3, r3
 8012152:	2b00      	cmp	r3, #0
 8012154:	d009      	beq.n	801216a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8012156:	697b      	ldr	r3, [r7, #20]
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	4413      	add	r3, r2
 801215e:	687a      	ldr	r2, [r7, #4]
 8012160:	4907      	ldr	r1, [pc, #28]	@ (8012180 <lwip_cyclic_timer+0x60>)
 8012162:	4618      	mov	r0, r3
 8012164:	f7ff ff6e 	bl	8012044 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8012168:	e004      	b.n	8012174 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801216a:	687a      	ldr	r2, [r7, #4]
 801216c:	4904      	ldr	r1, [pc, #16]	@ (8012180 <lwip_cyclic_timer+0x60>)
 801216e:	68f8      	ldr	r0, [r7, #12]
 8012170:	f7ff ff68 	bl	8012044 <sys_timeout_abs>
}
 8012174:	bf00      	nop
 8012176:	3718      	adds	r7, #24
 8012178:	46bd      	mov	sp, r7
 801217a:	bd80      	pop	{r7, pc}
 801217c:	20008868 	.word	0x20008868
 8012180:	08012121 	.word	0x08012121

08012184 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8012184:	b580      	push	{r7, lr}
 8012186:	b082      	sub	sp, #8
 8012188:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801218a:	2301      	movs	r3, #1
 801218c:	607b      	str	r3, [r7, #4]
 801218e:	e00e      	b.n	80121ae <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8012190:	4a0b      	ldr	r2, [pc, #44]	@ (80121c0 <sys_timeouts_init+0x3c>)
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	00db      	lsls	r3, r3, #3
 801219c:	4a08      	ldr	r2, [pc, #32]	@ (80121c0 <sys_timeouts_init+0x3c>)
 801219e:	4413      	add	r3, r2
 80121a0:	461a      	mov	r2, r3
 80121a2:	4908      	ldr	r1, [pc, #32]	@ (80121c4 <sys_timeouts_init+0x40>)
 80121a4:	f000 f810 	bl	80121c8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	3301      	adds	r3, #1
 80121ac:	607b      	str	r3, [r7, #4]
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	2b03      	cmp	r3, #3
 80121b2:	d9ed      	bls.n	8012190 <sys_timeouts_init+0xc>
  }
}
 80121b4:	bf00      	nop
 80121b6:	bf00      	nop
 80121b8:	3708      	adds	r7, #8
 80121ba:	46bd      	mov	sp, r7
 80121bc:	bd80      	pop	{r7, pc}
 80121be:	bf00      	nop
 80121c0:	0801e9c4 	.word	0x0801e9c4
 80121c4:	08012121 	.word	0x08012121

080121c8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80121c8:	b580      	push	{r7, lr}
 80121ca:	b086      	sub	sp, #24
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	60f8      	str	r0, [r7, #12]
 80121d0:	60b9      	str	r1, [r7, #8]
 80121d2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80121da:	d306      	bcc.n	80121ea <sys_timeout+0x22>
 80121dc:	4b0a      	ldr	r3, [pc, #40]	@ (8012208 <sys_timeout+0x40>)
 80121de:	f240 1229 	movw	r2, #297	@ 0x129
 80121e2:	490a      	ldr	r1, [pc, #40]	@ (801220c <sys_timeout+0x44>)
 80121e4:	480a      	ldr	r0, [pc, #40]	@ (8012210 <sys_timeout+0x48>)
 80121e6:	f006 fabd 	bl	8018764 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80121ea:	f7f7 fb95 	bl	8009918 <sys_now>
 80121ee:	4602      	mov	r2, r0
 80121f0:	68fb      	ldr	r3, [r7, #12]
 80121f2:	4413      	add	r3, r2
 80121f4:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80121f6:	687a      	ldr	r2, [r7, #4]
 80121f8:	68b9      	ldr	r1, [r7, #8]
 80121fa:	6978      	ldr	r0, [r7, #20]
 80121fc:	f7ff ff22 	bl	8012044 <sys_timeout_abs>
#endif
}
 8012200:	bf00      	nop
 8012202:	3718      	adds	r7, #24
 8012204:	46bd      	mov	sp, r7
 8012206:	bd80      	pop	{r7, pc}
 8012208:	0801d8ec 	.word	0x0801d8ec
 801220c:	0801d988 	.word	0x0801d988
 8012210:	0801d960 	.word	0x0801d960

08012214 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8012214:	b580      	push	{r7, lr}
 8012216:	b084      	sub	sp, #16
 8012218:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801221a:	f7f7 fb7d 	bl	8009918 <sys_now>
 801221e:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8012220:	4b1a      	ldr	r3, [pc, #104]	@ (801228c <sys_check_timeouts+0x78>)
 8012222:	781b      	ldrb	r3, [r3, #0]
 8012224:	b2db      	uxtb	r3, r3
 8012226:	2b00      	cmp	r3, #0
 8012228:	d001      	beq.n	801222e <sys_check_timeouts+0x1a>
 801222a:	f7f9 ff29 	bl	800c080 <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 801222e:	4b18      	ldr	r3, [pc, #96]	@ (8012290 <sys_check_timeouts+0x7c>)
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8012234:	68bb      	ldr	r3, [r7, #8]
 8012236:	2b00      	cmp	r3, #0
 8012238:	d022      	beq.n	8012280 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	685b      	ldr	r3, [r3, #4]
 801223e:	68fa      	ldr	r2, [r7, #12]
 8012240:	1ad3      	subs	r3, r2, r3
 8012242:	0fdb      	lsrs	r3, r3, #31
 8012244:	f003 0301 	and.w	r3, r3, #1
 8012248:	b2db      	uxtb	r3, r3
 801224a:	2b00      	cmp	r3, #0
 801224c:	d11a      	bne.n	8012284 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801224e:	68bb      	ldr	r3, [r7, #8]
 8012250:	681b      	ldr	r3, [r3, #0]
 8012252:	4a0f      	ldr	r2, [pc, #60]	@ (8012290 <sys_check_timeouts+0x7c>)
 8012254:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	689b      	ldr	r3, [r3, #8]
 801225a:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801225c:	68bb      	ldr	r3, [r7, #8]
 801225e:	68db      	ldr	r3, [r3, #12]
 8012260:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8012262:	68bb      	ldr	r3, [r7, #8]
 8012264:	685b      	ldr	r3, [r3, #4]
 8012266:	4a0b      	ldr	r2, [pc, #44]	@ (8012294 <sys_check_timeouts+0x80>)
 8012268:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801226a:	68b9      	ldr	r1, [r7, #8]
 801226c:	2007      	movs	r0, #7
 801226e:	f7f9 fbad 	bl	800b9cc <memp_free>
    if (handler != NULL) {
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d0d3      	beq.n	8012220 <sys_check_timeouts+0xc>
      handler(arg);
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	6838      	ldr	r0, [r7, #0]
 801227c:	4798      	blx	r3
  do {
 801227e:	e7cf      	b.n	8012220 <sys_check_timeouts+0xc>
      return;
 8012280:	bf00      	nop
 8012282:	e000      	b.n	8012286 <sys_check_timeouts+0x72>
      return;
 8012284:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8012286:	3710      	adds	r7, #16
 8012288:	46bd      	mov	sp, r7
 801228a:	bd80      	pop	{r7, pc}
 801228c:	20008811 	.word	0x20008811
 8012290:	20008864 	.word	0x20008864
 8012294:	20008868 	.word	0x20008868

08012298 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012298:	b580      	push	{r7, lr}
 801229a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801229c:	f004 fea2 	bl	8016fe4 <rand>
 80122a0:	4603      	mov	r3, r0
 80122a2:	b29b      	uxth	r3, r3
 80122a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80122a8:	b29b      	uxth	r3, r3
 80122aa:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80122ae:	b29a      	uxth	r2, r3
 80122b0:	4b01      	ldr	r3, [pc, #4]	@ (80122b8 <udp_init+0x20>)
 80122b2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80122b4:	bf00      	nop
 80122b6:	bd80      	pop	{r7, pc}
 80122b8:	2000002c 	.word	0x2000002c

080122bc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80122bc:	b480      	push	{r7}
 80122be:	b083      	sub	sp, #12
 80122c0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80122c2:	2300      	movs	r3, #0
 80122c4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80122c6:	4b17      	ldr	r3, [pc, #92]	@ (8012324 <udp_new_port+0x68>)
 80122c8:	881b      	ldrh	r3, [r3, #0]
 80122ca:	1c5a      	adds	r2, r3, #1
 80122cc:	b291      	uxth	r1, r2
 80122ce:	4a15      	ldr	r2, [pc, #84]	@ (8012324 <udp_new_port+0x68>)
 80122d0:	8011      	strh	r1, [r2, #0]
 80122d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80122d6:	4293      	cmp	r3, r2
 80122d8:	d103      	bne.n	80122e2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80122da:	4b12      	ldr	r3, [pc, #72]	@ (8012324 <udp_new_port+0x68>)
 80122dc:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80122e0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80122e2:	4b11      	ldr	r3, [pc, #68]	@ (8012328 <udp_new_port+0x6c>)
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	603b      	str	r3, [r7, #0]
 80122e8:	e011      	b.n	801230e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80122ea:	683b      	ldr	r3, [r7, #0]
 80122ec:	8a5a      	ldrh	r2, [r3, #18]
 80122ee:	4b0d      	ldr	r3, [pc, #52]	@ (8012324 <udp_new_port+0x68>)
 80122f0:	881b      	ldrh	r3, [r3, #0]
 80122f2:	429a      	cmp	r2, r3
 80122f4:	d108      	bne.n	8012308 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80122f6:	88fb      	ldrh	r3, [r7, #6]
 80122f8:	3301      	adds	r3, #1
 80122fa:	80fb      	strh	r3, [r7, #6]
 80122fc:	88fb      	ldrh	r3, [r7, #6]
 80122fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8012302:	d3e0      	bcc.n	80122c6 <udp_new_port+0xa>
        return 0;
 8012304:	2300      	movs	r3, #0
 8012306:	e007      	b.n	8012318 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012308:	683b      	ldr	r3, [r7, #0]
 801230a:	68db      	ldr	r3, [r3, #12]
 801230c:	603b      	str	r3, [r7, #0]
 801230e:	683b      	ldr	r3, [r7, #0]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d1ea      	bne.n	80122ea <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8012314:	4b03      	ldr	r3, [pc, #12]	@ (8012324 <udp_new_port+0x68>)
 8012316:	881b      	ldrh	r3, [r3, #0]
}
 8012318:	4618      	mov	r0, r3
 801231a:	370c      	adds	r7, #12
 801231c:	46bd      	mov	sp, r7
 801231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012322:	4770      	bx	lr
 8012324:	2000002c 	.word	0x2000002c
 8012328:	20008870 	.word	0x20008870

0801232c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801232c:	b580      	push	{r7, lr}
 801232e:	b084      	sub	sp, #16
 8012330:	af00      	add	r7, sp, #0
 8012332:	60f8      	str	r0, [r7, #12]
 8012334:	60b9      	str	r1, [r7, #8]
 8012336:	4613      	mov	r3, r2
 8012338:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d105      	bne.n	801234c <udp_input_local_match+0x20>
 8012340:	4b27      	ldr	r3, [pc, #156]	@ (80123e0 <udp_input_local_match+0xb4>)
 8012342:	2287      	movs	r2, #135	@ 0x87
 8012344:	4927      	ldr	r1, [pc, #156]	@ (80123e4 <udp_input_local_match+0xb8>)
 8012346:	4828      	ldr	r0, [pc, #160]	@ (80123e8 <udp_input_local_match+0xbc>)
 8012348:	f006 fa0c 	bl	8018764 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801234c:	68bb      	ldr	r3, [r7, #8]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d105      	bne.n	801235e <udp_input_local_match+0x32>
 8012352:	4b23      	ldr	r3, [pc, #140]	@ (80123e0 <udp_input_local_match+0xb4>)
 8012354:	2288      	movs	r2, #136	@ 0x88
 8012356:	4925      	ldr	r1, [pc, #148]	@ (80123ec <udp_input_local_match+0xc0>)
 8012358:	4823      	ldr	r0, [pc, #140]	@ (80123e8 <udp_input_local_match+0xbc>)
 801235a:	f006 fa03 	bl	8018764 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	7a1b      	ldrb	r3, [r3, #8]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d00b      	beq.n	801237e <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	7a1a      	ldrb	r2, [r3, #8]
 801236a:	4b21      	ldr	r3, [pc, #132]	@ (80123f0 <udp_input_local_match+0xc4>)
 801236c:	685b      	ldr	r3, [r3, #4]
 801236e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8012372:	3301      	adds	r3, #1
 8012374:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012376:	429a      	cmp	r2, r3
 8012378:	d001      	beq.n	801237e <udp_input_local_match+0x52>
    return 0;
 801237a:	2300      	movs	r3, #0
 801237c:	e02b      	b.n	80123d6 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801237e:	79fb      	ldrb	r3, [r7, #7]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d018      	beq.n	80123b6 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	2b00      	cmp	r3, #0
 8012388:	d013      	beq.n	80123b2 <udp_input_local_match+0x86>
 801238a:	68fb      	ldr	r3, [r7, #12]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	2b00      	cmp	r3, #0
 8012390:	d00f      	beq.n	80123b2 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8012392:	4b17      	ldr	r3, [pc, #92]	@ (80123f0 <udp_input_local_match+0xc4>)
 8012394:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012396:	f1b3 3fff 	cmp.w	r3, #4294967295
 801239a:	d00a      	beq.n	80123b2 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	681a      	ldr	r2, [r3, #0]
 80123a0:	4b13      	ldr	r3, [pc, #76]	@ (80123f0 <udp_input_local_match+0xc4>)
 80123a2:	695b      	ldr	r3, [r3, #20]
 80123a4:	405a      	eors	r2, r3
 80123a6:	68bb      	ldr	r3, [r7, #8]
 80123a8:	3308      	adds	r3, #8
 80123aa:	681b      	ldr	r3, [r3, #0]
 80123ac:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d110      	bne.n	80123d4 <udp_input_local_match+0xa8>
          return 1;
 80123b2:	2301      	movs	r3, #1
 80123b4:	e00f      	b.n	80123d6 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80123b6:	68fb      	ldr	r3, [r7, #12]
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	d009      	beq.n	80123d0 <udp_input_local_match+0xa4>
 80123bc:	68fb      	ldr	r3, [r7, #12]
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d005      	beq.n	80123d0 <udp_input_local_match+0xa4>
 80123c4:	68fb      	ldr	r3, [r7, #12]
 80123c6:	681a      	ldr	r2, [r3, #0]
 80123c8:	4b09      	ldr	r3, [pc, #36]	@ (80123f0 <udp_input_local_match+0xc4>)
 80123ca:	695b      	ldr	r3, [r3, #20]
 80123cc:	429a      	cmp	r2, r3
 80123ce:	d101      	bne.n	80123d4 <udp_input_local_match+0xa8>
        return 1;
 80123d0:	2301      	movs	r3, #1
 80123d2:	e000      	b.n	80123d6 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80123d4:	2300      	movs	r3, #0
}
 80123d6:	4618      	mov	r0, r3
 80123d8:	3710      	adds	r7, #16
 80123da:	46bd      	mov	sp, r7
 80123dc:	bd80      	pop	{r7, pc}
 80123de:	bf00      	nop
 80123e0:	0801d9d4 	.word	0x0801d9d4
 80123e4:	0801da04 	.word	0x0801da04
 80123e8:	0801da28 	.word	0x0801da28
 80123ec:	0801da50 	.word	0x0801da50
 80123f0:	200051ec 	.word	0x200051ec

080123f4 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80123f4:	b590      	push	{r4, r7, lr}
 80123f6:	b08d      	sub	sp, #52	@ 0x34
 80123f8:	af02      	add	r7, sp, #8
 80123fa:	6078      	str	r0, [r7, #4]
 80123fc:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80123fe:	2300      	movs	r3, #0
 8012400:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d105      	bne.n	8012414 <udp_input+0x20>
 8012408:	4b7c      	ldr	r3, [pc, #496]	@ (80125fc <udp_input+0x208>)
 801240a:	22cf      	movs	r2, #207	@ 0xcf
 801240c:	497c      	ldr	r1, [pc, #496]	@ (8012600 <udp_input+0x20c>)
 801240e:	487d      	ldr	r0, [pc, #500]	@ (8012604 <udp_input+0x210>)
 8012410:	f006 f9a8 	bl	8018764 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8012414:	683b      	ldr	r3, [r7, #0]
 8012416:	2b00      	cmp	r3, #0
 8012418:	d105      	bne.n	8012426 <udp_input+0x32>
 801241a:	4b78      	ldr	r3, [pc, #480]	@ (80125fc <udp_input+0x208>)
 801241c:	22d0      	movs	r2, #208	@ 0xd0
 801241e:	497a      	ldr	r1, [pc, #488]	@ (8012608 <udp_input+0x214>)
 8012420:	4878      	ldr	r0, [pc, #480]	@ (8012604 <udp_input+0x210>)
 8012422:	f006 f99f 	bl	8018764 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	895b      	ldrh	r3, [r3, #10]
 801242a:	2b07      	cmp	r3, #7
 801242c:	d803      	bhi.n	8012436 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801242e:	6878      	ldr	r0, [r7, #4]
 8012430:	f7fa f960 	bl	800c6f4 <pbuf_free>
    goto end;
 8012434:	e0de      	b.n	80125f4 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	685b      	ldr	r3, [r3, #4]
 801243a:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801243c:	4b73      	ldr	r3, [pc, #460]	@ (801260c <udp_input+0x218>)
 801243e:	695b      	ldr	r3, [r3, #20]
 8012440:	4a72      	ldr	r2, [pc, #456]	@ (801260c <udp_input+0x218>)
 8012442:	6812      	ldr	r2, [r2, #0]
 8012444:	4611      	mov	r1, r2
 8012446:	4618      	mov	r0, r3
 8012448:	f002 fc96 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 801244c:	4603      	mov	r3, r0
 801244e:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012450:	697b      	ldr	r3, [r7, #20]
 8012452:	881b      	ldrh	r3, [r3, #0]
 8012454:	b29b      	uxth	r3, r3
 8012456:	4618      	mov	r0, r3
 8012458:	f7f8 fd60 	bl	800af1c <lwip_htons>
 801245c:	4603      	mov	r3, r0
 801245e:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012460:	697b      	ldr	r3, [r7, #20]
 8012462:	885b      	ldrh	r3, [r3, #2]
 8012464:	b29b      	uxth	r3, r3
 8012466:	4618      	mov	r0, r3
 8012468:	f7f8 fd58 	bl	800af1c <lwip_htons>
 801246c:	4603      	mov	r3, r0
 801246e:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012470:	2300      	movs	r3, #0
 8012472:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8012474:	2300      	movs	r3, #0
 8012476:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8012478:	2300      	movs	r3, #0
 801247a:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801247c:	4b64      	ldr	r3, [pc, #400]	@ (8012610 <udp_input+0x21c>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	627b      	str	r3, [r7, #36]	@ 0x24
 8012482:	e054      	b.n	801252e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8012484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012486:	8a5b      	ldrh	r3, [r3, #18]
 8012488:	89fa      	ldrh	r2, [r7, #14]
 801248a:	429a      	cmp	r2, r3
 801248c:	d14a      	bne.n	8012524 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801248e:	7cfb      	ldrb	r3, [r7, #19]
 8012490:	461a      	mov	r2, r3
 8012492:	6839      	ldr	r1, [r7, #0]
 8012494:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012496:	f7ff ff49 	bl	801232c <udp_input_local_match>
 801249a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801249c:	2b00      	cmp	r3, #0
 801249e:	d041      	beq.n	8012524 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80124a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124a2:	7c1b      	ldrb	r3, [r3, #16]
 80124a4:	f003 0304 	and.w	r3, r3, #4
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d11d      	bne.n	80124e8 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80124ac:	69fb      	ldr	r3, [r7, #28]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d102      	bne.n	80124b8 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80124b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b4:	61fb      	str	r3, [r7, #28]
 80124b6:	e017      	b.n	80124e8 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80124b8:	7cfb      	ldrb	r3, [r7, #19]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d014      	beq.n	80124e8 <udp_input+0xf4>
 80124be:	4b53      	ldr	r3, [pc, #332]	@ (801260c <udp_input+0x218>)
 80124c0:	695b      	ldr	r3, [r3, #20]
 80124c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124c6:	d10f      	bne.n	80124e8 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80124c8:	69fb      	ldr	r3, [r7, #28]
 80124ca:	681a      	ldr	r2, [r3, #0]
 80124cc:	683b      	ldr	r3, [r7, #0]
 80124ce:	3304      	adds	r3, #4
 80124d0:	681b      	ldr	r3, [r3, #0]
 80124d2:	429a      	cmp	r2, r3
 80124d4:	d008      	beq.n	80124e8 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80124d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124d8:	681a      	ldr	r2, [r3, #0]
 80124da:	683b      	ldr	r3, [r7, #0]
 80124dc:	3304      	adds	r3, #4
 80124de:	681b      	ldr	r3, [r3, #0]
 80124e0:	429a      	cmp	r2, r3
 80124e2:	d101      	bne.n	80124e8 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80124e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124e6:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80124e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124ea:	8a9b      	ldrh	r3, [r3, #20]
 80124ec:	8a3a      	ldrh	r2, [r7, #16]
 80124ee:	429a      	cmp	r2, r3
 80124f0:	d118      	bne.n	8012524 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80124f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124f4:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d005      	beq.n	8012506 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80124fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124fc:	685a      	ldr	r2, [r3, #4]
 80124fe:	4b43      	ldr	r3, [pc, #268]	@ (801260c <udp_input+0x218>)
 8012500:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8012502:	429a      	cmp	r2, r3
 8012504:	d10e      	bne.n	8012524 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8012506:	6a3b      	ldr	r3, [r7, #32]
 8012508:	2b00      	cmp	r3, #0
 801250a:	d014      	beq.n	8012536 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801250c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801250e:	68da      	ldr	r2, [r3, #12]
 8012510:	6a3b      	ldr	r3, [r7, #32]
 8012512:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8012514:	4b3e      	ldr	r3, [pc, #248]	@ (8012610 <udp_input+0x21c>)
 8012516:	681a      	ldr	r2, [r3, #0]
 8012518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801251a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801251c:	4a3c      	ldr	r2, [pc, #240]	@ (8012610 <udp_input+0x21c>)
 801251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012520:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8012522:	e008      	b.n	8012536 <udp_input+0x142>
      }
    }

    prev = pcb;
 8012524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012526:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801252a:	68db      	ldr	r3, [r3, #12]
 801252c:	627b      	str	r3, [r7, #36]	@ 0x24
 801252e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012530:	2b00      	cmp	r3, #0
 8012532:	d1a7      	bne.n	8012484 <udp_input+0x90>
 8012534:	e000      	b.n	8012538 <udp_input+0x144>
        break;
 8012536:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8012538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801253a:	2b00      	cmp	r3, #0
 801253c:	d101      	bne.n	8012542 <udp_input+0x14e>
    pcb = uncon_pcb;
 801253e:	69fb      	ldr	r3, [r7, #28]
 8012540:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8012542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012544:	2b00      	cmp	r3, #0
 8012546:	d002      	beq.n	801254e <udp_input+0x15a>
    for_us = 1;
 8012548:	2301      	movs	r3, #1
 801254a:	76fb      	strb	r3, [r7, #27]
 801254c:	e00a      	b.n	8012564 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801254e:	683b      	ldr	r3, [r7, #0]
 8012550:	3304      	adds	r3, #4
 8012552:	681a      	ldr	r2, [r3, #0]
 8012554:	4b2d      	ldr	r3, [pc, #180]	@ (801260c <udp_input+0x218>)
 8012556:	695b      	ldr	r3, [r3, #20]
 8012558:	429a      	cmp	r2, r3
 801255a:	bf0c      	ite	eq
 801255c:	2301      	moveq	r3, #1
 801255e:	2300      	movne	r3, #0
 8012560:	b2db      	uxtb	r3, r3
 8012562:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8012564:	7efb      	ldrb	r3, [r7, #27]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d041      	beq.n	80125ee <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801256a:	2108      	movs	r1, #8
 801256c:	6878      	ldr	r0, [r7, #4]
 801256e:	f7fa f83b 	bl	800c5e8 <pbuf_remove_header>
 8012572:	4603      	mov	r3, r0
 8012574:	2b00      	cmp	r3, #0
 8012576:	d00a      	beq.n	801258e <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8012578:	4b20      	ldr	r3, [pc, #128]	@ (80125fc <udp_input+0x208>)
 801257a:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801257e:	4925      	ldr	r1, [pc, #148]	@ (8012614 <udp_input+0x220>)
 8012580:	4820      	ldr	r0, [pc, #128]	@ (8012604 <udp_input+0x210>)
 8012582:	f006 f8ef 	bl	8018764 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8012586:	6878      	ldr	r0, [r7, #4]
 8012588:	f7fa f8b4 	bl	800c6f4 <pbuf_free>
      goto end;
 801258c:	e032      	b.n	80125f4 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801258e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012590:	2b00      	cmp	r3, #0
 8012592:	d012      	beq.n	80125ba <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8012594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012596:	6a1b      	ldr	r3, [r3, #32]
 8012598:	2b00      	cmp	r3, #0
 801259a:	d00a      	beq.n	80125b2 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801259e:	6a1c      	ldr	r4, [r3, #32]
 80125a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125a2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80125a4:	8a3b      	ldrh	r3, [r7, #16]
 80125a6:	9300      	str	r3, [sp, #0]
 80125a8:	4b1b      	ldr	r3, [pc, #108]	@ (8012618 <udp_input+0x224>)
 80125aa:	687a      	ldr	r2, [r7, #4]
 80125ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80125ae:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80125b0:	e021      	b.n	80125f6 <udp_input+0x202>
        pbuf_free(p);
 80125b2:	6878      	ldr	r0, [r7, #4]
 80125b4:	f7fa f89e 	bl	800c6f4 <pbuf_free>
        goto end;
 80125b8:	e01c      	b.n	80125f4 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80125ba:	7cfb      	ldrb	r3, [r7, #19]
 80125bc:	2b00      	cmp	r3, #0
 80125be:	d112      	bne.n	80125e6 <udp_input+0x1f2>
 80125c0:	4b12      	ldr	r3, [pc, #72]	@ (801260c <udp_input+0x218>)
 80125c2:	695b      	ldr	r3, [r3, #20]
 80125c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80125c8:	2be0      	cmp	r3, #224	@ 0xe0
 80125ca:	d00c      	beq.n	80125e6 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80125cc:	4b0f      	ldr	r3, [pc, #60]	@ (801260c <udp_input+0x218>)
 80125ce:	899b      	ldrh	r3, [r3, #12]
 80125d0:	3308      	adds	r3, #8
 80125d2:	b29b      	uxth	r3, r3
 80125d4:	b21b      	sxth	r3, r3
 80125d6:	4619      	mov	r1, r3
 80125d8:	6878      	ldr	r0, [r7, #4]
 80125da:	f7fa f878 	bl	800c6ce <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80125de:	2103      	movs	r1, #3
 80125e0:	6878      	ldr	r0, [r7, #4]
 80125e2:	f001 fc63 	bl	8013eac <icmp_dest_unreach>
      pbuf_free(p);
 80125e6:	6878      	ldr	r0, [r7, #4]
 80125e8:	f7fa f884 	bl	800c6f4 <pbuf_free>
  return;
 80125ec:	e003      	b.n	80125f6 <udp_input+0x202>
    pbuf_free(p);
 80125ee:	6878      	ldr	r0, [r7, #4]
 80125f0:	f7fa f880 	bl	800c6f4 <pbuf_free>
  return;
 80125f4:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80125f6:	372c      	adds	r7, #44	@ 0x2c
 80125f8:	46bd      	mov	sp, r7
 80125fa:	bd90      	pop	{r4, r7, pc}
 80125fc:	0801d9d4 	.word	0x0801d9d4
 8012600:	0801da78 	.word	0x0801da78
 8012604:	0801da28 	.word	0x0801da28
 8012608:	0801da90 	.word	0x0801da90
 801260c:	200051ec 	.word	0x200051ec
 8012610:	20008870 	.word	0x20008870
 8012614:	0801daac 	.word	0x0801daac
 8012618:	200051fc 	.word	0x200051fc

0801261c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	b082      	sub	sp, #8
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
 8012624:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d109      	bne.n	8012640 <udp_send+0x24>
 801262c:	4b11      	ldr	r3, [pc, #68]	@ (8012674 <udp_send+0x58>)
 801262e:	f240 12d5 	movw	r2, #469	@ 0x1d5
 8012632:	4911      	ldr	r1, [pc, #68]	@ (8012678 <udp_send+0x5c>)
 8012634:	4811      	ldr	r0, [pc, #68]	@ (801267c <udp_send+0x60>)
 8012636:	f006 f895 	bl	8018764 <iprintf>
 801263a:	f06f 030f 	mvn.w	r3, #15
 801263e:	e015      	b.n	801266c <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8012640:	683b      	ldr	r3, [r7, #0]
 8012642:	2b00      	cmp	r3, #0
 8012644:	d109      	bne.n	801265a <udp_send+0x3e>
 8012646:	4b0b      	ldr	r3, [pc, #44]	@ (8012674 <udp_send+0x58>)
 8012648:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 801264c:	490c      	ldr	r1, [pc, #48]	@ (8012680 <udp_send+0x64>)
 801264e:	480b      	ldr	r0, [pc, #44]	@ (801267c <udp_send+0x60>)
 8012650:	f006 f888 	bl	8018764 <iprintf>
 8012654:	f06f 030f 	mvn.w	r3, #15
 8012658:	e008      	b.n	801266c <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	1d1a      	adds	r2, r3, #4
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	8a9b      	ldrh	r3, [r3, #20]
 8012662:	6839      	ldr	r1, [r7, #0]
 8012664:	6878      	ldr	r0, [r7, #4]
 8012666:	f000 f80d 	bl	8012684 <udp_sendto>
 801266a:	4603      	mov	r3, r0
}
 801266c:	4618      	mov	r0, r3
 801266e:	3708      	adds	r7, #8
 8012670:	46bd      	mov	sp, r7
 8012672:	bd80      	pop	{r7, pc}
 8012674:	0801d9d4 	.word	0x0801d9d4
 8012678:	0801dac8 	.word	0x0801dac8
 801267c:	0801da28 	.word	0x0801da28
 8012680:	0801dae0 	.word	0x0801dae0

08012684 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8012684:	b580      	push	{r7, lr}
 8012686:	b088      	sub	sp, #32
 8012688:	af02      	add	r7, sp, #8
 801268a:	60f8      	str	r0, [r7, #12]
 801268c:	60b9      	str	r1, [r7, #8]
 801268e:	607a      	str	r2, [r7, #4]
 8012690:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d109      	bne.n	80126ac <udp_sendto+0x28>
 8012698:	4b36      	ldr	r3, [pc, #216]	@ (8012774 <udp_sendto+0xf0>)
 801269a:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801269e:	4936      	ldr	r1, [pc, #216]	@ (8012778 <udp_sendto+0xf4>)
 80126a0:	4836      	ldr	r0, [pc, #216]	@ (801277c <udp_sendto+0xf8>)
 80126a2:	f006 f85f 	bl	8018764 <iprintf>
 80126a6:	f06f 030f 	mvn.w	r3, #15
 80126aa:	e05e      	b.n	801276a <udp_sendto+0xe6>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80126ac:	68bb      	ldr	r3, [r7, #8]
 80126ae:	2b00      	cmp	r3, #0
 80126b0:	d109      	bne.n	80126c6 <udp_sendto+0x42>
 80126b2:	4b30      	ldr	r3, [pc, #192]	@ (8012774 <udp_sendto+0xf0>)
 80126b4:	f240 2219 	movw	r2, #537	@ 0x219
 80126b8:	4931      	ldr	r1, [pc, #196]	@ (8012780 <udp_sendto+0xfc>)
 80126ba:	4830      	ldr	r0, [pc, #192]	@ (801277c <udp_sendto+0xf8>)
 80126bc:	f006 f852 	bl	8018764 <iprintf>
 80126c0:	f06f 030f 	mvn.w	r3, #15
 80126c4:	e051      	b.n	801276a <udp_sendto+0xe6>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d109      	bne.n	80126e0 <udp_sendto+0x5c>
 80126cc:	4b29      	ldr	r3, [pc, #164]	@ (8012774 <udp_sendto+0xf0>)
 80126ce:	f240 221a 	movw	r2, #538	@ 0x21a
 80126d2:	492c      	ldr	r1, [pc, #176]	@ (8012784 <udp_sendto+0x100>)
 80126d4:	4829      	ldr	r0, [pc, #164]	@ (801277c <udp_sendto+0xf8>)
 80126d6:	f006 f845 	bl	8018764 <iprintf>
 80126da:	f06f 030f 	mvn.w	r3, #15
 80126de:	e044      	b.n	801276a <udp_sendto+0xe6>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	7a1b      	ldrb	r3, [r3, #8]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d006      	beq.n	80126f6 <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80126e8:	68fb      	ldr	r3, [r7, #12]
 80126ea:	7a1b      	ldrb	r3, [r3, #8]
 80126ec:	4618      	mov	r0, r3
 80126ee:	f7f9 fca1 	bl	800c034 <netif_get_by_index>
 80126f2:	6178      	str	r0, [r7, #20]
 80126f4:	e029      	b.n	801274a <udp_sendto+0xc6>
  } else {
#if LWIP_MULTICAST_TX_OPTIONS
    netif = NULL;
 80126f6:	2300      	movs	r3, #0
 80126f8:	617b      	str	r3, [r7, #20]
    if (ip_addr_ismulticast(dst_ip)) {
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012702:	2be0      	cmp	r3, #224	@ 0xe0
 8012704:	d11a      	bne.n	801273c <udp_sendto+0xb8>
       * is specified using an interface index. The same approach may be used for
       * IPv4 as well, in which case it overrides the IPv4 multicast override
       * address below. Here we have to look up the netif by going through the
       * list, but by doing so we skip a route lookup. If the interface index has
       * gone stale, we fall through and do the regular route lookup after all. */
      if (pcb->mcast_ifindex != NETIF_NO_INDEX) {
 8012706:	68fb      	ldr	r3, [r7, #12]
 8012708:	7f1b      	ldrb	r3, [r3, #28]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d006      	beq.n	801271c <udp_sendto+0x98>
        netif = netif_get_by_index(pcb->mcast_ifindex);
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	7f1b      	ldrb	r3, [r3, #28]
 8012712:	4618      	mov	r0, r3
 8012714:	f7f9 fc8e 	bl	800c034 <netif_get_by_index>
 8012718:	6178      	str	r0, [r7, #20]
 801271a:	e00f      	b.n	801273c <udp_sendto+0xb8>
          /* IPv4 does not use source-based routing by default, so we use an
             administratively selected interface for multicast by default.
             However, this can be overridden by setting an interface address
             in pcb->mcast_ip4 that is used for routing. If this routing lookup
             fails, we try regular routing as though no override was set. */
          if (!ip4_addr_isany_val(pcb->mcast_ip4) &&
 801271c:	68fb      	ldr	r3, [r7, #12]
 801271e:	699b      	ldr	r3, [r3, #24]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d00b      	beq.n	801273c <udp_sendto+0xb8>
              !ip4_addr_cmp(&pcb->mcast_ip4, IP4_ADDR_BROADCAST)) {
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	699a      	ldr	r2, [r3, #24]
 8012728:	4b17      	ldr	r3, [pc, #92]	@ (8012788 <udp_sendto+0x104>)
 801272a:	681b      	ldr	r3, [r3, #0]
          if (!ip4_addr_isany_val(pcb->mcast_ip4) &&
 801272c:	429a      	cmp	r2, r3
 801272e:	d005      	beq.n	801273c <udp_sendto+0xb8>
            netif = ip4_route_src(ip_2_ip4(&pcb->local_ip), &pcb->mcast_ip4);
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	3318      	adds	r3, #24
 8012734:	4618      	mov	r0, r3
 8012736:	f001 ffc9 	bl	80146cc <ip4_route>
 801273a:	6178      	str	r0, [r7, #20]
          }
        }
#endif /* LWIP_IPV4 */
    }

    if (netif == NULL)
 801273c:	697b      	ldr	r3, [r7, #20]
 801273e:	2b00      	cmp	r3, #0
 8012740:	d103      	bne.n	801274a <udp_sendto+0xc6>
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 8012742:	6878      	ldr	r0, [r7, #4]
 8012744:	f001 ffc2 	bl	80146cc <ip4_route>
 8012748:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 801274a:	697b      	ldr	r3, [r7, #20]
 801274c:	2b00      	cmp	r3, #0
 801274e:	d102      	bne.n	8012756 <udp_sendto+0xd2>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8012750:	f06f 0303 	mvn.w	r3, #3
 8012754:	e009      	b.n	801276a <udp_sendto+0xe6>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 8012756:	887a      	ldrh	r2, [r7, #2]
 8012758:	697b      	ldr	r3, [r7, #20]
 801275a:	9300      	str	r3, [sp, #0]
 801275c:	4613      	mov	r3, r2
 801275e:	687a      	ldr	r2, [r7, #4]
 8012760:	68b9      	ldr	r1, [r7, #8]
 8012762:	68f8      	ldr	r0, [r7, #12]
 8012764:	f000 f812 	bl	801278c <udp_sendto_if>
 8012768:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 801276a:	4618      	mov	r0, r3
 801276c:	3718      	adds	r7, #24
 801276e:	46bd      	mov	sp, r7
 8012770:	bd80      	pop	{r7, pc}
 8012772:	bf00      	nop
 8012774:	0801d9d4 	.word	0x0801d9d4
 8012778:	0801daf8 	.word	0x0801daf8
 801277c:	0801da28 	.word	0x0801da28
 8012780:	0801db10 	.word	0x0801db10
 8012784:	0801db2c 	.word	0x0801db2c
 8012788:	0801e9e8 	.word	0x0801e9e8

0801278c <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 801278c:	b580      	push	{r7, lr}
 801278e:	b088      	sub	sp, #32
 8012790:	af02      	add	r7, sp, #8
 8012792:	60f8      	str	r0, [r7, #12]
 8012794:	60b9      	str	r1, [r7, #8]
 8012796:	607a      	str	r2, [r7, #4]
 8012798:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	2b00      	cmp	r3, #0
 801279e:	d109      	bne.n	80127b4 <udp_sendto_if+0x28>
 80127a0:	4b2e      	ldr	r3, [pc, #184]	@ (801285c <udp_sendto_if+0xd0>)
 80127a2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80127a6:	492e      	ldr	r1, [pc, #184]	@ (8012860 <udp_sendto_if+0xd4>)
 80127a8:	482e      	ldr	r0, [pc, #184]	@ (8012864 <udp_sendto_if+0xd8>)
 80127aa:	f005 ffdb 	bl	8018764 <iprintf>
 80127ae:	f06f 030f 	mvn.w	r3, #15
 80127b2:	e04f      	b.n	8012854 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80127b4:	68bb      	ldr	r3, [r7, #8]
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d109      	bne.n	80127ce <udp_sendto_if+0x42>
 80127ba:	4b28      	ldr	r3, [pc, #160]	@ (801285c <udp_sendto_if+0xd0>)
 80127bc:	f240 2281 	movw	r2, #641	@ 0x281
 80127c0:	4929      	ldr	r1, [pc, #164]	@ (8012868 <udp_sendto_if+0xdc>)
 80127c2:	4828      	ldr	r0, [pc, #160]	@ (8012864 <udp_sendto_if+0xd8>)
 80127c4:	f005 ffce 	bl	8018764 <iprintf>
 80127c8:	f06f 030f 	mvn.w	r3, #15
 80127cc:	e042      	b.n	8012854 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d109      	bne.n	80127e8 <udp_sendto_if+0x5c>
 80127d4:	4b21      	ldr	r3, [pc, #132]	@ (801285c <udp_sendto_if+0xd0>)
 80127d6:	f240 2282 	movw	r2, #642	@ 0x282
 80127da:	4924      	ldr	r1, [pc, #144]	@ (801286c <udp_sendto_if+0xe0>)
 80127dc:	4821      	ldr	r0, [pc, #132]	@ (8012864 <udp_sendto_if+0xd8>)
 80127de:	f005 ffc1 	bl	8018764 <iprintf>
 80127e2:	f06f 030f 	mvn.w	r3, #15
 80127e6:	e035      	b.n	8012854 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80127e8:	6a3b      	ldr	r3, [r7, #32]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d109      	bne.n	8012802 <udp_sendto_if+0x76>
 80127ee:	4b1b      	ldr	r3, [pc, #108]	@ (801285c <udp_sendto_if+0xd0>)
 80127f0:	f240 2283 	movw	r2, #643	@ 0x283
 80127f4:	491e      	ldr	r1, [pc, #120]	@ (8012870 <udp_sendto_if+0xe4>)
 80127f6:	481b      	ldr	r0, [pc, #108]	@ (8012864 <udp_sendto_if+0xd8>)
 80127f8:	f005 ffb4 	bl	8018764 <iprintf>
 80127fc:	f06f 030f 	mvn.w	r3, #15
 8012800:	e028      	b.n	8012854 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d009      	beq.n	801281c <udp_sendto_if+0x90>
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d005      	beq.n	801281c <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8012810:	68fb      	ldr	r3, [r7, #12]
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8012818:	2be0      	cmp	r3, #224	@ 0xe0
 801281a:	d103      	bne.n	8012824 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 801281c:	6a3b      	ldr	r3, [r7, #32]
 801281e:	3304      	adds	r3, #4
 8012820:	617b      	str	r3, [r7, #20]
 8012822:	e00b      	b.n	801283c <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	681a      	ldr	r2, [r3, #0]
 8012828:	6a3b      	ldr	r3, [r7, #32]
 801282a:	3304      	adds	r3, #4
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	429a      	cmp	r2, r3
 8012830:	d002      	beq.n	8012838 <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8012832:	f06f 0303 	mvn.w	r3, #3
 8012836:	e00d      	b.n	8012854 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 801283c:	887a      	ldrh	r2, [r7, #2]
 801283e:	697b      	ldr	r3, [r7, #20]
 8012840:	9301      	str	r3, [sp, #4]
 8012842:	6a3b      	ldr	r3, [r7, #32]
 8012844:	9300      	str	r3, [sp, #0]
 8012846:	4613      	mov	r3, r2
 8012848:	687a      	ldr	r2, [r7, #4]
 801284a:	68b9      	ldr	r1, [r7, #8]
 801284c:	68f8      	ldr	r0, [r7, #12]
 801284e:	f000 f811 	bl	8012874 <udp_sendto_if_src>
 8012852:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8012854:	4618      	mov	r0, r3
 8012856:	3718      	adds	r7, #24
 8012858:	46bd      	mov	sp, r7
 801285a:	bd80      	pop	{r7, pc}
 801285c:	0801d9d4 	.word	0x0801d9d4
 8012860:	0801db48 	.word	0x0801db48
 8012864:	0801da28 	.word	0x0801da28
 8012868:	0801db64 	.word	0x0801db64
 801286c:	0801db80 	.word	0x0801db80
 8012870:	0801dba0 	.word	0x0801dba0

08012874 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b08c      	sub	sp, #48	@ 0x30
 8012878:	af04      	add	r7, sp, #16
 801287a:	60f8      	str	r0, [r7, #12]
 801287c:	60b9      	str	r1, [r7, #8]
 801287e:	607a      	str	r2, [r7, #4]
 8012880:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8012882:	68fb      	ldr	r3, [r7, #12]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d109      	bne.n	801289c <udp_sendto_if_src+0x28>
 8012888:	4b73      	ldr	r3, [pc, #460]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 801288a:	f240 22d1 	movw	r2, #721	@ 0x2d1
 801288e:	4973      	ldr	r1, [pc, #460]	@ (8012a5c <udp_sendto_if_src+0x1e8>)
 8012890:	4873      	ldr	r0, [pc, #460]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 8012892:	f005 ff67 	bl	8018764 <iprintf>
 8012896:	f06f 030f 	mvn.w	r3, #15
 801289a:	e0d8      	b.n	8012a4e <udp_sendto_if_src+0x1da>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 801289c:	68bb      	ldr	r3, [r7, #8]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d109      	bne.n	80128b6 <udp_sendto_if_src+0x42>
 80128a2:	4b6d      	ldr	r3, [pc, #436]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 80128a4:	f240 22d2 	movw	r2, #722	@ 0x2d2
 80128a8:	496e      	ldr	r1, [pc, #440]	@ (8012a64 <udp_sendto_if_src+0x1f0>)
 80128aa:	486d      	ldr	r0, [pc, #436]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 80128ac:	f005 ff5a 	bl	8018764 <iprintf>
 80128b0:	f06f 030f 	mvn.w	r3, #15
 80128b4:	e0cb      	b.n	8012a4e <udp_sendto_if_src+0x1da>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d109      	bne.n	80128d0 <udp_sendto_if_src+0x5c>
 80128bc:	4b66      	ldr	r3, [pc, #408]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 80128be:	f240 22d3 	movw	r2, #723	@ 0x2d3
 80128c2:	4969      	ldr	r1, [pc, #420]	@ (8012a68 <udp_sendto_if_src+0x1f4>)
 80128c4:	4866      	ldr	r0, [pc, #408]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 80128c6:	f005 ff4d 	bl	8018764 <iprintf>
 80128ca:	f06f 030f 	mvn.w	r3, #15
 80128ce:	e0be      	b.n	8012a4e <udp_sendto_if_src+0x1da>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80128d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d109      	bne.n	80128ea <udp_sendto_if_src+0x76>
 80128d6:	4b60      	ldr	r3, [pc, #384]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 80128d8:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80128dc:	4963      	ldr	r1, [pc, #396]	@ (8012a6c <udp_sendto_if_src+0x1f8>)
 80128de:	4860      	ldr	r0, [pc, #384]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 80128e0:	f005 ff40 	bl	8018764 <iprintf>
 80128e4:	f06f 030f 	mvn.w	r3, #15
 80128e8:	e0b1      	b.n	8012a4e <udp_sendto_if_src+0x1da>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80128ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d109      	bne.n	8012904 <udp_sendto_if_src+0x90>
 80128f0:	4b59      	ldr	r3, [pc, #356]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 80128f2:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80128f6:	495e      	ldr	r1, [pc, #376]	@ (8012a70 <udp_sendto_if_src+0x1fc>)
 80128f8:	4859      	ldr	r0, [pc, #356]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 80128fa:	f005 ff33 	bl	8018764 <iprintf>
 80128fe:	f06f 030f 	mvn.w	r3, #15
 8012902:	e0a4      	b.n	8012a4e <udp_sendto_if_src+0x1da>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8012904:	68fb      	ldr	r3, [r7, #12]
 8012906:	8a5b      	ldrh	r3, [r3, #18]
 8012908:	2b00      	cmp	r3, #0
 801290a:	d10f      	bne.n	801292c <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801290c:	68f9      	ldr	r1, [r7, #12]
 801290e:	68fb      	ldr	r3, [r7, #12]
 8012910:	8a5b      	ldrh	r3, [r3, #18]
 8012912:	461a      	mov	r2, r3
 8012914:	68f8      	ldr	r0, [r7, #12]
 8012916:	f000 f8af 	bl	8012a78 <udp_bind>
 801291a:	4603      	mov	r3, r0
 801291c:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 801291e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8012922:	2b00      	cmp	r3, #0
 8012924:	d002      	beq.n	801292c <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 8012926:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801292a:	e090      	b.n	8012a4e <udp_sendto_if_src+0x1da>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 801292c:	68bb      	ldr	r3, [r7, #8]
 801292e:	891b      	ldrh	r3, [r3, #8]
 8012930:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8012934:	4293      	cmp	r3, r2
 8012936:	d902      	bls.n	801293e <udp_sendto_if_src+0xca>
    return ERR_MEM;
 8012938:	f04f 33ff 	mov.w	r3, #4294967295
 801293c:	e087      	b.n	8012a4e <udp_sendto_if_src+0x1da>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 801293e:	2108      	movs	r1, #8
 8012940:	68b8      	ldr	r0, [r7, #8]
 8012942:	f7f9 fe41 	bl	800c5c8 <pbuf_add_header>
 8012946:	4603      	mov	r3, r0
 8012948:	2b00      	cmp	r3, #0
 801294a:	d015      	beq.n	8012978 <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 801294c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8012950:	2108      	movs	r1, #8
 8012952:	2022      	movs	r0, #34	@ 0x22
 8012954:	f7f9 fbea 	bl	800c12c <pbuf_alloc>
 8012958:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801295a:	69fb      	ldr	r3, [r7, #28]
 801295c:	2b00      	cmp	r3, #0
 801295e:	d102      	bne.n	8012966 <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8012960:	f04f 33ff 	mov.w	r3, #4294967295
 8012964:	e073      	b.n	8012a4e <udp_sendto_if_src+0x1da>
    }
    if (p->tot_len != 0) {
 8012966:	68bb      	ldr	r3, [r7, #8]
 8012968:	891b      	ldrh	r3, [r3, #8]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d006      	beq.n	801297c <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 801296e:	68b9      	ldr	r1, [r7, #8]
 8012970:	69f8      	ldr	r0, [r7, #28]
 8012972:	f7f9 ffd7 	bl	800c924 <pbuf_chain>
 8012976:	e001      	b.n	801297c <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 801297c:	69fb      	ldr	r3, [r7, #28]
 801297e:	895b      	ldrh	r3, [r3, #10]
 8012980:	2b07      	cmp	r3, #7
 8012982:	d806      	bhi.n	8012992 <udp_sendto_if_src+0x11e>
 8012984:	4b34      	ldr	r3, [pc, #208]	@ (8012a58 <udp_sendto_if_src+0x1e4>)
 8012986:	f240 320d 	movw	r2, #781	@ 0x30d
 801298a:	493a      	ldr	r1, [pc, #232]	@ (8012a74 <udp_sendto_if_src+0x200>)
 801298c:	4834      	ldr	r0, [pc, #208]	@ (8012a60 <udp_sendto_if_src+0x1ec>)
 801298e:	f005 fee9 	bl	8018764 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8012992:	69fb      	ldr	r3, [r7, #28]
 8012994:	685b      	ldr	r3, [r3, #4]
 8012996:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	8a5b      	ldrh	r3, [r3, #18]
 801299c:	4618      	mov	r0, r3
 801299e:	f7f8 fabd 	bl	800af1c <lwip_htons>
 80129a2:	4603      	mov	r3, r0
 80129a4:	461a      	mov	r2, r3
 80129a6:	697b      	ldr	r3, [r7, #20]
 80129a8:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80129aa:	887b      	ldrh	r3, [r7, #2]
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7f8 fab5 	bl	800af1c <lwip_htons>
 80129b2:	4603      	mov	r3, r0
 80129b4:	461a      	mov	r2, r3
 80129b6:	697b      	ldr	r3, [r7, #20]
 80129b8:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80129ba:	697b      	ldr	r3, [r7, #20]
 80129bc:	2200      	movs	r2, #0
 80129be:	719a      	strb	r2, [r3, #6]
 80129c0:	2200      	movs	r2, #0
 80129c2:	71da      	strb	r2, [r3, #7]

  /* Multicast Loop? */
#if LWIP_MULTICAST_TX_OPTIONS
  if (((pcb->flags & UDP_FLAGS_MULTICAST_LOOP) != 0) && ip_addr_ismulticast(dst_ip)) {
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	7c1b      	ldrb	r3, [r3, #16]
 80129c8:	f003 0308 	and.w	r3, r3, #8
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d00c      	beq.n	80129ea <udp_sendto_if_src+0x176>
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80129d8:	2be0      	cmp	r3, #224	@ 0xe0
 80129da:	d106      	bne.n	80129ea <udp_sendto_if_src+0x176>
    q->flags |= PBUF_FLAG_MCASTLOOP;
 80129dc:	69fb      	ldr	r3, [r7, #28]
 80129de:	7b5b      	ldrb	r3, [r3, #13]
 80129e0:	f043 0304 	orr.w	r3, r3, #4
 80129e4:	b2da      	uxtb	r2, r3
 80129e6:	69fb      	ldr	r3, [r7, #28]
 80129e8:	735a      	strb	r2, [r3, #13]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80129ea:	69fb      	ldr	r3, [r7, #28]
 80129ec:	891b      	ldrh	r3, [r3, #8]
 80129ee:	4618      	mov	r0, r3
 80129f0:	f7f8 fa94 	bl	800af1c <lwip_htons>
 80129f4:	4603      	mov	r3, r0
 80129f6:	461a      	mov	r2, r3
 80129f8:	697b      	ldr	r3, [r7, #20]
 80129fa:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80129fc:	2311      	movs	r3, #17
 80129fe:	74fb      	strb	r3, [r7, #19]
  }

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	681b      	ldr	r3, [r3, #0]
 8012a04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012a08:	2be0      	cmp	r3, #224	@ 0xe0
 8012a0a:	d102      	bne.n	8012a12 <udp_sendto_if_src+0x19e>
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	7f5b      	ldrb	r3, [r3, #29]
 8012a10:	e001      	b.n	8012a16 <udp_sendto_if_src+0x1a2>
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	7adb      	ldrb	r3, [r3, #11]
 8012a16:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	7a9b      	ldrb	r3, [r3, #10]
 8012a1c:	7cb9      	ldrb	r1, [r7, #18]
 8012a1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a20:	9202      	str	r2, [sp, #8]
 8012a22:	7cfa      	ldrb	r2, [r7, #19]
 8012a24:	9201      	str	r2, [sp, #4]
 8012a26:	9300      	str	r3, [sp, #0]
 8012a28:	460b      	mov	r3, r1
 8012a2a:	687a      	ldr	r2, [r7, #4]
 8012a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012a2e:	69f8      	ldr	r0, [r7, #28]
 8012a30:	f002 f89f 	bl	8014b72 <ip4_output_if_src>
 8012a34:	4603      	mov	r3, r0
 8012a36:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8012a38:	69fa      	ldr	r2, [r7, #28]
 8012a3a:	68bb      	ldr	r3, [r7, #8]
 8012a3c:	429a      	cmp	r2, r3
 8012a3e:	d004      	beq.n	8012a4a <udp_sendto_if_src+0x1d6>
    /* free the header pbuf */
    pbuf_free(q);
 8012a40:	69f8      	ldr	r0, [r7, #28]
 8012a42:	f7f9 fe57 	bl	800c6f4 <pbuf_free>
    q = NULL;
 8012a46:	2300      	movs	r3, #0
 8012a48:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8012a4a:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8012a4e:	4618      	mov	r0, r3
 8012a50:	3720      	adds	r7, #32
 8012a52:	46bd      	mov	sp, r7
 8012a54:	bd80      	pop	{r7, pc}
 8012a56:	bf00      	nop
 8012a58:	0801d9d4 	.word	0x0801d9d4
 8012a5c:	0801dbc0 	.word	0x0801dbc0
 8012a60:	0801da28 	.word	0x0801da28
 8012a64:	0801dbe0 	.word	0x0801dbe0
 8012a68:	0801dc00 	.word	0x0801dc00
 8012a6c:	0801dc24 	.word	0x0801dc24
 8012a70:	0801dc48 	.word	0x0801dc48
 8012a74:	0801dc6c 	.word	0x0801dc6c

08012a78 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012a78:	b580      	push	{r7, lr}
 8012a7a:	b086      	sub	sp, #24
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	60f8      	str	r0, [r7, #12]
 8012a80:	60b9      	str	r1, [r7, #8]
 8012a82:	4613      	mov	r3, r2
 8012a84:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012a86:	68bb      	ldr	r3, [r7, #8]
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d101      	bne.n	8012a90 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8012a8c:	4b39      	ldr	r3, [pc, #228]	@ (8012b74 <udp_bind+0xfc>)
 8012a8e:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8012a90:	68fb      	ldr	r3, [r7, #12]
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d109      	bne.n	8012aaa <udp_bind+0x32>
 8012a96:	4b38      	ldr	r3, [pc, #224]	@ (8012b78 <udp_bind+0x100>)
 8012a98:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8012a9c:	4937      	ldr	r1, [pc, #220]	@ (8012b7c <udp_bind+0x104>)
 8012a9e:	4838      	ldr	r0, [pc, #224]	@ (8012b80 <udp_bind+0x108>)
 8012aa0:	f005 fe60 	bl	8018764 <iprintf>
 8012aa4:	f06f 030f 	mvn.w	r3, #15
 8012aa8:	e060      	b.n	8012b6c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8012aaa:	2300      	movs	r3, #0
 8012aac:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012aae:	4b35      	ldr	r3, [pc, #212]	@ (8012b84 <udp_bind+0x10c>)
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	617b      	str	r3, [r7, #20]
 8012ab4:	e009      	b.n	8012aca <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8012ab6:	68fa      	ldr	r2, [r7, #12]
 8012ab8:	697b      	ldr	r3, [r7, #20]
 8012aba:	429a      	cmp	r2, r3
 8012abc:	d102      	bne.n	8012ac4 <udp_bind+0x4c>
      rebind = 1;
 8012abe:	2301      	movs	r3, #1
 8012ac0:	74fb      	strb	r3, [r7, #19]
      break;
 8012ac2:	e005      	b.n	8012ad0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012ac4:	697b      	ldr	r3, [r7, #20]
 8012ac6:	68db      	ldr	r3, [r3, #12]
 8012ac8:	617b      	str	r3, [r7, #20]
 8012aca:	697b      	ldr	r3, [r7, #20]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d1f2      	bne.n	8012ab6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8012ad0:	88fb      	ldrh	r3, [r7, #6]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d109      	bne.n	8012aea <udp_bind+0x72>
    port = udp_new_port();
 8012ad6:	f7ff fbf1 	bl	80122bc <udp_new_port>
 8012ada:	4603      	mov	r3, r0
 8012adc:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8012ade:	88fb      	ldrh	r3, [r7, #6]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d12c      	bne.n	8012b3e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8012ae4:	f06f 0307 	mvn.w	r3, #7
 8012ae8:	e040      	b.n	8012b6c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012aea:	4b26      	ldr	r3, [pc, #152]	@ (8012b84 <udp_bind+0x10c>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	617b      	str	r3, [r7, #20]
 8012af0:	e022      	b.n	8012b38 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8012af2:	68fa      	ldr	r2, [r7, #12]
 8012af4:	697b      	ldr	r3, [r7, #20]
 8012af6:	429a      	cmp	r2, r3
 8012af8:	d01b      	beq.n	8012b32 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8012afa:	697b      	ldr	r3, [r7, #20]
 8012afc:	8a5b      	ldrh	r3, [r3, #18]
 8012afe:	88fa      	ldrh	r2, [r7, #6]
 8012b00:	429a      	cmp	r2, r3
 8012b02:	d116      	bne.n	8012b32 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012b04:	697b      	ldr	r3, [r7, #20]
 8012b06:	681a      	ldr	r2, [r3, #0]
 8012b08:	68bb      	ldr	r3, [r7, #8]
 8012b0a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8012b0c:	429a      	cmp	r2, r3
 8012b0e:	d00d      	beq.n	8012b2c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012b10:	68bb      	ldr	r3, [r7, #8]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d00a      	beq.n	8012b2c <udp_bind+0xb4>
 8012b16:	68bb      	ldr	r3, [r7, #8]
 8012b18:	681b      	ldr	r3, [r3, #0]
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d006      	beq.n	8012b2c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012b1e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d003      	beq.n	8012b2c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	2b00      	cmp	r3, #0
 8012b2a:	d102      	bne.n	8012b32 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8012b2c:	f06f 0307 	mvn.w	r3, #7
 8012b30:	e01c      	b.n	8012b6c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012b32:	697b      	ldr	r3, [r7, #20]
 8012b34:	68db      	ldr	r3, [r3, #12]
 8012b36:	617b      	str	r3, [r7, #20]
 8012b38:	697b      	ldr	r3, [r7, #20]
 8012b3a:	2b00      	cmp	r3, #0
 8012b3c:	d1d9      	bne.n	8012af2 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8012b3e:	68bb      	ldr	r3, [r7, #8]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d002      	beq.n	8012b4a <udp_bind+0xd2>
 8012b44:	68bb      	ldr	r3, [r7, #8]
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	e000      	b.n	8012b4c <udp_bind+0xd4>
 8012b4a:	2300      	movs	r3, #0
 8012b4c:	68fa      	ldr	r2, [r7, #12]
 8012b4e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8012b50:	68fb      	ldr	r3, [r7, #12]
 8012b52:	88fa      	ldrh	r2, [r7, #6]
 8012b54:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8012b56:	7cfb      	ldrb	r3, [r7, #19]
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d106      	bne.n	8012b6a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8012b5c:	4b09      	ldr	r3, [pc, #36]	@ (8012b84 <udp_bind+0x10c>)
 8012b5e:	681a      	ldr	r2, [r3, #0]
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8012b64:	4a07      	ldr	r2, [pc, #28]	@ (8012b84 <udp_bind+0x10c>)
 8012b66:	68fb      	ldr	r3, [r7, #12]
 8012b68:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8012b6a:	2300      	movs	r3, #0
}
 8012b6c:	4618      	mov	r0, r3
 8012b6e:	3718      	adds	r7, #24
 8012b70:	46bd      	mov	sp, r7
 8012b72:	bd80      	pop	{r7, pc}
 8012b74:	0801e9e4 	.word	0x0801e9e4
 8012b78:	0801d9d4 	.word	0x0801d9d4
 8012b7c:	0801dc9c 	.word	0x0801dc9c
 8012b80:	0801da28 	.word	0x0801da28
 8012b84:	20008870 	.word	0x20008870

08012b88 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012b88:	b580      	push	{r7, lr}
 8012b8a:	b086      	sub	sp, #24
 8012b8c:	af00      	add	r7, sp, #0
 8012b8e:	60f8      	str	r0, [r7, #12]
 8012b90:	60b9      	str	r1, [r7, #8]
 8012b92:	4613      	mov	r3, r2
 8012b94:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	d109      	bne.n	8012bb0 <udp_connect+0x28>
 8012b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8012c50 <udp_connect+0xc8>)
 8012b9e:	f240 4235 	movw	r2, #1077	@ 0x435
 8012ba2:	492c      	ldr	r1, [pc, #176]	@ (8012c54 <udp_connect+0xcc>)
 8012ba4:	482c      	ldr	r0, [pc, #176]	@ (8012c58 <udp_connect+0xd0>)
 8012ba6:	f005 fddd 	bl	8018764 <iprintf>
 8012baa:	f06f 030f 	mvn.w	r3, #15
 8012bae:	e04b      	b.n	8012c48 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8012bb0:	68bb      	ldr	r3, [r7, #8]
 8012bb2:	2b00      	cmp	r3, #0
 8012bb4:	d109      	bne.n	8012bca <udp_connect+0x42>
 8012bb6:	4b26      	ldr	r3, [pc, #152]	@ (8012c50 <udp_connect+0xc8>)
 8012bb8:	f240 4236 	movw	r2, #1078	@ 0x436
 8012bbc:	4927      	ldr	r1, [pc, #156]	@ (8012c5c <udp_connect+0xd4>)
 8012bbe:	4826      	ldr	r0, [pc, #152]	@ (8012c58 <udp_connect+0xd0>)
 8012bc0:	f005 fdd0 	bl	8018764 <iprintf>
 8012bc4:	f06f 030f 	mvn.w	r3, #15
 8012bc8:	e03e      	b.n	8012c48 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8012bca:	68fb      	ldr	r3, [r7, #12]
 8012bcc:	8a5b      	ldrh	r3, [r3, #18]
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d10f      	bne.n	8012bf2 <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8012bd2:	68f9      	ldr	r1, [r7, #12]
 8012bd4:	68fb      	ldr	r3, [r7, #12]
 8012bd6:	8a5b      	ldrh	r3, [r3, #18]
 8012bd8:	461a      	mov	r2, r3
 8012bda:	68f8      	ldr	r0, [r7, #12]
 8012bdc:	f7ff ff4c 	bl	8012a78 <udp_bind>
 8012be0:	4603      	mov	r3, r0
 8012be2:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8012be4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d002      	beq.n	8012bf2 <udp_connect+0x6a>
      return err;
 8012bec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012bf0:	e02a      	b.n	8012c48 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8012bf2:	68bb      	ldr	r3, [r7, #8]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d002      	beq.n	8012bfe <udp_connect+0x76>
 8012bf8:	68bb      	ldr	r3, [r7, #8]
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	e000      	b.n	8012c00 <udp_connect+0x78>
 8012bfe:	2300      	movs	r3, #0
 8012c00:	68fa      	ldr	r2, [r7, #12]
 8012c02:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	88fa      	ldrh	r2, [r7, #6]
 8012c08:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8012c0a:	68fb      	ldr	r3, [r7, #12]
 8012c0c:	7c1b      	ldrb	r3, [r3, #16]
 8012c0e:	f043 0304 	orr.w	r3, r3, #4
 8012c12:	b2da      	uxtb	r2, r3
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012c18:	4b11      	ldr	r3, [pc, #68]	@ (8012c60 <udp_connect+0xd8>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	617b      	str	r3, [r7, #20]
 8012c1e:	e008      	b.n	8012c32 <udp_connect+0xaa>
    if (pcb == ipcb) {
 8012c20:	68fa      	ldr	r2, [r7, #12]
 8012c22:	697b      	ldr	r3, [r7, #20]
 8012c24:	429a      	cmp	r2, r3
 8012c26:	d101      	bne.n	8012c2c <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8012c28:	2300      	movs	r3, #0
 8012c2a:	e00d      	b.n	8012c48 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8012c2c:	697b      	ldr	r3, [r7, #20]
 8012c2e:	68db      	ldr	r3, [r3, #12]
 8012c30:	617b      	str	r3, [r7, #20]
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d1f3      	bne.n	8012c20 <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8012c38:	4b09      	ldr	r3, [pc, #36]	@ (8012c60 <udp_connect+0xd8>)
 8012c3a:	681a      	ldr	r2, [r3, #0]
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8012c40:	4a07      	ldr	r2, [pc, #28]	@ (8012c60 <udp_connect+0xd8>)
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8012c46:	2300      	movs	r3, #0
}
 8012c48:	4618      	mov	r0, r3
 8012c4a:	3718      	adds	r7, #24
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd80      	pop	{r7, pc}
 8012c50:	0801d9d4 	.word	0x0801d9d4
 8012c54:	0801dcb4 	.word	0x0801dcb4
 8012c58:	0801da28 	.word	0x0801da28
 8012c5c:	0801dcd0 	.word	0x0801dcd0
 8012c60:	20008870 	.word	0x20008870

08012c64 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b082      	sub	sp, #8
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	2b00      	cmp	r3, #0
 8012c70:	d107      	bne.n	8012c82 <udp_disconnect+0x1e>
 8012c72:	4b0d      	ldr	r3, [pc, #52]	@ (8012ca8 <udp_disconnect+0x44>)
 8012c74:	f240 426a 	movw	r2, #1130	@ 0x46a
 8012c78:	490c      	ldr	r1, [pc, #48]	@ (8012cac <udp_disconnect+0x48>)
 8012c7a:	480d      	ldr	r0, [pc, #52]	@ (8012cb0 <udp_disconnect+0x4c>)
 8012c7c:	f005 fd72 	bl	8018764 <iprintf>
 8012c80:	e00f      	b.n	8012ca2 <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	2200      	movs	r2, #0
 8012c86:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8012c88:	687b      	ldr	r3, [r7, #4]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	2200      	movs	r2, #0
 8012c92:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	7c1b      	ldrb	r3, [r3, #16]
 8012c98:	f023 0304 	bic.w	r3, r3, #4
 8012c9c:	b2da      	uxtb	r2, r3
 8012c9e:	687b      	ldr	r3, [r7, #4]
 8012ca0:	741a      	strb	r2, [r3, #16]
}
 8012ca2:	3708      	adds	r7, #8
 8012ca4:	46bd      	mov	sp, r7
 8012ca6:	bd80      	pop	{r7, pc}
 8012ca8:	0801d9d4 	.word	0x0801d9d4
 8012cac:	0801dcec 	.word	0x0801dcec
 8012cb0:	0801da28 	.word	0x0801da28

08012cb4 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8012cb4:	b580      	push	{r7, lr}
 8012cb6:	b084      	sub	sp, #16
 8012cb8:	af00      	add	r7, sp, #0
 8012cba:	60f8      	str	r0, [r7, #12]
 8012cbc:	60b9      	str	r1, [r7, #8]
 8012cbe:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8012cc0:	68fb      	ldr	r3, [r7, #12]
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	d107      	bne.n	8012cd6 <udp_recv+0x22>
 8012cc6:	4b08      	ldr	r3, [pc, #32]	@ (8012ce8 <udp_recv+0x34>)
 8012cc8:	f240 428a 	movw	r2, #1162	@ 0x48a
 8012ccc:	4907      	ldr	r1, [pc, #28]	@ (8012cec <udp_recv+0x38>)
 8012cce:	4808      	ldr	r0, [pc, #32]	@ (8012cf0 <udp_recv+0x3c>)
 8012cd0:	f005 fd48 	bl	8018764 <iprintf>
 8012cd4:	e005      	b.n	8012ce2 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	68ba      	ldr	r2, [r7, #8]
 8012cda:	621a      	str	r2, [r3, #32]
  pcb->recv_arg = recv_arg;
 8012cdc:	68fb      	ldr	r3, [r7, #12]
 8012cde:	687a      	ldr	r2, [r7, #4]
 8012ce0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8012ce2:	3710      	adds	r7, #16
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	bd80      	pop	{r7, pc}
 8012ce8:	0801d9d4 	.word	0x0801d9d4
 8012cec:	0801dd08 	.word	0x0801dd08
 8012cf0:	0801da28 	.word	0x0801da28

08012cf4 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8012cf4:	b580      	push	{r7, lr}
 8012cf6:	b084      	sub	sp, #16
 8012cf8:	af00      	add	r7, sp, #0
 8012cfa:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d107      	bne.n	8012d12 <udp_remove+0x1e>
 8012d02:	4b19      	ldr	r3, [pc, #100]	@ (8012d68 <udp_remove+0x74>)
 8012d04:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 8012d08:	4918      	ldr	r1, [pc, #96]	@ (8012d6c <udp_remove+0x78>)
 8012d0a:	4819      	ldr	r0, [pc, #100]	@ (8012d70 <udp_remove+0x7c>)
 8012d0c:	f005 fd2a 	bl	8018764 <iprintf>
 8012d10:	e026      	b.n	8012d60 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8012d12:	4b18      	ldr	r3, [pc, #96]	@ (8012d74 <udp_remove+0x80>)
 8012d14:	681b      	ldr	r3, [r3, #0]
 8012d16:	687a      	ldr	r2, [r7, #4]
 8012d18:	429a      	cmp	r2, r3
 8012d1a:	d105      	bne.n	8012d28 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8012d1c:	4b15      	ldr	r3, [pc, #84]	@ (8012d74 <udp_remove+0x80>)
 8012d1e:	681b      	ldr	r3, [r3, #0]
 8012d20:	68db      	ldr	r3, [r3, #12]
 8012d22:	4a14      	ldr	r2, [pc, #80]	@ (8012d74 <udp_remove+0x80>)
 8012d24:	6013      	str	r3, [r2, #0]
 8012d26:	e017      	b.n	8012d58 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012d28:	4b12      	ldr	r3, [pc, #72]	@ (8012d74 <udp_remove+0x80>)
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	60fb      	str	r3, [r7, #12]
 8012d2e:	e010      	b.n	8012d52 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	68db      	ldr	r3, [r3, #12]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d009      	beq.n	8012d4c <udp_remove+0x58>
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	68db      	ldr	r3, [r3, #12]
 8012d3c:	687a      	ldr	r2, [r7, #4]
 8012d3e:	429a      	cmp	r2, r3
 8012d40:	d104      	bne.n	8012d4c <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	68da      	ldr	r2, [r3, #12]
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	60da      	str	r2, [r3, #12]
        break;
 8012d4a:	e005      	b.n	8012d58 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	68db      	ldr	r3, [r3, #12]
 8012d50:	60fb      	str	r3, [r7, #12]
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d1eb      	bne.n	8012d30 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8012d58:	6879      	ldr	r1, [r7, #4]
 8012d5a:	2000      	movs	r0, #0
 8012d5c:	f7f8 fe36 	bl	800b9cc <memp_free>
}
 8012d60:	3710      	adds	r7, #16
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}
 8012d66:	bf00      	nop
 8012d68:	0801d9d4 	.word	0x0801d9d4
 8012d6c:	0801dd20 	.word	0x0801dd20
 8012d70:	0801da28 	.word	0x0801da28
 8012d74:	20008870 	.word	0x20008870

08012d78 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8012d78:	b580      	push	{r7, lr}
 8012d7a:	b082      	sub	sp, #8
 8012d7c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8012d7e:	2000      	movs	r0, #0
 8012d80:	f7f8 fdb4 	bl	800b8ec <memp_malloc>
 8012d84:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d00a      	beq.n	8012da2 <udp_new+0x2a>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8012d8c:	2228      	movs	r2, #40	@ 0x28
 8012d8e:	2100      	movs	r1, #0
 8012d90:	6878      	ldr	r0, [r7, #4]
 8012d92:	f005 ff51 	bl	8018c38 <memset>
    pcb->ttl = UDP_TTL;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	22ff      	movs	r2, #255	@ 0xff
 8012d9a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	22ff      	movs	r2, #255	@ 0xff
 8012da0:	775a      	strb	r2, [r3, #29]
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8012da2:	687b      	ldr	r3, [r7, #4]
}
 8012da4:	4618      	mov	r0, r3
 8012da6:	3708      	adds	r7, #8
 8012da8:	46bd      	mov	sp, r7
 8012daa:	bd80      	pop	{r7, pc}

08012dac <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012dac:	b480      	push	{r7}
 8012dae:	b085      	sub	sp, #20
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
 8012db4:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	d01e      	beq.n	8012dfa <udp_netif_ip_addr_changed+0x4e>
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d01a      	beq.n	8012dfa <udp_netif_ip_addr_changed+0x4e>
 8012dc4:	683b      	ldr	r3, [r7, #0]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d017      	beq.n	8012dfa <udp_netif_ip_addr_changed+0x4e>
 8012dca:	683b      	ldr	r3, [r7, #0]
 8012dcc:	681b      	ldr	r3, [r3, #0]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d013      	beq.n	8012dfa <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8012e08 <udp_netif_ip_addr_changed+0x5c>)
 8012dd4:	681b      	ldr	r3, [r3, #0]
 8012dd6:	60fb      	str	r3, [r7, #12]
 8012dd8:	e00c      	b.n	8012df4 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	681a      	ldr	r2, [r3, #0]
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	429a      	cmp	r2, r3
 8012de4:	d103      	bne.n	8012dee <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8012de6:	683b      	ldr	r3, [r7, #0]
 8012de8:	681a      	ldr	r2, [r3, #0]
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012dee:	68fb      	ldr	r3, [r7, #12]
 8012df0:	68db      	ldr	r3, [r3, #12]
 8012df2:	60fb      	str	r3, [r7, #12]
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d1ef      	bne.n	8012dda <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012dfa:	bf00      	nop
 8012dfc:	3714      	adds	r7, #20
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e04:	4770      	bx	lr
 8012e06:	bf00      	nop
 8012e08:	20008870 	.word	0x20008870

08012e0c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012e0c:	b580      	push	{r7, lr}
 8012e0e:	b082      	sub	sp, #8
 8012e10:	af00      	add	r7, sp, #0
 8012e12:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012e14:	4915      	ldr	r1, [pc, #84]	@ (8012e6c <etharp_free_entry+0x60>)
 8012e16:	687a      	ldr	r2, [r7, #4]
 8012e18:	4613      	mov	r3, r2
 8012e1a:	005b      	lsls	r3, r3, #1
 8012e1c:	4413      	add	r3, r2
 8012e1e:	00db      	lsls	r3, r3, #3
 8012e20:	440b      	add	r3, r1
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d013      	beq.n	8012e50 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8012e28:	4910      	ldr	r1, [pc, #64]	@ (8012e6c <etharp_free_entry+0x60>)
 8012e2a:	687a      	ldr	r2, [r7, #4]
 8012e2c:	4613      	mov	r3, r2
 8012e2e:	005b      	lsls	r3, r3, #1
 8012e30:	4413      	add	r3, r2
 8012e32:	00db      	lsls	r3, r3, #3
 8012e34:	440b      	add	r3, r1
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	4618      	mov	r0, r3
 8012e3a:	f7f9 fc5b 	bl	800c6f4 <pbuf_free>
    arp_table[i].q = NULL;
 8012e3e:	490b      	ldr	r1, [pc, #44]	@ (8012e6c <etharp_free_entry+0x60>)
 8012e40:	687a      	ldr	r2, [r7, #4]
 8012e42:	4613      	mov	r3, r2
 8012e44:	005b      	lsls	r3, r3, #1
 8012e46:	4413      	add	r3, r2
 8012e48:	00db      	lsls	r3, r3, #3
 8012e4a:	440b      	add	r3, r1
 8012e4c:	2200      	movs	r2, #0
 8012e4e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012e50:	4906      	ldr	r1, [pc, #24]	@ (8012e6c <etharp_free_entry+0x60>)
 8012e52:	687a      	ldr	r2, [r7, #4]
 8012e54:	4613      	mov	r3, r2
 8012e56:	005b      	lsls	r3, r3, #1
 8012e58:	4413      	add	r3, r2
 8012e5a:	00db      	lsls	r3, r3, #3
 8012e5c:	440b      	add	r3, r1
 8012e5e:	3314      	adds	r3, #20
 8012e60:	2200      	movs	r2, #0
 8012e62:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012e64:	bf00      	nop
 8012e66:	3708      	adds	r7, #8
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	bd80      	pop	{r7, pc}
 8012e6c:	20008874 	.word	0x20008874

08012e70 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012e70:	b580      	push	{r7, lr}
 8012e72:	b082      	sub	sp, #8
 8012e74:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012e76:	2300      	movs	r3, #0
 8012e78:	607b      	str	r3, [r7, #4]
 8012e7a:	e096      	b.n	8012faa <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012e7c:	494f      	ldr	r1, [pc, #316]	@ (8012fbc <etharp_tmr+0x14c>)
 8012e7e:	687a      	ldr	r2, [r7, #4]
 8012e80:	4613      	mov	r3, r2
 8012e82:	005b      	lsls	r3, r3, #1
 8012e84:	4413      	add	r3, r2
 8012e86:	00db      	lsls	r3, r3, #3
 8012e88:	440b      	add	r3, r1
 8012e8a:	3314      	adds	r3, #20
 8012e8c:	781b      	ldrb	r3, [r3, #0]
 8012e8e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012e90:	78fb      	ldrb	r3, [r7, #3]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	f000 8086 	beq.w	8012fa4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8012e98:	4948      	ldr	r1, [pc, #288]	@ (8012fbc <etharp_tmr+0x14c>)
 8012e9a:	687a      	ldr	r2, [r7, #4]
 8012e9c:	4613      	mov	r3, r2
 8012e9e:	005b      	lsls	r3, r3, #1
 8012ea0:	4413      	add	r3, r2
 8012ea2:	00db      	lsls	r3, r3, #3
 8012ea4:	440b      	add	r3, r1
 8012ea6:	3312      	adds	r3, #18
 8012ea8:	881b      	ldrh	r3, [r3, #0]
 8012eaa:	3301      	adds	r3, #1
 8012eac:	b298      	uxth	r0, r3
 8012eae:	4943      	ldr	r1, [pc, #268]	@ (8012fbc <etharp_tmr+0x14c>)
 8012eb0:	687a      	ldr	r2, [r7, #4]
 8012eb2:	4613      	mov	r3, r2
 8012eb4:	005b      	lsls	r3, r3, #1
 8012eb6:	4413      	add	r3, r2
 8012eb8:	00db      	lsls	r3, r3, #3
 8012eba:	440b      	add	r3, r1
 8012ebc:	3312      	adds	r3, #18
 8012ebe:	4602      	mov	r2, r0
 8012ec0:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012ec2:	493e      	ldr	r1, [pc, #248]	@ (8012fbc <etharp_tmr+0x14c>)
 8012ec4:	687a      	ldr	r2, [r7, #4]
 8012ec6:	4613      	mov	r3, r2
 8012ec8:	005b      	lsls	r3, r3, #1
 8012eca:	4413      	add	r3, r2
 8012ecc:	00db      	lsls	r3, r3, #3
 8012ece:	440b      	add	r3, r1
 8012ed0:	3312      	adds	r3, #18
 8012ed2:	881b      	ldrh	r3, [r3, #0]
 8012ed4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012ed8:	d215      	bcs.n	8012f06 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012eda:	4938      	ldr	r1, [pc, #224]	@ (8012fbc <etharp_tmr+0x14c>)
 8012edc:	687a      	ldr	r2, [r7, #4]
 8012ede:	4613      	mov	r3, r2
 8012ee0:	005b      	lsls	r3, r3, #1
 8012ee2:	4413      	add	r3, r2
 8012ee4:	00db      	lsls	r3, r3, #3
 8012ee6:	440b      	add	r3, r1
 8012ee8:	3314      	adds	r3, #20
 8012eea:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012eec:	2b01      	cmp	r3, #1
 8012eee:	d10e      	bne.n	8012f0e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012ef0:	4932      	ldr	r1, [pc, #200]	@ (8012fbc <etharp_tmr+0x14c>)
 8012ef2:	687a      	ldr	r2, [r7, #4]
 8012ef4:	4613      	mov	r3, r2
 8012ef6:	005b      	lsls	r3, r3, #1
 8012ef8:	4413      	add	r3, r2
 8012efa:	00db      	lsls	r3, r3, #3
 8012efc:	440b      	add	r3, r1
 8012efe:	3312      	adds	r3, #18
 8012f00:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012f02:	2b04      	cmp	r3, #4
 8012f04:	d903      	bls.n	8012f0e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012f06:	6878      	ldr	r0, [r7, #4]
 8012f08:	f7ff ff80 	bl	8012e0c <etharp_free_entry>
 8012f0c:	e04a      	b.n	8012fa4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012f0e:	492b      	ldr	r1, [pc, #172]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f10:	687a      	ldr	r2, [r7, #4]
 8012f12:	4613      	mov	r3, r2
 8012f14:	005b      	lsls	r3, r3, #1
 8012f16:	4413      	add	r3, r2
 8012f18:	00db      	lsls	r3, r3, #3
 8012f1a:	440b      	add	r3, r1
 8012f1c:	3314      	adds	r3, #20
 8012f1e:	781b      	ldrb	r3, [r3, #0]
 8012f20:	2b03      	cmp	r3, #3
 8012f22:	d10a      	bne.n	8012f3a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012f24:	4925      	ldr	r1, [pc, #148]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f26:	687a      	ldr	r2, [r7, #4]
 8012f28:	4613      	mov	r3, r2
 8012f2a:	005b      	lsls	r3, r3, #1
 8012f2c:	4413      	add	r3, r2
 8012f2e:	00db      	lsls	r3, r3, #3
 8012f30:	440b      	add	r3, r1
 8012f32:	3314      	adds	r3, #20
 8012f34:	2204      	movs	r2, #4
 8012f36:	701a      	strb	r2, [r3, #0]
 8012f38:	e034      	b.n	8012fa4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8012f3a:	4920      	ldr	r1, [pc, #128]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f3c:	687a      	ldr	r2, [r7, #4]
 8012f3e:	4613      	mov	r3, r2
 8012f40:	005b      	lsls	r3, r3, #1
 8012f42:	4413      	add	r3, r2
 8012f44:	00db      	lsls	r3, r3, #3
 8012f46:	440b      	add	r3, r1
 8012f48:	3314      	adds	r3, #20
 8012f4a:	781b      	ldrb	r3, [r3, #0]
 8012f4c:	2b04      	cmp	r3, #4
 8012f4e:	d10a      	bne.n	8012f66 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012f50:	491a      	ldr	r1, [pc, #104]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f52:	687a      	ldr	r2, [r7, #4]
 8012f54:	4613      	mov	r3, r2
 8012f56:	005b      	lsls	r3, r3, #1
 8012f58:	4413      	add	r3, r2
 8012f5a:	00db      	lsls	r3, r3, #3
 8012f5c:	440b      	add	r3, r1
 8012f5e:	3314      	adds	r3, #20
 8012f60:	2202      	movs	r2, #2
 8012f62:	701a      	strb	r2, [r3, #0]
 8012f64:	e01e      	b.n	8012fa4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012f66:	4915      	ldr	r1, [pc, #84]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f68:	687a      	ldr	r2, [r7, #4]
 8012f6a:	4613      	mov	r3, r2
 8012f6c:	005b      	lsls	r3, r3, #1
 8012f6e:	4413      	add	r3, r2
 8012f70:	00db      	lsls	r3, r3, #3
 8012f72:	440b      	add	r3, r1
 8012f74:	3314      	adds	r3, #20
 8012f76:	781b      	ldrb	r3, [r3, #0]
 8012f78:	2b01      	cmp	r3, #1
 8012f7a:	d113      	bne.n	8012fa4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012f7c:	490f      	ldr	r1, [pc, #60]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f7e:	687a      	ldr	r2, [r7, #4]
 8012f80:	4613      	mov	r3, r2
 8012f82:	005b      	lsls	r3, r3, #1
 8012f84:	4413      	add	r3, r2
 8012f86:	00db      	lsls	r3, r3, #3
 8012f88:	440b      	add	r3, r1
 8012f8a:	3308      	adds	r3, #8
 8012f8c:	6818      	ldr	r0, [r3, #0]
 8012f8e:	687a      	ldr	r2, [r7, #4]
 8012f90:	4613      	mov	r3, r2
 8012f92:	005b      	lsls	r3, r3, #1
 8012f94:	4413      	add	r3, r2
 8012f96:	00db      	lsls	r3, r3, #3
 8012f98:	4a08      	ldr	r2, [pc, #32]	@ (8012fbc <etharp_tmr+0x14c>)
 8012f9a:	4413      	add	r3, r2
 8012f9c:	3304      	adds	r3, #4
 8012f9e:	4619      	mov	r1, r3
 8012fa0:	f000 fe6e 	bl	8013c80 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	3301      	adds	r3, #1
 8012fa8:	607b      	str	r3, [r7, #4]
 8012faa:	687b      	ldr	r3, [r7, #4]
 8012fac:	2b09      	cmp	r3, #9
 8012fae:	f77f af65 	ble.w	8012e7c <etharp_tmr+0xc>
      }
    }
  }
}
 8012fb2:	bf00      	nop
 8012fb4:	bf00      	nop
 8012fb6:	3708      	adds	r7, #8
 8012fb8:	46bd      	mov	sp, r7
 8012fba:	bd80      	pop	{r7, pc}
 8012fbc:	20008874 	.word	0x20008874

08012fc0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b08a      	sub	sp, #40	@ 0x28
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	60f8      	str	r0, [r7, #12]
 8012fc8:	460b      	mov	r3, r1
 8012fca:	607a      	str	r2, [r7, #4]
 8012fcc:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012fce:	230a      	movs	r3, #10
 8012fd0:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012fd2:	230a      	movs	r3, #10
 8012fd4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8012fd6:	230a      	movs	r3, #10
 8012fd8:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8012fda:	2300      	movs	r3, #0
 8012fdc:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012fde:	230a      	movs	r3, #10
 8012fe0:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	83bb      	strh	r3, [r7, #28]
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	837b      	strh	r3, [r7, #26]
 8012fea:	2300      	movs	r3, #0
 8012fec:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012fee:	2300      	movs	r3, #0
 8012ff0:	843b      	strh	r3, [r7, #32]
 8012ff2:	e0ae      	b.n	8013152 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012ff4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012ff8:	49a6      	ldr	r1, [pc, #664]	@ (8013294 <etharp_find_entry+0x2d4>)
 8012ffa:	4613      	mov	r3, r2
 8012ffc:	005b      	lsls	r3, r3, #1
 8012ffe:	4413      	add	r3, r2
 8013000:	00db      	lsls	r3, r3, #3
 8013002:	440b      	add	r3, r1
 8013004:	3314      	adds	r3, #20
 8013006:	781b      	ldrb	r3, [r3, #0]
 8013008:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801300a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801300e:	2b0a      	cmp	r3, #10
 8013010:	d105      	bne.n	801301e <etharp_find_entry+0x5e>
 8013012:	7dfb      	ldrb	r3, [r7, #23]
 8013014:	2b00      	cmp	r3, #0
 8013016:	d102      	bne.n	801301e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8013018:	8c3b      	ldrh	r3, [r7, #32]
 801301a:	847b      	strh	r3, [r7, #34]	@ 0x22
 801301c:	e095      	b.n	801314a <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801301e:	7dfb      	ldrb	r3, [r7, #23]
 8013020:	2b00      	cmp	r3, #0
 8013022:	f000 8092 	beq.w	801314a <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8013026:	7dfb      	ldrb	r3, [r7, #23]
 8013028:	2b01      	cmp	r3, #1
 801302a:	d009      	beq.n	8013040 <etharp_find_entry+0x80>
 801302c:	7dfb      	ldrb	r3, [r7, #23]
 801302e:	2b01      	cmp	r3, #1
 8013030:	d806      	bhi.n	8013040 <etharp_find_entry+0x80>
 8013032:	4b99      	ldr	r3, [pc, #612]	@ (8013298 <etharp_find_entry+0x2d8>)
 8013034:	f240 1223 	movw	r2, #291	@ 0x123
 8013038:	4998      	ldr	r1, [pc, #608]	@ (801329c <etharp_find_entry+0x2dc>)
 801303a:	4899      	ldr	r0, [pc, #612]	@ (80132a0 <etharp_find_entry+0x2e0>)
 801303c:	f005 fb92 	bl	8018764 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d020      	beq.n	8013088 <etharp_find_entry+0xc8>
 8013046:	68fb      	ldr	r3, [r7, #12]
 8013048:	6819      	ldr	r1, [r3, #0]
 801304a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801304e:	4891      	ldr	r0, [pc, #580]	@ (8013294 <etharp_find_entry+0x2d4>)
 8013050:	4613      	mov	r3, r2
 8013052:	005b      	lsls	r3, r3, #1
 8013054:	4413      	add	r3, r2
 8013056:	00db      	lsls	r3, r3, #3
 8013058:	4403      	add	r3, r0
 801305a:	3304      	adds	r3, #4
 801305c:	681b      	ldr	r3, [r3, #0]
 801305e:	4299      	cmp	r1, r3
 8013060:	d112      	bne.n	8013088 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d00c      	beq.n	8013082 <etharp_find_entry+0xc2>
 8013068:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801306c:	4989      	ldr	r1, [pc, #548]	@ (8013294 <etharp_find_entry+0x2d4>)
 801306e:	4613      	mov	r3, r2
 8013070:	005b      	lsls	r3, r3, #1
 8013072:	4413      	add	r3, r2
 8013074:	00db      	lsls	r3, r3, #3
 8013076:	440b      	add	r3, r1
 8013078:	3308      	adds	r3, #8
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	687a      	ldr	r2, [r7, #4]
 801307e:	429a      	cmp	r2, r3
 8013080:	d102      	bne.n	8013088 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8013082:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013086:	e100      	b.n	801328a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8013088:	7dfb      	ldrb	r3, [r7, #23]
 801308a:	2b01      	cmp	r3, #1
 801308c:	d140      	bne.n	8013110 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801308e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013092:	4980      	ldr	r1, [pc, #512]	@ (8013294 <etharp_find_entry+0x2d4>)
 8013094:	4613      	mov	r3, r2
 8013096:	005b      	lsls	r3, r3, #1
 8013098:	4413      	add	r3, r2
 801309a:	00db      	lsls	r3, r3, #3
 801309c:	440b      	add	r3, r1
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	2b00      	cmp	r3, #0
 80130a2:	d01a      	beq.n	80130da <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 80130a4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130a8:	497a      	ldr	r1, [pc, #488]	@ (8013294 <etharp_find_entry+0x2d4>)
 80130aa:	4613      	mov	r3, r2
 80130ac:	005b      	lsls	r3, r3, #1
 80130ae:	4413      	add	r3, r2
 80130b0:	00db      	lsls	r3, r3, #3
 80130b2:	440b      	add	r3, r1
 80130b4:	3312      	adds	r3, #18
 80130b6:	881b      	ldrh	r3, [r3, #0]
 80130b8:	8bba      	ldrh	r2, [r7, #28]
 80130ba:	429a      	cmp	r2, r3
 80130bc:	d845      	bhi.n	801314a <etharp_find_entry+0x18a>
            old_queue = i;
 80130be:	8c3b      	ldrh	r3, [r7, #32]
 80130c0:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 80130c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130c6:	4973      	ldr	r1, [pc, #460]	@ (8013294 <etharp_find_entry+0x2d4>)
 80130c8:	4613      	mov	r3, r2
 80130ca:	005b      	lsls	r3, r3, #1
 80130cc:	4413      	add	r3, r2
 80130ce:	00db      	lsls	r3, r3, #3
 80130d0:	440b      	add	r3, r1
 80130d2:	3312      	adds	r3, #18
 80130d4:	881b      	ldrh	r3, [r3, #0]
 80130d6:	83bb      	strh	r3, [r7, #28]
 80130d8:	e037      	b.n	801314a <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 80130da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130de:	496d      	ldr	r1, [pc, #436]	@ (8013294 <etharp_find_entry+0x2d4>)
 80130e0:	4613      	mov	r3, r2
 80130e2:	005b      	lsls	r3, r3, #1
 80130e4:	4413      	add	r3, r2
 80130e6:	00db      	lsls	r3, r3, #3
 80130e8:	440b      	add	r3, r1
 80130ea:	3312      	adds	r3, #18
 80130ec:	881b      	ldrh	r3, [r3, #0]
 80130ee:	8b7a      	ldrh	r2, [r7, #26]
 80130f0:	429a      	cmp	r2, r3
 80130f2:	d82a      	bhi.n	801314a <etharp_find_entry+0x18a>
            old_pending = i;
 80130f4:	8c3b      	ldrh	r3, [r7, #32]
 80130f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 80130f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130fc:	4965      	ldr	r1, [pc, #404]	@ (8013294 <etharp_find_entry+0x2d4>)
 80130fe:	4613      	mov	r3, r2
 8013100:	005b      	lsls	r3, r3, #1
 8013102:	4413      	add	r3, r2
 8013104:	00db      	lsls	r3, r3, #3
 8013106:	440b      	add	r3, r1
 8013108:	3312      	adds	r3, #18
 801310a:	881b      	ldrh	r3, [r3, #0]
 801310c:	837b      	strh	r3, [r7, #26]
 801310e:	e01c      	b.n	801314a <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8013110:	7dfb      	ldrb	r3, [r7, #23]
 8013112:	2b01      	cmp	r3, #1
 8013114:	d919      	bls.n	801314a <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8013116:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801311a:	495e      	ldr	r1, [pc, #376]	@ (8013294 <etharp_find_entry+0x2d4>)
 801311c:	4613      	mov	r3, r2
 801311e:	005b      	lsls	r3, r3, #1
 8013120:	4413      	add	r3, r2
 8013122:	00db      	lsls	r3, r3, #3
 8013124:	440b      	add	r3, r1
 8013126:	3312      	adds	r3, #18
 8013128:	881b      	ldrh	r3, [r3, #0]
 801312a:	8b3a      	ldrh	r2, [r7, #24]
 801312c:	429a      	cmp	r2, r3
 801312e:	d80c      	bhi.n	801314a <etharp_find_entry+0x18a>
            old_stable = i;
 8013130:	8c3b      	ldrh	r3, [r7, #32]
 8013132:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8013134:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013138:	4956      	ldr	r1, [pc, #344]	@ (8013294 <etharp_find_entry+0x2d4>)
 801313a:	4613      	mov	r3, r2
 801313c:	005b      	lsls	r3, r3, #1
 801313e:	4413      	add	r3, r2
 8013140:	00db      	lsls	r3, r3, #3
 8013142:	440b      	add	r3, r1
 8013144:	3312      	adds	r3, #18
 8013146:	881b      	ldrh	r3, [r3, #0]
 8013148:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801314a:	8c3b      	ldrh	r3, [r7, #32]
 801314c:	3301      	adds	r3, #1
 801314e:	b29b      	uxth	r3, r3
 8013150:	843b      	strh	r3, [r7, #32]
 8013152:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013156:	2b09      	cmp	r3, #9
 8013158:	f77f af4c 	ble.w	8012ff4 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801315c:	7afb      	ldrb	r3, [r7, #11]
 801315e:	f003 0302 	and.w	r3, r3, #2
 8013162:	2b00      	cmp	r3, #0
 8013164:	d108      	bne.n	8013178 <etharp_find_entry+0x1b8>
 8013166:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801316a:	2b0a      	cmp	r3, #10
 801316c:	d107      	bne.n	801317e <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801316e:	7afb      	ldrb	r3, [r7, #11]
 8013170:	f003 0301 	and.w	r3, r3, #1
 8013174:	2b00      	cmp	r3, #0
 8013176:	d102      	bne.n	801317e <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8013178:	f04f 33ff 	mov.w	r3, #4294967295
 801317c:	e085      	b.n	801328a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801317e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013182:	2b09      	cmp	r3, #9
 8013184:	dc02      	bgt.n	801318c <etharp_find_entry+0x1cc>
    i = empty;
 8013186:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013188:	843b      	strh	r3, [r7, #32]
 801318a:	e039      	b.n	8013200 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801318c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013190:	2b09      	cmp	r3, #9
 8013192:	dc14      	bgt.n	80131be <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8013194:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013196:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8013198:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801319c:	493d      	ldr	r1, [pc, #244]	@ (8013294 <etharp_find_entry+0x2d4>)
 801319e:	4613      	mov	r3, r2
 80131a0:	005b      	lsls	r3, r3, #1
 80131a2:	4413      	add	r3, r2
 80131a4:	00db      	lsls	r3, r3, #3
 80131a6:	440b      	add	r3, r1
 80131a8:	681b      	ldr	r3, [r3, #0]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d018      	beq.n	80131e0 <etharp_find_entry+0x220>
 80131ae:	4b3a      	ldr	r3, [pc, #232]	@ (8013298 <etharp_find_entry+0x2d8>)
 80131b0:	f240 126d 	movw	r2, #365	@ 0x16d
 80131b4:	493b      	ldr	r1, [pc, #236]	@ (80132a4 <etharp_find_entry+0x2e4>)
 80131b6:	483a      	ldr	r0, [pc, #232]	@ (80132a0 <etharp_find_entry+0x2e0>)
 80131b8:	f005 fad4 	bl	8018764 <iprintf>
 80131bc:	e010      	b.n	80131e0 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 80131be:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80131c2:	2b09      	cmp	r3, #9
 80131c4:	dc02      	bgt.n	80131cc <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 80131c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80131c8:	843b      	strh	r3, [r7, #32]
 80131ca:	e009      	b.n	80131e0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 80131cc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80131d0:	2b09      	cmp	r3, #9
 80131d2:	dc02      	bgt.n	80131da <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 80131d4:	8bfb      	ldrh	r3, [r7, #30]
 80131d6:	843b      	strh	r3, [r7, #32]
 80131d8:	e002      	b.n	80131e0 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 80131da:	f04f 33ff 	mov.w	r3, #4294967295
 80131de:	e054      	b.n	801328a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80131e0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80131e4:	2b09      	cmp	r3, #9
 80131e6:	dd06      	ble.n	80131f6 <etharp_find_entry+0x236>
 80131e8:	4b2b      	ldr	r3, [pc, #172]	@ (8013298 <etharp_find_entry+0x2d8>)
 80131ea:	f240 127f 	movw	r2, #383	@ 0x17f
 80131ee:	492e      	ldr	r1, [pc, #184]	@ (80132a8 <etharp_find_entry+0x2e8>)
 80131f0:	482b      	ldr	r0, [pc, #172]	@ (80132a0 <etharp_find_entry+0x2e0>)
 80131f2:	f005 fab7 	bl	8018764 <iprintf>
    etharp_free_entry(i);
 80131f6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80131fa:	4618      	mov	r0, r3
 80131fc:	f7ff fe06 	bl	8012e0c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013200:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013204:	2b09      	cmp	r3, #9
 8013206:	dd06      	ble.n	8013216 <etharp_find_entry+0x256>
 8013208:	4b23      	ldr	r3, [pc, #140]	@ (8013298 <etharp_find_entry+0x2d8>)
 801320a:	f240 1283 	movw	r2, #387	@ 0x183
 801320e:	4926      	ldr	r1, [pc, #152]	@ (80132a8 <etharp_find_entry+0x2e8>)
 8013210:	4823      	ldr	r0, [pc, #140]	@ (80132a0 <etharp_find_entry+0x2e0>)
 8013212:	f005 faa7 	bl	8018764 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013216:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801321a:	491e      	ldr	r1, [pc, #120]	@ (8013294 <etharp_find_entry+0x2d4>)
 801321c:	4613      	mov	r3, r2
 801321e:	005b      	lsls	r3, r3, #1
 8013220:	4413      	add	r3, r2
 8013222:	00db      	lsls	r3, r3, #3
 8013224:	440b      	add	r3, r1
 8013226:	3314      	adds	r3, #20
 8013228:	781b      	ldrb	r3, [r3, #0]
 801322a:	2b00      	cmp	r3, #0
 801322c:	d006      	beq.n	801323c <etharp_find_entry+0x27c>
 801322e:	4b1a      	ldr	r3, [pc, #104]	@ (8013298 <etharp_find_entry+0x2d8>)
 8013230:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8013234:	491d      	ldr	r1, [pc, #116]	@ (80132ac <etharp_find_entry+0x2ec>)
 8013236:	481a      	ldr	r0, [pc, #104]	@ (80132a0 <etharp_find_entry+0x2e0>)
 8013238:	f005 fa94 	bl	8018764 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	2b00      	cmp	r3, #0
 8013240:	d00b      	beq.n	801325a <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8013242:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	6819      	ldr	r1, [r3, #0]
 801324a:	4812      	ldr	r0, [pc, #72]	@ (8013294 <etharp_find_entry+0x2d4>)
 801324c:	4613      	mov	r3, r2
 801324e:	005b      	lsls	r3, r3, #1
 8013250:	4413      	add	r3, r2
 8013252:	00db      	lsls	r3, r3, #3
 8013254:	4403      	add	r3, r0
 8013256:	3304      	adds	r3, #4
 8013258:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801325a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801325e:	490d      	ldr	r1, [pc, #52]	@ (8013294 <etharp_find_entry+0x2d4>)
 8013260:	4613      	mov	r3, r2
 8013262:	005b      	lsls	r3, r3, #1
 8013264:	4413      	add	r3, r2
 8013266:	00db      	lsls	r3, r3, #3
 8013268:	440b      	add	r3, r1
 801326a:	3312      	adds	r3, #18
 801326c:	2200      	movs	r2, #0
 801326e:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8013270:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8013274:	4907      	ldr	r1, [pc, #28]	@ (8013294 <etharp_find_entry+0x2d4>)
 8013276:	4613      	mov	r3, r2
 8013278:	005b      	lsls	r3, r3, #1
 801327a:	4413      	add	r3, r2
 801327c:	00db      	lsls	r3, r3, #3
 801327e:	440b      	add	r3, r1
 8013280:	3308      	adds	r3, #8
 8013282:	687a      	ldr	r2, [r7, #4]
 8013284:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013286:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801328a:	4618      	mov	r0, r3
 801328c:	3728      	adds	r7, #40	@ 0x28
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}
 8013292:	bf00      	nop
 8013294:	20008874 	.word	0x20008874
 8013298:	0801dd38 	.word	0x0801dd38
 801329c:	0801dd70 	.word	0x0801dd70
 80132a0:	0801ddb0 	.word	0x0801ddb0
 80132a4:	0801ddd8 	.word	0x0801ddd8
 80132a8:	0801ddf0 	.word	0x0801ddf0
 80132ac:	0801de04 	.word	0x0801de04

080132b0 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80132b0:	b580      	push	{r7, lr}
 80132b2:	b088      	sub	sp, #32
 80132b4:	af02      	add	r7, sp, #8
 80132b6:	60f8      	str	r0, [r7, #12]
 80132b8:	60b9      	str	r1, [r7, #8]
 80132ba:	607a      	str	r2, [r7, #4]
 80132bc:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80132c4:	2b06      	cmp	r3, #6
 80132c6:	d006      	beq.n	80132d6 <etharp_update_arp_entry+0x26>
 80132c8:	4b48      	ldr	r3, [pc, #288]	@ (80133ec <etharp_update_arp_entry+0x13c>)
 80132ca:	f240 12a9 	movw	r2, #425	@ 0x1a9
 80132ce:	4948      	ldr	r1, [pc, #288]	@ (80133f0 <etharp_update_arp_entry+0x140>)
 80132d0:	4848      	ldr	r0, [pc, #288]	@ (80133f4 <etharp_update_arp_entry+0x144>)
 80132d2:	f005 fa47 	bl	8018764 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80132d6:	68bb      	ldr	r3, [r7, #8]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d012      	beq.n	8013302 <etharp_update_arp_entry+0x52>
 80132dc:	68bb      	ldr	r3, [r7, #8]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d00e      	beq.n	8013302 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	681b      	ldr	r3, [r3, #0]
 80132e8:	68f9      	ldr	r1, [r7, #12]
 80132ea:	4618      	mov	r0, r3
 80132ec:	f001 fd44 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 80132f0:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d105      	bne.n	8013302 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80132f6:	68bb      	ldr	r3, [r7, #8]
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80132fe:	2be0      	cmp	r3, #224	@ 0xe0
 8013300:	d102      	bne.n	8013308 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013302:	f06f 030f 	mvn.w	r3, #15
 8013306:	e06c      	b.n	80133e2 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013308:	78fb      	ldrb	r3, [r7, #3]
 801330a:	68fa      	ldr	r2, [r7, #12]
 801330c:	4619      	mov	r1, r3
 801330e:	68b8      	ldr	r0, [r7, #8]
 8013310:	f7ff fe56 	bl	8012fc0 <etharp_find_entry>
 8013314:	4603      	mov	r3, r0
 8013316:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013318:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801331c:	2b00      	cmp	r3, #0
 801331e:	da02      	bge.n	8013326 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8013320:	8afb      	ldrh	r3, [r7, #22]
 8013322:	b25b      	sxtb	r3, r3
 8013324:	e05d      	b.n	80133e2 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8013326:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801332a:	4933      	ldr	r1, [pc, #204]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 801332c:	4613      	mov	r3, r2
 801332e:	005b      	lsls	r3, r3, #1
 8013330:	4413      	add	r3, r2
 8013332:	00db      	lsls	r3, r3, #3
 8013334:	440b      	add	r3, r1
 8013336:	3314      	adds	r3, #20
 8013338:	2202      	movs	r2, #2
 801333a:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801333c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013340:	492d      	ldr	r1, [pc, #180]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 8013342:	4613      	mov	r3, r2
 8013344:	005b      	lsls	r3, r3, #1
 8013346:	4413      	add	r3, r2
 8013348:	00db      	lsls	r3, r3, #3
 801334a:	440b      	add	r3, r1
 801334c:	3308      	adds	r3, #8
 801334e:	68fa      	ldr	r2, [r7, #12]
 8013350:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8013352:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013356:	4613      	mov	r3, r2
 8013358:	005b      	lsls	r3, r3, #1
 801335a:	4413      	add	r3, r2
 801335c:	00db      	lsls	r3, r3, #3
 801335e:	3308      	adds	r3, #8
 8013360:	4a25      	ldr	r2, [pc, #148]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 8013362:	4413      	add	r3, r2
 8013364:	3304      	adds	r3, #4
 8013366:	2206      	movs	r2, #6
 8013368:	6879      	ldr	r1, [r7, #4]
 801336a:	4618      	mov	r0, r3
 801336c:	f005 fd65 	bl	8018e3a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8013370:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013374:	4920      	ldr	r1, [pc, #128]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 8013376:	4613      	mov	r3, r2
 8013378:	005b      	lsls	r3, r3, #1
 801337a:	4413      	add	r3, r2
 801337c:	00db      	lsls	r3, r3, #3
 801337e:	440b      	add	r3, r1
 8013380:	3312      	adds	r3, #18
 8013382:	2200      	movs	r2, #0
 8013384:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013386:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801338a:	491b      	ldr	r1, [pc, #108]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 801338c:	4613      	mov	r3, r2
 801338e:	005b      	lsls	r3, r3, #1
 8013390:	4413      	add	r3, r2
 8013392:	00db      	lsls	r3, r3, #3
 8013394:	440b      	add	r3, r1
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d021      	beq.n	80133e0 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801339c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80133a0:	4915      	ldr	r1, [pc, #84]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 80133a2:	4613      	mov	r3, r2
 80133a4:	005b      	lsls	r3, r3, #1
 80133a6:	4413      	add	r3, r2
 80133a8:	00db      	lsls	r3, r3, #3
 80133aa:	440b      	add	r3, r1
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80133b0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80133b4:	4910      	ldr	r1, [pc, #64]	@ (80133f8 <etharp_update_arp_entry+0x148>)
 80133b6:	4613      	mov	r3, r2
 80133b8:	005b      	lsls	r3, r3, #1
 80133ba:	4413      	add	r3, r2
 80133bc:	00db      	lsls	r3, r3, #3
 80133be:	440b      	add	r3, r1
 80133c0:	2200      	movs	r2, #0
 80133c2:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 80133ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80133ce:	9300      	str	r3, [sp, #0]
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	6939      	ldr	r1, [r7, #16]
 80133d4:	68f8      	ldr	r0, [r7, #12]
 80133d6:	f002 fc6d 	bl	8015cb4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80133da:	6938      	ldr	r0, [r7, #16]
 80133dc:	f7f9 f98a 	bl	800c6f4 <pbuf_free>
  }
  return ERR_OK;
 80133e0:	2300      	movs	r3, #0
}
 80133e2:	4618      	mov	r0, r3
 80133e4:	3718      	adds	r7, #24
 80133e6:	46bd      	mov	sp, r7
 80133e8:	bd80      	pop	{r7, pc}
 80133ea:	bf00      	nop
 80133ec:	0801dd38 	.word	0x0801dd38
 80133f0:	0801de30 	.word	0x0801de30
 80133f4:	0801ddb0 	.word	0x0801ddb0
 80133f8:	20008874 	.word	0x20008874

080133fc <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80133fc:	b580      	push	{r7, lr}
 80133fe:	b084      	sub	sp, #16
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013404:	2300      	movs	r3, #0
 8013406:	60fb      	str	r3, [r7, #12]
 8013408:	e01e      	b.n	8013448 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801340a:	4913      	ldr	r1, [pc, #76]	@ (8013458 <etharp_cleanup_netif+0x5c>)
 801340c:	68fa      	ldr	r2, [r7, #12]
 801340e:	4613      	mov	r3, r2
 8013410:	005b      	lsls	r3, r3, #1
 8013412:	4413      	add	r3, r2
 8013414:	00db      	lsls	r3, r3, #3
 8013416:	440b      	add	r3, r1
 8013418:	3314      	adds	r3, #20
 801341a:	781b      	ldrb	r3, [r3, #0]
 801341c:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801341e:	7afb      	ldrb	r3, [r7, #11]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d00e      	beq.n	8013442 <etharp_cleanup_netif+0x46>
 8013424:	490c      	ldr	r1, [pc, #48]	@ (8013458 <etharp_cleanup_netif+0x5c>)
 8013426:	68fa      	ldr	r2, [r7, #12]
 8013428:	4613      	mov	r3, r2
 801342a:	005b      	lsls	r3, r3, #1
 801342c:	4413      	add	r3, r2
 801342e:	00db      	lsls	r3, r3, #3
 8013430:	440b      	add	r3, r1
 8013432:	3308      	adds	r3, #8
 8013434:	681b      	ldr	r3, [r3, #0]
 8013436:	687a      	ldr	r2, [r7, #4]
 8013438:	429a      	cmp	r2, r3
 801343a:	d102      	bne.n	8013442 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801343c:	68f8      	ldr	r0, [r7, #12]
 801343e:	f7ff fce5 	bl	8012e0c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	3301      	adds	r3, #1
 8013446:	60fb      	str	r3, [r7, #12]
 8013448:	68fb      	ldr	r3, [r7, #12]
 801344a:	2b09      	cmp	r3, #9
 801344c:	dddd      	ble.n	801340a <etharp_cleanup_netif+0xe>
    }
  }
}
 801344e:	bf00      	nop
 8013450:	bf00      	nop
 8013452:	3710      	adds	r7, #16
 8013454:	46bd      	mov	sp, r7
 8013456:	bd80      	pop	{r7, pc}
 8013458:	20008874 	.word	0x20008874

0801345c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801345c:	b5b0      	push	{r4, r5, r7, lr}
 801345e:	b08a      	sub	sp, #40	@ 0x28
 8013460:	af04      	add	r7, sp, #16
 8013462:	6078      	str	r0, [r7, #4]
 8013464:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	2b00      	cmp	r3, #0
 801346a:	d107      	bne.n	801347c <etharp_input+0x20>
 801346c:	4b3d      	ldr	r3, [pc, #244]	@ (8013564 <etharp_input+0x108>)
 801346e:	f240 228a 	movw	r2, #650	@ 0x28a
 8013472:	493d      	ldr	r1, [pc, #244]	@ (8013568 <etharp_input+0x10c>)
 8013474:	483d      	ldr	r0, [pc, #244]	@ (801356c <etharp_input+0x110>)
 8013476:	f005 f975 	bl	8018764 <iprintf>
 801347a:	e06f      	b.n	801355c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	685b      	ldr	r3, [r3, #4]
 8013480:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013482:	693b      	ldr	r3, [r7, #16]
 8013484:	881b      	ldrh	r3, [r3, #0]
 8013486:	b29b      	uxth	r3, r3
 8013488:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801348c:	d10c      	bne.n	80134a8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801348e:	693b      	ldr	r3, [r7, #16]
 8013490:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8013492:	2b06      	cmp	r3, #6
 8013494:	d108      	bne.n	80134a8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013496:	693b      	ldr	r3, [r7, #16]
 8013498:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801349a:	2b04      	cmp	r3, #4
 801349c:	d104      	bne.n	80134a8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801349e:	693b      	ldr	r3, [r7, #16]
 80134a0:	885b      	ldrh	r3, [r3, #2]
 80134a2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80134a4:	2b08      	cmp	r3, #8
 80134a6:	d003      	beq.n	80134b0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80134a8:	6878      	ldr	r0, [r7, #4]
 80134aa:	f7f9 f923 	bl	800c6f4 <pbuf_free>
    return;
 80134ae:	e055      	b.n	801355c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80134b0:	693b      	ldr	r3, [r7, #16]
 80134b2:	330e      	adds	r3, #14
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80134b8:	693b      	ldr	r3, [r7, #16]
 80134ba:	3318      	adds	r3, #24
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80134c0:	683b      	ldr	r3, [r7, #0]
 80134c2:	3304      	adds	r3, #4
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d102      	bne.n	80134d0 <etharp_input+0x74>
    for_us = 0;
 80134ca:	2300      	movs	r3, #0
 80134cc:	75fb      	strb	r3, [r7, #23]
 80134ce:	e009      	b.n	80134e4 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80134d0:	68ba      	ldr	r2, [r7, #8]
 80134d2:	683b      	ldr	r3, [r7, #0]
 80134d4:	3304      	adds	r3, #4
 80134d6:	681b      	ldr	r3, [r3, #0]
 80134d8:	429a      	cmp	r2, r3
 80134da:	bf0c      	ite	eq
 80134dc:	2301      	moveq	r3, #1
 80134de:	2300      	movne	r3, #0
 80134e0:	b2db      	uxtb	r3, r3
 80134e2:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80134e4:	693b      	ldr	r3, [r7, #16]
 80134e6:	f103 0208 	add.w	r2, r3, #8
 80134ea:	7dfb      	ldrb	r3, [r7, #23]
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d001      	beq.n	80134f4 <etharp_input+0x98>
 80134f0:	2301      	movs	r3, #1
 80134f2:	e000      	b.n	80134f6 <etharp_input+0x9a>
 80134f4:	2302      	movs	r3, #2
 80134f6:	f107 010c 	add.w	r1, r7, #12
 80134fa:	6838      	ldr	r0, [r7, #0]
 80134fc:	f7ff fed8 	bl	80132b0 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013500:	693b      	ldr	r3, [r7, #16]
 8013502:	88db      	ldrh	r3, [r3, #6]
 8013504:	b29b      	uxth	r3, r3
 8013506:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801350a:	d003      	beq.n	8013514 <etharp_input+0xb8>
 801350c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013510:	d01e      	beq.n	8013550 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013512:	e020      	b.n	8013556 <etharp_input+0xfa>
      if (for_us) {
 8013514:	7dfb      	ldrb	r3, [r7, #23]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d01c      	beq.n	8013554 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801351a:	683b      	ldr	r3, [r7, #0]
 801351c:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 8013520:	693b      	ldr	r3, [r7, #16]
 8013522:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013526:	683b      	ldr	r3, [r7, #0]
 8013528:	f103 052a 	add.w	r5, r3, #42	@ 0x2a
 801352c:	683b      	ldr	r3, [r7, #0]
 801352e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013530:	693a      	ldr	r2, [r7, #16]
 8013532:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013534:	2102      	movs	r1, #2
 8013536:	9103      	str	r1, [sp, #12]
 8013538:	f107 010c 	add.w	r1, r7, #12
 801353c:	9102      	str	r1, [sp, #8]
 801353e:	9201      	str	r2, [sp, #4]
 8013540:	9300      	str	r3, [sp, #0]
 8013542:	462b      	mov	r3, r5
 8013544:	4622      	mov	r2, r4
 8013546:	4601      	mov	r1, r0
 8013548:	6838      	ldr	r0, [r7, #0]
 801354a:	f000 faeb 	bl	8013b24 <etharp_raw>
      break;
 801354e:	e001      	b.n	8013554 <etharp_input+0xf8>
      break;
 8013550:	bf00      	nop
 8013552:	e000      	b.n	8013556 <etharp_input+0xfa>
      break;
 8013554:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013556:	6878      	ldr	r0, [r7, #4]
 8013558:	f7f9 f8cc 	bl	800c6f4 <pbuf_free>
}
 801355c:	3718      	adds	r7, #24
 801355e:	46bd      	mov	sp, r7
 8013560:	bdb0      	pop	{r4, r5, r7, pc}
 8013562:	bf00      	nop
 8013564:	0801dd38 	.word	0x0801dd38
 8013568:	0801de88 	.word	0x0801de88
 801356c:	0801ddb0 	.word	0x0801ddb0

08013570 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013570:	b580      	push	{r7, lr}
 8013572:	b086      	sub	sp, #24
 8013574:	af02      	add	r7, sp, #8
 8013576:	60f8      	str	r0, [r7, #12]
 8013578:	60b9      	str	r1, [r7, #8]
 801357a:	4613      	mov	r3, r2
 801357c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801357e:	79fa      	ldrb	r2, [r7, #7]
 8013580:	4944      	ldr	r1, [pc, #272]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 8013582:	4613      	mov	r3, r2
 8013584:	005b      	lsls	r3, r3, #1
 8013586:	4413      	add	r3, r2
 8013588:	00db      	lsls	r3, r3, #3
 801358a:	440b      	add	r3, r1
 801358c:	3314      	adds	r3, #20
 801358e:	781b      	ldrb	r3, [r3, #0]
 8013590:	2b01      	cmp	r3, #1
 8013592:	d806      	bhi.n	80135a2 <etharp_output_to_arp_index+0x32>
 8013594:	4b40      	ldr	r3, [pc, #256]	@ (8013698 <etharp_output_to_arp_index+0x128>)
 8013596:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801359a:	4940      	ldr	r1, [pc, #256]	@ (801369c <etharp_output_to_arp_index+0x12c>)
 801359c:	4840      	ldr	r0, [pc, #256]	@ (80136a0 <etharp_output_to_arp_index+0x130>)
 801359e:	f005 f8e1 	bl	8018764 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80135a2:	79fa      	ldrb	r2, [r7, #7]
 80135a4:	493b      	ldr	r1, [pc, #236]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 80135a6:	4613      	mov	r3, r2
 80135a8:	005b      	lsls	r3, r3, #1
 80135aa:	4413      	add	r3, r2
 80135ac:	00db      	lsls	r3, r3, #3
 80135ae:	440b      	add	r3, r1
 80135b0:	3314      	adds	r3, #20
 80135b2:	781b      	ldrb	r3, [r3, #0]
 80135b4:	2b02      	cmp	r3, #2
 80135b6:	d153      	bne.n	8013660 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80135b8:	79fa      	ldrb	r2, [r7, #7]
 80135ba:	4936      	ldr	r1, [pc, #216]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 80135bc:	4613      	mov	r3, r2
 80135be:	005b      	lsls	r3, r3, #1
 80135c0:	4413      	add	r3, r2
 80135c2:	00db      	lsls	r3, r3, #3
 80135c4:	440b      	add	r3, r1
 80135c6:	3312      	adds	r3, #18
 80135c8:	881b      	ldrh	r3, [r3, #0]
 80135ca:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80135ce:	d919      	bls.n	8013604 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80135d0:	79fa      	ldrb	r2, [r7, #7]
 80135d2:	4613      	mov	r3, r2
 80135d4:	005b      	lsls	r3, r3, #1
 80135d6:	4413      	add	r3, r2
 80135d8:	00db      	lsls	r3, r3, #3
 80135da:	4a2e      	ldr	r2, [pc, #184]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 80135dc:	4413      	add	r3, r2
 80135de:	3304      	adds	r3, #4
 80135e0:	4619      	mov	r1, r3
 80135e2:	68f8      	ldr	r0, [r7, #12]
 80135e4:	f000 fb4c 	bl	8013c80 <etharp_request>
 80135e8:	4603      	mov	r3, r0
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d138      	bne.n	8013660 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80135ee:	79fa      	ldrb	r2, [r7, #7]
 80135f0:	4928      	ldr	r1, [pc, #160]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 80135f2:	4613      	mov	r3, r2
 80135f4:	005b      	lsls	r3, r3, #1
 80135f6:	4413      	add	r3, r2
 80135f8:	00db      	lsls	r3, r3, #3
 80135fa:	440b      	add	r3, r1
 80135fc:	3314      	adds	r3, #20
 80135fe:	2203      	movs	r2, #3
 8013600:	701a      	strb	r2, [r3, #0]
 8013602:	e02d      	b.n	8013660 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013604:	79fa      	ldrb	r2, [r7, #7]
 8013606:	4923      	ldr	r1, [pc, #140]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 8013608:	4613      	mov	r3, r2
 801360a:	005b      	lsls	r3, r3, #1
 801360c:	4413      	add	r3, r2
 801360e:	00db      	lsls	r3, r3, #3
 8013610:	440b      	add	r3, r1
 8013612:	3312      	adds	r3, #18
 8013614:	881b      	ldrh	r3, [r3, #0]
 8013616:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801361a:	d321      	bcc.n	8013660 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801361c:	79fa      	ldrb	r2, [r7, #7]
 801361e:	4613      	mov	r3, r2
 8013620:	005b      	lsls	r3, r3, #1
 8013622:	4413      	add	r3, r2
 8013624:	00db      	lsls	r3, r3, #3
 8013626:	4a1b      	ldr	r2, [pc, #108]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 8013628:	4413      	add	r3, r2
 801362a:	1d19      	adds	r1, r3, #4
 801362c:	79fa      	ldrb	r2, [r7, #7]
 801362e:	4613      	mov	r3, r2
 8013630:	005b      	lsls	r3, r3, #1
 8013632:	4413      	add	r3, r2
 8013634:	00db      	lsls	r3, r3, #3
 8013636:	3308      	adds	r3, #8
 8013638:	4a16      	ldr	r2, [pc, #88]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 801363a:	4413      	add	r3, r2
 801363c:	3304      	adds	r3, #4
 801363e:	461a      	mov	r2, r3
 8013640:	68f8      	ldr	r0, [r7, #12]
 8013642:	f000 fafb 	bl	8013c3c <etharp_request_dst>
 8013646:	4603      	mov	r3, r0
 8013648:	2b00      	cmp	r3, #0
 801364a:	d109      	bne.n	8013660 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801364c:	79fa      	ldrb	r2, [r7, #7]
 801364e:	4911      	ldr	r1, [pc, #68]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 8013650:	4613      	mov	r3, r2
 8013652:	005b      	lsls	r3, r3, #1
 8013654:	4413      	add	r3, r2
 8013656:	00db      	lsls	r3, r3, #3
 8013658:	440b      	add	r3, r1
 801365a:	3314      	adds	r3, #20
 801365c:	2203      	movs	r2, #3
 801365e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
 8013666:	79fa      	ldrb	r2, [r7, #7]
 8013668:	4613      	mov	r3, r2
 801366a:	005b      	lsls	r3, r3, #1
 801366c:	4413      	add	r3, r2
 801366e:	00db      	lsls	r3, r3, #3
 8013670:	3308      	adds	r3, #8
 8013672:	4a08      	ldr	r2, [pc, #32]	@ (8013694 <etharp_output_to_arp_index+0x124>)
 8013674:	4413      	add	r3, r2
 8013676:	3304      	adds	r3, #4
 8013678:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801367c:	9200      	str	r2, [sp, #0]
 801367e:	460a      	mov	r2, r1
 8013680:	68b9      	ldr	r1, [r7, #8]
 8013682:	68f8      	ldr	r0, [r7, #12]
 8013684:	f002 fb16 	bl	8015cb4 <ethernet_output>
 8013688:	4603      	mov	r3, r0
}
 801368a:	4618      	mov	r0, r3
 801368c:	3710      	adds	r7, #16
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	20008874 	.word	0x20008874
 8013698:	0801dd38 	.word	0x0801dd38
 801369c:	0801dea8 	.word	0x0801dea8
 80136a0:	0801ddb0 	.word	0x0801ddb0

080136a4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80136a4:	b580      	push	{r7, lr}
 80136a6:	b08a      	sub	sp, #40	@ 0x28
 80136a8:	af02      	add	r7, sp, #8
 80136aa:	60f8      	str	r0, [r7, #12]
 80136ac:	60b9      	str	r1, [r7, #8]
 80136ae:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d106      	bne.n	80136c8 <etharp_output+0x24>
 80136ba:	4b73      	ldr	r3, [pc, #460]	@ (8013888 <etharp_output+0x1e4>)
 80136bc:	f240 321e 	movw	r2, #798	@ 0x31e
 80136c0:	4972      	ldr	r1, [pc, #456]	@ (801388c <etharp_output+0x1e8>)
 80136c2:	4873      	ldr	r0, [pc, #460]	@ (8013890 <etharp_output+0x1ec>)
 80136c4:	f005 f84e 	bl	8018764 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80136c8:	68bb      	ldr	r3, [r7, #8]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d106      	bne.n	80136dc <etharp_output+0x38>
 80136ce:	4b6e      	ldr	r3, [pc, #440]	@ (8013888 <etharp_output+0x1e4>)
 80136d0:	f240 321f 	movw	r2, #799	@ 0x31f
 80136d4:	496f      	ldr	r1, [pc, #444]	@ (8013894 <etharp_output+0x1f0>)
 80136d6:	486e      	ldr	r0, [pc, #440]	@ (8013890 <etharp_output+0x1ec>)
 80136d8:	f005 f844 	bl	8018764 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d106      	bne.n	80136f0 <etharp_output+0x4c>
 80136e2:	4b69      	ldr	r3, [pc, #420]	@ (8013888 <etharp_output+0x1e4>)
 80136e4:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80136e8:	496b      	ldr	r1, [pc, #428]	@ (8013898 <etharp_output+0x1f4>)
 80136ea:	4869      	ldr	r0, [pc, #420]	@ (8013890 <etharp_output+0x1ec>)
 80136ec:	f005 f83a 	bl	8018764 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	68f9      	ldr	r1, [r7, #12]
 80136f6:	4618      	mov	r0, r3
 80136f8:	f001 fb3e 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 80136fc:	4603      	mov	r3, r0
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d002      	beq.n	8013708 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013702:	4b66      	ldr	r3, [pc, #408]	@ (801389c <etharp_output+0x1f8>)
 8013704:	61fb      	str	r3, [r7, #28]
 8013706:	e0af      	b.n	8013868 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013710:	2be0      	cmp	r3, #224	@ 0xe0
 8013712:	d118      	bne.n	8013746 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013714:	2301      	movs	r3, #1
 8013716:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8013718:	2300      	movs	r3, #0
 801371a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801371c:	235e      	movs	r3, #94	@ 0x5e
 801371e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	3301      	adds	r3, #1
 8013724:	781b      	ldrb	r3, [r3, #0]
 8013726:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801372a:	b2db      	uxtb	r3, r3
 801372c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	3302      	adds	r3, #2
 8013732:	781b      	ldrb	r3, [r3, #0]
 8013734:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	3303      	adds	r3, #3
 801373a:	781b      	ldrb	r3, [r3, #0]
 801373c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801373e:	f107 0310 	add.w	r3, r7, #16
 8013742:	61fb      	str	r3, [r7, #28]
 8013744:	e090      	b.n	8013868 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	681a      	ldr	r2, [r3, #0]
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	3304      	adds	r3, #4
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	405a      	eors	r2, r3
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	3308      	adds	r3, #8
 8013756:	681b      	ldr	r3, [r3, #0]
 8013758:	4013      	ands	r3, r2
 801375a:	2b00      	cmp	r3, #0
 801375c:	d012      	beq.n	8013784 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013764:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8013768:	4293      	cmp	r3, r2
 801376a:	d00b      	beq.n	8013784 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	330c      	adds	r3, #12
 8013770:	681b      	ldr	r3, [r3, #0]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d003      	beq.n	801377e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	330c      	adds	r3, #12
 801377a:	61bb      	str	r3, [r7, #24]
 801377c:	e002      	b.n	8013784 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801377e:	f06f 0303 	mvn.w	r3, #3
 8013782:	e07d      	b.n	8013880 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013784:	4b46      	ldr	r3, [pc, #280]	@ (80138a0 <etharp_output+0x1fc>)
 8013786:	781b      	ldrb	r3, [r3, #0]
 8013788:	4619      	mov	r1, r3
 801378a:	4a46      	ldr	r2, [pc, #280]	@ (80138a4 <etharp_output+0x200>)
 801378c:	460b      	mov	r3, r1
 801378e:	005b      	lsls	r3, r3, #1
 8013790:	440b      	add	r3, r1
 8013792:	00db      	lsls	r3, r3, #3
 8013794:	4413      	add	r3, r2
 8013796:	3314      	adds	r3, #20
 8013798:	781b      	ldrb	r3, [r3, #0]
 801379a:	2b01      	cmp	r3, #1
 801379c:	d925      	bls.n	80137ea <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801379e:	4b40      	ldr	r3, [pc, #256]	@ (80138a0 <etharp_output+0x1fc>)
 80137a0:	781b      	ldrb	r3, [r3, #0]
 80137a2:	4619      	mov	r1, r3
 80137a4:	4a3f      	ldr	r2, [pc, #252]	@ (80138a4 <etharp_output+0x200>)
 80137a6:	460b      	mov	r3, r1
 80137a8:	005b      	lsls	r3, r3, #1
 80137aa:	440b      	add	r3, r1
 80137ac:	00db      	lsls	r3, r3, #3
 80137ae:	4413      	add	r3, r2
 80137b0:	3308      	adds	r3, #8
 80137b2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80137b4:	68fa      	ldr	r2, [r7, #12]
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d117      	bne.n	80137ea <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80137ba:	69bb      	ldr	r3, [r7, #24]
 80137bc:	681a      	ldr	r2, [r3, #0]
 80137be:	4b38      	ldr	r3, [pc, #224]	@ (80138a0 <etharp_output+0x1fc>)
 80137c0:	781b      	ldrb	r3, [r3, #0]
 80137c2:	4618      	mov	r0, r3
 80137c4:	4937      	ldr	r1, [pc, #220]	@ (80138a4 <etharp_output+0x200>)
 80137c6:	4603      	mov	r3, r0
 80137c8:	005b      	lsls	r3, r3, #1
 80137ca:	4403      	add	r3, r0
 80137cc:	00db      	lsls	r3, r3, #3
 80137ce:	440b      	add	r3, r1
 80137d0:	3304      	adds	r3, #4
 80137d2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80137d4:	429a      	cmp	r2, r3
 80137d6:	d108      	bne.n	80137ea <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80137d8:	4b31      	ldr	r3, [pc, #196]	@ (80138a0 <etharp_output+0x1fc>)
 80137da:	781b      	ldrb	r3, [r3, #0]
 80137dc:	461a      	mov	r2, r3
 80137de:	68b9      	ldr	r1, [r7, #8]
 80137e0:	68f8      	ldr	r0, [r7, #12]
 80137e2:	f7ff fec5 	bl	8013570 <etharp_output_to_arp_index>
 80137e6:	4603      	mov	r3, r0
 80137e8:	e04a      	b.n	8013880 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80137ea:	2300      	movs	r3, #0
 80137ec:	75fb      	strb	r3, [r7, #23]
 80137ee:	e031      	b.n	8013854 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80137f0:	7dfa      	ldrb	r2, [r7, #23]
 80137f2:	492c      	ldr	r1, [pc, #176]	@ (80138a4 <etharp_output+0x200>)
 80137f4:	4613      	mov	r3, r2
 80137f6:	005b      	lsls	r3, r3, #1
 80137f8:	4413      	add	r3, r2
 80137fa:	00db      	lsls	r3, r3, #3
 80137fc:	440b      	add	r3, r1
 80137fe:	3314      	adds	r3, #20
 8013800:	781b      	ldrb	r3, [r3, #0]
 8013802:	2b01      	cmp	r3, #1
 8013804:	d923      	bls.n	801384e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8013806:	7dfa      	ldrb	r2, [r7, #23]
 8013808:	4926      	ldr	r1, [pc, #152]	@ (80138a4 <etharp_output+0x200>)
 801380a:	4613      	mov	r3, r2
 801380c:	005b      	lsls	r3, r3, #1
 801380e:	4413      	add	r3, r2
 8013810:	00db      	lsls	r3, r3, #3
 8013812:	440b      	add	r3, r1
 8013814:	3308      	adds	r3, #8
 8013816:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013818:	68fa      	ldr	r2, [r7, #12]
 801381a:	429a      	cmp	r2, r3
 801381c:	d117      	bne.n	801384e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801381e:	69bb      	ldr	r3, [r7, #24]
 8013820:	6819      	ldr	r1, [r3, #0]
 8013822:	7dfa      	ldrb	r2, [r7, #23]
 8013824:	481f      	ldr	r0, [pc, #124]	@ (80138a4 <etharp_output+0x200>)
 8013826:	4613      	mov	r3, r2
 8013828:	005b      	lsls	r3, r3, #1
 801382a:	4413      	add	r3, r2
 801382c:	00db      	lsls	r3, r3, #3
 801382e:	4403      	add	r3, r0
 8013830:	3304      	adds	r3, #4
 8013832:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013834:	4299      	cmp	r1, r3
 8013836:	d10a      	bne.n	801384e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8013838:	4a19      	ldr	r2, [pc, #100]	@ (80138a0 <etharp_output+0x1fc>)
 801383a:	7dfb      	ldrb	r3, [r7, #23]
 801383c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801383e:	7dfb      	ldrb	r3, [r7, #23]
 8013840:	461a      	mov	r2, r3
 8013842:	68b9      	ldr	r1, [r7, #8]
 8013844:	68f8      	ldr	r0, [r7, #12]
 8013846:	f7ff fe93 	bl	8013570 <etharp_output_to_arp_index>
 801384a:	4603      	mov	r3, r0
 801384c:	e018      	b.n	8013880 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801384e:	7dfb      	ldrb	r3, [r7, #23]
 8013850:	3301      	adds	r3, #1
 8013852:	75fb      	strb	r3, [r7, #23]
 8013854:	7dfb      	ldrb	r3, [r7, #23]
 8013856:	2b09      	cmp	r3, #9
 8013858:	d9ca      	bls.n	80137f0 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801385a:	68ba      	ldr	r2, [r7, #8]
 801385c:	69b9      	ldr	r1, [r7, #24]
 801385e:	68f8      	ldr	r0, [r7, #12]
 8013860:	f000 f822 	bl	80138a8 <etharp_query>
 8013864:	4603      	mov	r3, r0
 8013866:	e00b      	b.n	8013880 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 801386e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013872:	9300      	str	r3, [sp, #0]
 8013874:	69fb      	ldr	r3, [r7, #28]
 8013876:	68b9      	ldr	r1, [r7, #8]
 8013878:	68f8      	ldr	r0, [r7, #12]
 801387a:	f002 fa1b 	bl	8015cb4 <ethernet_output>
 801387e:	4603      	mov	r3, r0
}
 8013880:	4618      	mov	r0, r3
 8013882:	3720      	adds	r7, #32
 8013884:	46bd      	mov	sp, r7
 8013886:	bd80      	pop	{r7, pc}
 8013888:	0801dd38 	.word	0x0801dd38
 801388c:	0801de88 	.word	0x0801de88
 8013890:	0801ddb0 	.word	0x0801ddb0
 8013894:	0801ded8 	.word	0x0801ded8
 8013898:	0801de78 	.word	0x0801de78
 801389c:	0801e9ec 	.word	0x0801e9ec
 80138a0:	20008964 	.word	0x20008964
 80138a4:	20008874 	.word	0x20008874

080138a8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80138a8:	b580      	push	{r7, lr}
 80138aa:	b08c      	sub	sp, #48	@ 0x30
 80138ac:	af02      	add	r7, sp, #8
 80138ae:	60f8      	str	r0, [r7, #12]
 80138b0:	60b9      	str	r1, [r7, #8]
 80138b2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80138b4:	68fb      	ldr	r3, [r7, #12]
 80138b6:	332a      	adds	r3, #42	@ 0x2a
 80138b8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80138ba:	23ff      	movs	r3, #255	@ 0xff
 80138bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80138c0:	2300      	movs	r3, #0
 80138c2:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80138c4:	68bb      	ldr	r3, [r7, #8]
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	68f9      	ldr	r1, [r7, #12]
 80138ca:	4618      	mov	r0, r3
 80138cc:	f001 fa54 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 80138d0:	4603      	mov	r3, r0
 80138d2:	2b00      	cmp	r3, #0
 80138d4:	d10c      	bne.n	80138f0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80138d6:	68bb      	ldr	r3, [r7, #8]
 80138d8:	681b      	ldr	r3, [r3, #0]
 80138da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80138de:	2be0      	cmp	r3, #224	@ 0xe0
 80138e0:	d006      	beq.n	80138f0 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80138e2:	68bb      	ldr	r3, [r7, #8]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d003      	beq.n	80138f0 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80138e8:	68bb      	ldr	r3, [r7, #8]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d102      	bne.n	80138f6 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80138f0:	f06f 030f 	mvn.w	r3, #15
 80138f4:	e101      	b.n	8013afa <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80138f6:	68fa      	ldr	r2, [r7, #12]
 80138f8:	2101      	movs	r1, #1
 80138fa:	68b8      	ldr	r0, [r7, #8]
 80138fc:	f7ff fb60 	bl	8012fc0 <etharp_find_entry>
 8013900:	4603      	mov	r3, r0
 8013902:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013904:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013908:	2b00      	cmp	r3, #0
 801390a:	da02      	bge.n	8013912 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801390c:	8a7b      	ldrh	r3, [r7, #18]
 801390e:	b25b      	sxtb	r3, r3
 8013910:	e0f3      	b.n	8013afa <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013912:	8a7b      	ldrh	r3, [r7, #18]
 8013914:	2b7e      	cmp	r3, #126	@ 0x7e
 8013916:	d906      	bls.n	8013926 <etharp_query+0x7e>
 8013918:	4b7a      	ldr	r3, [pc, #488]	@ (8013b04 <etharp_query+0x25c>)
 801391a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801391e:	497a      	ldr	r1, [pc, #488]	@ (8013b08 <etharp_query+0x260>)
 8013920:	487a      	ldr	r0, [pc, #488]	@ (8013b0c <etharp_query+0x264>)
 8013922:	f004 ff1f 	bl	8018764 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8013926:	8a7b      	ldrh	r3, [r7, #18]
 8013928:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801392a:	7c7a      	ldrb	r2, [r7, #17]
 801392c:	4978      	ldr	r1, [pc, #480]	@ (8013b10 <etharp_query+0x268>)
 801392e:	4613      	mov	r3, r2
 8013930:	005b      	lsls	r3, r3, #1
 8013932:	4413      	add	r3, r2
 8013934:	00db      	lsls	r3, r3, #3
 8013936:	440b      	add	r3, r1
 8013938:	3314      	adds	r3, #20
 801393a:	781b      	ldrb	r3, [r3, #0]
 801393c:	2b00      	cmp	r3, #0
 801393e:	d115      	bne.n	801396c <etharp_query+0xc4>
    is_new_entry = 1;
 8013940:	2301      	movs	r3, #1
 8013942:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013944:	7c7a      	ldrb	r2, [r7, #17]
 8013946:	4972      	ldr	r1, [pc, #456]	@ (8013b10 <etharp_query+0x268>)
 8013948:	4613      	mov	r3, r2
 801394a:	005b      	lsls	r3, r3, #1
 801394c:	4413      	add	r3, r2
 801394e:	00db      	lsls	r3, r3, #3
 8013950:	440b      	add	r3, r1
 8013952:	3314      	adds	r3, #20
 8013954:	2201      	movs	r2, #1
 8013956:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8013958:	7c7a      	ldrb	r2, [r7, #17]
 801395a:	496d      	ldr	r1, [pc, #436]	@ (8013b10 <etharp_query+0x268>)
 801395c:	4613      	mov	r3, r2
 801395e:	005b      	lsls	r3, r3, #1
 8013960:	4413      	add	r3, r2
 8013962:	00db      	lsls	r3, r3, #3
 8013964:	440b      	add	r3, r1
 8013966:	3308      	adds	r3, #8
 8013968:	68fa      	ldr	r2, [r7, #12]
 801396a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801396c:	7c7a      	ldrb	r2, [r7, #17]
 801396e:	4968      	ldr	r1, [pc, #416]	@ (8013b10 <etharp_query+0x268>)
 8013970:	4613      	mov	r3, r2
 8013972:	005b      	lsls	r3, r3, #1
 8013974:	4413      	add	r3, r2
 8013976:	00db      	lsls	r3, r3, #3
 8013978:	440b      	add	r3, r1
 801397a:	3314      	adds	r3, #20
 801397c:	781b      	ldrb	r3, [r3, #0]
 801397e:	2b01      	cmp	r3, #1
 8013980:	d011      	beq.n	80139a6 <etharp_query+0xfe>
 8013982:	7c7a      	ldrb	r2, [r7, #17]
 8013984:	4962      	ldr	r1, [pc, #392]	@ (8013b10 <etharp_query+0x268>)
 8013986:	4613      	mov	r3, r2
 8013988:	005b      	lsls	r3, r3, #1
 801398a:	4413      	add	r3, r2
 801398c:	00db      	lsls	r3, r3, #3
 801398e:	440b      	add	r3, r1
 8013990:	3314      	adds	r3, #20
 8013992:	781b      	ldrb	r3, [r3, #0]
 8013994:	2b01      	cmp	r3, #1
 8013996:	d806      	bhi.n	80139a6 <etharp_query+0xfe>
 8013998:	4b5a      	ldr	r3, [pc, #360]	@ (8013b04 <etharp_query+0x25c>)
 801399a:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801399e:	495d      	ldr	r1, [pc, #372]	@ (8013b14 <etharp_query+0x26c>)
 80139a0:	485a      	ldr	r0, [pc, #360]	@ (8013b0c <etharp_query+0x264>)
 80139a2:	f004 fedf 	bl	8018764 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80139a6:	6a3b      	ldr	r3, [r7, #32]
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d102      	bne.n	80139b2 <etharp_query+0x10a>
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d10c      	bne.n	80139cc <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80139b2:	68b9      	ldr	r1, [r7, #8]
 80139b4:	68f8      	ldr	r0, [r7, #12]
 80139b6:	f000 f963 	bl	8013c80 <etharp_request>
 80139ba:	4603      	mov	r3, r0
 80139bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d102      	bne.n	80139cc <etharp_query+0x124>
      return result;
 80139c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80139ca:	e096      	b.n	8013afa <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	2b00      	cmp	r3, #0
 80139d0:	d106      	bne.n	80139e0 <etharp_query+0x138>
 80139d2:	4b4c      	ldr	r3, [pc, #304]	@ (8013b04 <etharp_query+0x25c>)
 80139d4:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80139d8:	494f      	ldr	r1, [pc, #316]	@ (8013b18 <etharp_query+0x270>)
 80139da:	484c      	ldr	r0, [pc, #304]	@ (8013b0c <etharp_query+0x264>)
 80139dc:	f004 fec2 	bl	8018764 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80139e0:	7c7a      	ldrb	r2, [r7, #17]
 80139e2:	494b      	ldr	r1, [pc, #300]	@ (8013b10 <etharp_query+0x268>)
 80139e4:	4613      	mov	r3, r2
 80139e6:	005b      	lsls	r3, r3, #1
 80139e8:	4413      	add	r3, r2
 80139ea:	00db      	lsls	r3, r3, #3
 80139ec:	440b      	add	r3, r1
 80139ee:	3314      	adds	r3, #20
 80139f0:	781b      	ldrb	r3, [r3, #0]
 80139f2:	2b01      	cmp	r3, #1
 80139f4:	d917      	bls.n	8013a26 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80139f6:	4a49      	ldr	r2, [pc, #292]	@ (8013b1c <etharp_query+0x274>)
 80139f8:	7c7b      	ldrb	r3, [r7, #17]
 80139fa:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80139fc:	7c7a      	ldrb	r2, [r7, #17]
 80139fe:	4613      	mov	r3, r2
 8013a00:	005b      	lsls	r3, r3, #1
 8013a02:	4413      	add	r3, r2
 8013a04:	00db      	lsls	r3, r3, #3
 8013a06:	3308      	adds	r3, #8
 8013a08:	4a41      	ldr	r2, [pc, #260]	@ (8013b10 <etharp_query+0x268>)
 8013a0a:	4413      	add	r3, r2
 8013a0c:	3304      	adds	r3, #4
 8013a0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013a12:	9200      	str	r2, [sp, #0]
 8013a14:	697a      	ldr	r2, [r7, #20]
 8013a16:	6879      	ldr	r1, [r7, #4]
 8013a18:	68f8      	ldr	r0, [r7, #12]
 8013a1a:	f002 f94b 	bl	8015cb4 <ethernet_output>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013a24:	e067      	b.n	8013af6 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013a26:	7c7a      	ldrb	r2, [r7, #17]
 8013a28:	4939      	ldr	r1, [pc, #228]	@ (8013b10 <etharp_query+0x268>)
 8013a2a:	4613      	mov	r3, r2
 8013a2c:	005b      	lsls	r3, r3, #1
 8013a2e:	4413      	add	r3, r2
 8013a30:	00db      	lsls	r3, r3, #3
 8013a32:	440b      	add	r3, r1
 8013a34:	3314      	adds	r3, #20
 8013a36:	781b      	ldrb	r3, [r3, #0]
 8013a38:	2b01      	cmp	r3, #1
 8013a3a:	d15c      	bne.n	8013af6 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8013a3c:	2300      	movs	r3, #0
 8013a3e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013a44:	e01c      	b.n	8013a80 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8013a46:	69fb      	ldr	r3, [r7, #28]
 8013a48:	895a      	ldrh	r2, [r3, #10]
 8013a4a:	69fb      	ldr	r3, [r7, #28]
 8013a4c:	891b      	ldrh	r3, [r3, #8]
 8013a4e:	429a      	cmp	r2, r3
 8013a50:	d10a      	bne.n	8013a68 <etharp_query+0x1c0>
 8013a52:	69fb      	ldr	r3, [r7, #28]
 8013a54:	681b      	ldr	r3, [r3, #0]
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d006      	beq.n	8013a68 <etharp_query+0x1c0>
 8013a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8013b04 <etharp_query+0x25c>)
 8013a5c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8013a60:	492f      	ldr	r1, [pc, #188]	@ (8013b20 <etharp_query+0x278>)
 8013a62:	482a      	ldr	r0, [pc, #168]	@ (8013b0c <etharp_query+0x264>)
 8013a64:	f004 fe7e 	bl	8018764 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8013a68:	69fb      	ldr	r3, [r7, #28]
 8013a6a:	7b1b      	ldrb	r3, [r3, #12]
 8013a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d002      	beq.n	8013a7a <etharp_query+0x1d2>
        copy_needed = 1;
 8013a74:	2301      	movs	r3, #1
 8013a76:	61bb      	str	r3, [r7, #24]
        break;
 8013a78:	e005      	b.n	8013a86 <etharp_query+0x1de>
      }
      p = p->next;
 8013a7a:	69fb      	ldr	r3, [r7, #28]
 8013a7c:	681b      	ldr	r3, [r3, #0]
 8013a7e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013a80:	69fb      	ldr	r3, [r7, #28]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d1df      	bne.n	8013a46 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8013a86:	69bb      	ldr	r3, [r7, #24]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d007      	beq.n	8013a9c <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8013a8c:	687a      	ldr	r2, [r7, #4]
 8013a8e:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8013a92:	200e      	movs	r0, #14
 8013a94:	f7f9 f92c 	bl	800ccf0 <pbuf_clone>
 8013a98:	61f8      	str	r0, [r7, #28]
 8013a9a:	e004      	b.n	8013aa6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8013aa0:	69f8      	ldr	r0, [r7, #28]
 8013aa2:	f7f8 fec7 	bl	800c834 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8013aa6:	69fb      	ldr	r3, [r7, #28]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d021      	beq.n	8013af0 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8013aac:	7c7a      	ldrb	r2, [r7, #17]
 8013aae:	4918      	ldr	r1, [pc, #96]	@ (8013b10 <etharp_query+0x268>)
 8013ab0:	4613      	mov	r3, r2
 8013ab2:	005b      	lsls	r3, r3, #1
 8013ab4:	4413      	add	r3, r2
 8013ab6:	00db      	lsls	r3, r3, #3
 8013ab8:	440b      	add	r3, r1
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d00a      	beq.n	8013ad6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8013ac0:	7c7a      	ldrb	r2, [r7, #17]
 8013ac2:	4913      	ldr	r1, [pc, #76]	@ (8013b10 <etharp_query+0x268>)
 8013ac4:	4613      	mov	r3, r2
 8013ac6:	005b      	lsls	r3, r3, #1
 8013ac8:	4413      	add	r3, r2
 8013aca:	00db      	lsls	r3, r3, #3
 8013acc:	440b      	add	r3, r1
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	f7f8 fe0f 	bl	800c6f4 <pbuf_free>
      }
      arp_table[i].q = p;
 8013ad6:	7c7a      	ldrb	r2, [r7, #17]
 8013ad8:	490d      	ldr	r1, [pc, #52]	@ (8013b10 <etharp_query+0x268>)
 8013ada:	4613      	mov	r3, r2
 8013adc:	005b      	lsls	r3, r3, #1
 8013ade:	4413      	add	r3, r2
 8013ae0:	00db      	lsls	r3, r3, #3
 8013ae2:	440b      	add	r3, r1
 8013ae4:	69fa      	ldr	r2, [r7, #28]
 8013ae6:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8013ae8:	2300      	movs	r3, #0
 8013aea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013aee:	e002      	b.n	8013af6 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013af0:	23ff      	movs	r3, #255	@ 0xff
 8013af2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8013af6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8013afa:	4618      	mov	r0, r3
 8013afc:	3728      	adds	r7, #40	@ 0x28
 8013afe:	46bd      	mov	sp, r7
 8013b00:	bd80      	pop	{r7, pc}
 8013b02:	bf00      	nop
 8013b04:	0801dd38 	.word	0x0801dd38
 8013b08:	0801dee4 	.word	0x0801dee4
 8013b0c:	0801ddb0 	.word	0x0801ddb0
 8013b10:	20008874 	.word	0x20008874
 8013b14:	0801def4 	.word	0x0801def4
 8013b18:	0801ded8 	.word	0x0801ded8
 8013b1c:	20008964 	.word	0x20008964
 8013b20:	0801df1c 	.word	0x0801df1c

08013b24 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013b24:	b580      	push	{r7, lr}
 8013b26:	b08a      	sub	sp, #40	@ 0x28
 8013b28:	af02      	add	r7, sp, #8
 8013b2a:	60f8      	str	r0, [r7, #12]
 8013b2c:	60b9      	str	r1, [r7, #8]
 8013b2e:	607a      	str	r2, [r7, #4]
 8013b30:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013b32:	2300      	movs	r3, #0
 8013b34:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013b36:	68fb      	ldr	r3, [r7, #12]
 8013b38:	2b00      	cmp	r3, #0
 8013b3a:	d106      	bne.n	8013b4a <etharp_raw+0x26>
 8013b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8013c28 <etharp_raw+0x104>)
 8013b3e:	f240 4257 	movw	r2, #1111	@ 0x457
 8013b42:	493a      	ldr	r1, [pc, #232]	@ (8013c2c <etharp_raw+0x108>)
 8013b44:	483a      	ldr	r0, [pc, #232]	@ (8013c30 <etharp_raw+0x10c>)
 8013b46:	f004 fe0d 	bl	8018764 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8013b4a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013b4e:	211c      	movs	r1, #28
 8013b50:	200e      	movs	r0, #14
 8013b52:	f7f8 faeb 	bl	800c12c <pbuf_alloc>
 8013b56:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8013b58:	69bb      	ldr	r3, [r7, #24]
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d102      	bne.n	8013b64 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8013b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8013b62:	e05d      	b.n	8013c20 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013b64:	69bb      	ldr	r3, [r7, #24]
 8013b66:	895b      	ldrh	r3, [r3, #10]
 8013b68:	2b1b      	cmp	r3, #27
 8013b6a:	d806      	bhi.n	8013b7a <etharp_raw+0x56>
 8013b6c:	4b2e      	ldr	r3, [pc, #184]	@ (8013c28 <etharp_raw+0x104>)
 8013b6e:	f240 4262 	movw	r2, #1122	@ 0x462
 8013b72:	4930      	ldr	r1, [pc, #192]	@ (8013c34 <etharp_raw+0x110>)
 8013b74:	482e      	ldr	r0, [pc, #184]	@ (8013c30 <etharp_raw+0x10c>)
 8013b76:	f004 fdf5 	bl	8018764 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8013b7a:	69bb      	ldr	r3, [r7, #24]
 8013b7c:	685b      	ldr	r3, [r3, #4]
 8013b7e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8013b80:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8013b82:	4618      	mov	r0, r3
 8013b84:	f7f7 f9ca 	bl	800af1c <lwip_htons>
 8013b88:	4603      	mov	r3, r0
 8013b8a:	461a      	mov	r2, r3
 8013b8c:	697b      	ldr	r3, [r7, #20]
 8013b8e:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013b96:	2b06      	cmp	r3, #6
 8013b98:	d006      	beq.n	8013ba8 <etharp_raw+0x84>
 8013b9a:	4b23      	ldr	r3, [pc, #140]	@ (8013c28 <etharp_raw+0x104>)
 8013b9c:	f240 4269 	movw	r2, #1129	@ 0x469
 8013ba0:	4925      	ldr	r1, [pc, #148]	@ (8013c38 <etharp_raw+0x114>)
 8013ba2:	4823      	ldr	r0, [pc, #140]	@ (8013c30 <etharp_raw+0x10c>)
 8013ba4:	f004 fdde 	bl	8018764 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8013ba8:	697b      	ldr	r3, [r7, #20]
 8013baa:	3308      	adds	r3, #8
 8013bac:	2206      	movs	r2, #6
 8013bae:	6839      	ldr	r1, [r7, #0]
 8013bb0:	4618      	mov	r0, r3
 8013bb2:	f005 f942 	bl	8018e3a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8013bb6:	697b      	ldr	r3, [r7, #20]
 8013bb8:	3312      	adds	r3, #18
 8013bba:	2206      	movs	r2, #6
 8013bbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013bbe:	4618      	mov	r0, r3
 8013bc0:	f005 f93b 	bl	8018e3a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8013bc4:	697b      	ldr	r3, [r7, #20]
 8013bc6:	330e      	adds	r3, #14
 8013bc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013bca:	6812      	ldr	r2, [r2, #0]
 8013bcc:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8013bce:	697b      	ldr	r3, [r7, #20]
 8013bd0:	3318      	adds	r3, #24
 8013bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013bd4:	6812      	ldr	r2, [r2, #0]
 8013bd6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8013bd8:	697b      	ldr	r3, [r7, #20]
 8013bda:	2200      	movs	r2, #0
 8013bdc:	701a      	strb	r2, [r3, #0]
 8013bde:	2200      	movs	r2, #0
 8013be0:	f042 0201 	orr.w	r2, r2, #1
 8013be4:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8013be6:	697b      	ldr	r3, [r7, #20]
 8013be8:	2200      	movs	r2, #0
 8013bea:	f042 0208 	orr.w	r2, r2, #8
 8013bee:	709a      	strb	r2, [r3, #2]
 8013bf0:	2200      	movs	r2, #0
 8013bf2:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013bf4:	697b      	ldr	r3, [r7, #20]
 8013bf6:	2206      	movs	r2, #6
 8013bf8:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8013bfa:	697b      	ldr	r3, [r7, #20]
 8013bfc:	2204      	movs	r2, #4
 8013bfe:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013c00:	f640 0306 	movw	r3, #2054	@ 0x806
 8013c04:	9300      	str	r3, [sp, #0]
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	68ba      	ldr	r2, [r7, #8]
 8013c0a:	69b9      	ldr	r1, [r7, #24]
 8013c0c:	68f8      	ldr	r0, [r7, #12]
 8013c0e:	f002 f851 	bl	8015cb4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013c12:	69b8      	ldr	r0, [r7, #24]
 8013c14:	f7f8 fd6e 	bl	800c6f4 <pbuf_free>
  p = NULL;
 8013c18:	2300      	movs	r3, #0
 8013c1a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013c1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013c20:	4618      	mov	r0, r3
 8013c22:	3720      	adds	r7, #32
 8013c24:	46bd      	mov	sp, r7
 8013c26:	bd80      	pop	{r7, pc}
 8013c28:	0801dd38 	.word	0x0801dd38
 8013c2c:	0801de88 	.word	0x0801de88
 8013c30:	0801ddb0 	.word	0x0801ddb0
 8013c34:	0801df38 	.word	0x0801df38
 8013c38:	0801df6c 	.word	0x0801df6c

08013c3c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8013c3c:	b580      	push	{r7, lr}
 8013c3e:	b088      	sub	sp, #32
 8013c40:	af04      	add	r7, sp, #16
 8013c42:	60f8      	str	r0, [r7, #12]
 8013c44:	60b9      	str	r1, [r7, #8]
 8013c46:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	f103 012a 	add.w	r1, r3, #42	@ 0x2a
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	f103 002a 	add.w	r0, r3, #42	@ 0x2a
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013c58:	2201      	movs	r2, #1
 8013c5a:	9203      	str	r2, [sp, #12]
 8013c5c:	68ba      	ldr	r2, [r7, #8]
 8013c5e:	9202      	str	r2, [sp, #8]
 8013c60:	4a06      	ldr	r2, [pc, #24]	@ (8013c7c <etharp_request_dst+0x40>)
 8013c62:	9201      	str	r2, [sp, #4]
 8013c64:	9300      	str	r3, [sp, #0]
 8013c66:	4603      	mov	r3, r0
 8013c68:	687a      	ldr	r2, [r7, #4]
 8013c6a:	68f8      	ldr	r0, [r7, #12]
 8013c6c:	f7ff ff5a 	bl	8013b24 <etharp_raw>
 8013c70:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8013c72:	4618      	mov	r0, r3
 8013c74:	3710      	adds	r7, #16
 8013c76:	46bd      	mov	sp, r7
 8013c78:	bd80      	pop	{r7, pc}
 8013c7a:	bf00      	nop
 8013c7c:	0801e9f4 	.word	0x0801e9f4

08013c80 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013c80:	b580      	push	{r7, lr}
 8013c82:	b082      	sub	sp, #8
 8013c84:	af00      	add	r7, sp, #0
 8013c86:	6078      	str	r0, [r7, #4]
 8013c88:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8013c8a:	4a05      	ldr	r2, [pc, #20]	@ (8013ca0 <etharp_request+0x20>)
 8013c8c:	6839      	ldr	r1, [r7, #0]
 8013c8e:	6878      	ldr	r0, [r7, #4]
 8013c90:	f7ff ffd4 	bl	8013c3c <etharp_request_dst>
 8013c94:	4603      	mov	r3, r0
}
 8013c96:	4618      	mov	r0, r3
 8013c98:	3708      	adds	r7, #8
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bd80      	pop	{r7, pc}
 8013c9e:	bf00      	nop
 8013ca0:	0801e9ec 	.word	0x0801e9ec

08013ca4 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b08e      	sub	sp, #56	@ 0x38
 8013ca8:	af04      	add	r7, sp, #16
 8013caa:	6078      	str	r0, [r7, #4]
 8013cac:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8013cae:	4b79      	ldr	r3, [pc, #484]	@ (8013e94 <icmp_input+0x1f0>)
 8013cb0:	689b      	ldr	r3, [r3, #8]
 8013cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8013cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cb6:	781b      	ldrb	r3, [r3, #0]
 8013cb8:	f003 030f 	and.w	r3, r3, #15
 8013cbc:	b2db      	uxtb	r3, r3
 8013cbe:	009b      	lsls	r3, r3, #2
 8013cc0:	b2db      	uxtb	r3, r3
 8013cc2:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8013cc4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013cc6:	2b13      	cmp	r3, #19
 8013cc8:	f240 80cd 	bls.w	8013e66 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	895b      	ldrh	r3, [r3, #10]
 8013cd0:	2b03      	cmp	r3, #3
 8013cd2:	f240 80ca 	bls.w	8013e6a <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8013cd6:	687b      	ldr	r3, [r7, #4]
 8013cd8:	685b      	ldr	r3, [r3, #4]
 8013cda:	781b      	ldrb	r3, [r3, #0]
 8013cdc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8013ce0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013ce4:	2b00      	cmp	r3, #0
 8013ce6:	f000 80b7 	beq.w	8013e58 <icmp_input+0x1b4>
 8013cea:	2b08      	cmp	r3, #8
 8013cec:	f040 80b7 	bne.w	8013e5e <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013cf0:	4b69      	ldr	r3, [pc, #420]	@ (8013e98 <icmp_input+0x1f4>)
 8013cf2:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013cf4:	4b67      	ldr	r3, [pc, #412]	@ (8013e94 <icmp_input+0x1f0>)
 8013cf6:	695b      	ldr	r3, [r3, #20]
 8013cf8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013cfc:	2be0      	cmp	r3, #224	@ 0xe0
 8013cfe:	f000 80bb 	beq.w	8013e78 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013d02:	4b64      	ldr	r3, [pc, #400]	@ (8013e94 <icmp_input+0x1f0>)
 8013d04:	695b      	ldr	r3, [r3, #20]
 8013d06:	4a63      	ldr	r2, [pc, #396]	@ (8013e94 <icmp_input+0x1f0>)
 8013d08:	6812      	ldr	r2, [r2, #0]
 8013d0a:	4611      	mov	r1, r2
 8013d0c:	4618      	mov	r0, r3
 8013d0e:	f001 f833 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 8013d12:	4603      	mov	r3, r0
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	f040 80b1 	bne.w	8013e7c <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	891b      	ldrh	r3, [r3, #8]
 8013d1e:	2b07      	cmp	r3, #7
 8013d20:	f240 80a5 	bls.w	8013e6e <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013d24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d26:	330e      	adds	r3, #14
 8013d28:	4619      	mov	r1, r3
 8013d2a:	6878      	ldr	r0, [r7, #4]
 8013d2c:	f7f8 fc4c 	bl	800c5c8 <pbuf_add_header>
 8013d30:	4603      	mov	r3, r0
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d04b      	beq.n	8013dce <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	891a      	ldrh	r2, [r3, #8]
 8013d3a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d3c:	4413      	add	r3, r2
 8013d3e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	891b      	ldrh	r3, [r3, #8]
 8013d44:	8b7a      	ldrh	r2, [r7, #26]
 8013d46:	429a      	cmp	r2, r3
 8013d48:	f0c0 809a 	bcc.w	8013e80 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013d4c:	8b7b      	ldrh	r3, [r7, #26]
 8013d4e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013d52:	4619      	mov	r1, r3
 8013d54:	200e      	movs	r0, #14
 8013d56:	f7f8 f9e9 	bl	800c12c <pbuf_alloc>
 8013d5a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8013d5c:	697b      	ldr	r3, [r7, #20]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	f000 8090 	beq.w	8013e84 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013d64:	697b      	ldr	r3, [r7, #20]
 8013d66:	895b      	ldrh	r3, [r3, #10]
 8013d68:	461a      	mov	r2, r3
 8013d6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d6c:	3308      	adds	r3, #8
 8013d6e:	429a      	cmp	r2, r3
 8013d70:	d203      	bcs.n	8013d7a <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8013d72:	6978      	ldr	r0, [r7, #20]
 8013d74:	f7f8 fcbe 	bl	800c6f4 <pbuf_free>
          goto icmperr;
 8013d78:	e085      	b.n	8013e86 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8013d7a:	697b      	ldr	r3, [r7, #20]
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013d80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013d82:	4618      	mov	r0, r3
 8013d84:	f005 f859 	bl	8018e3a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8013d88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d8a:	4619      	mov	r1, r3
 8013d8c:	6978      	ldr	r0, [r7, #20]
 8013d8e:	f7f8 fc2b 	bl	800c5e8 <pbuf_remove_header>
 8013d92:	4603      	mov	r3, r0
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d009      	beq.n	8013dac <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8013d98:	4b40      	ldr	r3, [pc, #256]	@ (8013e9c <icmp_input+0x1f8>)
 8013d9a:	22b6      	movs	r2, #182	@ 0xb6
 8013d9c:	4940      	ldr	r1, [pc, #256]	@ (8013ea0 <icmp_input+0x1fc>)
 8013d9e:	4841      	ldr	r0, [pc, #260]	@ (8013ea4 <icmp_input+0x200>)
 8013da0:	f004 fce0 	bl	8018764 <iprintf>
          pbuf_free(r);
 8013da4:	6978      	ldr	r0, [r7, #20]
 8013da6:	f7f8 fca5 	bl	800c6f4 <pbuf_free>
          goto icmperr;
 8013daa:	e06c      	b.n	8013e86 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8013dac:	6879      	ldr	r1, [r7, #4]
 8013dae:	6978      	ldr	r0, [r7, #20]
 8013db0:	f7f8 fdc8 	bl	800c944 <pbuf_copy>
 8013db4:	4603      	mov	r3, r0
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d003      	beq.n	8013dc2 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8013dba:	6978      	ldr	r0, [r7, #20]
 8013dbc:	f7f8 fc9a 	bl	800c6f4 <pbuf_free>
          goto icmperr;
 8013dc0:	e061      	b.n	8013e86 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f7f8 fc96 	bl	800c6f4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8013dc8:	697b      	ldr	r3, [r7, #20]
 8013dca:	607b      	str	r3, [r7, #4]
 8013dcc:	e00f      	b.n	8013dee <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013dce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013dd0:	330e      	adds	r3, #14
 8013dd2:	4619      	mov	r1, r3
 8013dd4:	6878      	ldr	r0, [r7, #4]
 8013dd6:	f7f8 fc07 	bl	800c5e8 <pbuf_remove_header>
 8013dda:	4603      	mov	r3, r0
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d006      	beq.n	8013dee <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013de0:	4b2e      	ldr	r3, [pc, #184]	@ (8013e9c <icmp_input+0x1f8>)
 8013de2:	22c7      	movs	r2, #199	@ 0xc7
 8013de4:	4930      	ldr	r1, [pc, #192]	@ (8013ea8 <icmp_input+0x204>)
 8013de6:	482f      	ldr	r0, [pc, #188]	@ (8013ea4 <icmp_input+0x200>)
 8013de8:	f004 fcbc 	bl	8018764 <iprintf>
          goto icmperr;
 8013dec:	e04b      	b.n	8013e86 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	685b      	ldr	r3, [r3, #4]
 8013df2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013df4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013df6:	4619      	mov	r1, r3
 8013df8:	6878      	ldr	r0, [r7, #4]
 8013dfa:	f7f8 fbe5 	bl	800c5c8 <pbuf_add_header>
 8013dfe:	4603      	mov	r3, r0
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d12b      	bne.n	8013e5c <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013e04:	687b      	ldr	r3, [r7, #4]
 8013e06:	685b      	ldr	r3, [r3, #4]
 8013e08:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8013e0a:	69fb      	ldr	r3, [r7, #28]
 8013e0c:	681a      	ldr	r2, [r3, #0]
 8013e0e:	68fb      	ldr	r3, [r7, #12]
 8013e10:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013e12:	4b20      	ldr	r3, [pc, #128]	@ (8013e94 <icmp_input+0x1f0>)
 8013e14:	691a      	ldr	r2, [r3, #16]
 8013e16:	68fb      	ldr	r3, [r7, #12]
 8013e18:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8013e1a:	693b      	ldr	r3, [r7, #16]
 8013e1c:	2200      	movs	r2, #0
 8013e1e:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8013e20:	693b      	ldr	r3, [r7, #16]
 8013e22:	2200      	movs	r2, #0
 8013e24:	709a      	strb	r2, [r3, #2]
 8013e26:	2200      	movs	r2, #0
 8013e28:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	22ff      	movs	r2, #255	@ 0xff
 8013e2e:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013e30:	68fb      	ldr	r3, [r7, #12]
 8013e32:	2200      	movs	r2, #0
 8013e34:	729a      	strb	r2, [r3, #10]
 8013e36:	2200      	movs	r2, #0
 8013e38:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8013e3a:	683b      	ldr	r3, [r7, #0]
 8013e3c:	9302      	str	r3, [sp, #8]
 8013e3e:	2301      	movs	r3, #1
 8013e40:	9301      	str	r3, [sp, #4]
 8013e42:	2300      	movs	r3, #0
 8013e44:	9300      	str	r3, [sp, #0]
 8013e46:	23ff      	movs	r3, #255	@ 0xff
 8013e48:	2200      	movs	r2, #0
 8013e4a:	69f9      	ldr	r1, [r7, #28]
 8013e4c:	6878      	ldr	r0, [r7, #4]
 8013e4e:	f000 fe45 	bl	8014adc <ip4_output_if>
 8013e52:	4603      	mov	r3, r0
 8013e54:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8013e56:	e001      	b.n	8013e5c <icmp_input+0x1b8>
      break;
 8013e58:	bf00      	nop
 8013e5a:	e000      	b.n	8013e5e <icmp_input+0x1ba>
      break;
 8013e5c:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8013e5e:	6878      	ldr	r0, [r7, #4]
 8013e60:	f7f8 fc48 	bl	800c6f4 <pbuf_free>
  return;
 8013e64:	e013      	b.n	8013e8e <icmp_input+0x1ea>
    goto lenerr;
 8013e66:	bf00      	nop
 8013e68:	e002      	b.n	8013e70 <icmp_input+0x1cc>
    goto lenerr;
 8013e6a:	bf00      	nop
 8013e6c:	e000      	b.n	8013e70 <icmp_input+0x1cc>
        goto lenerr;
 8013e6e:	bf00      	nop
lenerr:
  pbuf_free(p);
 8013e70:	6878      	ldr	r0, [r7, #4]
 8013e72:	f7f8 fc3f 	bl	800c6f4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013e76:	e00a      	b.n	8013e8e <icmp_input+0x1ea>
        goto icmperr;
 8013e78:	bf00      	nop
 8013e7a:	e004      	b.n	8013e86 <icmp_input+0x1e2>
        goto icmperr;
 8013e7c:	bf00      	nop
 8013e7e:	e002      	b.n	8013e86 <icmp_input+0x1e2>
          goto icmperr;
 8013e80:	bf00      	nop
 8013e82:	e000      	b.n	8013e86 <icmp_input+0x1e2>
          goto icmperr;
 8013e84:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f7f8 fc34 	bl	800c6f4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013e8c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8013e8e:	3728      	adds	r7, #40	@ 0x28
 8013e90:	46bd      	mov	sp, r7
 8013e92:	bd80      	pop	{r7, pc}
 8013e94:	200051ec 	.word	0x200051ec
 8013e98:	20005200 	.word	0x20005200
 8013e9c:	0801dfb0 	.word	0x0801dfb0
 8013ea0:	0801dfe8 	.word	0x0801dfe8
 8013ea4:	0801e020 	.word	0x0801e020
 8013ea8:	0801e048 	.word	0x0801e048

08013eac <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013eac:	b580      	push	{r7, lr}
 8013eae:	b082      	sub	sp, #8
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	6078      	str	r0, [r7, #4]
 8013eb4:	460b      	mov	r3, r1
 8013eb6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013eb8:	78fb      	ldrb	r3, [r7, #3]
 8013eba:	461a      	mov	r2, r3
 8013ebc:	2103      	movs	r1, #3
 8013ebe:	6878      	ldr	r0, [r7, #4]
 8013ec0:	f000 f814 	bl	8013eec <icmp_send_response>
}
 8013ec4:	bf00      	nop
 8013ec6:	3708      	adds	r7, #8
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	bd80      	pop	{r7, pc}

08013ecc <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013ecc:	b580      	push	{r7, lr}
 8013ece:	b082      	sub	sp, #8
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	6078      	str	r0, [r7, #4]
 8013ed4:	460b      	mov	r3, r1
 8013ed6:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013ed8:	78fb      	ldrb	r3, [r7, #3]
 8013eda:	461a      	mov	r2, r3
 8013edc:	210b      	movs	r1, #11
 8013ede:	6878      	ldr	r0, [r7, #4]
 8013ee0:	f000 f804 	bl	8013eec <icmp_send_response>
}
 8013ee4:	bf00      	nop
 8013ee6:	3708      	adds	r7, #8
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	bd80      	pop	{r7, pc}

08013eec <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013eec:	b580      	push	{r7, lr}
 8013eee:	b08c      	sub	sp, #48	@ 0x30
 8013ef0:	af04      	add	r7, sp, #16
 8013ef2:	6078      	str	r0, [r7, #4]
 8013ef4:	460b      	mov	r3, r1
 8013ef6:	70fb      	strb	r3, [r7, #3]
 8013ef8:	4613      	mov	r3, r2
 8013efa:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013efc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013f00:	2124      	movs	r1, #36	@ 0x24
 8013f02:	2022      	movs	r0, #34	@ 0x22
 8013f04:	f7f8 f912 	bl	800c12c <pbuf_alloc>
 8013f08:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013f0a:	69fb      	ldr	r3, [r7, #28]
 8013f0c:	2b00      	cmp	r3, #0
 8013f0e:	d04c      	beq.n	8013faa <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013f10:	69fb      	ldr	r3, [r7, #28]
 8013f12:	895b      	ldrh	r3, [r3, #10]
 8013f14:	2b23      	cmp	r3, #35	@ 0x23
 8013f16:	d806      	bhi.n	8013f26 <icmp_send_response+0x3a>
 8013f18:	4b26      	ldr	r3, [pc, #152]	@ (8013fb4 <icmp_send_response+0xc8>)
 8013f1a:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013f1e:	4926      	ldr	r1, [pc, #152]	@ (8013fb8 <icmp_send_response+0xcc>)
 8013f20:	4826      	ldr	r0, [pc, #152]	@ (8013fbc <icmp_send_response+0xd0>)
 8013f22:	f004 fc1f 	bl	8018764 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	685b      	ldr	r3, [r3, #4]
 8013f2a:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013f2c:	69fb      	ldr	r3, [r7, #28]
 8013f2e:	685b      	ldr	r3, [r3, #4]
 8013f30:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013f32:	697b      	ldr	r3, [r7, #20]
 8013f34:	78fa      	ldrb	r2, [r7, #3]
 8013f36:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013f38:	697b      	ldr	r3, [r7, #20]
 8013f3a:	78ba      	ldrb	r2, [r7, #2]
 8013f3c:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013f3e:	697b      	ldr	r3, [r7, #20]
 8013f40:	2200      	movs	r2, #0
 8013f42:	711a      	strb	r2, [r3, #4]
 8013f44:	2200      	movs	r2, #0
 8013f46:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013f48:	697b      	ldr	r3, [r7, #20]
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	719a      	strb	r2, [r3, #6]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013f52:	69fb      	ldr	r3, [r7, #28]
 8013f54:	685b      	ldr	r3, [r3, #4]
 8013f56:	f103 0008 	add.w	r0, r3, #8
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	685b      	ldr	r3, [r3, #4]
 8013f5e:	221c      	movs	r2, #28
 8013f60:	4619      	mov	r1, r3
 8013f62:	f004 ff6a 	bl	8018e3a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013f66:	69bb      	ldr	r3, [r7, #24]
 8013f68:	68db      	ldr	r3, [r3, #12]
 8013f6a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8013f6c:	f107 030c 	add.w	r3, r7, #12
 8013f70:	4618      	mov	r0, r3
 8013f72:	f000 fbab 	bl	80146cc <ip4_route>
 8013f76:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013f78:	693b      	ldr	r3, [r7, #16]
 8013f7a:	2b00      	cmp	r3, #0
 8013f7c:	d011      	beq.n	8013fa2 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8013f7e:	697b      	ldr	r3, [r7, #20]
 8013f80:	2200      	movs	r2, #0
 8013f82:	709a      	strb	r2, [r3, #2]
 8013f84:	2200      	movs	r2, #0
 8013f86:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013f88:	f107 020c 	add.w	r2, r7, #12
 8013f8c:	693b      	ldr	r3, [r7, #16]
 8013f8e:	9302      	str	r3, [sp, #8]
 8013f90:	2301      	movs	r3, #1
 8013f92:	9301      	str	r3, [sp, #4]
 8013f94:	2300      	movs	r3, #0
 8013f96:	9300      	str	r3, [sp, #0]
 8013f98:	23ff      	movs	r3, #255	@ 0xff
 8013f9a:	2100      	movs	r1, #0
 8013f9c:	69f8      	ldr	r0, [r7, #28]
 8013f9e:	f000 fd9d 	bl	8014adc <ip4_output_if>
  }
  pbuf_free(q);
 8013fa2:	69f8      	ldr	r0, [r7, #28]
 8013fa4:	f7f8 fba6 	bl	800c6f4 <pbuf_free>
 8013fa8:	e000      	b.n	8013fac <icmp_send_response+0xc0>
    return;
 8013faa:	bf00      	nop
}
 8013fac:	3720      	adds	r7, #32
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd80      	pop	{r7, pc}
 8013fb2:	bf00      	nop
 8013fb4:	0801dfb0 	.word	0x0801dfb0
 8013fb8:	0801e07c 	.word	0x0801e07c
 8013fbc:	0801e020 	.word	0x0801e020

08013fc0 <igmp_init>:
/**
 * Initialize the IGMP module
 */
void
igmp_init(void)
{
 8013fc0:	b480      	push	{r7}
 8013fc2:	af00      	add	r7, sp, #0
  LWIP_DEBUGF(IGMP_DEBUG, ("igmp_init: initializing\n"));

  IP4_ADDR(&allsystems, 224, 0, 0, 1);
 8013fc4:	4b05      	ldr	r3, [pc, #20]	@ (8013fdc <igmp_init+0x1c>)
 8013fc6:	4a06      	ldr	r2, [pc, #24]	@ (8013fe0 <igmp_init+0x20>)
 8013fc8:	601a      	str	r2, [r3, #0]
  IP4_ADDR(&allrouters, 224, 0, 0, 2);
 8013fca:	4b06      	ldr	r3, [pc, #24]	@ (8013fe4 <igmp_init+0x24>)
 8013fcc:	4a06      	ldr	r2, [pc, #24]	@ (8013fe8 <igmp_init+0x28>)
 8013fce:	601a      	str	r2, [r3, #0]
}
 8013fd0:	bf00      	nop
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd8:	4770      	bx	lr
 8013fda:	bf00      	nop
 8013fdc:	20008968 	.word	0x20008968
 8013fe0:	010000e0 	.word	0x010000e0
 8013fe4:	2000896c 	.word	0x2000896c
 8013fe8:	020000e0 	.word	0x020000e0

08013fec <igmp_start>:
 *
 * @param netif network interface on which start IGMP processing
 */
err_t
igmp_start(struct netif *netif)
{
 8013fec:	b580      	push	{r7, lr}
 8013fee:	b084      	sub	sp, #16
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	6078      	str	r0, [r7, #4]
  struct igmp_group *group;

  LWIP_DEBUGF(IGMP_DEBUG, ("igmp_start: starting IGMP processing on if %p\n", (void *)netif));

  group = igmp_lookup_group(netif, &allsystems);
 8013ff4:	4911      	ldr	r1, [pc, #68]	@ (801403c <igmp_start+0x50>)
 8013ff6:	6878      	ldr	r0, [r7, #4]
 8013ff8:	f000 f85e 	bl	80140b8 <igmp_lookup_group>
 8013ffc:	60f8      	str	r0, [r7, #12]

  if (group != NULL) {
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d014      	beq.n	801402e <igmp_start+0x42>
    group->group_state = IGMP_GROUP_IDLE_MEMBER;
 8014004:	68fb      	ldr	r3, [r7, #12]
 8014006:	2202      	movs	r2, #2
 8014008:	725a      	strb	r2, [r3, #9]
    group->use++;
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	7b1b      	ldrb	r3, [r3, #12]
 801400e:	3301      	adds	r3, #1
 8014010:	b2da      	uxtb	r2, r3
 8014012:	68fb      	ldr	r3, [r7, #12]
 8014014:	731a      	strb	r2, [r3, #12]

    /* Allow the igmp messages at the MAC level */
    if (netif->igmp_mac_filter != NULL) {
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801401a:	2b00      	cmp	r3, #0
 801401c:	d005      	beq.n	801402a <igmp_start+0x3e>
      LWIP_DEBUGF(IGMP_DEBUG, ("igmp_start: igmp_mac_filter(ADD "));
      ip4_addr_debug_print_val(IGMP_DEBUG, allsystems);
      LWIP_DEBUGF(IGMP_DEBUG, (") on if %p\n", (void *)netif));
      netif->igmp_mac_filter(netif, &allsystems, NETIF_ADD_MAC_FILTER);
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014022:	2201      	movs	r2, #1
 8014024:	4905      	ldr	r1, [pc, #20]	@ (801403c <igmp_start+0x50>)
 8014026:	6878      	ldr	r0, [r7, #4]
 8014028:	4798      	blx	r3
    }

    return ERR_OK;
 801402a:	2300      	movs	r3, #0
 801402c:	e001      	b.n	8014032 <igmp_start+0x46>
  }

  return ERR_MEM;
 801402e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8014032:	4618      	mov	r0, r3
 8014034:	3710      	adds	r7, #16
 8014036:	46bd      	mov	sp, r7
 8014038:	bd80      	pop	{r7, pc}
 801403a:	bf00      	nop
 801403c:	20008968 	.word	0x20008968

08014040 <igmp_report_groups>:
 *
 * @param netif network interface on which report IGMP memberships
 */
void
igmp_report_groups(struct netif *netif)
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b084      	sub	sp, #16
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
  struct igmp_group *group = netif_igmp_data(netif);
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801404c:	60fb      	str	r3, [r7, #12]

  LWIP_DEBUGF(IGMP_DEBUG, ("igmp_report_groups: sending IGMP reports on if %p\n", (void *)netif));

  /* Skip the first group in the list, it is always the allsystems group added in igmp_start() */
  if (group != NULL) {
 801404e:	68fb      	ldr	r3, [r7, #12]
 8014050:	2b00      	cmp	r3, #0
 8014052:	d00a      	beq.n	801406a <igmp_report_groups+0x2a>
    group = group->next;
 8014054:	68fb      	ldr	r3, [r7, #12]
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	60fb      	str	r3, [r7, #12]
  }

  while (group != NULL) {
 801405a:	e006      	b.n	801406a <igmp_report_groups+0x2a>
    igmp_delaying_member(group, IGMP_JOIN_DELAYING_MEMBER_TMR);
 801405c:	2105      	movs	r1, #5
 801405e:	68f8      	ldr	r0, [r7, #12]
 8014060:	f000 fa79 	bl	8014556 <igmp_delaying_member>
    group = group->next;
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	60fb      	str	r3, [r7, #12]
  while (group != NULL) {
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	2b00      	cmp	r3, #0
 801406e:	d1f5      	bne.n	801405c <igmp_report_groups+0x1c>
  }
}
 8014070:	bf00      	nop
 8014072:	bf00      	nop
 8014074:	3710      	adds	r7, #16
 8014076:	46bd      	mov	sp, r7
 8014078:	bd80      	pop	{r7, pc}

0801407a <igmp_lookfor_group>:
 * @return a struct igmp_group* if the group has been found,
 *         NULL if the group wasn't found.
 */
struct igmp_group *
igmp_lookfor_group(struct netif *ifp, const ip4_addr_t *addr)
{
 801407a:	b480      	push	{r7}
 801407c:	b085      	sub	sp, #20
 801407e:	af00      	add	r7, sp, #0
 8014080:	6078      	str	r0, [r7, #4]
 8014082:	6039      	str	r1, [r7, #0]
  struct igmp_group *group = netif_igmp_data(ifp);
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014088:	60fb      	str	r3, [r7, #12]

  while (group != NULL) {
 801408a:	e00a      	b.n	80140a2 <igmp_lookfor_group+0x28>
    if (ip4_addr_cmp(&(group->group_address), addr)) {
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	685a      	ldr	r2, [r3, #4]
 8014090:	683b      	ldr	r3, [r7, #0]
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	429a      	cmp	r2, r3
 8014096:	d101      	bne.n	801409c <igmp_lookfor_group+0x22>
      return group;
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	e006      	b.n	80140aa <igmp_lookfor_group+0x30>
    }
    group = group->next;
 801409c:	68fb      	ldr	r3, [r7, #12]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	60fb      	str	r3, [r7, #12]
  while (group != NULL) {
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	2b00      	cmp	r3, #0
 80140a6:	d1f1      	bne.n	801408c <igmp_lookfor_group+0x12>
  }

  /* to be clearer, we return NULL here instead of
   * 'group' (which is also NULL at this point).
   */
  return NULL;
 80140a8:	2300      	movs	r3, #0
}
 80140aa:	4618      	mov	r0, r3
 80140ac:	3714      	adds	r7, #20
 80140ae:	46bd      	mov	sp, r7
 80140b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b4:	4770      	bx	lr
	...

080140b8 <igmp_lookup_group>:
 * @return a struct igmp_group*,
 *         NULL on memory error.
 */
static struct igmp_group *
igmp_lookup_group(struct netif *ifp, const ip4_addr_t *addr)
{
 80140b8:	b580      	push	{r7, lr}
 80140ba:	b084      	sub	sp, #16
 80140bc:	af00      	add	r7, sp, #0
 80140be:	6078      	str	r0, [r7, #4]
 80140c0:	6039      	str	r1, [r7, #0]
  struct igmp_group *group;
  struct igmp_group *list_head = netif_igmp_data(ifp);
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80140c6:	60fb      	str	r3, [r7, #12]

  /* Search if the group already exists */
  group = igmp_lookfor_group(ifp, addr);
 80140c8:	6839      	ldr	r1, [r7, #0]
 80140ca:	6878      	ldr	r0, [r7, #4]
 80140cc:	f7ff ffd5 	bl	801407a <igmp_lookfor_group>
 80140d0:	60b8      	str	r0, [r7, #8]
  if (group != NULL) {
 80140d2:	68bb      	ldr	r3, [r7, #8]
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d001      	beq.n	80140dc <igmp_lookup_group+0x24>
    /* Group already exists. */
    return group;
 80140d8:	68bb      	ldr	r3, [r7, #8]
 80140da:	e047      	b.n	801416c <igmp_lookup_group+0xb4>
  }

  /* Group doesn't exist yet, create a new one */
  group = (struct igmp_group *)memp_malloc(MEMP_IGMP_GROUP);
 80140dc:	2006      	movs	r0, #6
 80140de:	f7f7 fc05 	bl	800b8ec <memp_malloc>
 80140e2:	60b8      	str	r0, [r7, #8]
  if (group != NULL) {
 80140e4:	68bb      	ldr	r3, [r7, #8]
 80140e6:	2b00      	cmp	r3, #0
 80140e8:	d03f      	beq.n	801416a <igmp_lookup_group+0xb2>
    ip4_addr_set(&(group->group_address), addr);
 80140ea:	683b      	ldr	r3, [r7, #0]
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d002      	beq.n	80140f6 <igmp_lookup_group+0x3e>
 80140f0:	683b      	ldr	r3, [r7, #0]
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	e000      	b.n	80140f8 <igmp_lookup_group+0x40>
 80140f6:	2300      	movs	r3, #0
 80140f8:	68ba      	ldr	r2, [r7, #8]
 80140fa:	6053      	str	r3, [r2, #4]
    group->timer              = 0; /* Not running */
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	2200      	movs	r2, #0
 8014100:	815a      	strh	r2, [r3, #10]
    group->group_state        = IGMP_GROUP_NON_MEMBER;
 8014102:	68bb      	ldr	r3, [r7, #8]
 8014104:	2200      	movs	r2, #0
 8014106:	725a      	strb	r2, [r3, #9]
    group->last_reporter_flag = 0;
 8014108:	68bb      	ldr	r3, [r7, #8]
 801410a:	2200      	movs	r2, #0
 801410c:	721a      	strb	r2, [r3, #8]
    group->use                = 0;
 801410e:	68bb      	ldr	r3, [r7, #8]
 8014110:	2200      	movs	r2, #0
 8014112:	731a      	strb	r2, [r3, #12]

    /* Ensure allsystems group is always first in list */
    if (list_head == NULL) {
 8014114:	68fb      	ldr	r3, [r7, #12]
 8014116:	2b00      	cmp	r3, #0
 8014118:	d113      	bne.n	8014142 <igmp_lookup_group+0x8a>
      /* this is the first entry in linked list */
      LWIP_ASSERT("igmp_lookup_group: first group must be allsystems",
 801411a:	683b      	ldr	r3, [r7, #0]
 801411c:	681a      	ldr	r2, [r3, #0]
 801411e:	4b15      	ldr	r3, [pc, #84]	@ (8014174 <igmp_lookup_group+0xbc>)
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	429a      	cmp	r2, r3
 8014124:	d006      	beq.n	8014134 <igmp_lookup_group+0x7c>
 8014126:	4b14      	ldr	r3, [pc, #80]	@ (8014178 <igmp_lookup_group+0xc0>)
 8014128:	f44f 7286 	mov.w	r2, #268	@ 0x10c
 801412c:	4913      	ldr	r1, [pc, #76]	@ (801417c <igmp_lookup_group+0xc4>)
 801412e:	4814      	ldr	r0, [pc, #80]	@ (8014180 <igmp_lookup_group+0xc8>)
 8014130:	f004 fb18 	bl	8018764 <iprintf>
                  (ip4_addr_cmp(addr, &allsystems) != 0));
      group->next = NULL;
 8014134:	68bb      	ldr	r3, [r7, #8]
 8014136:	2200      	movs	r2, #0
 8014138:	601a      	str	r2, [r3, #0]
      netif_set_client_data(ifp, LWIP_NETIF_CLIENT_DATA_INDEX_IGMP, group);
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	68ba      	ldr	r2, [r7, #8]
 801413e:	625a      	str	r2, [r3, #36]	@ 0x24
 8014140:	e013      	b.n	801416a <igmp_lookup_group+0xb2>
    } else {
      /* append _after_ first entry */
      LWIP_ASSERT("igmp_lookup_group: all except first group must not be allsystems",
 8014142:	683b      	ldr	r3, [r7, #0]
 8014144:	681a      	ldr	r2, [r3, #0]
 8014146:	4b0b      	ldr	r3, [pc, #44]	@ (8014174 <igmp_lookup_group+0xbc>)
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	429a      	cmp	r2, r3
 801414c:	d106      	bne.n	801415c <igmp_lookup_group+0xa4>
 801414e:	4b0a      	ldr	r3, [pc, #40]	@ (8014178 <igmp_lookup_group+0xc0>)
 8014150:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8014154:	490b      	ldr	r1, [pc, #44]	@ (8014184 <igmp_lookup_group+0xcc>)
 8014156:	480a      	ldr	r0, [pc, #40]	@ (8014180 <igmp_lookup_group+0xc8>)
 8014158:	f004 fb04 	bl	8018764 <iprintf>
                  (ip4_addr_cmp(addr, &allsystems) == 0));
      group->next = list_head->next;
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	681a      	ldr	r2, [r3, #0]
 8014160:	68bb      	ldr	r3, [r7, #8]
 8014162:	601a      	str	r2, [r3, #0]
      list_head->next = group;
 8014164:	68fb      	ldr	r3, [r7, #12]
 8014166:	68ba      	ldr	r2, [r7, #8]
 8014168:	601a      	str	r2, [r3, #0]

  LWIP_DEBUGF(IGMP_DEBUG, ("igmp_lookup_group: %sallocated a new group with address ", (group ? "" : "impossible to ")));
  ip4_addr_debug_print(IGMP_DEBUG, addr);
  LWIP_DEBUGF(IGMP_DEBUG, (" on if %p\n", (void *)ifp));

  return group;
 801416a:	68bb      	ldr	r3, [r7, #8]
}
 801416c:	4618      	mov	r0, r3
 801416e:	3710      	adds	r7, #16
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}
 8014174:	20008968 	.word	0x20008968
 8014178:	0801e0a8 	.word	0x0801e0a8
 801417c:	0801e0e0 	.word	0x0801e0e0
 8014180:	0801e114 	.word	0x0801e114
 8014184:	0801e13c 	.word	0x0801e13c

08014188 <igmp_input>:
 * @param inp network interface on which the packet was received
 * @param dest destination ip address of the igmp packet
 */
void
igmp_input(struct pbuf *p, struct netif *inp, const ip4_addr_t *dest)
{
 8014188:	b580      	push	{r7, lr}
 801418a:	b088      	sub	sp, #32
 801418c:	af00      	add	r7, sp, #0
 801418e:	60f8      	str	r0, [r7, #12]
 8014190:	60b9      	str	r1, [r7, #8]
 8014192:	607a      	str	r2, [r7, #4]
  struct igmp_group *groupref;

  IGMP_STATS_INC(igmp.recv);

  /* Note that the length CAN be greater than 8 but only 8 are used - All are included in the checksum */
  if (p->len < IGMP_MINLEN) {
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	895b      	ldrh	r3, [r3, #10]
 8014198:	2b07      	cmp	r3, #7
 801419a:	d803      	bhi.n	80141a4 <igmp_input+0x1c>
    pbuf_free(p);
 801419c:	68f8      	ldr	r0, [r7, #12]
 801419e:	f7f8 faa9 	bl	800c6f4 <pbuf_free>
    IGMP_STATS_INC(igmp.lenerr);
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_input: length error\n"));
    return;
 80141a2:	e086      	b.n	80142b2 <igmp_input+0x12a>
  LWIP_DEBUGF(IGMP_DEBUG, (" to address "));
  ip4_addr_debug_print_val(IGMP_DEBUG, ip4_current_header()->dest);
  LWIP_DEBUGF(IGMP_DEBUG, (" on if %p\n", (void *)inp));

  /* Now calculate and check the checksum */
  igmp = (struct igmp_msg *)p->payload;
 80141a4:	68fb      	ldr	r3, [r7, #12]
 80141a6:	685b      	ldr	r3, [r3, #4]
 80141a8:	617b      	str	r3, [r7, #20]
  if (inet_chksum(igmp, p->len)) {
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	895b      	ldrh	r3, [r3, #10]
 80141ae:	4619      	mov	r1, r3
 80141b0:	6978      	ldr	r0, [r7, #20]
 80141b2:	f7f6 ff3e 	bl	800b032 <inet_chksum>
 80141b6:	4603      	mov	r3, r0
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d003      	beq.n	80141c4 <igmp_input+0x3c>
    pbuf_free(p);
 80141bc:	68f8      	ldr	r0, [r7, #12]
 80141be:	f7f8 fa99 	bl	800c6f4 <pbuf_free>
    IGMP_STATS_INC(igmp.chkerr);
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_input: checksum error\n"));
    return;
 80141c2:	e076      	b.n	80142b2 <igmp_input+0x12a>
  }

  /* Packet is ok so find an existing group */
  group = igmp_lookfor_group(inp, dest); /* use the destination IP address of incoming packet */
 80141c4:	6879      	ldr	r1, [r7, #4]
 80141c6:	68b8      	ldr	r0, [r7, #8]
 80141c8:	f7ff ff57 	bl	801407a <igmp_lookfor_group>
 80141cc:	61f8      	str	r0, [r7, #28]

  /* If group can be found or create... */
  if (!group) {
 80141ce:	69fb      	ldr	r3, [r7, #28]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d103      	bne.n	80141dc <igmp_input+0x54>
    pbuf_free(p);
 80141d4:	68f8      	ldr	r0, [r7, #12]
 80141d6:	f7f8 fa8d 	bl	800c6f4 <pbuf_free>
    IGMP_STATS_INC(igmp.drop);
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_input: IGMP frame not for us\n"));
    return;
 80141da:	e06a      	b.n	80142b2 <igmp_input+0x12a>
  }

  /* NOW ACT ON THE INCOMING MESSAGE TYPE... */
  switch (igmp->igmp_msgtype) {
 80141dc:	697b      	ldr	r3, [r7, #20]
 80141de:	781b      	ldrb	r3, [r3, #0]
 80141e0:	2b11      	cmp	r3, #17
 80141e2:	d002      	beq.n	80141ea <igmp_input+0x62>
 80141e4:	2b16      	cmp	r3, #22
 80141e6:	d04f      	beq.n	8014288 <igmp_input+0x100>
      break;
    default:
      LWIP_DEBUGF(IGMP_DEBUG, ("igmp_input: unexpected msg %d in state %d on group %p on if %p\n",
                               igmp->igmp_msgtype, group->group_state, (void *)&group, (void *)inp));
      IGMP_STATS_INC(igmp.proterr);
      break;
 80141e8:	e05f      	b.n	80142aa <igmp_input+0x122>
      if ((ip4_addr_cmp(dest, &allsystems)) && ip4_addr_isany(&igmp->igmp_group_address)) {
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	681a      	ldr	r2, [r3, #0]
 80141ee:	4b32      	ldr	r3, [pc, #200]	@ (80142b8 <igmp_input+0x130>)
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	429a      	cmp	r2, r3
 80141f4:	d125      	bne.n	8014242 <igmp_input+0xba>
 80141f6:	697b      	ldr	r3, [r7, #20]
 80141f8:	3304      	adds	r3, #4
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d003      	beq.n	8014206 <igmp_input+0x7e>
 80141fe:	697b      	ldr	r3, [r7, #20]
 8014200:	685b      	ldr	r3, [r3, #4]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d11d      	bne.n	8014242 <igmp_input+0xba>
        if (igmp->igmp_maxresp == 0) {
 8014206:	697b      	ldr	r3, [r7, #20]
 8014208:	785b      	ldrb	r3, [r3, #1]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d102      	bne.n	8014214 <igmp_input+0x8c>
          igmp->igmp_maxresp = IGMP_V1_DELAYING_MEMBER_TMR;
 801420e:	697b      	ldr	r3, [r7, #20]
 8014210:	220a      	movs	r2, #10
 8014212:	705a      	strb	r2, [r3, #1]
        groupref = netif_igmp_data(inp);
 8014214:	68bb      	ldr	r3, [r7, #8]
 8014216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014218:	61bb      	str	r3, [r7, #24]
        if (groupref != NULL) {
 801421a:	69bb      	ldr	r3, [r7, #24]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d00c      	beq.n	801423a <igmp_input+0xb2>
          groupref = groupref->next;
 8014220:	69bb      	ldr	r3, [r7, #24]
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	61bb      	str	r3, [r7, #24]
        while (groupref) {
 8014226:	e008      	b.n	801423a <igmp_input+0xb2>
          igmp_delaying_member(groupref, igmp->igmp_maxresp);
 8014228:	697b      	ldr	r3, [r7, #20]
 801422a:	785b      	ldrb	r3, [r3, #1]
 801422c:	4619      	mov	r1, r3
 801422e:	69b8      	ldr	r0, [r7, #24]
 8014230:	f000 f991 	bl	8014556 <igmp_delaying_member>
          groupref = groupref->next;
 8014234:	69bb      	ldr	r3, [r7, #24]
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	61bb      	str	r3, [r7, #24]
        while (groupref) {
 801423a:	69bb      	ldr	r3, [r7, #24]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d1f3      	bne.n	8014228 <igmp_input+0xa0>
      if ((ip4_addr_cmp(dest, &allsystems)) && ip4_addr_isany(&igmp->igmp_group_address)) {
 8014240:	e021      	b.n	8014286 <igmp_input+0xfe>
        if (!ip4_addr_isany(&igmp->igmp_group_address)) {
 8014242:	697b      	ldr	r3, [r7, #20]
 8014244:	3304      	adds	r3, #4
 8014246:	2b00      	cmp	r3, #0
 8014248:	d02c      	beq.n	80142a4 <igmp_input+0x11c>
 801424a:	697b      	ldr	r3, [r7, #20]
 801424c:	685b      	ldr	r3, [r3, #4]
 801424e:	2b00      	cmp	r3, #0
 8014250:	d028      	beq.n	80142a4 <igmp_input+0x11c>
          if (ip4_addr_cmp(dest, &allsystems)) {
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	681a      	ldr	r2, [r3, #0]
 8014256:	4b18      	ldr	r3, [pc, #96]	@ (80142b8 <igmp_input+0x130>)
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	429a      	cmp	r2, r3
 801425c:	d109      	bne.n	8014272 <igmp_input+0xea>
            ip4_addr_copy(groupaddr, igmp->igmp_group_address);
 801425e:	697b      	ldr	r3, [r7, #20]
 8014260:	685b      	ldr	r3, [r3, #4]
 8014262:	613b      	str	r3, [r7, #16]
            group = igmp_lookfor_group(inp, &groupaddr);
 8014264:	f107 0310 	add.w	r3, r7, #16
 8014268:	4619      	mov	r1, r3
 801426a:	68b8      	ldr	r0, [r7, #8]
 801426c:	f7ff ff05 	bl	801407a <igmp_lookfor_group>
 8014270:	61f8      	str	r0, [r7, #28]
          if (group != NULL) {
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d015      	beq.n	80142a4 <igmp_input+0x11c>
            igmp_delaying_member(group, igmp->igmp_maxresp);
 8014278:	697b      	ldr	r3, [r7, #20]
 801427a:	785b      	ldrb	r3, [r3, #1]
 801427c:	4619      	mov	r1, r3
 801427e:	69f8      	ldr	r0, [r7, #28]
 8014280:	f000 f969 	bl	8014556 <igmp_delaying_member>
      break;
 8014284:	e00e      	b.n	80142a4 <igmp_input+0x11c>
 8014286:	e00d      	b.n	80142a4 <igmp_input+0x11c>
      if (group->group_state == IGMP_GROUP_DELAYING_MEMBER) {
 8014288:	69fb      	ldr	r3, [r7, #28]
 801428a:	7a5b      	ldrb	r3, [r3, #9]
 801428c:	2b01      	cmp	r3, #1
 801428e:	d10b      	bne.n	80142a8 <igmp_input+0x120>
        group->timer = 0; /* stopped */
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	2200      	movs	r2, #0
 8014294:	815a      	strh	r2, [r3, #10]
        group->group_state = IGMP_GROUP_IDLE_MEMBER;
 8014296:	69fb      	ldr	r3, [r7, #28]
 8014298:	2202      	movs	r2, #2
 801429a:	725a      	strb	r2, [r3, #9]
        group->last_reporter_flag = 0;
 801429c:	69fb      	ldr	r3, [r7, #28]
 801429e:	2200      	movs	r2, #0
 80142a0:	721a      	strb	r2, [r3, #8]
      break;
 80142a2:	e001      	b.n	80142a8 <igmp_input+0x120>
      break;
 80142a4:	bf00      	nop
 80142a6:	e000      	b.n	80142aa <igmp_input+0x122>
      break;
 80142a8:	bf00      	nop
  }

  pbuf_free(p);
 80142aa:	68f8      	ldr	r0, [r7, #12]
 80142ac:	f7f8 fa22 	bl	800c6f4 <pbuf_free>
  return;
 80142b0:	bf00      	nop
}
 80142b2:	3720      	adds	r7, #32
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}
 80142b8:	20008968 	.word	0x20008968

080142bc <igmp_joingroup>:
 * @param groupaddr the ip address of the group which to join
 * @return ERR_OK if group was joined on the netif(s), an err_t otherwise
 */
err_t
igmp_joingroup(const ip4_addr_t *ifaddr, const ip4_addr_t *groupaddr)
{
 80142bc:	b580      	push	{r7, lr}
 80142be:	b084      	sub	sp, #16
 80142c0:	af00      	add	r7, sp, #0
 80142c2:	6078      	str	r0, [r7, #4]
 80142c4:	6039      	str	r1, [r7, #0]
  err_t err = ERR_VAL; /* no matching interface */
 80142c6:	23fa      	movs	r3, #250	@ 0xfa
 80142c8:	73fb      	strb	r3, [r7, #15]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  /* make sure it is multicast address */
  LWIP_ERROR("igmp_joingroup: attempt to join non-multicast address", ip4_addr_ismulticast(groupaddr), return ERR_VAL;);
 80142ca:	683b      	ldr	r3, [r7, #0]
 80142cc:	681b      	ldr	r3, [r3, #0]
 80142ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80142d2:	2be0      	cmp	r3, #224	@ 0xe0
 80142d4:	d009      	beq.n	80142ea <igmp_joingroup+0x2e>
 80142d6:	4b26      	ldr	r3, [pc, #152]	@ (8014370 <igmp_joingroup+0xb4>)
 80142d8:	f240 12c9 	movw	r2, #457	@ 0x1c9
 80142dc:	4925      	ldr	r1, [pc, #148]	@ (8014374 <igmp_joingroup+0xb8>)
 80142de:	4826      	ldr	r0, [pc, #152]	@ (8014378 <igmp_joingroup+0xbc>)
 80142e0:	f004 fa40 	bl	8018764 <iprintf>
 80142e4:	f06f 0305 	mvn.w	r3, #5
 80142e8:	e03d      	b.n	8014366 <igmp_joingroup+0xaa>
  LWIP_ERROR("igmp_joingroup: attempt to join allsystems address", (!ip4_addr_cmp(groupaddr, &allsystems)), return ERR_VAL;);
 80142ea:	683b      	ldr	r3, [r7, #0]
 80142ec:	681a      	ldr	r2, [r3, #0]
 80142ee:	4b23      	ldr	r3, [pc, #140]	@ (801437c <igmp_joingroup+0xc0>)
 80142f0:	681b      	ldr	r3, [r3, #0]
 80142f2:	429a      	cmp	r2, r3
 80142f4:	d109      	bne.n	801430a <igmp_joingroup+0x4e>
 80142f6:	4b1e      	ldr	r3, [pc, #120]	@ (8014370 <igmp_joingroup+0xb4>)
 80142f8:	f44f 72e5 	mov.w	r2, #458	@ 0x1ca
 80142fc:	4920      	ldr	r1, [pc, #128]	@ (8014380 <igmp_joingroup+0xc4>)
 80142fe:	481e      	ldr	r0, [pc, #120]	@ (8014378 <igmp_joingroup+0xbc>)
 8014300:	f004 fa30 	bl	8018764 <iprintf>
 8014304:	f06f 0305 	mvn.w	r3, #5
 8014308:	e02d      	b.n	8014366 <igmp_joingroup+0xaa>

  /* loop through netif's */
  NETIF_FOREACH(netif) {
 801430a:	4b1e      	ldr	r3, [pc, #120]	@ (8014384 <igmp_joingroup+0xc8>)
 801430c:	681b      	ldr	r3, [r3, #0]
 801430e:	60bb      	str	r3, [r7, #8]
 8014310:	e024      	b.n	801435c <igmp_joingroup+0xa0>
    /* Should we join this interface ? */
    if ((netif->flags & NETIF_FLAG_IGMP) && ((ip4_addr_isany(ifaddr) || ip4_addr_cmp(netif_ip4_addr(netif), ifaddr)))) {
 8014312:	68bb      	ldr	r3, [r7, #8]
 8014314:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8014318:	f003 0320 	and.w	r3, r3, #32
 801431c:	2b00      	cmp	r3, #0
 801431e:	d01a      	beq.n	8014356 <igmp_joingroup+0x9a>
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	2b00      	cmp	r3, #0
 8014324:	d00a      	beq.n	801433c <igmp_joingroup+0x80>
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	2b00      	cmp	r3, #0
 801432c:	d006      	beq.n	801433c <igmp_joingroup+0x80>
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	3304      	adds	r3, #4
 8014332:	681a      	ldr	r2, [r3, #0]
 8014334:	687b      	ldr	r3, [r7, #4]
 8014336:	681b      	ldr	r3, [r3, #0]
 8014338:	429a      	cmp	r2, r3
 801433a:	d10c      	bne.n	8014356 <igmp_joingroup+0x9a>
      err = igmp_joingroup_netif(netif, groupaddr);
 801433c:	6839      	ldr	r1, [r7, #0]
 801433e:	68b8      	ldr	r0, [r7, #8]
 8014340:	f000 f822 	bl	8014388 <igmp_joingroup_netif>
 8014344:	4603      	mov	r3, r0
 8014346:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 8014348:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d002      	beq.n	8014356 <igmp_joingroup+0x9a>
        /* Return an error even if some network interfaces are joined */
        /** @todo undo any other netif already joined */
        return err;
 8014350:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014354:	e007      	b.n	8014366 <igmp_joingroup+0xaa>
  NETIF_FOREACH(netif) {
 8014356:	68bb      	ldr	r3, [r7, #8]
 8014358:	681b      	ldr	r3, [r3, #0]
 801435a:	60bb      	str	r3, [r7, #8]
 801435c:	68bb      	ldr	r3, [r7, #8]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d1d7      	bne.n	8014312 <igmp_joingroup+0x56>
      }
    }
  }

  return err;
 8014362:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014366:	4618      	mov	r0, r3
 8014368:	3710      	adds	r7, #16
 801436a:	46bd      	mov	sp, r7
 801436c:	bd80      	pop	{r7, pc}
 801436e:	bf00      	nop
 8014370:	0801e0a8 	.word	0x0801e0a8
 8014374:	0801e180 	.word	0x0801e180
 8014378:	0801e114 	.word	0x0801e114
 801437c:	20008968 	.word	0x20008968
 8014380:	0801e1b8 	.word	0x0801e1b8
 8014384:	20008808 	.word	0x20008808

08014388 <igmp_joingroup_netif>:
 * @param groupaddr the ip address of the group which to join
 * @return ERR_OK if group was joined on the netif, an err_t otherwise
 */
err_t
igmp_joingroup_netif(struct netif *netif, const ip4_addr_t *groupaddr)
{
 8014388:	b580      	push	{r7, lr}
 801438a:	b084      	sub	sp, #16
 801438c:	af00      	add	r7, sp, #0
 801438e:	6078      	str	r0, [r7, #4]
 8014390:	6039      	str	r1, [r7, #0]
  struct igmp_group *group;

  LWIP_ASSERT_CORE_LOCKED();

  /* make sure it is multicast address */
  LWIP_ERROR("igmp_joingroup_netif: attempt to join non-multicast address", ip4_addr_ismulticast(groupaddr), return ERR_VAL;);
 8014392:	683b      	ldr	r3, [r7, #0]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801439a:	2be0      	cmp	r3, #224	@ 0xe0
 801439c:	d009      	beq.n	80143b2 <igmp_joingroup_netif+0x2a>
 801439e:	4b2f      	ldr	r3, [pc, #188]	@ (801445c <igmp_joingroup_netif+0xd4>)
 80143a0:	f44f 72f6 	mov.w	r2, #492	@ 0x1ec
 80143a4:	492e      	ldr	r1, [pc, #184]	@ (8014460 <igmp_joingroup_netif+0xd8>)
 80143a6:	482f      	ldr	r0, [pc, #188]	@ (8014464 <igmp_joingroup_netif+0xdc>)
 80143a8:	f004 f9dc 	bl	8018764 <iprintf>
 80143ac:	f06f 0305 	mvn.w	r3, #5
 80143b0:	e050      	b.n	8014454 <igmp_joingroup_netif+0xcc>
  LWIP_ERROR("igmp_joingroup_netif: attempt to join allsystems address", (!ip4_addr_cmp(groupaddr, &allsystems)), return ERR_VAL;);
 80143b2:	683b      	ldr	r3, [r7, #0]
 80143b4:	681a      	ldr	r2, [r3, #0]
 80143b6:	4b2c      	ldr	r3, [pc, #176]	@ (8014468 <igmp_joingroup_netif+0xe0>)
 80143b8:	681b      	ldr	r3, [r3, #0]
 80143ba:	429a      	cmp	r2, r3
 80143bc:	d109      	bne.n	80143d2 <igmp_joingroup_netif+0x4a>
 80143be:	4b27      	ldr	r3, [pc, #156]	@ (801445c <igmp_joingroup_netif+0xd4>)
 80143c0:	f240 12ed 	movw	r2, #493	@ 0x1ed
 80143c4:	4929      	ldr	r1, [pc, #164]	@ (801446c <igmp_joingroup_netif+0xe4>)
 80143c6:	4827      	ldr	r0, [pc, #156]	@ (8014464 <igmp_joingroup_netif+0xdc>)
 80143c8:	f004 f9cc 	bl	8018764 <iprintf>
 80143cc:	f06f 0305 	mvn.w	r3, #5
 80143d0:	e040      	b.n	8014454 <igmp_joingroup_netif+0xcc>

  /* make sure it is an igmp-enabled netif */
  LWIP_ERROR("igmp_joingroup_netif: attempt to join on non-IGMP netif", netif->flags & NETIF_FLAG_IGMP, return ERR_VAL;);
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80143d8:	f003 0320 	and.w	r3, r3, #32
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d109      	bne.n	80143f4 <igmp_joingroup_netif+0x6c>
 80143e0:	4b1e      	ldr	r3, [pc, #120]	@ (801445c <igmp_joingroup_netif+0xd4>)
 80143e2:	f44f 72f8 	mov.w	r2, #496	@ 0x1f0
 80143e6:	4922      	ldr	r1, [pc, #136]	@ (8014470 <igmp_joingroup_netif+0xe8>)
 80143e8:	481e      	ldr	r0, [pc, #120]	@ (8014464 <igmp_joingroup_netif+0xdc>)
 80143ea:	f004 f9bb 	bl	8018764 <iprintf>
 80143ee:	f06f 0305 	mvn.w	r3, #5
 80143f2:	e02f      	b.n	8014454 <igmp_joingroup_netif+0xcc>

  /* find group or create a new one if not found */
  group = igmp_lookup_group(netif, groupaddr);
 80143f4:	6839      	ldr	r1, [r7, #0]
 80143f6:	6878      	ldr	r0, [r7, #4]
 80143f8:	f7ff fe5e 	bl	80140b8 <igmp_lookup_group>
 80143fc:	60f8      	str	r0, [r7, #12]

  if (group != NULL) {
 80143fe:	68fb      	ldr	r3, [r7, #12]
 8014400:	2b00      	cmp	r3, #0
 8014402:	d025      	beq.n	8014450 <igmp_joingroup_netif+0xc8>
    /* This should create a new group, check the state to make sure */
    if (group->group_state != IGMP_GROUP_NON_MEMBER) {
 8014404:	68fb      	ldr	r3, [r7, #12]
 8014406:	7a5b      	ldrb	r3, [r3, #9]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d119      	bne.n	8014440 <igmp_joingroup_netif+0xb8>
      LWIP_DEBUGF(IGMP_DEBUG, ("igmp_joingroup_netif: join to new group: "));
      ip4_addr_debug_print(IGMP_DEBUG, groupaddr);
      LWIP_DEBUGF(IGMP_DEBUG, ("\n"));

      /* If first use of the group, allow the group at the MAC level */
      if ((group->use == 0) && (netif->igmp_mac_filter != NULL)) {
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	7b1b      	ldrb	r3, [r3, #12]
 8014410:	2b00      	cmp	r3, #0
 8014412:	d109      	bne.n	8014428 <igmp_joingroup_netif+0xa0>
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014418:	2b00      	cmp	r3, #0
 801441a:	d005      	beq.n	8014428 <igmp_joingroup_netif+0xa0>
        LWIP_DEBUGF(IGMP_DEBUG, ("igmp_joingroup_netif: igmp_mac_filter(ADD "));
        ip4_addr_debug_print(IGMP_DEBUG, groupaddr);
        LWIP_DEBUGF(IGMP_DEBUG, (") on if %p\n", (void *)netif));
        netif->igmp_mac_filter(netif, groupaddr, NETIF_ADD_MAC_FILTER);
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014420:	2201      	movs	r2, #1
 8014422:	6839      	ldr	r1, [r7, #0]
 8014424:	6878      	ldr	r0, [r7, #4]
 8014426:	4798      	blx	r3
      }

      IGMP_STATS_INC(igmp.tx_join);
      igmp_send(netif, group, IGMP_V2_MEMB_REPORT);
 8014428:	2216      	movs	r2, #22
 801442a:	68f9      	ldr	r1, [r7, #12]
 801442c:	6878      	ldr	r0, [r7, #4]
 801442e:	f000 f8d9 	bl	80145e4 <igmp_send>

      igmp_start_timer(group, IGMP_JOIN_DELAYING_MEMBER_TMR);
 8014432:	2105      	movs	r1, #5
 8014434:	68f8      	ldr	r0, [r7, #12]
 8014436:	f000 f86b 	bl	8014510 <igmp_start_timer>

      /* Need to work out where this timer comes from */
      group->group_state = IGMP_GROUP_DELAYING_MEMBER;
 801443a:	68fb      	ldr	r3, [r7, #12]
 801443c:	2201      	movs	r2, #1
 801443e:	725a      	strb	r2, [r3, #9]
    }
    /* Increment group use */
    group->use++;
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	7b1b      	ldrb	r3, [r3, #12]
 8014444:	3301      	adds	r3, #1
 8014446:	b2da      	uxtb	r2, r3
 8014448:	68fb      	ldr	r3, [r7, #12]
 801444a:	731a      	strb	r2, [r3, #12]
    /* Join on this interface */
    return ERR_OK;
 801444c:	2300      	movs	r3, #0
 801444e:	e001      	b.n	8014454 <igmp_joingroup_netif+0xcc>
  } else {
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_joingroup_netif: Not enough memory to join to group\n"));
    return ERR_MEM;
 8014450:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8014454:	4618      	mov	r0, r3
 8014456:	3710      	adds	r7, #16
 8014458:	46bd      	mov	sp, r7
 801445a:	bd80      	pop	{r7, pc}
 801445c:	0801e0a8 	.word	0x0801e0a8
 8014460:	0801e1ec 	.word	0x0801e1ec
 8014464:	0801e114 	.word	0x0801e114
 8014468:	20008968 	.word	0x20008968
 801446c:	0801e228 	.word	0x0801e228
 8014470:	0801e264 	.word	0x0801e264

08014474 <igmp_tmr>:
 * The igmp timer function (both for NO_SYS=1 and =0)
 * Should be called every IGMP_TMR_INTERVAL milliseconds (100 ms is default).
 */
void
igmp_tmr(void)
{
 8014474:	b580      	push	{r7, lr}
 8014476:	b082      	sub	sp, #8
 8014478:	af00      	add	r7, sp, #0
  struct netif *netif;

  NETIF_FOREACH(netif) {
 801447a:	4b15      	ldr	r3, [pc, #84]	@ (80144d0 <igmp_tmr+0x5c>)
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	607b      	str	r3, [r7, #4]
 8014480:	e01e      	b.n	80144c0 <igmp_tmr+0x4c>
    struct igmp_group *group = netif_igmp_data(netif);
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014486:	603b      	str	r3, [r7, #0]

    while (group != NULL) {
 8014488:	e014      	b.n	80144b4 <igmp_tmr+0x40>
      if (group->timer > 0) {
 801448a:	683b      	ldr	r3, [r7, #0]
 801448c:	895b      	ldrh	r3, [r3, #10]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d00d      	beq.n	80144ae <igmp_tmr+0x3a>
        group->timer--;
 8014492:	683b      	ldr	r3, [r7, #0]
 8014494:	895b      	ldrh	r3, [r3, #10]
 8014496:	3b01      	subs	r3, #1
 8014498:	b29a      	uxth	r2, r3
 801449a:	683b      	ldr	r3, [r7, #0]
 801449c:	815a      	strh	r2, [r3, #10]
        if (group->timer == 0) {
 801449e:	683b      	ldr	r3, [r7, #0]
 80144a0:	895b      	ldrh	r3, [r3, #10]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d103      	bne.n	80144ae <igmp_tmr+0x3a>
          igmp_timeout(netif, group);
 80144a6:	6839      	ldr	r1, [r7, #0]
 80144a8:	6878      	ldr	r0, [r7, #4]
 80144aa:	f000 f813 	bl	80144d4 <igmp_timeout>
        }
      }
      group = group->next;
 80144ae:	683b      	ldr	r3, [r7, #0]
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	603b      	str	r3, [r7, #0]
    while (group != NULL) {
 80144b4:	683b      	ldr	r3, [r7, #0]
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d1e7      	bne.n	801448a <igmp_tmr+0x16>
  NETIF_FOREACH(netif) {
 80144ba:	687b      	ldr	r3, [r7, #4]
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	607b      	str	r3, [r7, #4]
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d1dd      	bne.n	8014482 <igmp_tmr+0xe>
    }
  }
}
 80144c6:	bf00      	nop
 80144c8:	bf00      	nop
 80144ca:	3708      	adds	r7, #8
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bd80      	pop	{r7, pc}
 80144d0:	20008808 	.word	0x20008808

080144d4 <igmp_timeout>:
 *
 * @param group an igmp_group for which a timeout is reached
 */
static void
igmp_timeout(struct netif *netif, struct igmp_group *group)
{
 80144d4:	b580      	push	{r7, lr}
 80144d6:	b082      	sub	sp, #8
 80144d8:	af00      	add	r7, sp, #0
 80144da:	6078      	str	r0, [r7, #4]
 80144dc:	6039      	str	r1, [r7, #0]
  /* If the state is IGMP_GROUP_DELAYING_MEMBER then we send a report for this group
     (unless it is the allsystems group) */
  if ((group->group_state == IGMP_GROUP_DELAYING_MEMBER) &&
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	7a5b      	ldrb	r3, [r3, #9]
 80144e2:	2b01      	cmp	r3, #1
 80144e4:	d10d      	bne.n	8014502 <igmp_timeout+0x2e>
      (!(ip4_addr_cmp(&(group->group_address), &allsystems)))) {
 80144e6:	683b      	ldr	r3, [r7, #0]
 80144e8:	685a      	ldr	r2, [r3, #4]
 80144ea:	4b08      	ldr	r3, [pc, #32]	@ (801450c <igmp_timeout+0x38>)
 80144ec:	681b      	ldr	r3, [r3, #0]
  if ((group->group_state == IGMP_GROUP_DELAYING_MEMBER) &&
 80144ee:	429a      	cmp	r2, r3
 80144f0:	d007      	beq.n	8014502 <igmp_timeout+0x2e>
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_timeout: report membership for group with address "));
    ip4_addr_debug_print_val(IGMP_DEBUG, group->group_address);
    LWIP_DEBUGF(IGMP_DEBUG, (" on if %p\n", (void *)netif));

    group->group_state = IGMP_GROUP_IDLE_MEMBER;
 80144f2:	683b      	ldr	r3, [r7, #0]
 80144f4:	2202      	movs	r2, #2
 80144f6:	725a      	strb	r2, [r3, #9]

    IGMP_STATS_INC(igmp.tx_report);
    igmp_send(netif, group, IGMP_V2_MEMB_REPORT);
 80144f8:	2216      	movs	r2, #22
 80144fa:	6839      	ldr	r1, [r7, #0]
 80144fc:	6878      	ldr	r0, [r7, #4]
 80144fe:	f000 f871 	bl	80145e4 <igmp_send>
  }
}
 8014502:	bf00      	nop
 8014504:	3708      	adds	r7, #8
 8014506:	46bd      	mov	sp, r7
 8014508:	bd80      	pop	{r7, pc}
 801450a:	bf00      	nop
 801450c:	20008968 	.word	0x20008968

08014510 <igmp_start_timer>:
 * @param max_time the time in multiples of IGMP_TMR_INTERVAL (decrease with
 *        every call to igmp_tmr())
 */
static void
igmp_start_timer(struct igmp_group *group, u8_t max_time)
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b082      	sub	sp, #8
 8014514:	af00      	add	r7, sp, #0
 8014516:	6078      	str	r0, [r7, #4]
 8014518:	460b      	mov	r3, r1
 801451a:	70fb      	strb	r3, [r7, #3]
#ifdef LWIP_RAND
  group->timer = (u16_t)(max_time > 2 ? (LWIP_RAND() % max_time) : 1);
 801451c:	78fb      	ldrb	r3, [r7, #3]
 801451e:	2b02      	cmp	r3, #2
 8014520:	d90b      	bls.n	801453a <igmp_start_timer+0x2a>
 8014522:	f002 fd5f 	bl	8016fe4 <rand>
 8014526:	4603      	mov	r3, r0
 8014528:	461a      	mov	r2, r3
 801452a:	78fb      	ldrb	r3, [r7, #3]
 801452c:	fbb2 f1f3 	udiv	r1, r2, r3
 8014530:	fb01 f303 	mul.w	r3, r1, r3
 8014534:	1ad3      	subs	r3, r2, r3
 8014536:	b29a      	uxth	r2, r3
 8014538:	e000      	b.n	801453c <igmp_start_timer+0x2c>
 801453a:	2201      	movs	r2, #1
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	815a      	strh	r2, [r3, #10]
#else /* LWIP_RAND */
  /* ATTENTION: use this only if absolutely necessary! */
  group->timer = max_time / 2;
#endif /* LWIP_RAND */

  if (group->timer == 0) {
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	895b      	ldrh	r3, [r3, #10]
 8014544:	2b00      	cmp	r3, #0
 8014546:	d102      	bne.n	801454e <igmp_start_timer+0x3e>
    group->timer = 1;
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	2201      	movs	r2, #1
 801454c:	815a      	strh	r2, [r3, #10]
  }
}
 801454e:	bf00      	nop
 8014550:	3708      	adds	r7, #8
 8014552:	46bd      	mov	sp, r7
 8014554:	bd80      	pop	{r7, pc}

08014556 <igmp_delaying_member>:
 * @param group the igmp_group for which "delaying" membership report
 * @param maxresp query delay
 */
static void
igmp_delaying_member(struct igmp_group *group, u8_t maxresp)
{
 8014556:	b580      	push	{r7, lr}
 8014558:	b082      	sub	sp, #8
 801455a:	af00      	add	r7, sp, #0
 801455c:	6078      	str	r0, [r7, #4]
 801455e:	460b      	mov	r3, r1
 8014560:	70fb      	strb	r3, [r7, #3]
  if ((group->group_state == IGMP_GROUP_IDLE_MEMBER) ||
 8014562:	687b      	ldr	r3, [r7, #4]
 8014564:	7a5b      	ldrb	r3, [r3, #9]
 8014566:	2b02      	cmp	r3, #2
 8014568:	d00d      	beq.n	8014586 <igmp_delaying_member+0x30>
      ((group->group_state == IGMP_GROUP_DELAYING_MEMBER) &&
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	7a5b      	ldrb	r3, [r3, #9]
  if ((group->group_state == IGMP_GROUP_IDLE_MEMBER) ||
 801456e:	2b01      	cmp	r3, #1
 8014570:	d111      	bne.n	8014596 <igmp_delaying_member+0x40>
       ((group->timer == 0) || (maxresp < group->timer)))) {
 8014572:	687b      	ldr	r3, [r7, #4]
 8014574:	895b      	ldrh	r3, [r3, #10]
      ((group->group_state == IGMP_GROUP_DELAYING_MEMBER) &&
 8014576:	2b00      	cmp	r3, #0
 8014578:	d005      	beq.n	8014586 <igmp_delaying_member+0x30>
       ((group->timer == 0) || (maxresp < group->timer)))) {
 801457a:	78fb      	ldrb	r3, [r7, #3]
 801457c:	b29a      	uxth	r2, r3
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	895b      	ldrh	r3, [r3, #10]
 8014582:	429a      	cmp	r2, r3
 8014584:	d207      	bcs.n	8014596 <igmp_delaying_member+0x40>
    igmp_start_timer(group, maxresp);
 8014586:	78fb      	ldrb	r3, [r7, #3]
 8014588:	4619      	mov	r1, r3
 801458a:	6878      	ldr	r0, [r7, #4]
 801458c:	f7ff ffc0 	bl	8014510 <igmp_start_timer>
    group->group_state = IGMP_GROUP_DELAYING_MEMBER;
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	2201      	movs	r2, #1
 8014594:	725a      	strb	r2, [r3, #9]
  }
}
 8014596:	bf00      	nop
 8014598:	3708      	adds	r7, #8
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}

0801459e <igmp_ip_output_if>:
 *         ERR_BUF if p doesn't have enough space for IP/LINK headers
 *         returns errors returned by netif->output
 */
static err_t
igmp_ip_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest, struct netif *netif)
{
 801459e:	b580      	push	{r7, lr}
 80145a0:	b08c      	sub	sp, #48	@ 0x30
 80145a2:	af06      	add	r7, sp, #24
 80145a4:	60f8      	str	r0, [r7, #12]
 80145a6:	60b9      	str	r1, [r7, #8]
 80145a8:	607a      	str	r2, [r7, #4]
 80145aa:	603b      	str	r3, [r7, #0]
  /* This is the "router alert" option */
  u16_t ra[2];
  ra[0] = PP_HTONS(ROUTER_ALERT);
 80145ac:	f240 4394 	movw	r3, #1172	@ 0x494
 80145b0:	82bb      	strh	r3, [r7, #20]
  ra[1] = 0x0000; /* Router shall examine packet */
 80145b2:	2300      	movs	r3, #0
 80145b4:	82fb      	strh	r3, [r7, #22]
  IGMP_STATS_INC(igmp.xmit);
  return ip4_output_if_opt(p, src, dest, IGMP_TTL, 0, IP_PROTO_IGMP, netif, ra, ROUTER_ALERTLEN);
 80145b6:	2304      	movs	r3, #4
 80145b8:	9304      	str	r3, [sp, #16]
 80145ba:	f107 0314 	add.w	r3, r7, #20
 80145be:	9303      	str	r3, [sp, #12]
 80145c0:	683b      	ldr	r3, [r7, #0]
 80145c2:	9302      	str	r3, [sp, #8]
 80145c4:	2302      	movs	r3, #2
 80145c6:	9301      	str	r3, [sp, #4]
 80145c8:	2300      	movs	r3, #0
 80145ca:	9300      	str	r3, [sp, #0]
 80145cc:	2301      	movs	r3, #1
 80145ce:	687a      	ldr	r2, [r7, #4]
 80145d0:	68b9      	ldr	r1, [r7, #8]
 80145d2:	68f8      	ldr	r0, [r7, #12]
 80145d4:	f000 fa9f 	bl	8014b16 <ip4_output_if_opt>
 80145d8:	4603      	mov	r3, r0
}
 80145da:	4618      	mov	r0, r3
 80145dc:	3718      	adds	r7, #24
 80145de:	46bd      	mov	sp, r7
 80145e0:	bd80      	pop	{r7, pc}
	...

080145e4 <igmp_send>:
 * @param group the group to which to send the packet
 * @param type the type of igmp packet to send
 */
static void
igmp_send(struct netif *netif, struct igmp_group *group, u8_t type)
{
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b088      	sub	sp, #32
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	60f8      	str	r0, [r7, #12]
 80145ec:	60b9      	str	r1, [r7, #8]
 80145ee:	4613      	mov	r3, r2
 80145f0:	71fb      	strb	r3, [r7, #7]
  struct pbuf     *p    = NULL;
 80145f2:	2300      	movs	r3, #0
 80145f4:	61bb      	str	r3, [r7, #24]
  struct igmp_msg *igmp = NULL;
 80145f6:	2300      	movs	r3, #0
 80145f8:	617b      	str	r3, [r7, #20]
  ip4_addr_t   src  = *IP4_ADDR_ANY4;
 80145fa:	4b2f      	ldr	r3, [pc, #188]	@ (80146b8 <igmp_send+0xd4>)
 80145fc:	681b      	ldr	r3, [r3, #0]
 80145fe:	613b      	str	r3, [r7, #16]
  ip4_addr_t  *dest = NULL;
 8014600:	2300      	movs	r3, #0
 8014602:	61fb      	str	r3, [r7, #28]

  /* IP header + "router alert" option + IGMP header */
  p = pbuf_alloc(PBUF_TRANSPORT, IGMP_MINLEN, PBUF_RAM);
 8014604:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014608:	2108      	movs	r1, #8
 801460a:	2036      	movs	r0, #54	@ 0x36
 801460c:	f7f7 fd8e 	bl	800c12c <pbuf_alloc>
 8014610:	61b8      	str	r0, [r7, #24]

  if (p) {
 8014612:	69bb      	ldr	r3, [r7, #24]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d04b      	beq.n	80146b0 <igmp_send+0xcc>
    igmp = (struct igmp_msg *)p->payload;
 8014618:	69bb      	ldr	r3, [r7, #24]
 801461a:	685b      	ldr	r3, [r3, #4]
 801461c:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("igmp_send: check that first pbuf can hold struct igmp_msg",
 801461e:	69bb      	ldr	r3, [r7, #24]
 8014620:	895b      	ldrh	r3, [r3, #10]
 8014622:	2b07      	cmp	r3, #7
 8014624:	d806      	bhi.n	8014634 <igmp_send+0x50>
 8014626:	4b25      	ldr	r3, [pc, #148]	@ (80146bc <igmp_send+0xd8>)
 8014628:	f240 3202 	movw	r2, #770	@ 0x302
 801462c:	4924      	ldr	r1, [pc, #144]	@ (80146c0 <igmp_send+0xdc>)
 801462e:	4825      	ldr	r0, [pc, #148]	@ (80146c4 <igmp_send+0xe0>)
 8014630:	f004 f898 	bl	8018764 <iprintf>
                (p->len >= sizeof(struct igmp_msg)));
    ip4_addr_copy(src, *netif_ip4_addr(netif));
 8014634:	68fb      	ldr	r3, [r7, #12]
 8014636:	3304      	adds	r3, #4
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	613b      	str	r3, [r7, #16]

    if (type == IGMP_V2_MEMB_REPORT) {
 801463c:	79fb      	ldrb	r3, [r7, #7]
 801463e:	2b16      	cmp	r3, #22
 8014640:	d10a      	bne.n	8014658 <igmp_send+0x74>
      dest = &(group->group_address);
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	3304      	adds	r3, #4
 8014646:	61fb      	str	r3, [r7, #28]
      ip4_addr_copy(igmp->igmp_group_address, group->group_address);
 8014648:	68bb      	ldr	r3, [r7, #8]
 801464a:	685a      	ldr	r2, [r3, #4]
 801464c:	697b      	ldr	r3, [r7, #20]
 801464e:	605a      	str	r2, [r3, #4]
      group->last_reporter_flag = 1; /* Remember we were the last to report */
 8014650:	68bb      	ldr	r3, [r7, #8]
 8014652:	2201      	movs	r2, #1
 8014654:	721a      	strb	r2, [r3, #8]
 8014656:	e008      	b.n	801466a <igmp_send+0x86>
    } else {
      if (type == IGMP_LEAVE_GROUP) {
 8014658:	79fb      	ldrb	r3, [r7, #7]
 801465a:	2b17      	cmp	r3, #23
 801465c:	d105      	bne.n	801466a <igmp_send+0x86>
        dest = &allrouters;
 801465e:	4b1a      	ldr	r3, [pc, #104]	@ (80146c8 <igmp_send+0xe4>)
 8014660:	61fb      	str	r3, [r7, #28]
        ip4_addr_copy(igmp->igmp_group_address, group->group_address);
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	685a      	ldr	r2, [r3, #4]
 8014666:	697b      	ldr	r3, [r7, #20]
 8014668:	605a      	str	r2, [r3, #4]
      }
    }

    if ((type == IGMP_V2_MEMB_REPORT) || (type == IGMP_LEAVE_GROUP)) {
 801466a:	79fb      	ldrb	r3, [r7, #7]
 801466c:	2b16      	cmp	r3, #22
 801466e:	d002      	beq.n	8014676 <igmp_send+0x92>
 8014670:	79fb      	ldrb	r3, [r7, #7]
 8014672:	2b17      	cmp	r3, #23
 8014674:	d119      	bne.n	80146aa <igmp_send+0xc6>
      igmp->igmp_msgtype  = type;
 8014676:	697b      	ldr	r3, [r7, #20]
 8014678:	79fa      	ldrb	r2, [r7, #7]
 801467a:	701a      	strb	r2, [r3, #0]
      igmp->igmp_maxresp  = 0;
 801467c:	697b      	ldr	r3, [r7, #20]
 801467e:	2200      	movs	r2, #0
 8014680:	705a      	strb	r2, [r3, #1]
      igmp->igmp_checksum = 0;
 8014682:	697b      	ldr	r3, [r7, #20]
 8014684:	2200      	movs	r2, #0
 8014686:	709a      	strb	r2, [r3, #2]
 8014688:	2200      	movs	r2, #0
 801468a:	70da      	strb	r2, [r3, #3]
      igmp->igmp_checksum = inet_chksum(igmp, IGMP_MINLEN);
 801468c:	2108      	movs	r1, #8
 801468e:	6978      	ldr	r0, [r7, #20]
 8014690:	f7f6 fccf 	bl	800b032 <inet_chksum>
 8014694:	4603      	mov	r3, r0
 8014696:	461a      	mov	r2, r3
 8014698:	697b      	ldr	r3, [r7, #20]
 801469a:	805a      	strh	r2, [r3, #2]

      igmp_ip_output_if(p, &src, dest, netif);
 801469c:	f107 0110 	add.w	r1, r7, #16
 80146a0:	68fb      	ldr	r3, [r7, #12]
 80146a2:	69fa      	ldr	r2, [r7, #28]
 80146a4:	69b8      	ldr	r0, [r7, #24]
 80146a6:	f7ff ff7a 	bl	801459e <igmp_ip_output_if>
    }

    pbuf_free(p);
 80146aa:	69b8      	ldr	r0, [r7, #24]
 80146ac:	f7f8 f822 	bl	800c6f4 <pbuf_free>
  } else {
    LWIP_DEBUGF(IGMP_DEBUG, ("igmp_send: not enough memory for igmp_send\n"));
    IGMP_STATS_INC(igmp.memerr);
  }
}
 80146b0:	bf00      	nop
 80146b2:	3720      	adds	r7, #32
 80146b4:	46bd      	mov	sp, r7
 80146b6:	bd80      	pop	{r7, pc}
 80146b8:	0801e9e4 	.word	0x0801e9e4
 80146bc:	0801e0a8 	.word	0x0801e0a8
 80146c0:	0801e3c4 	.word	0x0801e3c4
 80146c4:	0801e114 	.word	0x0801e114
 80146c8:	2000896c 	.word	0x2000896c

080146cc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 80146cc:	b480      	push	{r7}
 80146ce:	b085      	sub	sp, #20
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	6078      	str	r0, [r7, #4]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_MULTICAST_TX_OPTIONS
  /* Use administratively selected interface for multicast by default */
  if (ip4_addr_ismulticast(dest) && ip4_default_multicast_netif) {
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80146dc:	2be0      	cmp	r3, #224	@ 0xe0
 80146de:	d106      	bne.n	80146ee <ip4_route+0x22>
 80146e0:	4b36      	ldr	r3, [pc, #216]	@ (80147bc <ip4_route+0xf0>)
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d002      	beq.n	80146ee <ip4_route+0x22>
    return ip4_default_multicast_netif;
 80146e8:	4b34      	ldr	r3, [pc, #208]	@ (80147bc <ip4_route+0xf0>)
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	e060      	b.n	80147b0 <ip4_route+0xe4>

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 80146ee:	4b34      	ldr	r3, [pc, #208]	@ (80147c0 <ip4_route+0xf4>)
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	60fb      	str	r3, [r7, #12]
 80146f4:	e036      	b.n	8014764 <ip4_route+0x98>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80146f6:	68fb      	ldr	r3, [r7, #12]
 80146f8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80146fc:	f003 0301 	and.w	r3, r3, #1
 8014700:	b2db      	uxtb	r3, r3
 8014702:	2b00      	cmp	r3, #0
 8014704:	d02b      	beq.n	801475e <ip4_route+0x92>
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801470c:	089b      	lsrs	r3, r3, #2
 801470e:	f003 0301 	and.w	r3, r3, #1
 8014712:	b2db      	uxtb	r3, r3
 8014714:	2b00      	cmp	r3, #0
 8014716:	d022      	beq.n	801475e <ip4_route+0x92>
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	3304      	adds	r3, #4
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	2b00      	cmp	r3, #0
 8014720:	d01d      	beq.n	801475e <ip4_route+0x92>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	681a      	ldr	r2, [r3, #0]
 8014726:	68fb      	ldr	r3, [r7, #12]
 8014728:	3304      	adds	r3, #4
 801472a:	681b      	ldr	r3, [r3, #0]
 801472c:	405a      	eors	r2, r3
 801472e:	68fb      	ldr	r3, [r7, #12]
 8014730:	3308      	adds	r3, #8
 8014732:	681b      	ldr	r3, [r3, #0]
 8014734:	4013      	ands	r3, r2
 8014736:	2b00      	cmp	r3, #0
 8014738:	d101      	bne.n	801473e <ip4_route+0x72>
        /* return netif on which to forward IP packet */
        return netif;
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	e038      	b.n	80147b0 <ip4_route+0xe4>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801473e:	68fb      	ldr	r3, [r7, #12]
 8014740:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8014744:	f003 0302 	and.w	r3, r3, #2
 8014748:	2b00      	cmp	r3, #0
 801474a:	d108      	bne.n	801475e <ip4_route+0x92>
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	681a      	ldr	r2, [r3, #0]
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	330c      	adds	r3, #12
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	429a      	cmp	r2, r3
 8014758:	d101      	bne.n	801475e <ip4_route+0x92>
        /* return netif on which to forward IP packet */
        return netif;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	e028      	b.n	80147b0 <ip4_route+0xe4>
  NETIF_FOREACH(netif) {
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	60fb      	str	r3, [r7, #12]
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	2b00      	cmp	r3, #0
 8014768:	d1c5      	bne.n	80146f6 <ip4_route+0x2a>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801476a:	4b16      	ldr	r3, [pc, #88]	@ (80147c4 <ip4_route+0xf8>)
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d01a      	beq.n	80147a8 <ip4_route+0xdc>
 8014772:	4b14      	ldr	r3, [pc, #80]	@ (80147c4 <ip4_route+0xf8>)
 8014774:	681b      	ldr	r3, [r3, #0]
 8014776:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801477a:	f003 0301 	and.w	r3, r3, #1
 801477e:	2b00      	cmp	r3, #0
 8014780:	d012      	beq.n	80147a8 <ip4_route+0xdc>
 8014782:	4b10      	ldr	r3, [pc, #64]	@ (80147c4 <ip4_route+0xf8>)
 8014784:	681b      	ldr	r3, [r3, #0]
 8014786:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801478a:	f003 0304 	and.w	r3, r3, #4
 801478e:	2b00      	cmp	r3, #0
 8014790:	d00a      	beq.n	80147a8 <ip4_route+0xdc>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014792:	4b0c      	ldr	r3, [pc, #48]	@ (80147c4 <ip4_route+0xf8>)
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	3304      	adds	r3, #4
 8014798:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801479a:	2b00      	cmp	r3, #0
 801479c:	d004      	beq.n	80147a8 <ip4_route+0xdc>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	681b      	ldr	r3, [r3, #0]
 80147a2:	b2db      	uxtb	r3, r3
 80147a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80147a6:	d101      	bne.n	80147ac <ip4_route+0xe0>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 80147a8:	2300      	movs	r3, #0
 80147aa:	e001      	b.n	80147b0 <ip4_route+0xe4>
  }

  return netif_default;
 80147ac:	4b05      	ldr	r3, [pc, #20]	@ (80147c4 <ip4_route+0xf8>)
 80147ae:	681b      	ldr	r3, [r3, #0]
}
 80147b0:	4618      	mov	r0, r3
 80147b2:	3714      	adds	r7, #20
 80147b4:	46bd      	mov	sp, r7
 80147b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ba:	4770      	bx	lr
 80147bc:	20008974 	.word	0x20008974
 80147c0:	20008808 	.word	0x20008808
 80147c4:	2000880c 	.word	0x2000880c

080147c8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80147c8:	b580      	push	{r7, lr}
 80147ca:	b082      	sub	sp, #8
 80147cc:	af00      	add	r7, sp, #0
 80147ce:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80147d6:	f003 0301 	and.w	r3, r3, #1
 80147da:	b2db      	uxtb	r3, r3
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d016      	beq.n	801480e <ip4_input_accept+0x46>
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	3304      	adds	r3, #4
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d011      	beq.n	801480e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80147ea:	4b0b      	ldr	r3, [pc, #44]	@ (8014818 <ip4_input_accept+0x50>)
 80147ec:	695a      	ldr	r2, [r3, #20]
 80147ee:	687b      	ldr	r3, [r7, #4]
 80147f0:	3304      	adds	r3, #4
 80147f2:	681b      	ldr	r3, [r3, #0]
 80147f4:	429a      	cmp	r2, r3
 80147f6:	d008      	beq.n	801480a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80147f8:	4b07      	ldr	r3, [pc, #28]	@ (8014818 <ip4_input_accept+0x50>)
 80147fa:	695b      	ldr	r3, [r3, #20]
 80147fc:	6879      	ldr	r1, [r7, #4]
 80147fe:	4618      	mov	r0, r3
 8014800:	f000 faba 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 8014804:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014806:	2b00      	cmp	r3, #0
 8014808:	d001      	beq.n	801480e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801480a:	2301      	movs	r3, #1
 801480c:	e000      	b.n	8014810 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801480e:	2300      	movs	r3, #0
}
 8014810:	4618      	mov	r0, r3
 8014812:	3708      	adds	r7, #8
 8014814:	46bd      	mov	sp, r7
 8014816:	bd80      	pop	{r7, pc}
 8014818:	200051ec 	.word	0x200051ec

0801481c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801481c:	b580      	push	{r7, lr}
 801481e:	b088      	sub	sp, #32
 8014820:	af00      	add	r7, sp, #0
 8014822:	6078      	str	r0, [r7, #4]
 8014824:	6039      	str	r1, [r7, #0]
  const struct ip_hdr *iphdr;
  struct netif *netif;
  u16_t iphdr_hlen;
  u16_t iphdr_len;
#if IP_ACCEPT_LINK_LAYER_ADDRESSING || LWIP_IGMP
  int check_ip_src = 1;
 8014826:	2301      	movs	r3, #1
 8014828:	617b      	str	r3, [r7, #20]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	685b      	ldr	r3, [r3, #4]
 801482e:	61fb      	str	r3, [r7, #28]
  if (IPH_V(iphdr) != 4) {
 8014830:	69fb      	ldr	r3, [r7, #28]
 8014832:	781b      	ldrb	r3, [r3, #0]
 8014834:	091b      	lsrs	r3, r3, #4
 8014836:	b2db      	uxtb	r3, r3
 8014838:	2b04      	cmp	r3, #4
 801483a:	d004      	beq.n	8014846 <ip4_input+0x2a>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801483c:	6878      	ldr	r0, [r7, #4]
 801483e:	f7f7 ff59 	bl	800c6f4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8014842:	2300      	movs	r3, #0
 8014844:	e13d      	b.n	8014ac2 <ip4_input+0x2a6>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8014846:	69fb      	ldr	r3, [r7, #28]
 8014848:	781b      	ldrb	r3, [r3, #0]
 801484a:	f003 030f 	and.w	r3, r3, #15
 801484e:	b2db      	uxtb	r3, r3
 8014850:	009b      	lsls	r3, r3, #2
 8014852:	b2db      	uxtb	r3, r3
 8014854:	827b      	strh	r3, [r7, #18]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8014856:	69fb      	ldr	r3, [r7, #28]
 8014858:	885b      	ldrh	r3, [r3, #2]
 801485a:	b29b      	uxth	r3, r3
 801485c:	4618      	mov	r0, r3
 801485e:	f7f6 fb5d 	bl	800af1c <lwip_htons>
 8014862:	4603      	mov	r3, r0
 8014864:	823b      	strh	r3, [r7, #16]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	891b      	ldrh	r3, [r3, #8]
 801486a:	8a3a      	ldrh	r2, [r7, #16]
 801486c:	429a      	cmp	r2, r3
 801486e:	d204      	bcs.n	801487a <ip4_input+0x5e>
    pbuf_realloc(p, iphdr_len);
 8014870:	8a3b      	ldrh	r3, [r7, #16]
 8014872:	4619      	mov	r1, r3
 8014874:	6878      	ldr	r0, [r7, #4]
 8014876:	f7f7 fdb7 	bl	800c3e8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	895b      	ldrh	r3, [r3, #10]
 801487e:	8a7a      	ldrh	r2, [r7, #18]
 8014880:	429a      	cmp	r2, r3
 8014882:	d807      	bhi.n	8014894 <ip4_input+0x78>
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	891b      	ldrh	r3, [r3, #8]
 8014888:	8a3a      	ldrh	r2, [r7, #16]
 801488a:	429a      	cmp	r2, r3
 801488c:	d802      	bhi.n	8014894 <ip4_input+0x78>
 801488e:	8a7b      	ldrh	r3, [r7, #18]
 8014890:	2b13      	cmp	r3, #19
 8014892:	d804      	bhi.n	801489e <ip4_input+0x82>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014894:	6878      	ldr	r0, [r7, #4]
 8014896:	f7f7 ff2d 	bl	800c6f4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801489a:	2300      	movs	r3, #0
 801489c:	e111      	b.n	8014ac2 <ip4_input+0x2a6>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801489e:	69fb      	ldr	r3, [r7, #28]
 80148a0:	691b      	ldr	r3, [r3, #16]
 80148a2:	4a8a      	ldr	r2, [pc, #552]	@ (8014acc <ip4_input+0x2b0>)
 80148a4:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80148a6:	69fb      	ldr	r3, [r7, #28]
 80148a8:	68db      	ldr	r3, [r3, #12]
 80148aa:	4a88      	ldr	r2, [pc, #544]	@ (8014acc <ip4_input+0x2b0>)
 80148ac:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80148ae:	4b87      	ldr	r3, [pc, #540]	@ (8014acc <ip4_input+0x2b0>)
 80148b0:	695b      	ldr	r3, [r3, #20]
 80148b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80148b6:	2be0      	cmp	r3, #224	@ 0xe0
 80148b8:	d120      	bne.n	80148fc <ip4_input+0xe0>
#if LWIP_IGMP
    if ((inp->flags & NETIF_FLAG_IGMP) && (igmp_lookfor_group(inp, ip4_current_dest_addr()))) {
 80148ba:	683b      	ldr	r3, [r7, #0]
 80148bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80148c0:	f003 0320 	and.w	r3, r3, #32
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d016      	beq.n	80148f6 <ip4_input+0xda>
 80148c8:	4981      	ldr	r1, [pc, #516]	@ (8014ad0 <ip4_input+0x2b4>)
 80148ca:	6838      	ldr	r0, [r7, #0]
 80148cc:	f7ff fbd5 	bl	801407a <igmp_lookfor_group>
 80148d0:	4603      	mov	r3, r0
 80148d2:	2b00      	cmp	r3, #0
 80148d4:	d00f      	beq.n	80148f6 <ip4_input+0xda>
      /* IGMP snooping switches need 0.0.0.0 to be allowed as source address (RFC 4541) */
      ip4_addr_t allsystems;
      IP4_ADDR(&allsystems, 224, 0, 0, 1);
 80148d6:	4b7f      	ldr	r3, [pc, #508]	@ (8014ad4 <ip4_input+0x2b8>)
 80148d8:	60fb      	str	r3, [r7, #12]
      if (ip4_addr_cmp(ip4_current_dest_addr(), &allsystems) &&
 80148da:	4b7c      	ldr	r3, [pc, #496]	@ (8014acc <ip4_input+0x2b0>)
 80148dc:	695a      	ldr	r2, [r3, #20]
 80148de:	68fb      	ldr	r3, [r7, #12]
 80148e0:	429a      	cmp	r2, r3
 80148e2:	d105      	bne.n	80148f0 <ip4_input+0xd4>
          ip4_addr_isany(ip4_current_src_addr())) {
 80148e4:	4b79      	ldr	r3, [pc, #484]	@ (8014acc <ip4_input+0x2b0>)
 80148e6:	691b      	ldr	r3, [r3, #16]
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d101      	bne.n	80148f0 <ip4_input+0xd4>
        check_ip_src = 0;
 80148ec:	2300      	movs	r3, #0
 80148ee:	617b      	str	r3, [r7, #20]
      }
      netif = inp;
 80148f0:	683b      	ldr	r3, [r7, #0]
 80148f2:	61bb      	str	r3, [r7, #24]
    if ((inp->flags & NETIF_FLAG_IGMP) && (igmp_lookfor_group(inp, ip4_current_dest_addr()))) {
 80148f4:	e02a      	b.n	801494c <ip4_input+0x130>
    } else {
      netif = NULL;
 80148f6:	2300      	movs	r3, #0
 80148f8:	61bb      	str	r3, [r7, #24]
 80148fa:	e027      	b.n	801494c <ip4_input+0x130>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 80148fc:	6838      	ldr	r0, [r7, #0]
 80148fe:	f7ff ff63 	bl	80147c8 <ip4_input_accept>
 8014902:	4603      	mov	r3, r0
 8014904:	2b00      	cmp	r3, #0
 8014906:	d002      	beq.n	801490e <ip4_input+0xf2>
      netif = inp;
 8014908:	683b      	ldr	r3, [r7, #0]
 801490a:	61bb      	str	r3, [r7, #24]
 801490c:	e01e      	b.n	801494c <ip4_input+0x130>
    } else {
      netif = NULL;
 801490e:	2300      	movs	r3, #0
 8014910:	61bb      	str	r3, [r7, #24]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8014912:	4b6e      	ldr	r3, [pc, #440]	@ (8014acc <ip4_input+0x2b0>)
 8014914:	695b      	ldr	r3, [r3, #20]
 8014916:	b2db      	uxtb	r3, r3
 8014918:	2b7f      	cmp	r3, #127	@ 0x7f
 801491a:	d017      	beq.n	801494c <ip4_input+0x130>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801491c:	4b6e      	ldr	r3, [pc, #440]	@ (8014ad8 <ip4_input+0x2bc>)
 801491e:	681b      	ldr	r3, [r3, #0]
 8014920:	61bb      	str	r3, [r7, #24]
 8014922:	e00e      	b.n	8014942 <ip4_input+0x126>
          if (netif == inp) {
 8014924:	69ba      	ldr	r2, [r7, #24]
 8014926:	683b      	ldr	r3, [r7, #0]
 8014928:	429a      	cmp	r2, r3
 801492a:	d006      	beq.n	801493a <ip4_input+0x11e>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801492c:	69b8      	ldr	r0, [r7, #24]
 801492e:	f7ff ff4b 	bl	80147c8 <ip4_input_accept>
 8014932:	4603      	mov	r3, r0
 8014934:	2b00      	cmp	r3, #0
 8014936:	d108      	bne.n	801494a <ip4_input+0x12e>
 8014938:	e000      	b.n	801493c <ip4_input+0x120>
            continue;
 801493a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801493c:	69bb      	ldr	r3, [r7, #24]
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	61bb      	str	r3, [r7, #24]
 8014942:	69bb      	ldr	r3, [r7, #24]
 8014944:	2b00      	cmp	r3, #0
 8014946:	d1ed      	bne.n	8014924 <ip4_input+0x108>
 8014948:	e000      	b.n	801494c <ip4_input+0x130>
            break;
 801494a:	bf00      	nop
  }
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */

  /* broadcast or multicast packet source address? Compliant with RFC 1122: 3.2.1.3 */
#if LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING
  if (check_ip_src
 801494c:	697b      	ldr	r3, [r7, #20]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d013      	beq.n	801497a <ip4_input+0x15e>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8014952:	4b5e      	ldr	r3, [pc, #376]	@ (8014acc <ip4_input+0x2b0>)
 8014954:	691b      	ldr	r3, [r3, #16]
 8014956:	6839      	ldr	r1, [r7, #0]
 8014958:	4618      	mov	r0, r3
 801495a:	f000 fa0d 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 801495e:	4603      	mov	r3, r0
 8014960:	2b00      	cmp	r3, #0
 8014962:	d105      	bne.n	8014970 <ip4_input+0x154>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8014964:	4b59      	ldr	r3, [pc, #356]	@ (8014acc <ip4_input+0x2b0>)
 8014966:	691b      	ldr	r3, [r3, #16]
 8014968:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801496c:	2be0      	cmp	r3, #224	@ 0xe0
 801496e:	d104      	bne.n	801497a <ip4_input+0x15e>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8014970:	6878      	ldr	r0, [r7, #4]
 8014972:	f7f7 febf 	bl	800c6f4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8014976:	2300      	movs	r3, #0
 8014978:	e0a3      	b.n	8014ac2 <ip4_input+0x2a6>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801497a:	69bb      	ldr	r3, [r7, #24]
 801497c:	2b00      	cmp	r3, #0
 801497e:	d104      	bne.n	801498a <ip4_input+0x16e>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8014980:	6878      	ldr	r0, [r7, #4]
 8014982:	f7f7 feb7 	bl	800c6f4 <pbuf_free>
    return ERR_OK;
 8014986:	2300      	movs	r3, #0
 8014988:	e09b      	b.n	8014ac2 <ip4_input+0x2a6>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801498a:	69fb      	ldr	r3, [r7, #28]
 801498c:	88db      	ldrh	r3, [r3, #6]
 801498e:	b29b      	uxth	r3, r3
 8014990:	461a      	mov	r2, r3
 8014992:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8014996:	4013      	ands	r3, r2
 8014998:	2b00      	cmp	r3, #0
 801499a:	d00b      	beq.n	80149b4 <ip4_input+0x198>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801499c:	6878      	ldr	r0, [r7, #4]
 801499e:	f000 fdc1 	bl	8015524 <ip4_reass>
 80149a2:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80149a4:	687b      	ldr	r3, [r7, #4]
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d101      	bne.n	80149ae <ip4_input+0x192>
      return ERR_OK;
 80149aa:	2300      	movs	r3, #0
 80149ac:	e089      	b.n	8014ac2 <ip4_input+0x2a6>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80149ae:	687b      	ldr	r3, [r7, #4]
 80149b0:	685b      	ldr	r3, [r3, #4]
 80149b2:	61fb      	str	r3, [r7, #28]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80149b4:	4a45      	ldr	r2, [pc, #276]	@ (8014acc <ip4_input+0x2b0>)
 80149b6:	69bb      	ldr	r3, [r7, #24]
 80149b8:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80149ba:	4a44      	ldr	r2, [pc, #272]	@ (8014acc <ip4_input+0x2b0>)
 80149bc:	683b      	ldr	r3, [r7, #0]
 80149be:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80149c0:	4a42      	ldr	r2, [pc, #264]	@ (8014acc <ip4_input+0x2b0>)
 80149c2:	69fb      	ldr	r3, [r7, #28]
 80149c4:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80149c6:	69fb      	ldr	r3, [r7, #28]
 80149c8:	781b      	ldrb	r3, [r3, #0]
 80149ca:	f003 030f 	and.w	r3, r3, #15
 80149ce:	b2db      	uxtb	r3, r3
 80149d0:	009b      	lsls	r3, r3, #2
 80149d2:	b2db      	uxtb	r3, r3
 80149d4:	461a      	mov	r2, r3
 80149d6:	4b3d      	ldr	r3, [pc, #244]	@ (8014acc <ip4_input+0x2b0>)
 80149d8:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80149da:	8a7b      	ldrh	r3, [r7, #18]
 80149dc:	4619      	mov	r1, r3
 80149de:	6878      	ldr	r0, [r7, #4]
 80149e0:	f7f7 fe02 	bl	800c5e8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80149e4:	69fb      	ldr	r3, [r7, #28]
 80149e6:	7a5b      	ldrb	r3, [r3, #9]
 80149e8:	3b01      	subs	r3, #1
 80149ea:	2b10      	cmp	r3, #16
 80149ec:	d839      	bhi.n	8014a62 <ip4_input+0x246>
 80149ee:	a201      	add	r2, pc, #4	@ (adr r2, 80149f4 <ip4_input+0x1d8>)
 80149f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149f4:	08014a4d 	.word	0x08014a4d
 80149f8:	08014a57 	.word	0x08014a57
 80149fc:	08014a63 	.word	0x08014a63
 8014a00:	08014a63 	.word	0x08014a63
 8014a04:	08014a63 	.word	0x08014a63
 8014a08:	08014a43 	.word	0x08014a43
 8014a0c:	08014a63 	.word	0x08014a63
 8014a10:	08014a63 	.word	0x08014a63
 8014a14:	08014a63 	.word	0x08014a63
 8014a18:	08014a63 	.word	0x08014a63
 8014a1c:	08014a63 	.word	0x08014a63
 8014a20:	08014a63 	.word	0x08014a63
 8014a24:	08014a63 	.word	0x08014a63
 8014a28:	08014a63 	.word	0x08014a63
 8014a2c:	08014a63 	.word	0x08014a63
 8014a30:	08014a63 	.word	0x08014a63
 8014a34:	08014a39 	.word	0x08014a39
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8014a38:	6839      	ldr	r1, [r7, #0]
 8014a3a:	6878      	ldr	r0, [r7, #4]
 8014a3c:	f7fd fcda 	bl	80123f4 <udp_input>
        break;
 8014a40:	e02c      	b.n	8014a9c <ip4_input+0x280>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014a42:	6839      	ldr	r1, [r7, #0]
 8014a44:	6878      	ldr	r0, [r7, #4]
 8014a46:	f7f9 fd21 	bl	800e48c <tcp_input>
        break;
 8014a4a:	e027      	b.n	8014a9c <ip4_input+0x280>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014a4c:	6839      	ldr	r1, [r7, #0]
 8014a4e:	6878      	ldr	r0, [r7, #4]
 8014a50:	f7ff f928 	bl	8013ca4 <icmp_input>
        break;
 8014a54:	e022      	b.n	8014a9c <ip4_input+0x280>
#endif /* LWIP_ICMP */
#if LWIP_IGMP
      case IP_PROTO_IGMP:
        igmp_input(p, inp, ip4_current_dest_addr());
 8014a56:	4a1e      	ldr	r2, [pc, #120]	@ (8014ad0 <ip4_input+0x2b4>)
 8014a58:	6839      	ldr	r1, [r7, #0]
 8014a5a:	6878      	ldr	r0, [r7, #4]
 8014a5c:	f7ff fb94 	bl	8014188 <igmp_input>
        break;
 8014a60:	e01c      	b.n	8014a9c <ip4_input+0x280>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014a62:	4b1a      	ldr	r3, [pc, #104]	@ (8014acc <ip4_input+0x2b0>)
 8014a64:	695b      	ldr	r3, [r3, #20]
 8014a66:	69b9      	ldr	r1, [r7, #24]
 8014a68:	4618      	mov	r0, r3
 8014a6a:	f000 f985 	bl	8014d78 <ip4_addr_isbroadcast_u32>
 8014a6e:	4603      	mov	r3, r0
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d10f      	bne.n	8014a94 <ip4_input+0x278>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014a74:	4b15      	ldr	r3, [pc, #84]	@ (8014acc <ip4_input+0x2b0>)
 8014a76:	695b      	ldr	r3, [r3, #20]
 8014a78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8014a7c:	2be0      	cmp	r3, #224	@ 0xe0
 8014a7e:	d009      	beq.n	8014a94 <ip4_input+0x278>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8014a80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8014a84:	4619      	mov	r1, r3
 8014a86:	6878      	ldr	r0, [r7, #4]
 8014a88:	f7f7 fe21 	bl	800c6ce <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8014a8c:	2102      	movs	r1, #2
 8014a8e:	6878      	ldr	r0, [r7, #4]
 8014a90:	f7ff fa0c 	bl	8013eac <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8014a94:	6878      	ldr	r0, [r7, #4]
 8014a96:	f7f7 fe2d 	bl	800c6f4 <pbuf_free>
        break;
 8014a9a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8014a9c:	4b0b      	ldr	r3, [pc, #44]	@ (8014acc <ip4_input+0x2b0>)
 8014a9e:	2200      	movs	r2, #0
 8014aa0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8014aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8014acc <ip4_input+0x2b0>)
 8014aa4:	2200      	movs	r2, #0
 8014aa6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8014aa8:	4b08      	ldr	r3, [pc, #32]	@ (8014acc <ip4_input+0x2b0>)
 8014aaa:	2200      	movs	r2, #0
 8014aac:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8014aae:	4b07      	ldr	r3, [pc, #28]	@ (8014acc <ip4_input+0x2b0>)
 8014ab0:	2200      	movs	r2, #0
 8014ab2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8014ab4:	4b05      	ldr	r3, [pc, #20]	@ (8014acc <ip4_input+0x2b0>)
 8014ab6:	2200      	movs	r2, #0
 8014ab8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8014aba:	4b04      	ldr	r3, [pc, #16]	@ (8014acc <ip4_input+0x2b0>)
 8014abc:	2200      	movs	r2, #0
 8014abe:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8014ac0:	2300      	movs	r3, #0
}
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	3720      	adds	r7, #32
 8014ac6:	46bd      	mov	sp, r7
 8014ac8:	bd80      	pop	{r7, pc}
 8014aca:	bf00      	nop
 8014acc:	200051ec 	.word	0x200051ec
 8014ad0:	20005200 	.word	0x20005200
 8014ad4:	010000e0 	.word	0x010000e0
 8014ad8:	20008808 	.word	0x20008808

08014adc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8014adc:	b580      	push	{r7, lr}
 8014ade:	b08a      	sub	sp, #40	@ 0x28
 8014ae0:	af06      	add	r7, sp, #24
 8014ae2:	60f8      	str	r0, [r7, #12]
 8014ae4:	60b9      	str	r1, [r7, #8]
 8014ae6:	607a      	str	r2, [r7, #4]
 8014ae8:	70fb      	strb	r3, [r7, #3]
#if IP_OPTIONS_SEND
  return ip4_output_if_opt(p, src, dest, ttl, tos, proto, netif, NULL, 0);
 8014aea:	78fa      	ldrb	r2, [r7, #3]
 8014aec:	2300      	movs	r3, #0
 8014aee:	9304      	str	r3, [sp, #16]
 8014af0:	2300      	movs	r3, #0
 8014af2:	9303      	str	r3, [sp, #12]
 8014af4:	6a3b      	ldr	r3, [r7, #32]
 8014af6:	9302      	str	r3, [sp, #8]
 8014af8:	7f3b      	ldrb	r3, [r7, #28]
 8014afa:	9301      	str	r3, [sp, #4]
 8014afc:	7e3b      	ldrb	r3, [r7, #24]
 8014afe:	9300      	str	r3, [sp, #0]
 8014b00:	4613      	mov	r3, r2
 8014b02:	687a      	ldr	r2, [r7, #4]
 8014b04:	68b9      	ldr	r1, [r7, #8]
 8014b06:	68f8      	ldr	r0, [r7, #12]
 8014b08:	f000 f805 	bl	8014b16 <ip4_output_if_opt>
 8014b0c:	4603      	mov	r3, r0
}
 8014b0e:	4618      	mov	r0, r3
 8014b10:	3710      	adds	r7, #16
 8014b12:	46bd      	mov	sp, r7
 8014b14:	bd80      	pop	{r7, pc}

08014b16 <ip4_output_if_opt>:
 */
err_t
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
 8014b16:	b580      	push	{r7, lr}
 8014b18:	b08c      	sub	sp, #48	@ 0x30
 8014b1a:	af06      	add	r7, sp, #24
 8014b1c:	60f8      	str	r0, [r7, #12]
 8014b1e:	60b9      	str	r1, [r7, #8]
 8014b20:	607a      	str	r2, [r7, #4]
 8014b22:	70fb      	strb	r3, [r7, #3]
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014b24:	68bb      	ldr	r3, [r7, #8]
 8014b26:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d009      	beq.n	8014b42 <ip4_output_if_opt+0x2c>
    if (ip4_addr_isany(src)) {
 8014b2e:	68bb      	ldr	r3, [r7, #8]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d003      	beq.n	8014b3c <ip4_output_if_opt+0x26>
 8014b34:	68bb      	ldr	r3, [r7, #8]
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d102      	bne.n	8014b42 <ip4_output_if_opt+0x2c>
      src_used = netif_ip4_addr(netif);
 8014b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b3e:	3304      	adds	r3, #4
 8014b40:	617b      	str	r3, [r7, #20]
    }
  }

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
 8014b42:	78fa      	ldrb	r2, [r7, #3]
 8014b44:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8014b46:	9304      	str	r3, [sp, #16]
 8014b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b4a:	9303      	str	r3, [sp, #12]
 8014b4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b4e:	9302      	str	r3, [sp, #8]
 8014b50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014b54:	9301      	str	r3, [sp, #4]
 8014b56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014b5a:	9300      	str	r3, [sp, #0]
 8014b5c:	4613      	mov	r3, r2
 8014b5e:	687a      	ldr	r2, [r7, #4]
 8014b60:	6979      	ldr	r1, [r7, #20]
 8014b62:	68f8      	ldr	r0, [r7, #12]
 8014b64:	f000 f822 	bl	8014bac <ip4_output_if_opt_src>
 8014b68:	4603      	mov	r3, r0
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
#endif /* IP_OPTIONS_SEND */
}
 8014b6a:	4618      	mov	r0, r3
 8014b6c:	3718      	adds	r7, #24
 8014b6e:	46bd      	mov	sp, r7
 8014b70:	bd80      	pop	{r7, pc}

08014b72 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014b72:	b580      	push	{r7, lr}
 8014b74:	b08a      	sub	sp, #40	@ 0x28
 8014b76:	af06      	add	r7, sp, #24
 8014b78:	60f8      	str	r0, [r7, #12]
 8014b7a:	60b9      	str	r1, [r7, #8]
 8014b7c:	607a      	str	r2, [r7, #4]
 8014b7e:	70fb      	strb	r3, [r7, #3]
#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src, dest, ttl, tos, proto, netif, NULL, 0);
 8014b80:	78fa      	ldrb	r2, [r7, #3]
 8014b82:	2300      	movs	r3, #0
 8014b84:	9304      	str	r3, [sp, #16]
 8014b86:	2300      	movs	r3, #0
 8014b88:	9303      	str	r3, [sp, #12]
 8014b8a:	6a3b      	ldr	r3, [r7, #32]
 8014b8c:	9302      	str	r3, [sp, #8]
 8014b8e:	7f3b      	ldrb	r3, [r7, #28]
 8014b90:	9301      	str	r3, [sp, #4]
 8014b92:	7e3b      	ldrb	r3, [r7, #24]
 8014b94:	9300      	str	r3, [sp, #0]
 8014b96:	4613      	mov	r3, r2
 8014b98:	687a      	ldr	r2, [r7, #4]
 8014b9a:	68b9      	ldr	r1, [r7, #8]
 8014b9c:	68f8      	ldr	r0, [r7, #12]
 8014b9e:	f000 f805 	bl	8014bac <ip4_output_if_opt_src>
 8014ba2:	4603      	mov	r3, r0
}
 8014ba4:	4618      	mov	r0, r3
 8014ba6:	3710      	adds	r7, #16
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	bd80      	pop	{r7, pc}

08014bac <ip4_output_if_opt_src>:
 */
err_t
ip4_output_if_opt_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                      u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                      u16_t optlen)
{
 8014bac:	b580      	push	{r7, lr}
 8014bae:	b088      	sub	sp, #32
 8014bb0:	af00      	add	r7, sp, #0
 8014bb2:	60f8      	str	r0, [r7, #12]
 8014bb4:	60b9      	str	r1, [r7, #8]
 8014bb6:	607a      	str	r2, [r7, #4]
 8014bb8:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8014bba:	68fb      	ldr	r3, [r7, #12]
 8014bbc:	7b9b      	ldrb	r3, [r3, #14]
 8014bbe:	2b01      	cmp	r3, #1
 8014bc0:	d006      	beq.n	8014bd0 <ip4_output_if_opt_src+0x24>
 8014bc2:	4b67      	ldr	r3, [pc, #412]	@ (8014d60 <ip4_output_if_opt_src+0x1b4>)
 8014bc4:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014bc8:	4966      	ldr	r1, [pc, #408]	@ (8014d64 <ip4_output_if_opt_src+0x1b8>)
 8014bca:	4867      	ldr	r0, [pc, #412]	@ (8014d68 <ip4_output_if_opt_src+0x1bc>)
 8014bcc:	f003 fdca 	bl	8018764 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	2b00      	cmp	r3, #0
 8014bd4:	f000 8097 	beq.w	8014d06 <ip4_output_if_opt_src+0x15a>
    u16_t ip_hlen = IP_HLEN;
 8014bd8:	2314      	movs	r3, #20
 8014bda:	83fb      	strh	r3, [r7, #30]
#if IP_OPTIONS_SEND
    u16_t optlen_aligned = 0;
 8014bdc:	2300      	movs	r3, #0
 8014bde:	82fb      	strh	r3, [r7, #22]
    if (optlen != 0) {
 8014be0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d030      	beq.n	8014c48 <ip4_output_if_opt_src+0x9c>
#if CHECKSUM_GEN_IP_INLINE
      int i;
#endif /* CHECKSUM_GEN_IP_INLINE */
      if (optlen > (IP_HLEN_MAX - IP_HLEN)) {
 8014be6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014be8:	2b28      	cmp	r3, #40	@ 0x28
 8014bea:	d902      	bls.n	8014bf2 <ip4_output_if_opt_src+0x46>
        /* optlen too long */
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output_if_opt: optlen too long\n"));
        IP_STATS_INC(ip.err);
        MIB2_STATS_INC(mib2.ipoutdiscards);
        return ERR_VAL;
 8014bec:	f06f 0305 	mvn.w	r3, #5
 8014bf0:	e0b1      	b.n	8014d56 <ip4_output_if_opt_src+0x1aa>
      }
      /* round up to a multiple of 4 */
      optlen_aligned = (u16_t)((optlen + 3) & ~3);
 8014bf2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014bf4:	3303      	adds	r3, #3
 8014bf6:	b29b      	uxth	r3, r3
 8014bf8:	f023 0303 	bic.w	r3, r3, #3
 8014bfc:	82fb      	strh	r3, [r7, #22]
      ip_hlen = (u16_t)(ip_hlen + optlen_aligned);
 8014bfe:	8bfa      	ldrh	r2, [r7, #30]
 8014c00:	8afb      	ldrh	r3, [r7, #22]
 8014c02:	4413      	add	r3, r2
 8014c04:	83fb      	strh	r3, [r7, #30]
      /* First write in the IP options */
      if (pbuf_add_header(p, optlen_aligned)) {
 8014c06:	8afb      	ldrh	r3, [r7, #22]
 8014c08:	4619      	mov	r1, r3
 8014c0a:	68f8      	ldr	r0, [r7, #12]
 8014c0c:	f7f7 fcdc 	bl	800c5c8 <pbuf_add_header>
 8014c10:	4603      	mov	r3, r0
 8014c12:	2b00      	cmp	r3, #0
 8014c14:	d002      	beq.n	8014c1c <ip4_output_if_opt_src+0x70>
        LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output_if_opt: not enough room for IP options in pbuf\n"));
        IP_STATS_INC(ip.err);
        MIB2_STATS_INC(mib2.ipoutdiscards);
        return ERR_BUF;
 8014c16:	f06f 0301 	mvn.w	r3, #1
 8014c1a:	e09c      	b.n	8014d56 <ip4_output_if_opt_src+0x1aa>
      }
      MEMCPY(p->payload, ip_options, optlen);
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	685b      	ldr	r3, [r3, #4]
 8014c20:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8014c22:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014c24:	4618      	mov	r0, r3
 8014c26:	f004 f908 	bl	8018e3a <memcpy>
      if (optlen < optlen_aligned) {
 8014c2a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8014c2c:	8afb      	ldrh	r3, [r7, #22]
 8014c2e:	429a      	cmp	r2, r3
 8014c30:	d20a      	bcs.n	8014c48 <ip4_output_if_opt_src+0x9c>
        /* zero the remaining bytes */
        memset(((char *)p->payload) + optlen, 0, (size_t)(optlen_aligned - optlen));
 8014c32:	68fb      	ldr	r3, [r7, #12]
 8014c34:	685a      	ldr	r2, [r3, #4]
 8014c36:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014c38:	18d0      	adds	r0, r2, r3
 8014c3a:	8afa      	ldrh	r2, [r7, #22]
 8014c3c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8014c3e:	1ad3      	subs	r3, r2, r3
 8014c40:	461a      	mov	r2, r3
 8014c42:	2100      	movs	r1, #0
 8014c44:	f003 fff8 	bl	8018c38 <memset>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8014c48:	2114      	movs	r1, #20
 8014c4a:	68f8      	ldr	r0, [r7, #12]
 8014c4c:	f7f7 fcbc 	bl	800c5c8 <pbuf_add_header>
 8014c50:	4603      	mov	r3, r0
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d002      	beq.n	8014c5c <ip4_output_if_opt_src+0xb0>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014c56:	f06f 0301 	mvn.w	r3, #1
 8014c5a:	e07c      	b.n	8014d56 <ip4_output_if_opt_src+0x1aa>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	685b      	ldr	r3, [r3, #4]
 8014c60:	61bb      	str	r3, [r7, #24]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014c62:	68fb      	ldr	r3, [r7, #12]
 8014c64:	895b      	ldrh	r3, [r3, #10]
 8014c66:	2b13      	cmp	r3, #19
 8014c68:	d806      	bhi.n	8014c78 <ip4_output_if_opt_src+0xcc>
 8014c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8014d60 <ip4_output_if_opt_src+0x1b4>)
 8014c6c:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8014c70:	493e      	ldr	r1, [pc, #248]	@ (8014d6c <ip4_output_if_opt_src+0x1c0>)
 8014c72:	483d      	ldr	r0, [pc, #244]	@ (8014d68 <ip4_output_if_opt_src+0x1bc>)
 8014c74:	f003 fd76 	bl	8018764 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8014c78:	69bb      	ldr	r3, [r7, #24]
 8014c7a:	78fa      	ldrb	r2, [r7, #3]
 8014c7c:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8014c7e:	69bb      	ldr	r3, [r7, #24]
 8014c80:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8014c84:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	681a      	ldr	r2, [r3, #0]
 8014c8a:	69bb      	ldr	r3, [r7, #24]
 8014c8c:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8014c8e:	8bfb      	ldrh	r3, [r7, #30]
 8014c90:	089b      	lsrs	r3, r3, #2
 8014c92:	b29b      	uxth	r3, r3
 8014c94:	b2db      	uxtb	r3, r3
 8014c96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c9a:	b2da      	uxtb	r2, r3
 8014c9c:	69bb      	ldr	r3, [r7, #24]
 8014c9e:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8014ca0:	69bb      	ldr	r3, [r7, #24]
 8014ca2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8014ca6:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8014ca8:	68fb      	ldr	r3, [r7, #12]
 8014caa:	891b      	ldrh	r3, [r3, #8]
 8014cac:	4618      	mov	r0, r3
 8014cae:	f7f6 f935 	bl	800af1c <lwip_htons>
 8014cb2:	4603      	mov	r3, r0
 8014cb4:	461a      	mov	r2, r3
 8014cb6:	69bb      	ldr	r3, [r7, #24]
 8014cb8:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8014cba:	69bb      	ldr	r3, [r7, #24]
 8014cbc:	2200      	movs	r2, #0
 8014cbe:	719a      	strb	r2, [r3, #6]
 8014cc0:	2200      	movs	r2, #0
 8014cc2:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8014cc4:	4b2a      	ldr	r3, [pc, #168]	@ (8014d70 <ip4_output_if_opt_src+0x1c4>)
 8014cc6:	881b      	ldrh	r3, [r3, #0]
 8014cc8:	4618      	mov	r0, r3
 8014cca:	f7f6 f927 	bl	800af1c <lwip_htons>
 8014cce:	4603      	mov	r3, r0
 8014cd0:	461a      	mov	r2, r3
 8014cd2:	69bb      	ldr	r3, [r7, #24]
 8014cd4:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014cd6:	4b26      	ldr	r3, [pc, #152]	@ (8014d70 <ip4_output_if_opt_src+0x1c4>)
 8014cd8:	881b      	ldrh	r3, [r3, #0]
 8014cda:	3301      	adds	r3, #1
 8014cdc:	b29a      	uxth	r2, r3
 8014cde:	4b24      	ldr	r3, [pc, #144]	@ (8014d70 <ip4_output_if_opt_src+0x1c4>)
 8014ce0:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014ce2:	68bb      	ldr	r3, [r7, #8]
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d104      	bne.n	8014cf2 <ip4_output_if_opt_src+0x146>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8014ce8:	4b22      	ldr	r3, [pc, #136]	@ (8014d74 <ip4_output_if_opt_src+0x1c8>)
 8014cea:	681a      	ldr	r2, [r3, #0]
 8014cec:	69bb      	ldr	r3, [r7, #24]
 8014cee:	60da      	str	r2, [r3, #12]
 8014cf0:	e003      	b.n	8014cfa <ip4_output_if_opt_src+0x14e>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	681a      	ldr	r2, [r3, #0]
 8014cf6:	69bb      	ldr	r3, [r7, #24]
 8014cf8:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014cfa:	69bb      	ldr	r3, [r7, #24]
 8014cfc:	2200      	movs	r2, #0
 8014cfe:	729a      	strb	r2, [r3, #10]
 8014d00:	2200      	movs	r2, #0
 8014d02:	72da      	strb	r2, [r3, #11]
 8014d04:	e00f      	b.n	8014d26 <ip4_output_if_opt_src+0x17a>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	895b      	ldrh	r3, [r3, #10]
 8014d0a:	2b13      	cmp	r3, #19
 8014d0c:	d802      	bhi.n	8014d14 <ip4_output_if_opt_src+0x168>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014d0e:	f06f 0301 	mvn.w	r3, #1
 8014d12:	e020      	b.n	8014d56 <ip4_output_if_opt_src+0x1aa>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	685b      	ldr	r3, [r3, #4]
 8014d18:	61bb      	str	r3, [r7, #24]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014d1a:	69bb      	ldr	r3, [r7, #24]
 8014d1c:	691b      	ldr	r3, [r3, #16]
 8014d1e:	613b      	str	r3, [r7, #16]
    dest = &dest_addr;
 8014d20:	f107 0310 	add.w	r3, r7, #16
 8014d24:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014d2a:	2b00      	cmp	r3, #0
 8014d2c:	d00c      	beq.n	8014d48 <ip4_output_if_opt_src+0x19c>
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	891a      	ldrh	r2, [r3, #8]
 8014d32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014d36:	429a      	cmp	r2, r3
 8014d38:	d906      	bls.n	8014d48 <ip4_output_if_opt_src+0x19c>
    return ip4_frag(p, netif, dest);
 8014d3a:	687a      	ldr	r2, [r7, #4]
 8014d3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014d3e:	68f8      	ldr	r0, [r7, #12]
 8014d40:	f000 fde4 	bl	801590c <ip4_frag>
 8014d44:	4603      	mov	r3, r0
 8014d46:	e006      	b.n	8014d56 <ip4_output_if_opt_src+0x1aa>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8014d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014d4a:	695b      	ldr	r3, [r3, #20]
 8014d4c:	687a      	ldr	r2, [r7, #4]
 8014d4e:	68f9      	ldr	r1, [r7, #12]
 8014d50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014d52:	4798      	blx	r3
 8014d54:	4603      	mov	r3, r0
}
 8014d56:	4618      	mov	r0, r3
 8014d58:	3720      	adds	r7, #32
 8014d5a:	46bd      	mov	sp, r7
 8014d5c:	bd80      	pop	{r7, pc}
 8014d5e:	bf00      	nop
 8014d60:	0801e400 	.word	0x0801e400
 8014d64:	0801e434 	.word	0x0801e434
 8014d68:	0801e440 	.word	0x0801e440
 8014d6c:	0801e468 	.word	0x0801e468
 8014d70:	20008970 	.word	0x20008970
 8014d74:	0801e9e4 	.word	0x0801e9e4

08014d78 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8014d78:	b480      	push	{r7}
 8014d7a:	b085      	sub	sp, #20
 8014d7c:	af00      	add	r7, sp, #0
 8014d7e:	6078      	str	r0, [r7, #4]
 8014d80:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d8c:	d002      	beq.n	8014d94 <ip4_addr_isbroadcast_u32+0x1c>
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d101      	bne.n	8014d98 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8014d94:	2301      	movs	r3, #1
 8014d96:	e02a      	b.n	8014dee <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8014d98:	683b      	ldr	r3, [r7, #0]
 8014d9a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8014d9e:	f003 0302 	and.w	r3, r3, #2
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d101      	bne.n	8014daa <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8014da6:	2300      	movs	r3, #0
 8014da8:	e021      	b.n	8014dee <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8014daa:	683b      	ldr	r3, [r7, #0]
 8014dac:	3304      	adds	r3, #4
 8014dae:	681b      	ldr	r3, [r3, #0]
 8014db0:	687a      	ldr	r2, [r7, #4]
 8014db2:	429a      	cmp	r2, r3
 8014db4:	d101      	bne.n	8014dba <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8014db6:	2300      	movs	r3, #0
 8014db8:	e019      	b.n	8014dee <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8014dba:	68fa      	ldr	r2, [r7, #12]
 8014dbc:	683b      	ldr	r3, [r7, #0]
 8014dbe:	3304      	adds	r3, #4
 8014dc0:	681b      	ldr	r3, [r3, #0]
 8014dc2:	405a      	eors	r2, r3
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	3308      	adds	r3, #8
 8014dc8:	681b      	ldr	r3, [r3, #0]
 8014dca:	4013      	ands	r3, r2
 8014dcc:	2b00      	cmp	r3, #0
 8014dce:	d10d      	bne.n	8014dec <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014dd0:	683b      	ldr	r3, [r7, #0]
 8014dd2:	3308      	adds	r3, #8
 8014dd4:	681b      	ldr	r3, [r3, #0]
 8014dd6:	43da      	mvns	r2, r3
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014ddc:	683b      	ldr	r3, [r7, #0]
 8014dde:	3308      	adds	r3, #8
 8014de0:	681b      	ldr	r3, [r3, #0]
 8014de2:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014de4:	429a      	cmp	r2, r3
 8014de6:	d101      	bne.n	8014dec <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014de8:	2301      	movs	r3, #1
 8014dea:	e000      	b.n	8014dee <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014dec:	2300      	movs	r3, #0
  }
}
 8014dee:	4618      	mov	r0, r3
 8014df0:	3714      	adds	r7, #20
 8014df2:	46bd      	mov	sp, r7
 8014df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df8:	4770      	bx	lr
	...

08014dfc <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8014dfc:	b580      	push	{r7, lr}
 8014dfe:	b082      	sub	sp, #8
 8014e00:	af00      	add	r7, sp, #0
 8014e02:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 8014e04:	2210      	movs	r2, #16
 8014e06:	4904      	ldr	r1, [pc, #16]	@ (8014e18 <ip4addr_ntoa+0x1c>)
 8014e08:	6878      	ldr	r0, [r7, #4]
 8014e0a:	f000 f807 	bl	8014e1c <ip4addr_ntoa_r>
 8014e0e:	4603      	mov	r3, r0
}
 8014e10:	4618      	mov	r0, r3
 8014e12:	3708      	adds	r7, #8
 8014e14:	46bd      	mov	sp, r7
 8014e16:	bd80      	pop	{r7, pc}
 8014e18:	20008978 	.word	0x20008978

08014e1c <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8014e1c:	b480      	push	{r7}
 8014e1e:	b08d      	sub	sp, #52	@ 0x34
 8014e20:	af00      	add	r7, sp, #0
 8014e22:	60f8      	str	r0, [r7, #12]
 8014e24:	60b9      	str	r1, [r7, #8]
 8014e26:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8014e28:	2300      	movs	r3, #0
 8014e2a:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8014e32:	68bb      	ldr	r3, [r7, #8]
 8014e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ap = (u8_t *)&s_addr;
 8014e36:	f107 0318 	add.w	r3, r7, #24
 8014e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8014e3c:	2300      	movs	r3, #0
 8014e3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014e42:	e058      	b.n	8014ef6 <ip4addr_ntoa_r+0xda>
    i = 0;
 8014e44:	2300      	movs	r3, #0
 8014e46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    do {
      rem = *ap % (u8_t)10;
 8014e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e4c:	781a      	ldrb	r2, [r3, #0]
 8014e4e:	4b32      	ldr	r3, [pc, #200]	@ (8014f18 <ip4addr_ntoa_r+0xfc>)
 8014e50:	fba3 1302 	umull	r1, r3, r3, r2
 8014e54:	08d9      	lsrs	r1, r3, #3
 8014e56:	460b      	mov	r3, r1
 8014e58:	009b      	lsls	r3, r3, #2
 8014e5a:	440b      	add	r3, r1
 8014e5c:	005b      	lsls	r3, r3, #1
 8014e5e:	1ad3      	subs	r3, r2, r3
 8014e60:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8014e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e64:	781b      	ldrb	r3, [r3, #0]
 8014e66:	4a2c      	ldr	r2, [pc, #176]	@ (8014f18 <ip4addr_ntoa_r+0xfc>)
 8014e68:	fba2 2303 	umull	r2, r3, r2, r3
 8014e6c:	08db      	lsrs	r3, r3, #3
 8014e6e:	b2da      	uxtb	r2, r3
 8014e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e72:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8014e74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014e78:	1c5a      	adds	r2, r3, #1
 8014e7a:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8014e7e:	4619      	mov	r1, r3
 8014e80:	7ffb      	ldrb	r3, [r7, #31]
 8014e82:	3330      	adds	r3, #48	@ 0x30
 8014e84:	b2da      	uxtb	r2, r3
 8014e86:	f101 0330 	add.w	r3, r1, #48	@ 0x30
 8014e8a:	443b      	add	r3, r7
 8014e8c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8014e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e92:	781b      	ldrb	r3, [r3, #0]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d1d8      	bne.n	8014e4a <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8014e98:	e011      	b.n	8014ebe <ip4addr_ntoa_r+0xa2>
      if (len++ >= buflen) {
 8014e9a:	6a3b      	ldr	r3, [r7, #32]
 8014e9c:	1c5a      	adds	r2, r3, #1
 8014e9e:	623a      	str	r2, [r7, #32]
 8014ea0:	687a      	ldr	r2, [r7, #4]
 8014ea2:	429a      	cmp	r2, r3
 8014ea4:	dc01      	bgt.n	8014eaa <ip4addr_ntoa_r+0x8e>
        return NULL;
 8014ea6:	2300      	movs	r3, #0
 8014ea8:	e030      	b.n	8014f0c <ip4addr_ntoa_r+0xf0>
      }
      *rp++ = inv[i];
 8014eaa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014eb0:	1c59      	adds	r1, r3, #1
 8014eb2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8014eb4:	3230      	adds	r2, #48	@ 0x30
 8014eb6:	443a      	add	r2, r7
 8014eb8:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8014ebc:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8014ebe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014ec2:	1e5a      	subs	r2, r3, #1
 8014ec4:	f887 2026 	strb.w	r2, [r7, #38]	@ 0x26
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d1e6      	bne.n	8014e9a <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8014ecc:	6a3b      	ldr	r3, [r7, #32]
 8014ece:	1c5a      	adds	r2, r3, #1
 8014ed0:	623a      	str	r2, [r7, #32]
 8014ed2:	687a      	ldr	r2, [r7, #4]
 8014ed4:	429a      	cmp	r2, r3
 8014ed6:	dc01      	bgt.n	8014edc <ip4addr_ntoa_r+0xc0>
      return NULL;
 8014ed8:	2300      	movs	r3, #0
 8014eda:	e017      	b.n	8014f0c <ip4addr_ntoa_r+0xf0>
    }
    *rp++ = '.';
 8014edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ede:	1c5a      	adds	r2, r3, #1
 8014ee0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014ee2:	222e      	movs	r2, #46	@ 0x2e
 8014ee4:	701a      	strb	r2, [r3, #0]
    ap++;
 8014ee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ee8:	3301      	adds	r3, #1
 8014eea:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (n = 0; n < 4; n++) {
 8014eec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ef0:	3301      	adds	r3, #1
 8014ef2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014efa:	2b03      	cmp	r3, #3
 8014efc:	d9a2      	bls.n	8014e44 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8014efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f00:	3b01      	subs	r3, #1
 8014f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f06:	2200      	movs	r2, #0
 8014f08:	701a      	strb	r2, [r3, #0]
  return buf;
 8014f0a:	68bb      	ldr	r3, [r7, #8]
}
 8014f0c:	4618      	mov	r0, r3
 8014f0e:	3734      	adds	r7, #52	@ 0x34
 8014f10:	46bd      	mov	sp, r7
 8014f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f16:	4770      	bx	lr
 8014f18:	cccccccd 	.word	0xcccccccd

08014f1c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8014f1c:	b580      	push	{r7, lr}
 8014f1e:	b084      	sub	sp, #16
 8014f20:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8014f22:	2300      	movs	r3, #0
 8014f24:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8014f26:	4b12      	ldr	r3, [pc, #72]	@ (8014f70 <ip_reass_tmr+0x54>)
 8014f28:	681b      	ldr	r3, [r3, #0]
 8014f2a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014f2c:	e018      	b.n	8014f60 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	7fdb      	ldrb	r3, [r3, #31]
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d00b      	beq.n	8014f4e <ip_reass_tmr+0x32>
      r->timer--;
 8014f36:	68fb      	ldr	r3, [r7, #12]
 8014f38:	7fdb      	ldrb	r3, [r3, #31]
 8014f3a:	3b01      	subs	r3, #1
 8014f3c:	b2da      	uxtb	r2, r3
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8014f46:	68fb      	ldr	r3, [r7, #12]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	60fb      	str	r3, [r7, #12]
 8014f4c:	e008      	b.n	8014f60 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8014f58:	68b9      	ldr	r1, [r7, #8]
 8014f5a:	6878      	ldr	r0, [r7, #4]
 8014f5c:	f000 f80a 	bl	8014f74 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014f60:	68fb      	ldr	r3, [r7, #12]
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d1e3      	bne.n	8014f2e <ip_reass_tmr+0x12>
    }
  }
}
 8014f66:	bf00      	nop
 8014f68:	bf00      	nop
 8014f6a:	3710      	adds	r7, #16
 8014f6c:	46bd      	mov	sp, r7
 8014f6e:	bd80      	pop	{r7, pc}
 8014f70:	20008988 	.word	0x20008988

08014f74 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014f74:	b580      	push	{r7, lr}
 8014f76:	b088      	sub	sp, #32
 8014f78:	af00      	add	r7, sp, #0
 8014f7a:	6078      	str	r0, [r7, #4]
 8014f7c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8014f7e:	2300      	movs	r3, #0
 8014f80:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8014f82:	683a      	ldr	r2, [r7, #0]
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	429a      	cmp	r2, r3
 8014f88:	d105      	bne.n	8014f96 <ip_reass_free_complete_datagram+0x22>
 8014f8a:	4b45      	ldr	r3, [pc, #276]	@ (80150a0 <ip_reass_free_complete_datagram+0x12c>)
 8014f8c:	22ab      	movs	r2, #171	@ 0xab
 8014f8e:	4945      	ldr	r1, [pc, #276]	@ (80150a4 <ip_reass_free_complete_datagram+0x130>)
 8014f90:	4845      	ldr	r0, [pc, #276]	@ (80150a8 <ip_reass_free_complete_datagram+0x134>)
 8014f92:	f003 fbe7 	bl	8018764 <iprintf>
  if (prev != NULL) {
 8014f96:	683b      	ldr	r3, [r7, #0]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	d00a      	beq.n	8014fb2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8014f9c:	683b      	ldr	r3, [r7, #0]
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	687a      	ldr	r2, [r7, #4]
 8014fa2:	429a      	cmp	r2, r3
 8014fa4:	d005      	beq.n	8014fb2 <ip_reass_free_complete_datagram+0x3e>
 8014fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80150a0 <ip_reass_free_complete_datagram+0x12c>)
 8014fa8:	22ad      	movs	r2, #173	@ 0xad
 8014faa:	4940      	ldr	r1, [pc, #256]	@ (80150ac <ip_reass_free_complete_datagram+0x138>)
 8014fac:	483e      	ldr	r0, [pc, #248]	@ (80150a8 <ip_reass_free_complete_datagram+0x134>)
 8014fae:	f003 fbd9 	bl	8018764 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	685b      	ldr	r3, [r3, #4]
 8014fb8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8014fba:	697b      	ldr	r3, [r7, #20]
 8014fbc:	889b      	ldrh	r3, [r3, #4]
 8014fbe:	b29b      	uxth	r3, r3
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d12a      	bne.n	801501a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	685b      	ldr	r3, [r3, #4]
 8014fc8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8014fca:	697b      	ldr	r3, [r7, #20]
 8014fcc:	681a      	ldr	r2, [r3, #0]
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8014fd2:	69bb      	ldr	r3, [r7, #24]
 8014fd4:	6858      	ldr	r0, [r3, #4]
 8014fd6:	687b      	ldr	r3, [r7, #4]
 8014fd8:	3308      	adds	r3, #8
 8014fda:	2214      	movs	r2, #20
 8014fdc:	4619      	mov	r1, r3
 8014fde:	f003 ff2c 	bl	8018e3a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8014fe2:	2101      	movs	r1, #1
 8014fe4:	69b8      	ldr	r0, [r7, #24]
 8014fe6:	f7fe ff71 	bl	8013ecc <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8014fea:	69b8      	ldr	r0, [r7, #24]
 8014fec:	f7f7 fc0a 	bl	800c804 <pbuf_clen>
 8014ff0:	4603      	mov	r3, r0
 8014ff2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014ff4:	8bfa      	ldrh	r2, [r7, #30]
 8014ff6:	8a7b      	ldrh	r3, [r7, #18]
 8014ff8:	4413      	add	r3, r2
 8014ffa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014ffe:	db05      	blt.n	801500c <ip_reass_free_complete_datagram+0x98>
 8015000:	4b27      	ldr	r3, [pc, #156]	@ (80150a0 <ip_reass_free_complete_datagram+0x12c>)
 8015002:	22bc      	movs	r2, #188	@ 0xbc
 8015004:	492a      	ldr	r1, [pc, #168]	@ (80150b0 <ip_reass_free_complete_datagram+0x13c>)
 8015006:	4828      	ldr	r0, [pc, #160]	@ (80150a8 <ip_reass_free_complete_datagram+0x134>)
 8015008:	f003 fbac 	bl	8018764 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801500c:	8bfa      	ldrh	r2, [r7, #30]
 801500e:	8a7b      	ldrh	r3, [r7, #18]
 8015010:	4413      	add	r3, r2
 8015012:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8015014:	69b8      	ldr	r0, [r7, #24]
 8015016:	f7f7 fb6d 	bl	800c6f4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	685b      	ldr	r3, [r3, #4]
 801501e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8015020:	e01f      	b.n	8015062 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8015022:	69bb      	ldr	r3, [r7, #24]
 8015024:	685b      	ldr	r3, [r3, #4]
 8015026:	617b      	str	r3, [r7, #20]
    pcur = p;
 8015028:	69bb      	ldr	r3, [r7, #24]
 801502a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801502c:	697b      	ldr	r3, [r7, #20]
 801502e:	681b      	ldr	r3, [r3, #0]
 8015030:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8015032:	68f8      	ldr	r0, [r7, #12]
 8015034:	f7f7 fbe6 	bl	800c804 <pbuf_clen>
 8015038:	4603      	mov	r3, r0
 801503a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801503c:	8bfa      	ldrh	r2, [r7, #30]
 801503e:	8a7b      	ldrh	r3, [r7, #18]
 8015040:	4413      	add	r3, r2
 8015042:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015046:	db05      	blt.n	8015054 <ip_reass_free_complete_datagram+0xe0>
 8015048:	4b15      	ldr	r3, [pc, #84]	@ (80150a0 <ip_reass_free_complete_datagram+0x12c>)
 801504a:	22cc      	movs	r2, #204	@ 0xcc
 801504c:	4918      	ldr	r1, [pc, #96]	@ (80150b0 <ip_reass_free_complete_datagram+0x13c>)
 801504e:	4816      	ldr	r0, [pc, #88]	@ (80150a8 <ip_reass_free_complete_datagram+0x134>)
 8015050:	f003 fb88 	bl	8018764 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8015054:	8bfa      	ldrh	r2, [r7, #30]
 8015056:	8a7b      	ldrh	r3, [r7, #18]
 8015058:	4413      	add	r3, r2
 801505a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801505c:	68f8      	ldr	r0, [r7, #12]
 801505e:	f7f7 fb49 	bl	800c6f4 <pbuf_free>
  while (p != NULL) {
 8015062:	69bb      	ldr	r3, [r7, #24]
 8015064:	2b00      	cmp	r3, #0
 8015066:	d1dc      	bne.n	8015022 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8015068:	6839      	ldr	r1, [r7, #0]
 801506a:	6878      	ldr	r0, [r7, #4]
 801506c:	f000 f8c2 	bl	80151f4 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8015070:	4b10      	ldr	r3, [pc, #64]	@ (80150b4 <ip_reass_free_complete_datagram+0x140>)
 8015072:	881b      	ldrh	r3, [r3, #0]
 8015074:	8bfa      	ldrh	r2, [r7, #30]
 8015076:	429a      	cmp	r2, r3
 8015078:	d905      	bls.n	8015086 <ip_reass_free_complete_datagram+0x112>
 801507a:	4b09      	ldr	r3, [pc, #36]	@ (80150a0 <ip_reass_free_complete_datagram+0x12c>)
 801507c:	22d2      	movs	r2, #210	@ 0xd2
 801507e:	490e      	ldr	r1, [pc, #56]	@ (80150b8 <ip_reass_free_complete_datagram+0x144>)
 8015080:	4809      	ldr	r0, [pc, #36]	@ (80150a8 <ip_reass_free_complete_datagram+0x134>)
 8015082:	f003 fb6f 	bl	8018764 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8015086:	4b0b      	ldr	r3, [pc, #44]	@ (80150b4 <ip_reass_free_complete_datagram+0x140>)
 8015088:	881a      	ldrh	r2, [r3, #0]
 801508a:	8bfb      	ldrh	r3, [r7, #30]
 801508c:	1ad3      	subs	r3, r2, r3
 801508e:	b29a      	uxth	r2, r3
 8015090:	4b08      	ldr	r3, [pc, #32]	@ (80150b4 <ip_reass_free_complete_datagram+0x140>)
 8015092:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8015094:	8bfb      	ldrh	r3, [r7, #30]
}
 8015096:	4618      	mov	r0, r3
 8015098:	3720      	adds	r7, #32
 801509a:	46bd      	mov	sp, r7
 801509c:	bd80      	pop	{r7, pc}
 801509e:	bf00      	nop
 80150a0:	0801e498 	.word	0x0801e498
 80150a4:	0801e4d4 	.word	0x0801e4d4
 80150a8:	0801e4e0 	.word	0x0801e4e0
 80150ac:	0801e508 	.word	0x0801e508
 80150b0:	0801e51c 	.word	0x0801e51c
 80150b4:	2000898c 	.word	0x2000898c
 80150b8:	0801e53c 	.word	0x0801e53c

080150bc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80150bc:	b580      	push	{r7, lr}
 80150be:	b08a      	sub	sp, #40	@ 0x28
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	6078      	str	r0, [r7, #4]
 80150c4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80150c6:	2300      	movs	r3, #0
 80150c8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80150ca:	2300      	movs	r3, #0
 80150cc:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80150ce:	2300      	movs	r3, #0
 80150d0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80150d2:	2300      	movs	r3, #0
 80150d4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80150d6:	2300      	movs	r3, #0
 80150d8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80150da:	4b28      	ldr	r3, [pc, #160]	@ (801517c <ip_reass_remove_oldest_datagram+0xc0>)
 80150dc:	681b      	ldr	r3, [r3, #0]
 80150de:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80150e0:	e030      	b.n	8015144 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80150e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150e4:	695a      	ldr	r2, [r3, #20]
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	68db      	ldr	r3, [r3, #12]
 80150ea:	429a      	cmp	r2, r3
 80150ec:	d10c      	bne.n	8015108 <ip_reass_remove_oldest_datagram+0x4c>
 80150ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150f0:	699a      	ldr	r2, [r3, #24]
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	691b      	ldr	r3, [r3, #16]
 80150f6:	429a      	cmp	r2, r3
 80150f8:	d106      	bne.n	8015108 <ip_reass_remove_oldest_datagram+0x4c>
 80150fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80150fc:	899a      	ldrh	r2, [r3, #12]
 80150fe:	687b      	ldr	r3, [r7, #4]
 8015100:	889b      	ldrh	r3, [r3, #4]
 8015102:	b29b      	uxth	r3, r3
 8015104:	429a      	cmp	r2, r3
 8015106:	d014      	beq.n	8015132 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8015108:	693b      	ldr	r3, [r7, #16]
 801510a:	3301      	adds	r3, #1
 801510c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801510e:	6a3b      	ldr	r3, [r7, #32]
 8015110:	2b00      	cmp	r3, #0
 8015112:	d104      	bne.n	801511e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8015114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015116:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8015118:	69fb      	ldr	r3, [r7, #28]
 801511a:	61bb      	str	r3, [r7, #24]
 801511c:	e009      	b.n	8015132 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801511e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015120:	7fda      	ldrb	r2, [r3, #31]
 8015122:	6a3b      	ldr	r3, [r7, #32]
 8015124:	7fdb      	ldrb	r3, [r3, #31]
 8015126:	429a      	cmp	r2, r3
 8015128:	d803      	bhi.n	8015132 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801512a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801512c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801512e:	69fb      	ldr	r3, [r7, #28]
 8015130:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8015132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	2b00      	cmp	r3, #0
 8015138:	d001      	beq.n	801513e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801513a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801513c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801513e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015140:	681b      	ldr	r3, [r3, #0]
 8015142:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8015144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015146:	2b00      	cmp	r3, #0
 8015148:	d1cb      	bne.n	80150e2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801514a:	6a3b      	ldr	r3, [r7, #32]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d008      	beq.n	8015162 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8015150:	69b9      	ldr	r1, [r7, #24]
 8015152:	6a38      	ldr	r0, [r7, #32]
 8015154:	f7ff ff0e 	bl	8014f74 <ip_reass_free_complete_datagram>
 8015158:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801515a:	697a      	ldr	r2, [r7, #20]
 801515c:	68fb      	ldr	r3, [r7, #12]
 801515e:	4413      	add	r3, r2
 8015160:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8015162:	697a      	ldr	r2, [r7, #20]
 8015164:	683b      	ldr	r3, [r7, #0]
 8015166:	429a      	cmp	r2, r3
 8015168:	da02      	bge.n	8015170 <ip_reass_remove_oldest_datagram+0xb4>
 801516a:	693b      	ldr	r3, [r7, #16]
 801516c:	2b01      	cmp	r3, #1
 801516e:	dcac      	bgt.n	80150ca <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8015170:	697b      	ldr	r3, [r7, #20]
}
 8015172:	4618      	mov	r0, r3
 8015174:	3728      	adds	r7, #40	@ 0x28
 8015176:	46bd      	mov	sp, r7
 8015178:	bd80      	pop	{r7, pc}
 801517a:	bf00      	nop
 801517c:	20008988 	.word	0x20008988

08015180 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8015180:	b580      	push	{r7, lr}
 8015182:	b084      	sub	sp, #16
 8015184:	af00      	add	r7, sp, #0
 8015186:	6078      	str	r0, [r7, #4]
 8015188:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801518a:	2004      	movs	r0, #4
 801518c:	f7f6 fbae 	bl	800b8ec <memp_malloc>
 8015190:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8015192:	68fb      	ldr	r3, [r7, #12]
 8015194:	2b00      	cmp	r3, #0
 8015196:	d110      	bne.n	80151ba <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8015198:	6839      	ldr	r1, [r7, #0]
 801519a:	6878      	ldr	r0, [r7, #4]
 801519c:	f7ff ff8e 	bl	80150bc <ip_reass_remove_oldest_datagram>
 80151a0:	4602      	mov	r2, r0
 80151a2:	683b      	ldr	r3, [r7, #0]
 80151a4:	4293      	cmp	r3, r2
 80151a6:	dc03      	bgt.n	80151b0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80151a8:	2004      	movs	r0, #4
 80151aa:	f7f6 fb9f 	bl	800b8ec <memp_malloc>
 80151ae:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80151b0:	68fb      	ldr	r3, [r7, #12]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d101      	bne.n	80151ba <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80151b6:	2300      	movs	r3, #0
 80151b8:	e016      	b.n	80151e8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80151ba:	2220      	movs	r2, #32
 80151bc:	2100      	movs	r1, #0
 80151be:	68f8      	ldr	r0, [r7, #12]
 80151c0:	f003 fd3a 	bl	8018c38 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	220f      	movs	r2, #15
 80151c8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80151ca:	4b09      	ldr	r3, [pc, #36]	@ (80151f0 <ip_reass_enqueue_new_datagram+0x70>)
 80151cc:	681a      	ldr	r2, [r3, #0]
 80151ce:	68fb      	ldr	r3, [r7, #12]
 80151d0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80151d2:	4a07      	ldr	r2, [pc, #28]	@ (80151f0 <ip_reass_enqueue_new_datagram+0x70>)
 80151d4:	68fb      	ldr	r3, [r7, #12]
 80151d6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80151d8:	68fb      	ldr	r3, [r7, #12]
 80151da:	3308      	adds	r3, #8
 80151dc:	2214      	movs	r2, #20
 80151de:	6879      	ldr	r1, [r7, #4]
 80151e0:	4618      	mov	r0, r3
 80151e2:	f003 fe2a 	bl	8018e3a <memcpy>
  return ipr;
 80151e6:	68fb      	ldr	r3, [r7, #12]
}
 80151e8:	4618      	mov	r0, r3
 80151ea:	3710      	adds	r7, #16
 80151ec:	46bd      	mov	sp, r7
 80151ee:	bd80      	pop	{r7, pc}
 80151f0:	20008988 	.word	0x20008988

080151f4 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80151f4:	b580      	push	{r7, lr}
 80151f6:	b082      	sub	sp, #8
 80151f8:	af00      	add	r7, sp, #0
 80151fa:	6078      	str	r0, [r7, #4]
 80151fc:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80151fe:	4b10      	ldr	r3, [pc, #64]	@ (8015240 <ip_reass_dequeue_datagram+0x4c>)
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	687a      	ldr	r2, [r7, #4]
 8015204:	429a      	cmp	r2, r3
 8015206:	d104      	bne.n	8015212 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8015208:	687b      	ldr	r3, [r7, #4]
 801520a:	681b      	ldr	r3, [r3, #0]
 801520c:	4a0c      	ldr	r2, [pc, #48]	@ (8015240 <ip_reass_dequeue_datagram+0x4c>)
 801520e:	6013      	str	r3, [r2, #0]
 8015210:	e00d      	b.n	801522e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8015212:	683b      	ldr	r3, [r7, #0]
 8015214:	2b00      	cmp	r3, #0
 8015216:	d106      	bne.n	8015226 <ip_reass_dequeue_datagram+0x32>
 8015218:	4b0a      	ldr	r3, [pc, #40]	@ (8015244 <ip_reass_dequeue_datagram+0x50>)
 801521a:	f240 1245 	movw	r2, #325	@ 0x145
 801521e:	490a      	ldr	r1, [pc, #40]	@ (8015248 <ip_reass_dequeue_datagram+0x54>)
 8015220:	480a      	ldr	r0, [pc, #40]	@ (801524c <ip_reass_dequeue_datagram+0x58>)
 8015222:	f003 fa9f 	bl	8018764 <iprintf>
    prev->next = ipr->next;
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	681a      	ldr	r2, [r3, #0]
 801522a:	683b      	ldr	r3, [r7, #0]
 801522c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801522e:	6879      	ldr	r1, [r7, #4]
 8015230:	2004      	movs	r0, #4
 8015232:	f7f6 fbcb 	bl	800b9cc <memp_free>
}
 8015236:	bf00      	nop
 8015238:	3708      	adds	r7, #8
 801523a:	46bd      	mov	sp, r7
 801523c:	bd80      	pop	{r7, pc}
 801523e:	bf00      	nop
 8015240:	20008988 	.word	0x20008988
 8015244:	0801e498 	.word	0x0801e498
 8015248:	0801e560 	.word	0x0801e560
 801524c:	0801e4e0 	.word	0x0801e4e0

08015250 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b08c      	sub	sp, #48	@ 0x30
 8015254:	af00      	add	r7, sp, #0
 8015256:	60f8      	str	r0, [r7, #12]
 8015258:	60b9      	str	r1, [r7, #8]
 801525a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801525c:	2300      	movs	r3, #0
 801525e:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8015260:	2301      	movs	r3, #1
 8015262:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8015264:	68bb      	ldr	r3, [r7, #8]
 8015266:	685b      	ldr	r3, [r3, #4]
 8015268:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801526a:	69fb      	ldr	r3, [r7, #28]
 801526c:	885b      	ldrh	r3, [r3, #2]
 801526e:	b29b      	uxth	r3, r3
 8015270:	4618      	mov	r0, r3
 8015272:	f7f5 fe53 	bl	800af1c <lwip_htons>
 8015276:	4603      	mov	r3, r0
 8015278:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801527a:	69fb      	ldr	r3, [r7, #28]
 801527c:	781b      	ldrb	r3, [r3, #0]
 801527e:	f003 030f 	and.w	r3, r3, #15
 8015282:	b2db      	uxtb	r3, r3
 8015284:	009b      	lsls	r3, r3, #2
 8015286:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8015288:	7e7b      	ldrb	r3, [r7, #25]
 801528a:	b29b      	uxth	r3, r3
 801528c:	8b7a      	ldrh	r2, [r7, #26]
 801528e:	429a      	cmp	r2, r3
 8015290:	d202      	bcs.n	8015298 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015292:	f04f 33ff 	mov.w	r3, #4294967295
 8015296:	e135      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8015298:	7e7b      	ldrb	r3, [r7, #25]
 801529a:	b29b      	uxth	r3, r3
 801529c:	8b7a      	ldrh	r2, [r7, #26]
 801529e:	1ad3      	subs	r3, r2, r3
 80152a0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80152a2:	69fb      	ldr	r3, [r7, #28]
 80152a4:	88db      	ldrh	r3, [r3, #6]
 80152a6:	b29b      	uxth	r3, r3
 80152a8:	4618      	mov	r0, r3
 80152aa:	f7f5 fe37 	bl	800af1c <lwip_htons>
 80152ae:	4603      	mov	r3, r0
 80152b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80152b4:	b29b      	uxth	r3, r3
 80152b6:	00db      	lsls	r3, r3, #3
 80152b8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80152ba:	68bb      	ldr	r3, [r7, #8]
 80152bc:	685b      	ldr	r3, [r3, #4]
 80152be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80152c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152c2:	2200      	movs	r2, #0
 80152c4:	701a      	strb	r2, [r3, #0]
 80152c6:	2200      	movs	r2, #0
 80152c8:	705a      	strb	r2, [r3, #1]
 80152ca:	2200      	movs	r2, #0
 80152cc:	709a      	strb	r2, [r3, #2]
 80152ce:	2200      	movs	r2, #0
 80152d0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80152d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152d4:	8afa      	ldrh	r2, [r7, #22]
 80152d6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80152d8:	8afa      	ldrh	r2, [r7, #22]
 80152da:	8b7b      	ldrh	r3, [r7, #26]
 80152dc:	4413      	add	r3, r2
 80152de:	b29a      	uxth	r2, r3
 80152e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80152e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80152e6:	88db      	ldrh	r3, [r3, #6]
 80152e8:	b29b      	uxth	r3, r3
 80152ea:	8afa      	ldrh	r2, [r7, #22]
 80152ec:	429a      	cmp	r2, r3
 80152ee:	d902      	bls.n	80152f6 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80152f0:	f04f 33ff 	mov.w	r3, #4294967295
 80152f4:	e106      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80152f6:	68fb      	ldr	r3, [r7, #12]
 80152f8:	685b      	ldr	r3, [r3, #4]
 80152fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80152fc:	e068      	b.n	80153d0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80152fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015300:	685b      	ldr	r3, [r3, #4]
 8015302:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8015304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015306:	889b      	ldrh	r3, [r3, #4]
 8015308:	b29a      	uxth	r2, r3
 801530a:	693b      	ldr	r3, [r7, #16]
 801530c:	889b      	ldrh	r3, [r3, #4]
 801530e:	b29b      	uxth	r3, r3
 8015310:	429a      	cmp	r2, r3
 8015312:	d235      	bcs.n	8015380 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8015314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015318:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801531a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801531c:	2b00      	cmp	r3, #0
 801531e:	d020      	beq.n	8015362 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8015320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015322:	889b      	ldrh	r3, [r3, #4]
 8015324:	b29a      	uxth	r2, r3
 8015326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015328:	88db      	ldrh	r3, [r3, #6]
 801532a:	b29b      	uxth	r3, r3
 801532c:	429a      	cmp	r2, r3
 801532e:	d307      	bcc.n	8015340 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8015330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015332:	88db      	ldrh	r3, [r3, #6]
 8015334:	b29a      	uxth	r2, r3
 8015336:	693b      	ldr	r3, [r7, #16]
 8015338:	889b      	ldrh	r3, [r3, #4]
 801533a:	b29b      	uxth	r3, r3
 801533c:	429a      	cmp	r2, r3
 801533e:	d902      	bls.n	8015346 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015340:	f04f 33ff 	mov.w	r3, #4294967295
 8015344:	e0de      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8015346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015348:	68ba      	ldr	r2, [r7, #8]
 801534a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801534c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801534e:	88db      	ldrh	r3, [r3, #6]
 8015350:	b29a      	uxth	r2, r3
 8015352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015354:	889b      	ldrh	r3, [r3, #4]
 8015356:	b29b      	uxth	r3, r3
 8015358:	429a      	cmp	r2, r3
 801535a:	d03d      	beq.n	80153d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801535c:	2300      	movs	r3, #0
 801535e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8015360:	e03a      	b.n	80153d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8015362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015364:	88db      	ldrh	r3, [r3, #6]
 8015366:	b29a      	uxth	r2, r3
 8015368:	693b      	ldr	r3, [r7, #16]
 801536a:	889b      	ldrh	r3, [r3, #4]
 801536c:	b29b      	uxth	r3, r3
 801536e:	429a      	cmp	r2, r3
 8015370:	d902      	bls.n	8015378 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015372:	f04f 33ff 	mov.w	r3, #4294967295
 8015376:	e0c5      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8015378:	68fb      	ldr	r3, [r7, #12]
 801537a:	68ba      	ldr	r2, [r7, #8]
 801537c:	605a      	str	r2, [r3, #4]
      break;
 801537e:	e02b      	b.n	80153d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8015380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015382:	889b      	ldrh	r3, [r3, #4]
 8015384:	b29a      	uxth	r2, r3
 8015386:	693b      	ldr	r3, [r7, #16]
 8015388:	889b      	ldrh	r3, [r3, #4]
 801538a:	b29b      	uxth	r3, r3
 801538c:	429a      	cmp	r2, r3
 801538e:	d102      	bne.n	8015396 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8015390:	f04f 33ff 	mov.w	r3, #4294967295
 8015394:	e0b6      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8015396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015398:	889b      	ldrh	r3, [r3, #4]
 801539a:	b29a      	uxth	r2, r3
 801539c:	693b      	ldr	r3, [r7, #16]
 801539e:	88db      	ldrh	r3, [r3, #6]
 80153a0:	b29b      	uxth	r3, r3
 80153a2:	429a      	cmp	r2, r3
 80153a4:	d202      	bcs.n	80153ac <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80153a6:	f04f 33ff 	mov.w	r3, #4294967295
 80153aa:	e0ab      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80153ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d009      	beq.n	80153c6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80153b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153b4:	88db      	ldrh	r3, [r3, #6]
 80153b6:	b29a      	uxth	r2, r3
 80153b8:	693b      	ldr	r3, [r7, #16]
 80153ba:	889b      	ldrh	r3, [r3, #4]
 80153bc:	b29b      	uxth	r3, r3
 80153be:	429a      	cmp	r2, r3
 80153c0:	d001      	beq.n	80153c6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80153c2:	2300      	movs	r3, #0
 80153c4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80153c6:	693b      	ldr	r3, [r7, #16]
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80153cc:	693b      	ldr	r3, [r7, #16]
 80153ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80153d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d193      	bne.n	80152fe <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80153d6:	e000      	b.n	80153da <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80153d8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80153da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d12d      	bne.n	801543c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80153e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d01c      	beq.n	8015420 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80153e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153e8:	88db      	ldrh	r3, [r3, #6]
 80153ea:	b29a      	uxth	r2, r3
 80153ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80153ee:	889b      	ldrh	r3, [r3, #4]
 80153f0:	b29b      	uxth	r3, r3
 80153f2:	429a      	cmp	r2, r3
 80153f4:	d906      	bls.n	8015404 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80153f6:	4b45      	ldr	r3, [pc, #276]	@ (801550c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80153f8:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 80153fc:	4944      	ldr	r1, [pc, #272]	@ (8015510 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80153fe:	4845      	ldr	r0, [pc, #276]	@ (8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015400:	f003 f9b0 	bl	8018764 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8015404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015406:	68ba      	ldr	r2, [r7, #8]
 8015408:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801540c:	88db      	ldrh	r3, [r3, #6]
 801540e:	b29a      	uxth	r2, r3
 8015410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015412:	889b      	ldrh	r3, [r3, #4]
 8015414:	b29b      	uxth	r3, r3
 8015416:	429a      	cmp	r2, r3
 8015418:	d010      	beq.n	801543c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801541a:	2300      	movs	r3, #0
 801541c:	623b      	str	r3, [r7, #32]
 801541e:	e00d      	b.n	801543c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	685b      	ldr	r3, [r3, #4]
 8015424:	2b00      	cmp	r3, #0
 8015426:	d006      	beq.n	8015436 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8015428:	4b38      	ldr	r3, [pc, #224]	@ (801550c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801542a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801542e:	493a      	ldr	r1, [pc, #232]	@ (8015518 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8015430:	4838      	ldr	r0, [pc, #224]	@ (8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8015432:	f003 f997 	bl	8018764 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	68ba      	ldr	r2, [r7, #8]
 801543a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d105      	bne.n	801544e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8015442:	68fb      	ldr	r3, [r7, #12]
 8015444:	7f9b      	ldrb	r3, [r3, #30]
 8015446:	f003 0301 	and.w	r3, r3, #1
 801544a:	2b00      	cmp	r3, #0
 801544c:	d059      	beq.n	8015502 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801544e:	6a3b      	ldr	r3, [r7, #32]
 8015450:	2b00      	cmp	r3, #0
 8015452:	d04f      	beq.n	80154f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	685b      	ldr	r3, [r3, #4]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d006      	beq.n	801546a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	685b      	ldr	r3, [r3, #4]
 8015460:	685b      	ldr	r3, [r3, #4]
 8015462:	889b      	ldrh	r3, [r3, #4]
 8015464:	b29b      	uxth	r3, r3
 8015466:	2b00      	cmp	r3, #0
 8015468:	d002      	beq.n	8015470 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801546a:	2300      	movs	r3, #0
 801546c:	623b      	str	r3, [r7, #32]
 801546e:	e041      	b.n	80154f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8015470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015472:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8015474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015476:	681b      	ldr	r3, [r3, #0]
 8015478:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801547a:	e012      	b.n	80154a2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801547c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801547e:	685b      	ldr	r3, [r3, #4]
 8015480:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8015482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015484:	88db      	ldrh	r3, [r3, #6]
 8015486:	b29a      	uxth	r2, r3
 8015488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801548a:	889b      	ldrh	r3, [r3, #4]
 801548c:	b29b      	uxth	r3, r3
 801548e:	429a      	cmp	r2, r3
 8015490:	d002      	beq.n	8015498 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8015492:	2300      	movs	r3, #0
 8015494:	623b      	str	r3, [r7, #32]
            break;
 8015496:	e007      	b.n	80154a8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8015498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801549a:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801549c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80154a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d1e9      	bne.n	801547c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80154a8:	6a3b      	ldr	r3, [r7, #32]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d022      	beq.n	80154f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80154ae:	68fb      	ldr	r3, [r7, #12]
 80154b0:	685b      	ldr	r3, [r3, #4]
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	d106      	bne.n	80154c4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80154b6:	4b15      	ldr	r3, [pc, #84]	@ (801550c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80154b8:	f240 12df 	movw	r2, #479	@ 0x1df
 80154bc:	4917      	ldr	r1, [pc, #92]	@ (801551c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80154be:	4815      	ldr	r0, [pc, #84]	@ (8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80154c0:	f003 f950 	bl	8018764 <iprintf>
          LWIP_ASSERT("sanity check",
 80154c4:	68fb      	ldr	r3, [r7, #12]
 80154c6:	685b      	ldr	r3, [r3, #4]
 80154c8:	685b      	ldr	r3, [r3, #4]
 80154ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80154cc:	429a      	cmp	r2, r3
 80154ce:	d106      	bne.n	80154de <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80154d0:	4b0e      	ldr	r3, [pc, #56]	@ (801550c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80154d2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80154d6:	4911      	ldr	r1, [pc, #68]	@ (801551c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80154d8:	480e      	ldr	r0, [pc, #56]	@ (8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80154da:	f003 f943 	bl	8018764 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80154de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154e0:	681b      	ldr	r3, [r3, #0]
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d006      	beq.n	80154f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80154e6:	4b09      	ldr	r3, [pc, #36]	@ (801550c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80154e8:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80154ec:	490c      	ldr	r1, [pc, #48]	@ (8015520 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80154ee:	4809      	ldr	r0, [pc, #36]	@ (8015514 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80154f0:	f003 f938 	bl	8018764 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80154f4:	6a3b      	ldr	r3, [r7, #32]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	bf14      	ite	ne
 80154fa:	2301      	movne	r3, #1
 80154fc:	2300      	moveq	r3, #0
 80154fe:	b2db      	uxtb	r3, r3
 8015500:	e000      	b.n	8015504 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8015502:	2300      	movs	r3, #0
}
 8015504:	4618      	mov	r0, r3
 8015506:	3730      	adds	r7, #48	@ 0x30
 8015508:	46bd      	mov	sp, r7
 801550a:	bd80      	pop	{r7, pc}
 801550c:	0801e498 	.word	0x0801e498
 8015510:	0801e57c 	.word	0x0801e57c
 8015514:	0801e4e0 	.word	0x0801e4e0
 8015518:	0801e59c 	.word	0x0801e59c
 801551c:	0801e5d4 	.word	0x0801e5d4
 8015520:	0801e5e4 	.word	0x0801e5e4

08015524 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8015524:	b580      	push	{r7, lr}
 8015526:	b08e      	sub	sp, #56	@ 0x38
 8015528:	af00      	add	r7, sp, #0
 801552a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	685b      	ldr	r3, [r3, #4]
 8015530:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8015532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015534:	781b      	ldrb	r3, [r3, #0]
 8015536:	f003 030f 	and.w	r3, r3, #15
 801553a:	b2db      	uxtb	r3, r3
 801553c:	009b      	lsls	r3, r3, #2
 801553e:	b2db      	uxtb	r3, r3
 8015540:	2b14      	cmp	r3, #20
 8015542:	f040 8171 	bne.w	8015828 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8015546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015548:	88db      	ldrh	r3, [r3, #6]
 801554a:	b29b      	uxth	r3, r3
 801554c:	4618      	mov	r0, r3
 801554e:	f7f5 fce5 	bl	800af1c <lwip_htons>
 8015552:	4603      	mov	r3, r0
 8015554:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015558:	b29b      	uxth	r3, r3
 801555a:	00db      	lsls	r3, r3, #3
 801555c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801555e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015560:	885b      	ldrh	r3, [r3, #2]
 8015562:	b29b      	uxth	r3, r3
 8015564:	4618      	mov	r0, r3
 8015566:	f7f5 fcd9 	bl	800af1c <lwip_htons>
 801556a:	4603      	mov	r3, r0
 801556c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801556e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015570:	781b      	ldrb	r3, [r3, #0]
 8015572:	f003 030f 	and.w	r3, r3, #15
 8015576:	b2db      	uxtb	r3, r3
 8015578:	009b      	lsls	r3, r3, #2
 801557a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801557e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015582:	b29b      	uxth	r3, r3
 8015584:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015586:	429a      	cmp	r2, r3
 8015588:	f0c0 8150 	bcc.w	801582c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801558c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015590:	b29b      	uxth	r3, r3
 8015592:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015594:	1ad3      	subs	r3, r2, r3
 8015596:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8015598:	6878      	ldr	r0, [r7, #4]
 801559a:	f7f7 f933 	bl	800c804 <pbuf_clen>
 801559e:	4603      	mov	r3, r0
 80155a0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80155a2:	4b8c      	ldr	r3, [pc, #560]	@ (80157d4 <ip4_reass+0x2b0>)
 80155a4:	881b      	ldrh	r3, [r3, #0]
 80155a6:	461a      	mov	r2, r3
 80155a8:	8c3b      	ldrh	r3, [r7, #32]
 80155aa:	4413      	add	r3, r2
 80155ac:	2b0a      	cmp	r3, #10
 80155ae:	dd10      	ble.n	80155d2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80155b0:	8c3b      	ldrh	r3, [r7, #32]
 80155b2:	4619      	mov	r1, r3
 80155b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80155b6:	f7ff fd81 	bl	80150bc <ip_reass_remove_oldest_datagram>
 80155ba:	4603      	mov	r3, r0
 80155bc:	2b00      	cmp	r3, #0
 80155be:	f000 8137 	beq.w	8015830 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80155c2:	4b84      	ldr	r3, [pc, #528]	@ (80157d4 <ip4_reass+0x2b0>)
 80155c4:	881b      	ldrh	r3, [r3, #0]
 80155c6:	461a      	mov	r2, r3
 80155c8:	8c3b      	ldrh	r3, [r7, #32]
 80155ca:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80155cc:	2b0a      	cmp	r3, #10
 80155ce:	f300 812f 	bgt.w	8015830 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80155d2:	4b81      	ldr	r3, [pc, #516]	@ (80157d8 <ip4_reass+0x2b4>)
 80155d4:	681b      	ldr	r3, [r3, #0]
 80155d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80155d8:	e015      	b.n	8015606 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80155da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155dc:	695a      	ldr	r2, [r3, #20]
 80155de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155e0:	68db      	ldr	r3, [r3, #12]
 80155e2:	429a      	cmp	r2, r3
 80155e4:	d10c      	bne.n	8015600 <ip4_reass+0xdc>
 80155e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155e8:	699a      	ldr	r2, [r3, #24]
 80155ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155ec:	691b      	ldr	r3, [r3, #16]
 80155ee:	429a      	cmp	r2, r3
 80155f0:	d106      	bne.n	8015600 <ip4_reass+0xdc>
 80155f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80155f4:	899a      	ldrh	r2, [r3, #12]
 80155f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155f8:	889b      	ldrh	r3, [r3, #4]
 80155fa:	b29b      	uxth	r3, r3
 80155fc:	429a      	cmp	r2, r3
 80155fe:	d006      	beq.n	801560e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8015600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	633b      	str	r3, [r7, #48]	@ 0x30
 8015606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015608:	2b00      	cmp	r3, #0
 801560a:	d1e6      	bne.n	80155da <ip4_reass+0xb6>
 801560c:	e000      	b.n	8015610 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801560e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8015610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015612:	2b00      	cmp	r3, #0
 8015614:	d109      	bne.n	801562a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8015616:	8c3b      	ldrh	r3, [r7, #32]
 8015618:	4619      	mov	r1, r3
 801561a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801561c:	f7ff fdb0 	bl	8015180 <ip_reass_enqueue_new_datagram>
 8015620:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8015622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015624:	2b00      	cmp	r3, #0
 8015626:	d11c      	bne.n	8015662 <ip4_reass+0x13e>
      goto nullreturn;
 8015628:	e105      	b.n	8015836 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801562c:	88db      	ldrh	r3, [r3, #6]
 801562e:	b29b      	uxth	r3, r3
 8015630:	4618      	mov	r0, r3
 8015632:	f7f5 fc73 	bl	800af1c <lwip_htons>
 8015636:	4603      	mov	r3, r0
 8015638:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801563c:	2b00      	cmp	r3, #0
 801563e:	d110      	bne.n	8015662 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8015640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015642:	89db      	ldrh	r3, [r3, #14]
 8015644:	4618      	mov	r0, r3
 8015646:	f7f5 fc69 	bl	800af1c <lwip_htons>
 801564a:	4603      	mov	r3, r0
 801564c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8015650:	2b00      	cmp	r3, #0
 8015652:	d006      	beq.n	8015662 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8015654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015656:	3308      	adds	r3, #8
 8015658:	2214      	movs	r2, #20
 801565a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801565c:	4618      	mov	r0, r3
 801565e:	f003 fbec 	bl	8018e3a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8015662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015664:	88db      	ldrh	r3, [r3, #6]
 8015666:	b29b      	uxth	r3, r3
 8015668:	f003 0320 	and.w	r3, r3, #32
 801566c:	2b00      	cmp	r3, #0
 801566e:	bf0c      	ite	eq
 8015670:	2301      	moveq	r3, #1
 8015672:	2300      	movne	r3, #0
 8015674:	b2db      	uxtb	r3, r3
 8015676:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8015678:	69fb      	ldr	r3, [r7, #28]
 801567a:	2b00      	cmp	r3, #0
 801567c:	d00e      	beq.n	801569c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801567e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8015680:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015682:	4413      	add	r3, r2
 8015684:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8015686:	8b7a      	ldrh	r2, [r7, #26]
 8015688:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801568a:	429a      	cmp	r2, r3
 801568c:	f0c0 80a0 	bcc.w	80157d0 <ip4_reass+0x2ac>
 8015690:	8b7b      	ldrh	r3, [r7, #26]
 8015692:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8015696:	4293      	cmp	r3, r2
 8015698:	f200 809a 	bhi.w	80157d0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801569c:	69fa      	ldr	r2, [r7, #28]
 801569e:	6879      	ldr	r1, [r7, #4]
 80156a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80156a2:	f7ff fdd5 	bl	8015250 <ip_reass_chain_frag_into_datagram_and_validate>
 80156a6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80156a8:	697b      	ldr	r3, [r7, #20]
 80156aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156ae:	f000 809b 	beq.w	80157e8 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80156b2:	4b48      	ldr	r3, [pc, #288]	@ (80157d4 <ip4_reass+0x2b0>)
 80156b4:	881a      	ldrh	r2, [r3, #0]
 80156b6:	8c3b      	ldrh	r3, [r7, #32]
 80156b8:	4413      	add	r3, r2
 80156ba:	b29a      	uxth	r2, r3
 80156bc:	4b45      	ldr	r3, [pc, #276]	@ (80157d4 <ip4_reass+0x2b0>)
 80156be:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80156c0:	69fb      	ldr	r3, [r7, #28]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d00d      	beq.n	80156e2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80156c6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80156c8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80156ca:	4413      	add	r3, r2
 80156cc:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80156ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156d0:	8a7a      	ldrh	r2, [r7, #18]
 80156d2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80156d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156d6:	7f9b      	ldrb	r3, [r3, #30]
 80156d8:	f043 0301 	orr.w	r3, r3, #1
 80156dc:	b2da      	uxtb	r2, r3
 80156de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156e0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80156e2:	697b      	ldr	r3, [r7, #20]
 80156e4:	2b01      	cmp	r3, #1
 80156e6:	d171      	bne.n	80157cc <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80156e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156ea:	8b9b      	ldrh	r3, [r3, #28]
 80156ec:	3314      	adds	r3, #20
 80156ee:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80156f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156f2:	685b      	ldr	r3, [r3, #4]
 80156f4:	685b      	ldr	r3, [r3, #4]
 80156f6:	681b      	ldr	r3, [r3, #0]
 80156f8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80156fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156fc:	685b      	ldr	r3, [r3, #4]
 80156fe:	685b      	ldr	r3, [r3, #4]
 8015700:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8015702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015704:	3308      	adds	r3, #8
 8015706:	2214      	movs	r2, #20
 8015708:	4619      	mov	r1, r3
 801570a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801570c:	f003 fb95 	bl	8018e3a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8015710:	8a3b      	ldrh	r3, [r7, #16]
 8015712:	4618      	mov	r0, r3
 8015714:	f7f5 fc02 	bl	800af1c <lwip_htons>
 8015718:	4603      	mov	r3, r0
 801571a:	461a      	mov	r2, r3
 801571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801571e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8015720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015722:	2200      	movs	r2, #0
 8015724:	719a      	strb	r2, [r3, #6]
 8015726:	2200      	movs	r2, #0
 8015728:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801572a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801572c:	2200      	movs	r2, #0
 801572e:	729a      	strb	r2, [r3, #10]
 8015730:	2200      	movs	r2, #0
 8015732:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8015734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015736:	685b      	ldr	r3, [r3, #4]
 8015738:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801573a:	e00d      	b.n	8015758 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801573c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801573e:	685b      	ldr	r3, [r3, #4]
 8015740:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8015742:	2114      	movs	r1, #20
 8015744:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8015746:	f7f6 ff4f 	bl	800c5e8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801574a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801574c:	6878      	ldr	r0, [r7, #4]
 801574e:	f7f7 f893 	bl	800c878 <pbuf_cat>
      r = iprh->next_pbuf;
 8015752:	68fb      	ldr	r3, [r7, #12]
 8015754:	681b      	ldr	r3, [r3, #0]
 8015756:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8015758:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801575a:	2b00      	cmp	r3, #0
 801575c:	d1ee      	bne.n	801573c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801575e:	4b1e      	ldr	r3, [pc, #120]	@ (80157d8 <ip4_reass+0x2b4>)
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015764:	429a      	cmp	r2, r3
 8015766:	d102      	bne.n	801576e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8015768:	2300      	movs	r3, #0
 801576a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801576c:	e010      	b.n	8015790 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801576e:	4b1a      	ldr	r3, [pc, #104]	@ (80157d8 <ip4_reass+0x2b4>)
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015774:	e007      	b.n	8015786 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8015776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015778:	681b      	ldr	r3, [r3, #0]
 801577a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801577c:	429a      	cmp	r2, r3
 801577e:	d006      	beq.n	801578e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8015780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015782:	681b      	ldr	r3, [r3, #0]
 8015784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015788:	2b00      	cmp	r3, #0
 801578a:	d1f4      	bne.n	8015776 <ip4_reass+0x252>
 801578c:	e000      	b.n	8015790 <ip4_reass+0x26c>
          break;
 801578e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8015790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8015792:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015794:	f7ff fd2e 	bl	80151f4 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8015798:	6878      	ldr	r0, [r7, #4]
 801579a:	f7f7 f833 	bl	800c804 <pbuf_clen>
 801579e:	4603      	mov	r3, r0
 80157a0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80157a2:	4b0c      	ldr	r3, [pc, #48]	@ (80157d4 <ip4_reass+0x2b0>)
 80157a4:	881b      	ldrh	r3, [r3, #0]
 80157a6:	8c3a      	ldrh	r2, [r7, #32]
 80157a8:	429a      	cmp	r2, r3
 80157aa:	d906      	bls.n	80157ba <ip4_reass+0x296>
 80157ac:	4b0b      	ldr	r3, [pc, #44]	@ (80157dc <ip4_reass+0x2b8>)
 80157ae:	f240 229b 	movw	r2, #667	@ 0x29b
 80157b2:	490b      	ldr	r1, [pc, #44]	@ (80157e0 <ip4_reass+0x2bc>)
 80157b4:	480b      	ldr	r0, [pc, #44]	@ (80157e4 <ip4_reass+0x2c0>)
 80157b6:	f002 ffd5 	bl	8018764 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80157ba:	4b06      	ldr	r3, [pc, #24]	@ (80157d4 <ip4_reass+0x2b0>)
 80157bc:	881a      	ldrh	r2, [r3, #0]
 80157be:	8c3b      	ldrh	r3, [r7, #32]
 80157c0:	1ad3      	subs	r3, r2, r3
 80157c2:	b29a      	uxth	r2, r3
 80157c4:	4b03      	ldr	r3, [pc, #12]	@ (80157d4 <ip4_reass+0x2b0>)
 80157c6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	e038      	b.n	801583e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80157cc:	2300      	movs	r3, #0
 80157ce:	e036      	b.n	801583e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80157d0:	bf00      	nop
 80157d2:	e00a      	b.n	80157ea <ip4_reass+0x2c6>
 80157d4:	2000898c 	.word	0x2000898c
 80157d8:	20008988 	.word	0x20008988
 80157dc:	0801e498 	.word	0x0801e498
 80157e0:	0801e608 	.word	0x0801e608
 80157e4:	0801e4e0 	.word	0x0801e4e0
    goto nullreturn_ipr;
 80157e8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80157ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d106      	bne.n	80157fe <ip4_reass+0x2da>
 80157f0:	4b15      	ldr	r3, [pc, #84]	@ (8015848 <ip4_reass+0x324>)
 80157f2:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 80157f6:	4915      	ldr	r1, [pc, #84]	@ (801584c <ip4_reass+0x328>)
 80157f8:	4815      	ldr	r0, [pc, #84]	@ (8015850 <ip4_reass+0x32c>)
 80157fa:	f002 ffb3 	bl	8018764 <iprintf>
  if (ipr->p == NULL) {
 80157fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015800:	685b      	ldr	r3, [r3, #4]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d116      	bne.n	8015834 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8015806:	4b13      	ldr	r3, [pc, #76]	@ (8015854 <ip4_reass+0x330>)
 8015808:	681b      	ldr	r3, [r3, #0]
 801580a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801580c:	429a      	cmp	r2, r3
 801580e:	d006      	beq.n	801581e <ip4_reass+0x2fa>
 8015810:	4b0d      	ldr	r3, [pc, #52]	@ (8015848 <ip4_reass+0x324>)
 8015812:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8015816:	4910      	ldr	r1, [pc, #64]	@ (8015858 <ip4_reass+0x334>)
 8015818:	480d      	ldr	r0, [pc, #52]	@ (8015850 <ip4_reass+0x32c>)
 801581a:	f002 ffa3 	bl	8018764 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801581e:	2100      	movs	r1, #0
 8015820:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015822:	f7ff fce7 	bl	80151f4 <ip_reass_dequeue_datagram>
 8015826:	e006      	b.n	8015836 <ip4_reass+0x312>
    goto nullreturn;
 8015828:	bf00      	nop
 801582a:	e004      	b.n	8015836 <ip4_reass+0x312>
    goto nullreturn;
 801582c:	bf00      	nop
 801582e:	e002      	b.n	8015836 <ip4_reass+0x312>
      goto nullreturn;
 8015830:	bf00      	nop
 8015832:	e000      	b.n	8015836 <ip4_reass+0x312>
  }

nullreturn:
 8015834:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8015836:	6878      	ldr	r0, [r7, #4]
 8015838:	f7f6 ff5c 	bl	800c6f4 <pbuf_free>
  return NULL;
 801583c:	2300      	movs	r3, #0
}
 801583e:	4618      	mov	r0, r3
 8015840:	3738      	adds	r7, #56	@ 0x38
 8015842:	46bd      	mov	sp, r7
 8015844:	bd80      	pop	{r7, pc}
 8015846:	bf00      	nop
 8015848:	0801e498 	.word	0x0801e498
 801584c:	0801e624 	.word	0x0801e624
 8015850:	0801e4e0 	.word	0x0801e4e0
 8015854:	20008988 	.word	0x20008988
 8015858:	0801e630 	.word	0x0801e630

0801585c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801585c:	b580      	push	{r7, lr}
 801585e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015860:	2005      	movs	r0, #5
 8015862:	f7f6 f843 	bl	800b8ec <memp_malloc>
 8015866:	4603      	mov	r3, r0
}
 8015868:	4618      	mov	r0, r3
 801586a:	bd80      	pop	{r7, pc}

0801586c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801586c:	b580      	push	{r7, lr}
 801586e:	b082      	sub	sp, #8
 8015870:	af00      	add	r7, sp, #0
 8015872:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015874:	687b      	ldr	r3, [r7, #4]
 8015876:	2b00      	cmp	r3, #0
 8015878:	d106      	bne.n	8015888 <ip_frag_free_pbuf_custom_ref+0x1c>
 801587a:	4b07      	ldr	r3, [pc, #28]	@ (8015898 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801587c:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8015880:	4906      	ldr	r1, [pc, #24]	@ (801589c <ip_frag_free_pbuf_custom_ref+0x30>)
 8015882:	4807      	ldr	r0, [pc, #28]	@ (80158a0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8015884:	f002 ff6e 	bl	8018764 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8015888:	6879      	ldr	r1, [r7, #4]
 801588a:	2005      	movs	r0, #5
 801588c:	f7f6 f89e 	bl	800b9cc <memp_free>
}
 8015890:	bf00      	nop
 8015892:	3708      	adds	r7, #8
 8015894:	46bd      	mov	sp, r7
 8015896:	bd80      	pop	{r7, pc}
 8015898:	0801e498 	.word	0x0801e498
 801589c:	0801e650 	.word	0x0801e650
 80158a0:	0801e4e0 	.word	0x0801e4e0

080158a4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b084      	sub	sp, #16
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80158b0:	68fb      	ldr	r3, [r7, #12]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d106      	bne.n	80158c4 <ipfrag_free_pbuf_custom+0x20>
 80158b6:	4b11      	ldr	r3, [pc, #68]	@ (80158fc <ipfrag_free_pbuf_custom+0x58>)
 80158b8:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80158bc:	4910      	ldr	r1, [pc, #64]	@ (8015900 <ipfrag_free_pbuf_custom+0x5c>)
 80158be:	4811      	ldr	r0, [pc, #68]	@ (8015904 <ipfrag_free_pbuf_custom+0x60>)
 80158c0:	f002 ff50 	bl	8018764 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80158c4:	68fa      	ldr	r2, [r7, #12]
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	429a      	cmp	r2, r3
 80158ca:	d006      	beq.n	80158da <ipfrag_free_pbuf_custom+0x36>
 80158cc:	4b0b      	ldr	r3, [pc, #44]	@ (80158fc <ipfrag_free_pbuf_custom+0x58>)
 80158ce:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80158d2:	490d      	ldr	r1, [pc, #52]	@ (8015908 <ipfrag_free_pbuf_custom+0x64>)
 80158d4:	480b      	ldr	r0, [pc, #44]	@ (8015904 <ipfrag_free_pbuf_custom+0x60>)
 80158d6:	f002 ff45 	bl	8018764 <iprintf>
  if (pcr->original != NULL) {
 80158da:	68fb      	ldr	r3, [r7, #12]
 80158dc:	695b      	ldr	r3, [r3, #20]
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d004      	beq.n	80158ec <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	695b      	ldr	r3, [r3, #20]
 80158e6:	4618      	mov	r0, r3
 80158e8:	f7f6 ff04 	bl	800c6f4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80158ec:	68f8      	ldr	r0, [r7, #12]
 80158ee:	f7ff ffbd 	bl	801586c <ip_frag_free_pbuf_custom_ref>
}
 80158f2:	bf00      	nop
 80158f4:	3710      	adds	r7, #16
 80158f6:	46bd      	mov	sp, r7
 80158f8:	bd80      	pop	{r7, pc}
 80158fa:	bf00      	nop
 80158fc:	0801e498 	.word	0x0801e498
 8015900:	0801e65c 	.word	0x0801e65c
 8015904:	0801e4e0 	.word	0x0801e4e0
 8015908:	0801e668 	.word	0x0801e668

0801590c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801590c:	b580      	push	{r7, lr}
 801590e:	b094      	sub	sp, #80	@ 0x50
 8015910:	af02      	add	r7, sp, #8
 8015912:	60f8      	str	r0, [r7, #12]
 8015914:	60b9      	str	r1, [r7, #8]
 8015916:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8015918:	2300      	movs	r3, #0
 801591a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015922:	3b14      	subs	r3, #20
 8015924:	2b00      	cmp	r3, #0
 8015926:	da00      	bge.n	801592a <ip4_frag+0x1e>
 8015928:	3307      	adds	r3, #7
 801592a:	10db      	asrs	r3, r3, #3
 801592c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801592e:	2314      	movs	r3, #20
 8015930:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015932:	68fb      	ldr	r3, [r7, #12]
 8015934:	685b      	ldr	r3, [r3, #4]
 8015936:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8015938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801593a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801593c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801593e:	781b      	ldrb	r3, [r3, #0]
 8015940:	f003 030f 	and.w	r3, r3, #15
 8015944:	b2db      	uxtb	r3, r3
 8015946:	009b      	lsls	r3, r3, #2
 8015948:	b2db      	uxtb	r3, r3
 801594a:	2b14      	cmp	r3, #20
 801594c:	d002      	beq.n	8015954 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801594e:	f06f 0305 	mvn.w	r3, #5
 8015952:	e110      	b.n	8015b76 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015954:	68fb      	ldr	r3, [r7, #12]
 8015956:	895b      	ldrh	r3, [r3, #10]
 8015958:	2b13      	cmp	r3, #19
 801595a:	d809      	bhi.n	8015970 <ip4_frag+0x64>
 801595c:	4b88      	ldr	r3, [pc, #544]	@ (8015b80 <ip4_frag+0x274>)
 801595e:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015962:	4988      	ldr	r1, [pc, #544]	@ (8015b84 <ip4_frag+0x278>)
 8015964:	4888      	ldr	r0, [pc, #544]	@ (8015b88 <ip4_frag+0x27c>)
 8015966:	f002 fefd 	bl	8018764 <iprintf>
 801596a:	f06f 0305 	mvn.w	r3, #5
 801596e:	e102      	b.n	8015b76 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015972:	88db      	ldrh	r3, [r3, #6]
 8015974:	b29b      	uxth	r3, r3
 8015976:	4618      	mov	r0, r3
 8015978:	f7f5 fad0 	bl	800af1c <lwip_htons>
 801597c:	4603      	mov	r3, r0
 801597e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015980:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015982:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015986:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801598a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801598c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015990:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	891b      	ldrh	r3, [r3, #8]
 8015996:	3b14      	subs	r3, #20
 8015998:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801599c:	e0e1      	b.n	8015b62 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801599e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80159a0:	00db      	lsls	r3, r3, #3
 80159a2:	b29b      	uxth	r3, r3
 80159a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80159a8:	4293      	cmp	r3, r2
 80159aa:	bf28      	it	cs
 80159ac:	4613      	movcs	r3, r2
 80159ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80159b0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80159b4:	2114      	movs	r1, #20
 80159b6:	200e      	movs	r0, #14
 80159b8:	f7f6 fbb8 	bl	800c12c <pbuf_alloc>
 80159bc:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 80159be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	f000 80d5 	beq.w	8015b70 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80159c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159c8:	895b      	ldrh	r3, [r3, #10]
 80159ca:	2b13      	cmp	r3, #19
 80159cc:	d806      	bhi.n	80159dc <ip4_frag+0xd0>
 80159ce:	4b6c      	ldr	r3, [pc, #432]	@ (8015b80 <ip4_frag+0x274>)
 80159d0:	f44f 7249 	mov.w	r2, #804	@ 0x324
 80159d4:	496d      	ldr	r1, [pc, #436]	@ (8015b8c <ip4_frag+0x280>)
 80159d6:	486c      	ldr	r0, [pc, #432]	@ (8015b88 <ip4_frag+0x27c>)
 80159d8:	f002 fec4 	bl	8018764 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80159dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159de:	685b      	ldr	r3, [r3, #4]
 80159e0:	2214      	movs	r2, #20
 80159e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80159e4:	4618      	mov	r0, r3
 80159e6:	f003 fa28 	bl	8018e3a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80159ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159ec:	685b      	ldr	r3, [r3, #4]
 80159ee:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 80159f0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80159f2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 80159f6:	e064      	b.n	8015ac2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80159f8:	68fb      	ldr	r3, [r7, #12]
 80159fa:	895a      	ldrh	r2, [r3, #10]
 80159fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80159fe:	1ad3      	subs	r3, r2, r3
 8015a00:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	895b      	ldrh	r3, [r3, #10]
 8015a06:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015a08:	429a      	cmp	r2, r3
 8015a0a:	d906      	bls.n	8015a1a <ip4_frag+0x10e>
 8015a0c:	4b5c      	ldr	r3, [pc, #368]	@ (8015b80 <ip4_frag+0x274>)
 8015a0e:	f240 322d 	movw	r2, #813	@ 0x32d
 8015a12:	495f      	ldr	r1, [pc, #380]	@ (8015b90 <ip4_frag+0x284>)
 8015a14:	485c      	ldr	r0, [pc, #368]	@ (8015b88 <ip4_frag+0x27c>)
 8015a16:	f002 fea5 	bl	8018764 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8015a1a:	8bfa      	ldrh	r2, [r7, #30]
 8015a1c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015a20:	4293      	cmp	r3, r2
 8015a22:	bf28      	it	cs
 8015a24:	4613      	movcs	r3, r2
 8015a26:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8015a2a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d105      	bne.n	8015a3e <ip4_frag+0x132>
        poff = 0;
 8015a32:	2300      	movs	r3, #0
 8015a34:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	681b      	ldr	r3, [r3, #0]
 8015a3a:	60fb      	str	r3, [r7, #12]
        continue;
 8015a3c:	e041      	b.n	8015ac2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015a3e:	f7ff ff0d 	bl	801585c <ip_frag_alloc_pbuf_custom_ref>
 8015a42:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015a44:	69bb      	ldr	r3, [r7, #24]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d103      	bne.n	8015a52 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8015a4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a4c:	f7f6 fe52 	bl	800c6f4 <pbuf_free>
        goto memerr;
 8015a50:	e08f      	b.n	8015b72 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015a52:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015a54:	68fb      	ldr	r3, [r7, #12]
 8015a56:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015a58:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015a5a:	4413      	add	r3, r2
 8015a5c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015a60:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015a64:	9201      	str	r2, [sp, #4]
 8015a66:	9300      	str	r3, [sp, #0]
 8015a68:	4603      	mov	r3, r0
 8015a6a:	2241      	movs	r2, #65	@ 0x41
 8015a6c:	2000      	movs	r0, #0
 8015a6e:	f7f6 fc87 	bl	800c380 <pbuf_alloced_custom>
 8015a72:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015a74:	697b      	ldr	r3, [r7, #20]
 8015a76:	2b00      	cmp	r3, #0
 8015a78:	d106      	bne.n	8015a88 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8015a7a:	69b8      	ldr	r0, [r7, #24]
 8015a7c:	f7ff fef6 	bl	801586c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015a80:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a82:	f7f6 fe37 	bl	800c6f4 <pbuf_free>
        goto memerr;
 8015a86:	e074      	b.n	8015b72 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8015a88:	68f8      	ldr	r0, [r7, #12]
 8015a8a:	f7f6 fed3 	bl	800c834 <pbuf_ref>
      pcr->original = p;
 8015a8e:	69bb      	ldr	r3, [r7, #24]
 8015a90:	68fa      	ldr	r2, [r7, #12]
 8015a92:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8015a94:	69bb      	ldr	r3, [r7, #24]
 8015a96:	4a3f      	ldr	r2, [pc, #252]	@ (8015b94 <ip4_frag+0x288>)
 8015a98:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8015a9a:	6979      	ldr	r1, [r7, #20]
 8015a9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015a9e:	f7f6 feeb 	bl	800c878 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8015aa2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8015aa6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015aaa:	1ad3      	subs	r3, r2, r3
 8015aac:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8015ab0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015ab4:	2b00      	cmp	r3, #0
 8015ab6:	d004      	beq.n	8015ac2 <ip4_frag+0x1b6>
        poff = 0;
 8015ab8:	2300      	movs	r3, #0
 8015aba:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8015abc:	68fb      	ldr	r3, [r7, #12]
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8015ac2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d196      	bne.n	80159f8 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8015aca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8015acc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015ad0:	4413      	add	r3, r2
 8015ad2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8015ad4:	68bb      	ldr	r3, [r7, #8]
 8015ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015ad8:	f1a3 0213 	sub.w	r2, r3, #19
 8015adc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015ae0:	429a      	cmp	r2, r3
 8015ae2:	bfcc      	ite	gt
 8015ae4:	2301      	movgt	r3, #1
 8015ae6:	2300      	movle	r3, #0
 8015ae8:	b2db      	uxtb	r3, r3
 8015aea:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015aec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015af0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015af4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8015af6:	6a3b      	ldr	r3, [r7, #32]
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	d002      	beq.n	8015b02 <ip4_frag+0x1f6>
 8015afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015afe:	2b00      	cmp	r3, #0
 8015b00:	d003      	beq.n	8015b0a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015b02:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015b04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8015b08:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8015b0a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015b0c:	4618      	mov	r0, r3
 8015b0e:	f7f5 fa05 	bl	800af1c <lwip_htons>
 8015b12:	4603      	mov	r3, r0
 8015b14:	461a      	mov	r2, r3
 8015b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b18:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8015b1a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015b1c:	3314      	adds	r3, #20
 8015b1e:	b29b      	uxth	r3, r3
 8015b20:	4618      	mov	r0, r3
 8015b22:	f7f5 f9fb 	bl	800af1c <lwip_htons>
 8015b26:	4603      	mov	r3, r0
 8015b28:	461a      	mov	r2, r3
 8015b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b2c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b30:	2200      	movs	r2, #0
 8015b32:	729a      	strb	r2, [r3, #10]
 8015b34:	2200      	movs	r2, #0
 8015b36:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8015b38:	68bb      	ldr	r3, [r7, #8]
 8015b3a:	695b      	ldr	r3, [r3, #20]
 8015b3c:	687a      	ldr	r2, [r7, #4]
 8015b3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015b40:	68b8      	ldr	r0, [r7, #8]
 8015b42:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015b44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015b46:	f7f6 fdd5 	bl	800c6f4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8015b4a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015b4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015b50:	1ad3      	subs	r3, r2, r3
 8015b52:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8015b56:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8015b5a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015b5c:	4413      	add	r3, r2
 8015b5e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015b62:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	f47f af19 	bne.w	801599e <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015b6c:	2300      	movs	r3, #0
 8015b6e:	e002      	b.n	8015b76 <ip4_frag+0x26a>
      goto memerr;
 8015b70:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015b72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015b76:	4618      	mov	r0, r3
 8015b78:	3748      	adds	r7, #72	@ 0x48
 8015b7a:	46bd      	mov	sp, r7
 8015b7c:	bd80      	pop	{r7, pc}
 8015b7e:	bf00      	nop
 8015b80:	0801e498 	.word	0x0801e498
 8015b84:	0801e674 	.word	0x0801e674
 8015b88:	0801e4e0 	.word	0x0801e4e0
 8015b8c:	0801e690 	.word	0x0801e690
 8015b90:	0801e6b0 	.word	0x0801e6b0
 8015b94:	080158a5 	.word	0x080158a5

08015b98 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8015b98:	b580      	push	{r7, lr}
 8015b9a:	b086      	sub	sp, #24
 8015b9c:	af00      	add	r7, sp, #0
 8015b9e:	6078      	str	r0, [r7, #4]
 8015ba0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8015ba2:	230e      	movs	r3, #14
 8015ba4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	895b      	ldrh	r3, [r3, #10]
 8015baa:	2b0e      	cmp	r3, #14
 8015bac:	d96e      	bls.n	8015c8c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	7bdb      	ldrb	r3, [r3, #15]
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	d106      	bne.n	8015bc4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8015bb6:	683b      	ldr	r3, [r7, #0]
 8015bb8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015bbc:	3301      	adds	r3, #1
 8015bbe:	b2da      	uxtb	r2, r3
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	685b      	ldr	r3, [r3, #4]
 8015bc8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8015bca:	693b      	ldr	r3, [r7, #16]
 8015bcc:	7b1a      	ldrb	r2, [r3, #12]
 8015bce:	7b5b      	ldrb	r3, [r3, #13]
 8015bd0:	021b      	lsls	r3, r3, #8
 8015bd2:	4313      	orrs	r3, r2
 8015bd4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8015bd6:	693b      	ldr	r3, [r7, #16]
 8015bd8:	781b      	ldrb	r3, [r3, #0]
 8015bda:	f003 0301 	and.w	r3, r3, #1
 8015bde:	2b00      	cmp	r3, #0
 8015be0:	d023      	beq.n	8015c2a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8015be2:	693b      	ldr	r3, [r7, #16]
 8015be4:	781b      	ldrb	r3, [r3, #0]
 8015be6:	2b01      	cmp	r3, #1
 8015be8:	d10f      	bne.n	8015c0a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015bea:	693b      	ldr	r3, [r7, #16]
 8015bec:	785b      	ldrb	r3, [r3, #1]
 8015bee:	2b00      	cmp	r3, #0
 8015bf0:	d11b      	bne.n	8015c2a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8015bf2:	693b      	ldr	r3, [r7, #16]
 8015bf4:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8015bf6:	2b5e      	cmp	r3, #94	@ 0x5e
 8015bf8:	d117      	bne.n	8015c2a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	7b5b      	ldrb	r3, [r3, #13]
 8015bfe:	f043 0310 	orr.w	r3, r3, #16
 8015c02:	b2da      	uxtb	r2, r3
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	735a      	strb	r2, [r3, #13]
 8015c08:	e00f      	b.n	8015c2a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8015c0a:	693b      	ldr	r3, [r7, #16]
 8015c0c:	2206      	movs	r2, #6
 8015c0e:	4928      	ldr	r1, [pc, #160]	@ (8015cb0 <ethernet_input+0x118>)
 8015c10:	4618      	mov	r0, r3
 8015c12:	f002 ffe7 	bl	8018be4 <memcmp>
 8015c16:	4603      	mov	r3, r0
 8015c18:	2b00      	cmp	r3, #0
 8015c1a:	d106      	bne.n	8015c2a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	7b5b      	ldrb	r3, [r3, #13]
 8015c20:	f043 0308 	orr.w	r3, r3, #8
 8015c24:	b2da      	uxtb	r2, r3
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8015c2a:	89fb      	ldrh	r3, [r7, #14]
 8015c2c:	2b08      	cmp	r3, #8
 8015c2e:	d003      	beq.n	8015c38 <ethernet_input+0xa0>
 8015c30:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8015c34:	d014      	beq.n	8015c60 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8015c36:	e032      	b.n	8015c9e <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015c38:	683b      	ldr	r3, [r7, #0]
 8015c3a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8015c3e:	f003 0308 	and.w	r3, r3, #8
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d024      	beq.n	8015c90 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015c46:	8afb      	ldrh	r3, [r7, #22]
 8015c48:	4619      	mov	r1, r3
 8015c4a:	6878      	ldr	r0, [r7, #4]
 8015c4c:	f7f6 fccc 	bl	800c5e8 <pbuf_remove_header>
 8015c50:	4603      	mov	r3, r0
 8015c52:	2b00      	cmp	r3, #0
 8015c54:	d11e      	bne.n	8015c94 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8015c56:	6839      	ldr	r1, [r7, #0]
 8015c58:	6878      	ldr	r0, [r7, #4]
 8015c5a:	f7fe fddf 	bl	801481c <ip4_input>
      break;
 8015c5e:	e013      	b.n	8015c88 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8015c60:	683b      	ldr	r3, [r7, #0]
 8015c62:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8015c66:	f003 0308 	and.w	r3, r3, #8
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d014      	beq.n	8015c98 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8015c6e:	8afb      	ldrh	r3, [r7, #22]
 8015c70:	4619      	mov	r1, r3
 8015c72:	6878      	ldr	r0, [r7, #4]
 8015c74:	f7f6 fcb8 	bl	800c5e8 <pbuf_remove_header>
 8015c78:	4603      	mov	r3, r0
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d10e      	bne.n	8015c9c <ethernet_input+0x104>
        etharp_input(p, netif);
 8015c7e:	6839      	ldr	r1, [r7, #0]
 8015c80:	6878      	ldr	r0, [r7, #4]
 8015c82:	f7fd fbeb 	bl	801345c <etharp_input>
      break;
 8015c86:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8015c88:	2300      	movs	r3, #0
 8015c8a:	e00c      	b.n	8015ca6 <ethernet_input+0x10e>
    goto free_and_return;
 8015c8c:	bf00      	nop
 8015c8e:	e006      	b.n	8015c9e <ethernet_input+0x106>
        goto free_and_return;
 8015c90:	bf00      	nop
 8015c92:	e004      	b.n	8015c9e <ethernet_input+0x106>
        goto free_and_return;
 8015c94:	bf00      	nop
 8015c96:	e002      	b.n	8015c9e <ethernet_input+0x106>
        goto free_and_return;
 8015c98:	bf00      	nop
 8015c9a:	e000      	b.n	8015c9e <ethernet_input+0x106>
        goto free_and_return;
 8015c9c:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8015c9e:	6878      	ldr	r0, [r7, #4]
 8015ca0:	f7f6 fd28 	bl	800c6f4 <pbuf_free>
  return ERR_OK;
 8015ca4:	2300      	movs	r3, #0
}
 8015ca6:	4618      	mov	r0, r3
 8015ca8:	3718      	adds	r7, #24
 8015caa:	46bd      	mov	sp, r7
 8015cac:	bd80      	pop	{r7, pc}
 8015cae:	bf00      	nop
 8015cb0:	0801e9ec 	.word	0x0801e9ec

08015cb4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8015cb4:	b580      	push	{r7, lr}
 8015cb6:	b086      	sub	sp, #24
 8015cb8:	af00      	add	r7, sp, #0
 8015cba:	60f8      	str	r0, [r7, #12]
 8015cbc:	60b9      	str	r1, [r7, #8]
 8015cbe:	607a      	str	r2, [r7, #4]
 8015cc0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8015cc2:	8c3b      	ldrh	r3, [r7, #32]
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	f7f5 f929 	bl	800af1c <lwip_htons>
 8015cca:	4603      	mov	r3, r0
 8015ccc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8015cce:	210e      	movs	r1, #14
 8015cd0:	68b8      	ldr	r0, [r7, #8]
 8015cd2:	f7f6 fc79 	bl	800c5c8 <pbuf_add_header>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d125      	bne.n	8015d28 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8015cdc:	68bb      	ldr	r3, [r7, #8]
 8015cde:	685b      	ldr	r3, [r3, #4]
 8015ce0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8015ce2:	693b      	ldr	r3, [r7, #16]
 8015ce4:	8afa      	ldrh	r2, [r7, #22]
 8015ce6:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8015ce8:	693b      	ldr	r3, [r7, #16]
 8015cea:	2206      	movs	r2, #6
 8015cec:	6839      	ldr	r1, [r7, #0]
 8015cee:	4618      	mov	r0, r3
 8015cf0:	f003 f8a3 	bl	8018e3a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015cf4:	693b      	ldr	r3, [r7, #16]
 8015cf6:	3306      	adds	r3, #6
 8015cf8:	2206      	movs	r2, #6
 8015cfa:	6879      	ldr	r1, [r7, #4]
 8015cfc:	4618      	mov	r0, r3
 8015cfe:	f003 f89c 	bl	8018e3a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015d08:	2b06      	cmp	r3, #6
 8015d0a:	d006      	beq.n	8015d1a <ethernet_output+0x66>
 8015d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8015d38 <ethernet_output+0x84>)
 8015d0e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015d12:	490a      	ldr	r1, [pc, #40]	@ (8015d3c <ethernet_output+0x88>)
 8015d14:	480a      	ldr	r0, [pc, #40]	@ (8015d40 <ethernet_output+0x8c>)
 8015d16:	f002 fd25 	bl	8018764 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8015d1a:	68fb      	ldr	r3, [r7, #12]
 8015d1c:	699b      	ldr	r3, [r3, #24]
 8015d1e:	68b9      	ldr	r1, [r7, #8]
 8015d20:	68f8      	ldr	r0, [r7, #12]
 8015d22:	4798      	blx	r3
 8015d24:	4603      	mov	r3, r0
 8015d26:	e002      	b.n	8015d2e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015d28:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8015d2a:	f06f 0301 	mvn.w	r3, #1
}
 8015d2e:	4618      	mov	r0, r3
 8015d30:	3718      	adds	r7, #24
 8015d32:	46bd      	mov	sp, r7
 8015d34:	bd80      	pop	{r7, pc}
 8015d36:	bf00      	nop
 8015d38:	0801e6c0 	.word	0x0801e6c0
 8015d3c:	0801e6f8 	.word	0x0801e6f8
 8015d40:	0801e72c 	.word	0x0801e72c

08015d44 <Read_Temp_Value>:




void Read_Temp_Value(void)
{
 8015d44:	b580      	push	{r7, lr}
 8015d46:	af00      	add	r7, sp, #0
  HMTP_Read_Temp_Value();
 8015d48:	f7f4 fd2e 	bl	800a7a8 <HMTP_Read_Temp_Value>

  if(Cmd_Received == 0) {
 8015d4c:	4b0d      	ldr	r3, [pc, #52]	@ (8015d84 <Read_Temp_Value+0x40>)
 8015d4e:	781b      	ldrb	r3, [r3, #0]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d108      	bne.n	8015d66 <Read_Temp_Value+0x22>
	  Temp_Val1 = (float)HMTP_Data[0].fTemp;
 8015d54:	4b0c      	ldr	r3, [pc, #48]	@ (8015d88 <Read_Temp_Value+0x44>)
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	4a0c      	ldr	r2, [pc, #48]	@ (8015d8c <Read_Temp_Value+0x48>)
 8015d5a:	6013      	str	r3, [r2, #0]
	  Temp_Val2 = (float)HMTP_Data[1].fTemp;
 8015d5c:	4b0a      	ldr	r3, [pc, #40]	@ (8015d88 <Read_Temp_Value+0x44>)
 8015d5e:	68db      	ldr	r3, [r3, #12]
 8015d60:	4a0b      	ldr	r2, [pc, #44]	@ (8015d90 <Read_Temp_Value+0x4c>)
 8015d62:	6013      	str	r3, [r2, #0]
  }
  else if(Cmd_Received == 1) {
	  Temp_Val1 = cmdT1;
	  Temp_Val2 = cmdT2;
  }
}
 8015d64:	e00b      	b.n	8015d7e <Read_Temp_Value+0x3a>
  else if(Cmd_Received == 1) {
 8015d66:	4b07      	ldr	r3, [pc, #28]	@ (8015d84 <Read_Temp_Value+0x40>)
 8015d68:	781b      	ldrb	r3, [r3, #0]
 8015d6a:	2b01      	cmp	r3, #1
 8015d6c:	d107      	bne.n	8015d7e <Read_Temp_Value+0x3a>
	  Temp_Val1 = cmdT1;
 8015d6e:	4b09      	ldr	r3, [pc, #36]	@ (8015d94 <Read_Temp_Value+0x50>)
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	4a06      	ldr	r2, [pc, #24]	@ (8015d8c <Read_Temp_Value+0x48>)
 8015d74:	6013      	str	r3, [r2, #0]
	  Temp_Val2 = cmdT2;
 8015d76:	4b08      	ldr	r3, [pc, #32]	@ (8015d98 <Read_Temp_Value+0x54>)
 8015d78:	681b      	ldr	r3, [r3, #0]
 8015d7a:	4a05      	ldr	r2, [pc, #20]	@ (8015d90 <Read_Temp_Value+0x4c>)
 8015d7c:	6013      	str	r3, [r2, #0]
}
 8015d7e:	bf00      	nop
 8015d80:	bd80      	pop	{r7, pc}
 8015d82:	bf00      	nop
 8015d84:	20008b4c 	.word	0x20008b4c
 8015d88:	200051c0 	.word	0x200051c0
 8015d8c:	20008990 	.word	0x20008990
 8015d90:	20008994 	.word	0x20008994
 8015d94:	20008b44 	.word	0x20008b44
 8015d98:	20008b48 	.word	0x20008b48

08015d9c <Read_FAN_Status>:

//
void Read_FAN_Status(void)
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	af00      	add	r7, sp, #0
  FAN_Read_FansStatus();
 8015da0:	f7f4 fa06 	bl	800a1b0 <FAN_Read_FansStatus>

	FAN_Sense1 = Fan[0].err;
 8015da4:	4b0c      	ldr	r3, [pc, #48]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015da6:	789a      	ldrb	r2, [r3, #2]
 8015da8:	4b0c      	ldr	r3, [pc, #48]	@ (8015ddc <Read_FAN_Status+0x40>)
 8015daa:	701a      	strb	r2, [r3, #0]
	FAN_Sense2 = Fan[1].err;
 8015dac:	4b0a      	ldr	r3, [pc, #40]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015dae:	799a      	ldrb	r2, [r3, #6]
 8015db0:	4b0b      	ldr	r3, [pc, #44]	@ (8015de0 <Read_FAN_Status+0x44>)
 8015db2:	701a      	strb	r2, [r3, #0]
	FAN_Sense3 = Fan[2].err;
 8015db4:	4b08      	ldr	r3, [pc, #32]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015db6:	7a9a      	ldrb	r2, [r3, #10]
 8015db8:	4b0a      	ldr	r3, [pc, #40]	@ (8015de4 <Read_FAN_Status+0x48>)
 8015dba:	701a      	strb	r2, [r3, #0]
	FAN_Sense4 = Fan[3].err;
 8015dbc:	4b06      	ldr	r3, [pc, #24]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015dbe:	7b9a      	ldrb	r2, [r3, #14]
 8015dc0:	4b09      	ldr	r3, [pc, #36]	@ (8015de8 <Read_FAN_Status+0x4c>)
 8015dc2:	701a      	strb	r2, [r3, #0]
	FAN_Sense5 = Fan[4].err;
 8015dc4:	4b04      	ldr	r3, [pc, #16]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015dc6:	7c9a      	ldrb	r2, [r3, #18]
 8015dc8:	4b08      	ldr	r3, [pc, #32]	@ (8015dec <Read_FAN_Status+0x50>)
 8015dca:	701a      	strb	r2, [r3, #0]
	FAN_Sense6 = Fan[5].err;
 8015dcc:	4b02      	ldr	r3, [pc, #8]	@ (8015dd8 <Read_FAN_Status+0x3c>)
 8015dce:	7d9a      	ldrb	r2, [r3, #22]
 8015dd0:	4b07      	ldr	r3, [pc, #28]	@ (8015df0 <Read_FAN_Status+0x54>)
 8015dd2:	701a      	strb	r2, [r3, #0]
}
 8015dd4:	bf00      	nop
 8015dd6:	bd80      	pop	{r7, pc}
 8015dd8:	20005190 	.word	0x20005190
 8015ddc:	20008998 	.word	0x20008998
 8015de0:	20008999 	.word	0x20008999
 8015de4:	2000899a 	.word	0x2000899a
 8015de8:	2000899b 	.word	0x2000899b
 8015dec:	2000899c 	.word	0x2000899c
 8015df0:	2000899d 	.word	0x2000899d

08015df4 <Read_PSU_Status>:

void Read_PSU_Status(void)
{
 8015df4:	b580      	push	{r7, lr}
 8015df6:	af00      	add	r7, sp, #0
	PSU_Status1 = HAL_GPIO_ReadPin(INPUT_PSU1_GPIO_Port, INPUT_PSU1_Pin);
 8015df8:	2101      	movs	r1, #1
 8015dfa:	4808      	ldr	r0, [pc, #32]	@ (8015e1c <Read_PSU_Status+0x28>)
 8015dfc:	f7ee fb98 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e00:	4603      	mov	r3, r0
 8015e02:	461a      	mov	r2, r3
 8015e04:	4b06      	ldr	r3, [pc, #24]	@ (8015e20 <Read_PSU_Status+0x2c>)
 8015e06:	701a      	strb	r2, [r3, #0]
	PSU_Status2 = HAL_GPIO_ReadPin(INPUT_PSU2_GPIO_Port, INPUT_PSU2_Pin);
 8015e08:	2102      	movs	r1, #2
 8015e0a:	4804      	ldr	r0, [pc, #16]	@ (8015e1c <Read_PSU_Status+0x28>)
 8015e0c:	f7ee fb90 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e10:	4603      	mov	r3, r0
 8015e12:	461a      	mov	r2, r3
 8015e14:	4b03      	ldr	r3, [pc, #12]	@ (8015e24 <Read_PSU_Status+0x30>)
 8015e16:	701a      	strb	r2, [r3, #0]
}
 8015e18:	bf00      	nop
 8015e1a:	bd80      	pop	{r7, pc}
 8015e1c:	40020c00 	.word	0x40020c00
 8015e20:	2000899e 	.word	0x2000899e
 8015e24:	2000899f 	.word	0x2000899f

08015e28 <Read_DP_Status>:
//}


//AMDS_BOARD
void Read_DP_Status(void)
{
 8015e28:	b580      	push	{r7, lr}
 8015e2a:	af00      	add	r7, sp, #0
  DP_Status1 = HAL_GPIO_ReadPin(INPUT_DP_LED1_GPIO_Port, INPUT_DP_LED1_Pin);
 8015e2c:	2110      	movs	r1, #16
 8015e2e:	480c      	ldr	r0, [pc, #48]	@ (8015e60 <Read_DP_Status+0x38>)
 8015e30:	f7ee fb7e 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e34:	4603      	mov	r3, r0
 8015e36:	461a      	mov	r2, r3
 8015e38:	4b0a      	ldr	r3, [pc, #40]	@ (8015e64 <Read_DP_Status+0x3c>)
 8015e3a:	701a      	strb	r2, [r3, #0]
  DP_Status2 = HAL_GPIO_ReadPin(INPUT_DP_LED2_GPIO_Port, INPUT_DP_LED2_Pin);
 8015e3c:	2120      	movs	r1, #32
 8015e3e:	4808      	ldr	r0, [pc, #32]	@ (8015e60 <Read_DP_Status+0x38>)
 8015e40:	f7ee fb76 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e44:	4603      	mov	r3, r0
 8015e46:	461a      	mov	r2, r3
 8015e48:	4b07      	ldr	r3, [pc, #28]	@ (8015e68 <Read_DP_Status+0x40>)
 8015e4a:	701a      	strb	r2, [r3, #0]
  DP_Status3 = HAL_GPIO_ReadPin(INPUT_DP_LED3_GPIO_Port, INPUT_DP_LED3_Pin);
 8015e4c:	2140      	movs	r1, #64	@ 0x40
 8015e4e:	4804      	ldr	r0, [pc, #16]	@ (8015e60 <Read_DP_Status+0x38>)
 8015e50:	f7ee fb6e 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e54:	4603      	mov	r3, r0
 8015e56:	461a      	mov	r2, r3
 8015e58:	4b04      	ldr	r3, [pc, #16]	@ (8015e6c <Read_DP_Status+0x44>)
 8015e5a:	701a      	strb	r2, [r3, #0]
}
 8015e5c:	bf00      	nop
 8015e5e:	bd80      	pop	{r7, pc}
 8015e60:	40021800 	.word	0x40021800
 8015e64:	200089a0 	.word	0x200089a0
 8015e68:	200089a1 	.word	0x200089a1
 8015e6c:	200089a2 	.word	0x200089a2

08015e70 <Read_MineDet_Number>:


void Read_MineDet_Number(void)
{
 8015e70:	b580      	push	{r7, lr}
 8015e72:	af00      	add	r7, sp, #0
  MineDet_Num = UDP_Get_MineDetNum();
 8015e74:	f7f4 fef4 	bl	800ac60 <UDP_Get_MineDetNum>
 8015e78:	4603      	mov	r3, r0
 8015e7a:	461a      	mov	r2, r3
 8015e7c:	4b01      	ldr	r3, [pc, #4]	@ (8015e84 <Read_MineDet_Number+0x14>)
 8015e7e:	701a      	strb	r2, [r3, #0]
}
 8015e80:	bf00      	nop
 8015e82:	bd80      	pop	{r7, pc}
 8015e84:	200089a3 	.word	0x200089a3

08015e88 <Read_Charger_Status>:

void Read_Charger_Status(void)
{
 8015e88:	b580      	push	{r7, lr}
 8015e8a:	af00      	add	r7, sp, #0
  Charger = HAL_GPIO_ReadPin(INPUT_CHG_GPIO_Port, INPUT_CHG_Pin);
 8015e8c:	2120      	movs	r1, #32
 8015e8e:	4804      	ldr	r0, [pc, #16]	@ (8015ea0 <Read_Charger_Status+0x18>)
 8015e90:	f7ee fb4e 	bl	8004530 <HAL_GPIO_ReadPin>
 8015e94:	4603      	mov	r3, r0
 8015e96:	461a      	mov	r2, r3
 8015e98:	4b02      	ldr	r3, [pc, #8]	@ (8015ea4 <Read_Charger_Status+0x1c>)
 8015e9a:	701a      	strb	r2, [r3, #0]
}
 8015e9c:	bf00      	nop
 8015e9e:	bd80      	pop	{r7, pc}
 8015ea0:	40020c00 	.word	0x40020c00
 8015ea4:	200089a4 	.word	0x200089a4

08015ea8 <Read_BAT_Status>:

void Read_BAT_Status(void)
{
 8015ea8:	b580      	push	{r7, lr}
 8015eaa:	af00      	add	r7, sp, #0
  ReadBq34z100();
 8015eac:	f7f3 ff54 	bl	8009d58 <ReadBq34z100>

  Bat.SOC_Val     = BatData16[0];
 8015eb0:	4b11      	ldr	r3, [pc, #68]	@ (8015ef8 <Read_BAT_Status+0x50>)
 8015eb2:	881a      	ldrh	r2, [r3, #0]
 8015eb4:	4b11      	ldr	r3, [pc, #68]	@ (8015efc <Read_BAT_Status+0x54>)
 8015eb6:	801a      	strh	r2, [r3, #0]
  Bat.Voltage     = BatData16[1];
 8015eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8015ef8 <Read_BAT_Status+0x50>)
 8015eba:	885a      	ldrh	r2, [r3, #2]
 8015ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8015efc <Read_BAT_Status+0x54>)
 8015ebe:	805a      	strh	r2, [r3, #2]
  Bat.AvgCurrent  = (int16_t)(BatData16[2]&0xFFFF);
 8015ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8015ef8 <Read_BAT_Status+0x50>)
 8015ec2:	889b      	ldrh	r3, [r3, #4]
 8015ec4:	b21a      	sxth	r2, r3
 8015ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8015efc <Read_BAT_Status+0x54>)
 8015ec8:	809a      	strh	r2, [r3, #4]
  Bat.CycleCount  = BatData16[3];
 8015eca:	4b0b      	ldr	r3, [pc, #44]	@ (8015ef8 <Read_BAT_Status+0x50>)
 8015ecc:	88da      	ldrh	r2, [r3, #6]
 8015ece:	4b0b      	ldr	r3, [pc, #44]	@ (8015efc <Read_BAT_Status+0x54>)
 8015ed0:	80da      	strh	r2, [r3, #6]
  Bat.InternalTemp= (float)((float)BatData16[4]/10.0f - KELVIN);
 8015ed2:	4b09      	ldr	r3, [pc, #36]	@ (8015ef8 <Read_BAT_Status+0x50>)
 8015ed4:	891b      	ldrh	r3, [r3, #8]
 8015ed6:	ee07 3a90 	vmov	s15, r3
 8015eda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8015ede:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8015ee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8015ee6:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8015f00 <Read_BAT_Status+0x58>
 8015eea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015eee:	4b03      	ldr	r3, [pc, #12]	@ (8015efc <Read_BAT_Status+0x54>)
 8015ef0:	edc3 7a02 	vstr	s15, [r3, #8]

}
 8015ef4:	bf00      	nop
 8015ef6:	bd80      	pop	{r7, pc}
 8015ef8:	20005110 	.word	0x20005110
 8015efc:	200050fc 	.word	0x200050fc
 8015f00:	43889333 	.word	0x43889333

08015f04 <Read_BUZ_Status>:

void Read_BUZ_Status(void)
{
 8015f04:	b580      	push	{r7, lr}
 8015f06:	af00      	add	r7, sp, #0
  // 0 : Buz ON, 1: Buz Off
  BUZ_Status = (uint8_t)HAL_GPIO_ReadPin(BUZ_GPIO_Port, BUZ_Pin);
 8015f08:	2108      	movs	r1, #8
 8015f0a:	4804      	ldr	r0, [pc, #16]	@ (8015f1c <Read_BUZ_Status+0x18>)
 8015f0c:	f7ee fb10 	bl	8004530 <HAL_GPIO_ReadPin>
 8015f10:	4603      	mov	r3, r0
 8015f12:	461a      	mov	r2, r3
 8015f14:	4b02      	ldr	r3, [pc, #8]	@ (8015f20 <Read_BUZ_Status+0x1c>)
 8015f16:	701a      	strb	r2, [r3, #0]
}
 8015f18:	bf00      	nop
 8015f1a:	bd80      	pop	{r7, pc}
 8015f1c:	40020000 	.word	0x40020000
 8015f20:	200089a5 	.word	0x200089a5

08015f24 <GetTempStatus1>:

static uint8_t GetTempStatus1(void){
 8015f24:	b480      	push	{r7}
 8015f26:	b083      	sub	sp, #12
 8015f28:	af00      	add	r7, sp, #0

  uint8_t Temp_Status1 = 0;
 8015f2a:	2300      	movs	r3, #0
 8015f2c:	71fb      	strb	r3, [r7, #7]

  //if No i2c error
  if(HMTP_Data[0].error == 0)
 8015f2e:	4b28      	ldr	r3, [pc, #160]	@ (8015fd0 <GetTempStatus1+0xac>)
 8015f30:	7a1b      	ldrb	r3, [r3, #8]
 8015f32:	2b00      	cmp	r3, #0
 8015f34:	d140      	bne.n	8015fb8 <GetTempStatus1+0x94>
  {
    if(0<=Temp_Val1 && Temp_Val1<43.0f)
 8015f36:	4b27      	ldr	r3, [pc, #156]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015f38:	edd3 7a00 	vldr	s15, [r3]
 8015f3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8015f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f44:	db0c      	blt.n	8015f60 <GetTempStatus1+0x3c>
 8015f46:	4b23      	ldr	r3, [pc, #140]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015f48:	edd3 7a00 	vldr	s15, [r3]
 8015f4c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8015fd8 <GetTempStatus1+0xb4>
 8015f50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f58:	d502      	bpl.n	8015f60 <GetTempStatus1+0x3c>
    {
      Temp_Status1 = 0;   //Normal
 8015f5a:	2300      	movs	r3, #0
 8015f5c:	71fb      	strb	r3, [r7, #7]
 8015f5e:	e02d      	b.n	8015fbc <GetTempStatus1+0x98>
    }
    else if(43.0f<=Temp_Val1 && Temp_Val1<55.0f)
 8015f60:	4b1c      	ldr	r3, [pc, #112]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015f62:	edd3 7a00 	vldr	s15, [r3]
 8015f66:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8015fd8 <GetTempStatus1+0xb4>
 8015f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f72:	db0c      	blt.n	8015f8e <GetTempStatus1+0x6a>
 8015f74:	4b17      	ldr	r3, [pc, #92]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015f76:	edd3 7a00 	vldr	s15, [r3]
 8015f7a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015fdc <GetTempStatus1+0xb8>
 8015f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f86:	d502      	bpl.n	8015f8e <GetTempStatus1+0x6a>
    {
      Temp_Status1 = 2;   //Warning
 8015f88:	2302      	movs	r3, #2
 8015f8a:	71fb      	strb	r3, [r7, #7]
 8015f8c:	e016      	b.n	8015fbc <GetTempStatus1+0x98>
    }
    else if(Temp_Val1<0 || Temp_Val1>=55.0f)
 8015f8e:	4b11      	ldr	r3, [pc, #68]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015f90:	edd3 7a00 	vldr	s15, [r3]
 8015f94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8015f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f9c:	d409      	bmi.n	8015fb2 <GetTempStatus1+0x8e>
 8015f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8015fd4 <GetTempStatus1+0xb0>)
 8015fa0:	edd3 7a00 	vldr	s15, [r3]
 8015fa4:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015fdc <GetTempStatus1+0xb8>
 8015fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fb0:	db04      	blt.n	8015fbc <GetTempStatus1+0x98>
    {
      Temp_Status1 = 1;   //Danger
 8015fb2:	2301      	movs	r3, #1
 8015fb4:	71fb      	strb	r3, [r7, #7]
 8015fb6:	e001      	b.n	8015fbc <GetTempStatus1+0x98>
    }
  }
  //if i2c error
  else
  {
    Temp_Status1 = 3;
 8015fb8:	2303      	movs	r3, #3
 8015fba:	71fb      	strb	r3, [r7, #7]
  }

  //clear i2c error
  HMTP_Data[0].error = 0;
 8015fbc:	4b04      	ldr	r3, [pc, #16]	@ (8015fd0 <GetTempStatus1+0xac>)
 8015fbe:	2200      	movs	r2, #0
 8015fc0:	721a      	strb	r2, [r3, #8]

  return Temp_Status1;
 8015fc2:	79fb      	ldrb	r3, [r7, #7]
}
 8015fc4:	4618      	mov	r0, r3
 8015fc6:	370c      	adds	r7, #12
 8015fc8:	46bd      	mov	sp, r7
 8015fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fce:	4770      	bx	lr
 8015fd0:	200051c0 	.word	0x200051c0
 8015fd4:	20008990 	.word	0x20008990
 8015fd8:	422c0000 	.word	0x422c0000
 8015fdc:	425c0000 	.word	0x425c0000

08015fe0 <GetTempStatus2>:

static uint8_t GetTempStatus2(void)
{
 8015fe0:	b480      	push	{r7}
 8015fe2:	b083      	sub	sp, #12
 8015fe4:	af00      	add	r7, sp, #0
  uint8_t Temp_Status2 = 0;
 8015fe6:	2300      	movs	r3, #0
 8015fe8:	71fb      	strb	r3, [r7, #7]

  //if No i2c error
  if(HMTP_Data[1].error == 0)
 8015fea:	4b28      	ldr	r3, [pc, #160]	@ (801608c <GetTempStatus2+0xac>)
 8015fec:	7d1b      	ldrb	r3, [r3, #20]
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	d140      	bne.n	8016074 <GetTempStatus2+0x94>
  {
    if(0<=Temp_Val2 && Temp_Val2<43.0f)
 8015ff2:	4b27      	ldr	r3, [pc, #156]	@ (8016090 <GetTempStatus2+0xb0>)
 8015ff4:	edd3 7a00 	vldr	s15, [r3]
 8015ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8015ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016000:	db0c      	blt.n	801601c <GetTempStatus2+0x3c>
 8016002:	4b23      	ldr	r3, [pc, #140]	@ (8016090 <GetTempStatus2+0xb0>)
 8016004:	edd3 7a00 	vldr	s15, [r3]
 8016008:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8016094 <GetTempStatus2+0xb4>
 801600c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016014:	d502      	bpl.n	801601c <GetTempStatus2+0x3c>
    {
      Temp_Status2 = 0;   //Normal
 8016016:	2300      	movs	r3, #0
 8016018:	71fb      	strb	r3, [r7, #7]
 801601a:	e02d      	b.n	8016078 <GetTempStatus2+0x98>
    }
    else if(43.0f<=Temp_Val2 && Temp_Val2<55.0f)
 801601c:	4b1c      	ldr	r3, [pc, #112]	@ (8016090 <GetTempStatus2+0xb0>)
 801601e:	edd3 7a00 	vldr	s15, [r3]
 8016022:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8016094 <GetTempStatus2+0xb4>
 8016026:	eef4 7ac7 	vcmpe.f32	s15, s14
 801602a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801602e:	db0c      	blt.n	801604a <GetTempStatus2+0x6a>
 8016030:	4b17      	ldr	r3, [pc, #92]	@ (8016090 <GetTempStatus2+0xb0>)
 8016032:	edd3 7a00 	vldr	s15, [r3]
 8016036:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8016098 <GetTempStatus2+0xb8>
 801603a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801603e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016042:	d502      	bpl.n	801604a <GetTempStatus2+0x6a>
    {
      Temp_Status2 = 2;   //Warning
 8016044:	2302      	movs	r3, #2
 8016046:	71fb      	strb	r3, [r7, #7]
 8016048:	e016      	b.n	8016078 <GetTempStatus2+0x98>
    }
    else if(Temp_Val2<0 || Temp_Val2>=55.0f)
 801604a:	4b11      	ldr	r3, [pc, #68]	@ (8016090 <GetTempStatus2+0xb0>)
 801604c:	edd3 7a00 	vldr	s15, [r3]
 8016050:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016058:	d409      	bmi.n	801606e <GetTempStatus2+0x8e>
 801605a:	4b0d      	ldr	r3, [pc, #52]	@ (8016090 <GetTempStatus2+0xb0>)
 801605c:	edd3 7a00 	vldr	s15, [r3]
 8016060:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8016098 <GetTempStatus2+0xb8>
 8016064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801606c:	db04      	blt.n	8016078 <GetTempStatus2+0x98>
    {
      Temp_Status2 = 1;   //Danger
 801606e:	2301      	movs	r3, #1
 8016070:	71fb      	strb	r3, [r7, #7]
 8016072:	e001      	b.n	8016078 <GetTempStatus2+0x98>
    }
  }
  //if i2c error
  else
  {
    Temp_Status2 = 3;
 8016074:	2303      	movs	r3, #3
 8016076:	71fb      	strb	r3, [r7, #7]
  }

  //clear i2c error
  HMTP_Data[1].error = 0;
 8016078:	4b04      	ldr	r3, [pc, #16]	@ (801608c <GetTempStatus2+0xac>)
 801607a:	2200      	movs	r2, #0
 801607c:	751a      	strb	r2, [r3, #20]

  return Temp_Status2;
 801607e:	79fb      	ldrb	r3, [r7, #7]
}
 8016080:	4618      	mov	r0, r3
 8016082:	370c      	adds	r7, #12
 8016084:	46bd      	mov	sp, r7
 8016086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801608a:	4770      	bx	lr
 801608c:	200051c0 	.word	0x200051c0
 8016090:	20008994 	.word	0x20008994
 8016094:	422c0000 	.word	0x422c0000
 8016098:	425c0000 	.word	0x425c0000

0801609c <GetTempStatus>:

uint8_t GetTempStatus(void)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b082      	sub	sp, #8
 80160a0:	af00      	add	r7, sp, #0
  uint8_t Temp_Status = 0;
 80160a2:	2300      	movs	r3, #0
 80160a4:	71fb      	strb	r3, [r7, #7]
  uint8_t Temp_Status1 = 0;
 80160a6:	2300      	movs	r3, #0
 80160a8:	71bb      	strb	r3, [r7, #6]
  uint8_t Temp_Status2 = 0;
 80160aa:	2300      	movs	r3, #0
 80160ac:	717b      	strb	r3, [r7, #5]

  Temp_Status1 = GetTempStatus1();
 80160ae:	f7ff ff39 	bl	8015f24 <GetTempStatus1>
 80160b2:	4603      	mov	r3, r0
 80160b4:	71bb      	strb	r3, [r7, #6]
  Temp_Status2 = GetTempStatus2();
 80160b6:	f7ff ff93 	bl	8015fe0 <GetTempStatus2>
 80160ba:	4603      	mov	r3, r0
 80160bc:	717b      	strb	r3, [r7, #5]

  //if i2c error
  if(Temp_Status1 == 3 || Temp_Status2 == 3)
 80160be:	79bb      	ldrb	r3, [r7, #6]
 80160c0:	2b03      	cmp	r3, #3
 80160c2:	d002      	beq.n	80160ca <GetTempStatus+0x2e>
 80160c4:	797b      	ldrb	r3, [r7, #5]
 80160c6:	2b03      	cmp	r3, #3
 80160c8:	d102      	bne.n	80160d0 <GetTempStatus+0x34>
  {
    Temp_Status = 3;
 80160ca:	2303      	movs	r3, #3
 80160cc:	71fb      	strb	r3, [r7, #7]
 80160ce:	e019      	b.n	8016104 <GetTempStatus+0x68>
   }
  //Normal temp range
  else if(Temp_Status1 == 0 && Temp_Status2 == 0)
 80160d0:	79bb      	ldrb	r3, [r7, #6]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d105      	bne.n	80160e2 <GetTempStatus+0x46>
 80160d6:	797b      	ldrb	r3, [r7, #5]
 80160d8:	2b00      	cmp	r3, #0
 80160da:	d102      	bne.n	80160e2 <GetTempStatus+0x46>
  {
    Temp_Status = 0;
 80160dc:	2300      	movs	r3, #0
 80160de:	71fb      	strb	r3, [r7, #7]
 80160e0:	e010      	b.n	8016104 <GetTempStatus+0x68>
   }
  //Danger temp range
  else if(Temp_Status1 == 1 || Temp_Status2 == 1)
 80160e2:	79bb      	ldrb	r3, [r7, #6]
 80160e4:	2b01      	cmp	r3, #1
 80160e6:	d002      	beq.n	80160ee <GetTempStatus+0x52>
 80160e8:	797b      	ldrb	r3, [r7, #5]
 80160ea:	2b01      	cmp	r3, #1
 80160ec:	d102      	bne.n	80160f4 <GetTempStatus+0x58>
  {
    Temp_Status = 1;
 80160ee:	2301      	movs	r3, #1
 80160f0:	71fb      	strb	r3, [r7, #7]
 80160f2:	e007      	b.n	8016104 <GetTempStatus+0x68>
   }
  //Warning temp range
  else if(Temp_Status1 == 2 || Temp_Status2 == 2)
 80160f4:	79bb      	ldrb	r3, [r7, #6]
 80160f6:	2b02      	cmp	r3, #2
 80160f8:	d002      	beq.n	8016100 <GetTempStatus+0x64>
 80160fa:	797b      	ldrb	r3, [r7, #5]
 80160fc:	2b02      	cmp	r3, #2
 80160fe:	d101      	bne.n	8016104 <GetTempStatus+0x68>
  {
    Temp_Status = 2;
 8016100:	2302      	movs	r3, #2
 8016102:	71fb      	strb	r3, [r7, #7]
  }

  return Temp_Status;
 8016104:	79fb      	ldrb	r3, [r7, #7]
}
 8016106:	4618      	mov	r0, r3
 8016108:	3708      	adds	r7, #8
 801610a:	46bd      	mov	sp, r7
 801610c:	bd80      	pop	{r7, pc}
	...

08016110 <GetFanStatus1>:

static uint8_t GetFanStatus1(void)
{
 8016110:	b480      	push	{r7}
 8016112:	b083      	sub	sp, #12
 8016114:	af00      	add	r7, sp, #0
  uint8_t Fan_AddStatus = 0;
 8016116:	2300      	movs	r3, #0
 8016118:	71bb      	strb	r3, [r7, #6]
  uint8_t Fan_Status1 = 0;
 801611a:	2300      	movs	r3, #0
 801611c:	71fb      	strb	r3, [r7, #7]

 Fan_AddStatus = FAN_Sense1 + FAN_Sense2 + FAN_Sense3;
 801611e:	4b0f      	ldr	r3, [pc, #60]	@ (801615c <GetFanStatus1+0x4c>)
 8016120:	781a      	ldrb	r2, [r3, #0]
 8016122:	4b0f      	ldr	r3, [pc, #60]	@ (8016160 <GetFanStatus1+0x50>)
 8016124:	781b      	ldrb	r3, [r3, #0]
 8016126:	4413      	add	r3, r2
 8016128:	b2da      	uxtb	r2, r3
 801612a:	4b0e      	ldr	r3, [pc, #56]	@ (8016164 <GetFanStatus1+0x54>)
 801612c:	781b      	ldrb	r3, [r3, #0]
 801612e:	4413      	add	r3, r2
 8016130:	71bb      	strb	r3, [r7, #6]
 if(Fan_AddStatus == 0)
 8016132:	79bb      	ldrb	r3, [r7, #6]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d102      	bne.n	801613e <GetFanStatus1+0x2e>
 {
   Fan_Status1 = 0;    //Good
 8016138:	2300      	movs	r3, #0
 801613a:	71fb      	strb	r3, [r7, #7]
 801613c:	e007      	b.n	801614e <GetFanStatus1+0x3e>
 }
 else if(Fan_AddStatus == 3)
 801613e:	79bb      	ldrb	r3, [r7, #6]
 8016140:	2b03      	cmp	r3, #3
 8016142:	d102      	bne.n	801614a <GetFanStatus1+0x3a>
 {
   Fan_Status1 = 1;    //3 Fans abnormal
 8016144:	2301      	movs	r3, #1
 8016146:	71fb      	strb	r3, [r7, #7]
 8016148:	e001      	b.n	801614e <GetFanStatus1+0x3e>
 }
 else
 {
   Fan_Status1 = 2;    //1 or 2 Fans Warning
 801614a:	2302      	movs	r3, #2
 801614c:	71fb      	strb	r3, [r7, #7]
 }

  return Fan_Status1;
 801614e:	79fb      	ldrb	r3, [r7, #7]
}
 8016150:	4618      	mov	r0, r3
 8016152:	370c      	adds	r7, #12
 8016154:	46bd      	mov	sp, r7
 8016156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801615a:	4770      	bx	lr
 801615c:	20008998 	.word	0x20008998
 8016160:	20008999 	.word	0x20008999
 8016164:	2000899a 	.word	0x2000899a

08016168 <GetFanStatus2>:

static uint8_t GetFanStatus2(void)
{
 8016168:	b480      	push	{r7}
 801616a:	b083      	sub	sp, #12
 801616c:	af00      	add	r7, sp, #0
  uint8_t Fan_AddStatus = 0;
 801616e:	2300      	movs	r3, #0
 8016170:	71bb      	strb	r3, [r7, #6]
  uint8_t Fan_Status2 = 0;
 8016172:	2300      	movs	r3, #0
 8016174:	71fb      	strb	r3, [r7, #7]

  Fan_AddStatus = FAN_Sense4 + FAN_Sense5 + FAN_Sense6;
 8016176:	4b0f      	ldr	r3, [pc, #60]	@ (80161b4 <GetFanStatus2+0x4c>)
 8016178:	781a      	ldrb	r2, [r3, #0]
 801617a:	4b0f      	ldr	r3, [pc, #60]	@ (80161b8 <GetFanStatus2+0x50>)
 801617c:	781b      	ldrb	r3, [r3, #0]
 801617e:	4413      	add	r3, r2
 8016180:	b2da      	uxtb	r2, r3
 8016182:	4b0e      	ldr	r3, [pc, #56]	@ (80161bc <GetFanStatus2+0x54>)
 8016184:	781b      	ldrb	r3, [r3, #0]
 8016186:	4413      	add	r3, r2
 8016188:	71bb      	strb	r3, [r7, #6]
 if(Fan_AddStatus == 0)
 801618a:	79bb      	ldrb	r3, [r7, #6]
 801618c:	2b00      	cmp	r3, #0
 801618e:	d102      	bne.n	8016196 <GetFanStatus2+0x2e>
 {
   Fan_Status2 = 0;    //Good
 8016190:	2300      	movs	r3, #0
 8016192:	71fb      	strb	r3, [r7, #7]
 8016194:	e007      	b.n	80161a6 <GetFanStatus2+0x3e>
 }
 else if(Fan_AddStatus == 3)
 8016196:	79bb      	ldrb	r3, [r7, #6]
 8016198:	2b03      	cmp	r3, #3
 801619a:	d102      	bne.n	80161a2 <GetFanStatus2+0x3a>
 {
   Fan_Status2 = 1;    //3 Fans abnormal
 801619c:	2301      	movs	r3, #1
 801619e:	71fb      	strb	r3, [r7, #7]
 80161a0:	e001      	b.n	80161a6 <GetFanStatus2+0x3e>
 }
 else
 {
   Fan_Status2 = 2;    //1 or 2 Fans Warning
 80161a2:	2302      	movs	r3, #2
 80161a4:	71fb      	strb	r3, [r7, #7]
 }

  return Fan_Status2;
 80161a6:	79fb      	ldrb	r3, [r7, #7]
}
 80161a8:	4618      	mov	r0, r3
 80161aa:	370c      	adds	r7, #12
 80161ac:	46bd      	mov	sp, r7
 80161ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161b2:	4770      	bx	lr
 80161b4:	2000899b 	.word	0x2000899b
 80161b8:	2000899c 	.word	0x2000899c
 80161bc:	2000899d 	.word	0x2000899d

080161c0 <GetPSUStatus>:

static uint8_t GetPSUStatus(void)
{
 80161c0:	b480      	push	{r7}
 80161c2:	b083      	sub	sp, #12
 80161c4:	af00      	add	r7, sp, #0
  uint8_t PSUStatus;
  if(PSU_Status1 == 0 && PSU_Status2 == 0)
 80161c6:	4b0f      	ldr	r3, [pc, #60]	@ (8016204 <GetPSUStatus+0x44>)
 80161c8:	781b      	ldrb	r3, [r3, #0]
 80161ca:	2b00      	cmp	r3, #0
 80161cc:	d106      	bne.n	80161dc <GetPSUStatus+0x1c>
 80161ce:	4b0e      	ldr	r3, [pc, #56]	@ (8016208 <GetPSUStatus+0x48>)
 80161d0:	781b      	ldrb	r3, [r3, #0]
 80161d2:	2b00      	cmp	r3, #0
 80161d4:	d102      	bne.n	80161dc <GetPSUStatus+0x1c>
  {
      PSUStatus = 0;  //PSU1 and PSU2 is Good
 80161d6:	2300      	movs	r3, #0
 80161d8:	71fb      	strb	r3, [r7, #7]
 80161da:	e00c      	b.n	80161f6 <GetPSUStatus+0x36>
  }
  else if(PSU_Status1 == 1 && PSU_Status2 == 1)
 80161dc:	4b09      	ldr	r3, [pc, #36]	@ (8016204 <GetPSUStatus+0x44>)
 80161de:	781b      	ldrb	r3, [r3, #0]
 80161e0:	2b01      	cmp	r3, #1
 80161e2:	d106      	bne.n	80161f2 <GetPSUStatus+0x32>
 80161e4:	4b08      	ldr	r3, [pc, #32]	@ (8016208 <GetPSUStatus+0x48>)
 80161e6:	781b      	ldrb	r3, [r3, #0]
 80161e8:	2b01      	cmp	r3, #1
 80161ea:	d102      	bne.n	80161f2 <GetPSUStatus+0x32>
  {
    PSUStatus = 1;    //One of two PSU is Abnormal
 80161ec:	2301      	movs	r3, #1
 80161ee:	71fb      	strb	r3, [r7, #7]
 80161f0:	e001      	b.n	80161f6 <GetPSUStatus+0x36>
  }
  else
  {
    PSUStatus = 2;    //Two PSU is Abnoraml
 80161f2:	2302      	movs	r3, #2
 80161f4:	71fb      	strb	r3, [r7, #7]
  }

  return PSUStatus;
 80161f6:	79fb      	ldrb	r3, [r7, #7]
}
 80161f8:	4618      	mov	r0, r3
 80161fa:	370c      	adds	r7, #12
 80161fc:	46bd      	mov	sp, r7
 80161fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016202:	4770      	bx	lr
 8016204:	2000899e 	.word	0x2000899e
 8016208:	2000899f 	.word	0x2000899f

0801620c <Store_Portable_Status>:


//Portable LED Status
void Store_Portable_Status(void)
{
 801620c:	b580      	push	{r7, lr}
 801620e:	af00      	add	r7, sp, #0
  Console_Status.Temp1 = Temp_Val1;
 8016210:	4b1a      	ldr	r3, [pc, #104]	@ (801627c <Store_Portable_Status+0x70>)
 8016212:	681b      	ldr	r3, [r3, #0]
 8016214:	4a1a      	ldr	r2, [pc, #104]	@ (8016280 <Store_Portable_Status+0x74>)
 8016216:	6013      	str	r3, [r2, #0]
  Console_Status.Temp2 = Temp_Val2;
 8016218:	4b1a      	ldr	r3, [pc, #104]	@ (8016284 <Store_Portable_Status+0x78>)
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	4a18      	ldr	r2, [pc, #96]	@ (8016280 <Store_Portable_Status+0x74>)
 801621e:	6053      	str	r3, [r2, #4]
  Console_Status.Temp_Range = GetTempStatus();
 8016220:	f7ff ff3c 	bl	801609c <GetTempStatus>
 8016224:	4603      	mov	r3, r0
 8016226:	461a      	mov	r2, r3
 8016228:	4b15      	ldr	r3, [pc, #84]	@ (8016280 <Store_Portable_Status+0x74>)
 801622a:	721a      	strb	r2, [r3, #8]
  Console_Status.FAN1  = GetFanStatus1();
 801622c:	f7ff ff70 	bl	8016110 <GetFanStatus1>
 8016230:	4603      	mov	r3, r0
 8016232:	461a      	mov	r2, r3
 8016234:	4b12      	ldr	r3, [pc, #72]	@ (8016280 <Store_Portable_Status+0x74>)
 8016236:	725a      	strb	r2, [r3, #9]
  Console_Status.FAN2  = GetFanStatus2();
 8016238:	f7ff ff96 	bl	8016168 <GetFanStatus2>
 801623c:	4603      	mov	r3, r0
 801623e:	461a      	mov	r2, r3
 8016240:	4b0f      	ldr	r3, [pc, #60]	@ (8016280 <Store_Portable_Status+0x74>)
 8016242:	729a      	strb	r2, [r3, #10]
  Console_Status.PSU   = GetPSUStatus();
 8016244:	f7ff ffbc 	bl	80161c0 <GetPSUStatus>
 8016248:	4603      	mov	r3, r0
 801624a:	461a      	mov	r2, r3
 801624c:	4b0c      	ldr	r3, [pc, #48]	@ (8016280 <Store_Portable_Status+0x74>)
 801624e:	72da      	strb	r2, [r3, #11]
  Console_Status.DP1   = DP_Status1;
 8016250:	4b0d      	ldr	r3, [pc, #52]	@ (8016288 <Store_Portable_Status+0x7c>)
 8016252:	781a      	ldrb	r2, [r3, #0]
 8016254:	4b0a      	ldr	r3, [pc, #40]	@ (8016280 <Store_Portable_Status+0x74>)
 8016256:	731a      	strb	r2, [r3, #12]
  Console_Status.DP2   = DP_Status2;
 8016258:	4b0c      	ldr	r3, [pc, #48]	@ (801628c <Store_Portable_Status+0x80>)
 801625a:	781a      	ldrb	r2, [r3, #0]
 801625c:	4b08      	ldr	r3, [pc, #32]	@ (8016280 <Store_Portable_Status+0x74>)
 801625e:	735a      	strb	r2, [r3, #13]
  Console_Status.DP3   = DP_Status3;
 8016260:	4b0b      	ldr	r3, [pc, #44]	@ (8016290 <Store_Portable_Status+0x84>)
 8016262:	781a      	ldrb	r2, [r3, #0]
 8016264:	4b06      	ldr	r3, [pc, #24]	@ (8016280 <Store_Portable_Status+0x74>)
 8016266:	739a      	strb	r2, [r3, #14]
  Console_Status.MineDet = MineDet_Num;
 8016268:	4b0a      	ldr	r3, [pc, #40]	@ (8016294 <Store_Portable_Status+0x88>)
 801626a:	781a      	ldrb	r2, [r3, #0]
 801626c:	4b04      	ldr	r3, [pc, #16]	@ (8016280 <Store_Portable_Status+0x74>)
 801626e:	73da      	strb	r2, [r3, #15]
  Console_Status.Charger = Charger;
 8016270:	4b09      	ldr	r3, [pc, #36]	@ (8016298 <Store_Portable_Status+0x8c>)
 8016272:	781a      	ldrb	r2, [r3, #0]
 8016274:	4b02      	ldr	r3, [pc, #8]	@ (8016280 <Store_Portable_Status+0x74>)
 8016276:	741a      	strb	r2, [r3, #16]
}
 8016278:	bf00      	nop
 801627a:	bd80      	pop	{r7, pc}
 801627c:	20008990 	.word	0x20008990
 8016280:	200089a8 	.word	0x200089a8
 8016284:	20008994 	.word	0x20008994
 8016288:	200089a0 	.word	0x200089a0
 801628c:	200089a1 	.word	0x200089a1
 8016290:	200089a2 	.word	0x200089a2
 8016294:	200089a3 	.word	0x200089a3
 8016298:	200089a4 	.word	0x200089a4

0801629c <Print_Display_Status>:

void Print_Display_Status(void)
{
 801629c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801629e:	b093      	sub	sp, #76	@ 0x4c
 80162a0:	af0c      	add	r7, sp, #48	@ 0x30
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
      Console_Status.Temp1,
 80162a2:	4b21      	ldr	r3, [pc, #132]	@ (8016328 <Print_Display_Status+0x8c>)
 80162a4:	681b      	ldr	r3, [r3, #0]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162a6:	4618      	mov	r0, r3
 80162a8:	f7ea f95e 	bl	8000568 <__aeabi_f2d>
 80162ac:	4604      	mov	r4, r0
 80162ae:	460d      	mov	r5, r1
      Console_Status.Temp2,
 80162b0:	4b1d      	ldr	r3, [pc, #116]	@ (8016328 <Print_Display_Status+0x8c>)
 80162b2:	685b      	ldr	r3, [r3, #4]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162b4:	4618      	mov	r0, r3
 80162b6:	f7ea f957 	bl	8000568 <__aeabi_f2d>
 80162ba:	4602      	mov	r2, r0
 80162bc:	460b      	mov	r3, r1
      Console_Status.Temp_Range,
 80162be:	491a      	ldr	r1, [pc, #104]	@ (8016328 <Print_Display_Status+0x8c>)
 80162c0:	7a09      	ldrb	r1, [r1, #8]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162c2:	4608      	mov	r0, r1
      Console_Status.FAN1,
 80162c4:	4918      	ldr	r1, [pc, #96]	@ (8016328 <Print_Display_Status+0x8c>)
 80162c6:	7a49      	ldrb	r1, [r1, #9]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162c8:	460e      	mov	r6, r1
      Console_Status.FAN2,
 80162ca:	4917      	ldr	r1, [pc, #92]	@ (8016328 <Print_Display_Status+0x8c>)
 80162cc:	7a89      	ldrb	r1, [r1, #10]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162ce:	6179      	str	r1, [r7, #20]
      Console_Status.PSU,
 80162d0:	4915      	ldr	r1, [pc, #84]	@ (8016328 <Print_Display_Status+0x8c>)
 80162d2:	7ac9      	ldrb	r1, [r1, #11]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162d4:	6139      	str	r1, [r7, #16]
      Console_Status.DP1,
 80162d6:	4914      	ldr	r1, [pc, #80]	@ (8016328 <Print_Display_Status+0x8c>)
 80162d8:	7b09      	ldrb	r1, [r1, #12]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162da:	60f9      	str	r1, [r7, #12]
      Console_Status.DP2,
 80162dc:	4912      	ldr	r1, [pc, #72]	@ (8016328 <Print_Display_Status+0x8c>)
 80162de:	7b49      	ldrb	r1, [r1, #13]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162e0:	60b9      	str	r1, [r7, #8]
      Console_Status.DP3,
 80162e2:	4911      	ldr	r1, [pc, #68]	@ (8016328 <Print_Display_Status+0x8c>)
 80162e4:	7b89      	ldrb	r1, [r1, #14]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162e6:	6079      	str	r1, [r7, #4]
      Console_Status.MineDet,
 80162e8:	490f      	ldr	r1, [pc, #60]	@ (8016328 <Print_Display_Status+0x8c>)
 80162ea:	7bc9      	ldrb	r1, [r1, #15]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162ec:	6039      	str	r1, [r7, #0]
      Console_Status.Charger );
 80162ee:	490e      	ldr	r1, [pc, #56]	@ (8016328 <Print_Display_Status+0x8c>)
 80162f0:	7c09      	ldrb	r1, [r1, #16]
  printf("TVal[%.1f %.1f] -> Temp[%d], FAN[%d %d], PSU[%d], DP[%d %d %d], MD[%d], CHG[%d]\n",
 80162f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80162f4:	6839      	ldr	r1, [r7, #0]
 80162f6:	9109      	str	r1, [sp, #36]	@ 0x24
 80162f8:	6879      	ldr	r1, [r7, #4]
 80162fa:	9108      	str	r1, [sp, #32]
 80162fc:	68b9      	ldr	r1, [r7, #8]
 80162fe:	9107      	str	r1, [sp, #28]
 8016300:	68f9      	ldr	r1, [r7, #12]
 8016302:	9106      	str	r1, [sp, #24]
 8016304:	6939      	ldr	r1, [r7, #16]
 8016306:	9105      	str	r1, [sp, #20]
 8016308:	6979      	ldr	r1, [r7, #20]
 801630a:	9104      	str	r1, [sp, #16]
 801630c:	9603      	str	r6, [sp, #12]
 801630e:	9002      	str	r0, [sp, #8]
 8016310:	e9cd 2300 	strd	r2, r3, [sp]
 8016314:	4622      	mov	r2, r4
 8016316:	462b      	mov	r3, r5
 8016318:	4804      	ldr	r0, [pc, #16]	@ (801632c <Print_Display_Status+0x90>)
 801631a:	f002 fa23 	bl	8018764 <iprintf>
}
 801631e:	bf00      	nop
 8016320:	371c      	adds	r7, #28
 8016322:	46bd      	mov	sp, r7
 8016324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016326:	bf00      	nop
 8016328:	200089a8 	.word	0x200089a8
 801632c:	0801e754 	.word	0x0801e754

08016330 <Print_Portable_Status>:

void Print_Portable_Status(void)
{
 8016330:	b580      	push	{r7, lr}
 8016332:	af00      	add	r7, sp, #0
  Print_FanStatus();
 8016334:	f7f4 f85e 	bl	800a3f4 <Print_FanStatus>
  Print_Read_Status();
 8016338:	f000 faae 	bl	8016898 <Print_Read_Status>
  Print_Display_Status();
 801633c:	f7ff ffae 	bl	801629c <Print_Display_Status>
  printf("\n");
 8016340:	200a      	movs	r0, #10
 8016342:	f002 fa21 	bl	8018788 <putchar>

}
 8016346:	bf00      	nop
 8016348:	bd80      	pop	{r7, pc}
	...

0801634c <DBG_Uart_Init>:
uint8_t Cmd_Received = 0;



void DBG_Uart_Init()
{
 801634c:	b580      	push	{r7, lr}
 801634e:	af00      	add	r7, sp, #0
  RingBuffer_Init(&rxBuffer);
 8016350:	4802      	ldr	r0, [pc, #8]	@ (801635c <DBG_Uart_Init+0x10>)
 8016352:	f000 fdbc 	bl	8016ece <RingBuffer_Init>
}
 8016356:	bf00      	nop
 8016358:	bd80      	pop	{r7, pc}
 801635a:	bf00      	nop
 801635c:	200089bc 	.word	0x200089bc

08016360 <uart_isr>:


void uart_isr(UART_HandleTypeDef *huart) {
 8016360:	b480      	push	{r7}
 8016362:	b083      	sub	sp, #12
 8016364:	af00      	add	r7, sp, #0
 8016366:	6078      	str	r0, [r7, #4]
//    huart->Instance->SR;
//    rx = (uint8_t) (huart->Instance->DR & (uint8_t) 0x00FF);
//   // RB_Write (&ring_buff, rx);
//    return;
//  }
}
 8016368:	bf00      	nop
 801636a:	370c      	adds	r7, #12
 801636c:	46bd      	mov	sp, r7
 801636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016372:	4770      	bx	lr

08016374 <parseReceivedString>:
//{
//
//}


void parseReceivedString(char* receivedString, float* cmdT1, float* cmdT2) {
 8016374:	b580      	push	{r7, lr}
 8016376:	b088      	sub	sp, #32
 8016378:	af00      	add	r7, sp, #0
 801637a:	60f8      	str	r0, [r7, #12]
 801637c:	60b9      	str	r1, [r7, #8]
 801637e:	607a      	str	r2, [r7, #4]
    char* token;
    char* endPtr;
    int index = 0;
 8016380:	2300      	movs	r3, #0
 8016382:	61bb      	str	r3, [r7, #24]

    token = strtok(receivedString, " ");
 8016384:	4919      	ldr	r1, [pc, #100]	@ (80163ec <parseReceivedString+0x78>)
 8016386:	68f8      	ldr	r0, [r7, #12]
 8016388:	f002 fc84 	bl	8018c94 <strtok>
 801638c:	61f8      	str	r0, [r7, #28]
    while (token != NULL) {
 801638e:	e024      	b.n	80163da <parseReceivedString+0x66>
        if (index == 1) {
 8016390:	69bb      	ldr	r3, [r7, #24]
 8016392:	2b01      	cmp	r3, #1
 8016394:	d10b      	bne.n	80163ae <parseReceivedString+0x3a>
            *cmdT1 = strtof(token, &endPtr); // ASCII to float 변환
 8016396:	f107 0314 	add.w	r3, r7, #20
 801639a:	4619      	mov	r1, r3
 801639c:	69f8      	ldr	r0, [r7, #28]
 801639e:	f001 fc63 	bl	8017c68 <strtof>
 80163a2:	eef0 7a40 	vmov.f32	s15, s0
 80163a6:	68bb      	ldr	r3, [r7, #8]
 80163a8:	edc3 7a00 	vstr	s15, [r3]
 80163ac:	e00d      	b.n	80163ca <parseReceivedString+0x56>
        } else if (index == 2) {
 80163ae:	69bb      	ldr	r3, [r7, #24]
 80163b0:	2b02      	cmp	r3, #2
 80163b2:	d10a      	bne.n	80163ca <parseReceivedString+0x56>
            *cmdT2 = strtof(token, &endPtr); // ASCII to float 변환
 80163b4:	f107 0314 	add.w	r3, r7, #20
 80163b8:	4619      	mov	r1, r3
 80163ba:	69f8      	ldr	r0, [r7, #28]
 80163bc:	f001 fc54 	bl	8017c68 <strtof>
 80163c0:	eef0 7a40 	vmov.f32	s15, s0
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	edc3 7a00 	vstr	s15, [r3]
        }
        token = strtok(NULL, " ");
 80163ca:	4908      	ldr	r1, [pc, #32]	@ (80163ec <parseReceivedString+0x78>)
 80163cc:	2000      	movs	r0, #0
 80163ce:	f002 fc61 	bl	8018c94 <strtok>
 80163d2:	61f8      	str	r0, [r7, #28]
        index++;
 80163d4:	69bb      	ldr	r3, [r7, #24]
 80163d6:	3301      	adds	r3, #1
 80163d8:	61bb      	str	r3, [r7, #24]
    while (token != NULL) {
 80163da:	69fb      	ldr	r3, [r7, #28]
 80163dc:	2b00      	cmp	r3, #0
 80163de:	d1d7      	bne.n	8016390 <parseReceivedString+0x1c>
    }
}
 80163e0:	bf00      	nop
 80163e2:	bf00      	nop
 80163e4:	3720      	adds	r7, #32
 80163e6:	46bd      	mov	sp, r7
 80163e8:	bd80      	pop	{r7, pc}
 80163ea:	bf00      	nop
 80163ec:	0801e7a8 	.word	0x0801e7a8

080163f0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80163f0:	b5b0      	push	{r4, r5, r7, lr}
 80163f2:	b086      	sub	sp, #24
 80163f4:	af02      	add	r7, sp, #8
 80163f6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	4a46      	ldr	r2, [pc, #280]	@ (8016518 <HAL_UART_RxCpltCallback+0x128>)
 80163fe:	4293      	cmp	r3, r2
 8016400:	f040 8085 	bne.w	801650e <HAL_UART_RxCpltCallback+0x11e>
        uint8_t data = rxBuffer.buffer[rxBuffer.head];
 8016404:	4b45      	ldr	r3, [pc, #276]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 8016406:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 801640a:	b29b      	uxth	r3, r3
 801640c:	461a      	mov	r2, r3
 801640e:	4b43      	ldr	r3, [pc, #268]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 8016410:	5c9b      	ldrb	r3, [r3, r2]
 8016412:	73fb      	strb	r3, [r7, #15]
        RingBuffer_Put(&rxBuffer, data);
 8016414:	7bfb      	ldrb	r3, [r7, #15]
 8016416:	4619      	mov	r1, r3
 8016418:	4840      	ldr	r0, [pc, #256]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 801641a:	f000 fd89 	bl	8016f30 <RingBuffer_Put>
        rxBuffer.head = (rxBuffer.head + 1) % RING_BUFFER_SIZE; // update index
 801641e:	4b3f      	ldr	r3, [pc, #252]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 8016420:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8016424:	b29b      	uxth	r3, r3
 8016426:	3301      	adds	r3, #1
 8016428:	425a      	negs	r2, r3
 801642a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801642e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8016432:	bf58      	it	pl
 8016434:	4253      	negpl	r3, r2
 8016436:	b29a      	uxth	r2, r3
 8016438:	4b38      	ldr	r3, [pc, #224]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 801643a:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
        HAL_UART_Receive_IT(&huart3, (uint8_t *)&rxBuffer.buffer[rxBuffer.head], 1);
 801643e:	4b37      	ldr	r3, [pc, #220]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 8016440:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8016444:	b29b      	uxth	r3, r3
 8016446:	461a      	mov	r2, r3
 8016448:	4b34      	ldr	r3, [pc, #208]	@ (801651c <HAL_UART_RxCpltCallback+0x12c>)
 801644a:	4413      	add	r3, r2
 801644c:	2201      	movs	r2, #1
 801644e:	4619      	mov	r1, r3
 8016450:	4833      	ldr	r0, [pc, #204]	@ (8016520 <HAL_UART_RxCpltCallback+0x130>)
 8016452:	f7f2 f808 	bl	8008466 <HAL_UART_Receive_IT>

        //if Enter key is pressed
        if (data == '\r') {
 8016456:	7bfb      	ldrb	r3, [r7, #15]
 8016458:	2b0d      	cmp	r3, #13
 801645a:	d147      	bne.n	80164ec <HAL_UART_RxCpltCallback+0xfc>
            receivedString[rxIndex] = '\0'; // string end
 801645c:	4b31      	ldr	r3, [pc, #196]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 801645e:	881b      	ldrh	r3, [r3, #0]
 8016460:	461a      	mov	r2, r3
 8016462:	4b31      	ldr	r3, [pc, #196]	@ (8016528 <HAL_UART_RxCpltCallback+0x138>)
 8016464:	2100      	movs	r1, #0
 8016466:	5499      	strb	r1, [r3, r2]
            strncpy((char*)cmd_buf, (char*)&receivedString, strlen(receivedString));
 8016468:	482f      	ldr	r0, [pc, #188]	@ (8016528 <HAL_UART_RxCpltCallback+0x138>)
 801646a:	f7e9 ff11 	bl	8000290 <strlen>
 801646e:	4603      	mov	r3, r0
 8016470:	461a      	mov	r2, r3
 8016472:	492d      	ldr	r1, [pc, #180]	@ (8016528 <HAL_UART_RxCpltCallback+0x138>)
 8016474:	482d      	ldr	r0, [pc, #180]	@ (801652c <HAL_UART_RxCpltCallback+0x13c>)
 8016476:	f002 fbf9 	bl	8018c6c <strncpy>

            // 여기에 코드 넣어 주세요
            parseReceivedString((char*)cmd_buf, &cmdT1, &cmdT2);
 801647a:	4a2d      	ldr	r2, [pc, #180]	@ (8016530 <HAL_UART_RxCpltCallback+0x140>)
 801647c:	492d      	ldr	r1, [pc, #180]	@ (8016534 <HAL_UART_RxCpltCallback+0x144>)
 801647e:	482b      	ldr	r0, [pc, #172]	@ (801652c <HAL_UART_RxCpltCallback+0x13c>)
 8016480:	f7ff ff78 	bl	8016374 <parseReceivedString>
            printf("cmdT1: %.2f, cmdT2: %.2f\n", cmdT1, cmdT2);
 8016484:	4b2b      	ldr	r3, [pc, #172]	@ (8016534 <HAL_UART_RxCpltCallback+0x144>)
 8016486:	681b      	ldr	r3, [r3, #0]
 8016488:	4618      	mov	r0, r3
 801648a:	f7ea f86d 	bl	8000568 <__aeabi_f2d>
 801648e:	4604      	mov	r4, r0
 8016490:	460d      	mov	r5, r1
 8016492:	4b27      	ldr	r3, [pc, #156]	@ (8016530 <HAL_UART_RxCpltCallback+0x140>)
 8016494:	681b      	ldr	r3, [r3, #0]
 8016496:	4618      	mov	r0, r3
 8016498:	f7ea f866 	bl	8000568 <__aeabi_f2d>
 801649c:	4602      	mov	r2, r0
 801649e:	460b      	mov	r3, r1
 80164a0:	e9cd 2300 	strd	r2, r3, [sp]
 80164a4:	4622      	mov	r2, r4
 80164a6:	462b      	mov	r3, r5
 80164a8:	4823      	ldr	r0, [pc, #140]	@ (8016538 <HAL_UART_RxCpltCallback+0x148>)
 80164aa:	f002 f95b 	bl	8018764 <iprintf>

            if(cmdT1 >= 100.0 && cmdT2 >= 100.0)
 80164ae:	4b21      	ldr	r3, [pc, #132]	@ (8016534 <HAL_UART_RxCpltCallback+0x144>)
 80164b0:	edd3 7a00 	vldr	s15, [r3]
 80164b4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 801653c <HAL_UART_RxCpltCallback+0x14c>
 80164b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80164bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164c0:	db0d      	blt.n	80164de <HAL_UART_RxCpltCallback+0xee>
 80164c2:	4b1b      	ldr	r3, [pc, #108]	@ (8016530 <HAL_UART_RxCpltCallback+0x140>)
 80164c4:	edd3 7a00 	vldr	s15, [r3]
 80164c8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 801653c <HAL_UART_RxCpltCallback+0x14c>
 80164cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80164d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164d4:	db03      	blt.n	80164de <HAL_UART_RxCpltCallback+0xee>
              Cmd_Received = 0;
 80164d6:	4b1a      	ldr	r3, [pc, #104]	@ (8016540 <HAL_UART_RxCpltCallback+0x150>)
 80164d8:	2200      	movs	r2, #0
 80164da:	701a      	strb	r2, [r3, #0]
 80164dc:	e002      	b.n	80164e4 <HAL_UART_RxCpltCallback+0xf4>
            else
              Cmd_Received = 1;
 80164de:	4b18      	ldr	r3, [pc, #96]	@ (8016540 <HAL_UART_RxCpltCallback+0x150>)
 80164e0:	2201      	movs	r2, #1
 80164e2:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;      // initializing index
 80164e4:	4b0f      	ldr	r3, [pc, #60]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 80164e6:	2200      	movs	r2, #0
 80164e8:	801a      	strh	r2, [r3, #0]
            if (rxIndex >= RING_BUFFER_SIZE) {
                rxIndex = 0; // Preventing buffer overflow
            }
        }
    }
}
 80164ea:	e010      	b.n	801650e <HAL_UART_RxCpltCallback+0x11e>
            receivedString[rxIndex++] = data;
 80164ec:	4b0d      	ldr	r3, [pc, #52]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 80164ee:	881b      	ldrh	r3, [r3, #0]
 80164f0:	1c5a      	adds	r2, r3, #1
 80164f2:	b291      	uxth	r1, r2
 80164f4:	4a0b      	ldr	r2, [pc, #44]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 80164f6:	8011      	strh	r1, [r2, #0]
 80164f8:	4619      	mov	r1, r3
 80164fa:	4a0b      	ldr	r2, [pc, #44]	@ (8016528 <HAL_UART_RxCpltCallback+0x138>)
 80164fc:	7bfb      	ldrb	r3, [r7, #15]
 80164fe:	5453      	strb	r3, [r2, r1]
            if (rxIndex >= RING_BUFFER_SIZE) {
 8016500:	4b08      	ldr	r3, [pc, #32]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 8016502:	881b      	ldrh	r3, [r3, #0]
 8016504:	2b7f      	cmp	r3, #127	@ 0x7f
 8016506:	d902      	bls.n	801650e <HAL_UART_RxCpltCallback+0x11e>
                rxIndex = 0; // Preventing buffer overflow
 8016508:	4b06      	ldr	r3, [pc, #24]	@ (8016524 <HAL_UART_RxCpltCallback+0x134>)
 801650a:	2200      	movs	r2, #0
 801650c:	801a      	strh	r2, [r3, #0]
}
 801650e:	bf00      	nop
 8016510:	3710      	adds	r7, #16
 8016512:	46bd      	mov	sp, r7
 8016514:	bdb0      	pop	{r4, r5, r7, pc}
 8016516:	bf00      	nop
 8016518:	40004800 	.word	0x40004800
 801651c:	200089bc 	.word	0x200089bc
 8016520:	20000488 	.word	0x20000488
 8016524:	20008ac0 	.word	0x20008ac0
 8016528:	20008a40 	.word	0x20008a40
 801652c:	20008ac4 	.word	0x20008ac4
 8016530:	20008b48 	.word	0x20008b48
 8016534:	20008b44 	.word	0x20008b44
 8016538:	0801e7ac 	.word	0x0801e7ac
 801653c:	42c80000 	.word	0x42c80000
 8016540:	20008b4c 	.word	0x20008b4c

08016544 <LED_Init>:
#include "bq34z100.h"
#include "buzzer.h"


void LED_Init(void)
{
 8016544:	b580      	push	{r7, lr}
 8016546:	b084      	sub	sp, #16
 8016548:	af00      	add	r7, sp, #0
  uint8_t shift = 0;
 801654a:	2300      	movs	r3, #0
 801654c:	73fb      	strb	r3, [r7, #15]
  uint16_t led_port = 0;
 801654e:	2300      	movs	r3, #0
 8016550:	80fb      	strh	r3, [r7, #6]

   for(int i=0; i<14; i++)
 8016552:	2300      	movs	r3, #0
 8016554:	60bb      	str	r3, [r7, #8]
 8016556:	e010      	b.n	801657a <LED_Init+0x36>
  {
    led_port = 0x0001 << shift;
 8016558:	7bfb      	ldrb	r3, [r7, #15]
 801655a:	2201      	movs	r2, #1
 801655c:	fa02 f303 	lsl.w	r3, r2, r3
 8016560:	80fb      	strh	r3, [r7, #6]

    HAL_GPIO_WritePin(GPIOF, (uint16_t)led_port, GPIO_PIN_SET);
 8016562:	88fb      	ldrh	r3, [r7, #6]
 8016564:	2201      	movs	r2, #1
 8016566:	4619      	mov	r1, r3
 8016568:	4808      	ldr	r0, [pc, #32]	@ (801658c <LED_Init+0x48>)
 801656a:	f7ed fff9 	bl	8004560 <HAL_GPIO_WritePin>
    shift++;
 801656e:	7bfb      	ldrb	r3, [r7, #15]
 8016570:	3301      	adds	r3, #1
 8016572:	73fb      	strb	r3, [r7, #15]
   for(int i=0; i<14; i++)
 8016574:	68bb      	ldr	r3, [r7, #8]
 8016576:	3301      	adds	r3, #1
 8016578:	60bb      	str	r3, [r7, #8]
 801657a:	68bb      	ldr	r3, [r7, #8]
 801657c:	2b0d      	cmp	r3, #13
 801657e:	ddeb      	ble.n	8016558 <LED_Init+0x14>
  }
}
 8016580:	bf00      	nop
 8016582:	bf00      	nop
 8016584:	3710      	adds	r7, #16
 8016586:	46bd      	mov	sp, r7
 8016588:	bd80      	pop	{r7, pc}
 801658a:	bf00      	nop
 801658c:	40021400 	.word	0x40021400

08016590 <Display_Temp_LED>:

}


void Display_Temp_LED(void)
{
 8016590:	b580      	push	{r7, lr}
 8016592:	af00      	add	r7, sp, #0

  if(Console_Status.Temp_Range == 3)  //i2c_error
 8016594:	4b1e      	ldr	r3, [pc, #120]	@ (8016610 <Display_Temp_LED+0x80>)
 8016596:	7a1b      	ldrb	r3, [r3, #8]
 8016598:	2b03      	cmp	r3, #3
 801659a:	d10a      	bne.n	80165b2 <Display_Temp_LED+0x22>
  {
    HAL_GPIO_WritePin(LED_TEMP_R_GPIO_Port, LED_TEMP_R_Pin, RESET);
 801659c:	2200      	movs	r2, #0
 801659e:	2101      	movs	r1, #1
 80165a0:	481c      	ldr	r0, [pc, #112]	@ (8016614 <Display_Temp_LED+0x84>)
 80165a2:	f7ed ffdd 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_TEMP_G_GPIO_Port, LED_TEMP_G_Pin, SET);
 80165a6:	2201      	movs	r2, #1
 80165a8:	2102      	movs	r1, #2
 80165aa:	481a      	ldr	r0, [pc, #104]	@ (8016614 <Display_Temp_LED+0x84>)
 80165ac:	f7ed ffd8 	bl	8004560 <HAL_GPIO_WritePin>
  {
    HAL_GPIO_WritePin(LED_TEMP_R_GPIO_Port, LED_TEMP_R_Pin, RESET);
    HAL_GPIO_WritePin(LED_TEMP_G_GPIO_Port, LED_TEMP_G_Pin, RESET);
  }

}
 80165b0:	e02b      	b.n	801660a <Display_Temp_LED+0x7a>
  else if(Console_Status.Temp_Range == 0)  //Normal -> GRN
 80165b2:	4b17      	ldr	r3, [pc, #92]	@ (8016610 <Display_Temp_LED+0x80>)
 80165b4:	7a1b      	ldrb	r3, [r3, #8]
 80165b6:	2b00      	cmp	r3, #0
 80165b8:	d10a      	bne.n	80165d0 <Display_Temp_LED+0x40>
    HAL_GPIO_WritePin(LED_TEMP_R_GPIO_Port, LED_TEMP_R_Pin, SET);
 80165ba:	2201      	movs	r2, #1
 80165bc:	2101      	movs	r1, #1
 80165be:	4815      	ldr	r0, [pc, #84]	@ (8016614 <Display_Temp_LED+0x84>)
 80165c0:	f7ed ffce 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_TEMP_G_GPIO_Port, LED_TEMP_G_Pin, RESET);
 80165c4:	2200      	movs	r2, #0
 80165c6:	2102      	movs	r1, #2
 80165c8:	4812      	ldr	r0, [pc, #72]	@ (8016614 <Display_Temp_LED+0x84>)
 80165ca:	f7ed ffc9 	bl	8004560 <HAL_GPIO_WritePin>
}
 80165ce:	e01c      	b.n	801660a <Display_Temp_LED+0x7a>
  else if(Console_Status.Temp_Range == 1) //Danger -> RED
 80165d0:	4b0f      	ldr	r3, [pc, #60]	@ (8016610 <Display_Temp_LED+0x80>)
 80165d2:	7a1b      	ldrb	r3, [r3, #8]
 80165d4:	2b01      	cmp	r3, #1
 80165d6:	d10a      	bne.n	80165ee <Display_Temp_LED+0x5e>
    HAL_GPIO_WritePin(LED_TEMP_R_GPIO_Port, LED_TEMP_R_Pin, RESET);
 80165d8:	2200      	movs	r2, #0
 80165da:	2101      	movs	r1, #1
 80165dc:	480d      	ldr	r0, [pc, #52]	@ (8016614 <Display_Temp_LED+0x84>)
 80165de:	f7ed ffbf 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_TEMP_G_GPIO_Port, LED_TEMP_G_Pin, SET);
 80165e2:	2201      	movs	r2, #1
 80165e4:	2102      	movs	r1, #2
 80165e6:	480b      	ldr	r0, [pc, #44]	@ (8016614 <Display_Temp_LED+0x84>)
 80165e8:	f7ed ffba 	bl	8004560 <HAL_GPIO_WritePin>
}
 80165ec:	e00d      	b.n	801660a <Display_Temp_LED+0x7a>
  else if(Console_Status.Temp_Range == 2) //Warning -> YEL
 80165ee:	4b08      	ldr	r3, [pc, #32]	@ (8016610 <Display_Temp_LED+0x80>)
 80165f0:	7a1b      	ldrb	r3, [r3, #8]
 80165f2:	2b02      	cmp	r3, #2
 80165f4:	d109      	bne.n	801660a <Display_Temp_LED+0x7a>
    HAL_GPIO_WritePin(LED_TEMP_R_GPIO_Port, LED_TEMP_R_Pin, RESET);
 80165f6:	2200      	movs	r2, #0
 80165f8:	2101      	movs	r1, #1
 80165fa:	4806      	ldr	r0, [pc, #24]	@ (8016614 <Display_Temp_LED+0x84>)
 80165fc:	f7ed ffb0 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_TEMP_G_GPIO_Port, LED_TEMP_G_Pin, RESET);
 8016600:	2200      	movs	r2, #0
 8016602:	2102      	movs	r1, #2
 8016604:	4803      	ldr	r0, [pc, #12]	@ (8016614 <Display_Temp_LED+0x84>)
 8016606:	f7ed ffab 	bl	8004560 <HAL_GPIO_WritePin>
}
 801660a:	bf00      	nop
 801660c:	bd80      	pop	{r7, pc}
 801660e:	bf00      	nop
 8016610:	200089a8 	.word	0x200089a8
 8016614:	40021400 	.word	0x40021400

08016618 <Display_FAN1_LED>:
   }

}

void Display_FAN1_LED(void)
{
 8016618:	b580      	push	{r7, lr}
 801661a:	af00      	add	r7, sp, #0

  if(Console_Status.FAN1 == 0)       //Normal -> GRN
 801661c:	4b16      	ldr	r3, [pc, #88]	@ (8016678 <Display_FAN1_LED+0x60>)
 801661e:	7a5b      	ldrb	r3, [r3, #9]
 8016620:	2b00      	cmp	r3, #0
 8016622:	d10a      	bne.n	801663a <Display_FAN1_LED+0x22>
   {
     HAL_GPIO_WritePin(LED_FAN1_R_GPIO_Port, LED_FAN1_R_Pin, SET);
 8016624:	2201      	movs	r2, #1
 8016626:	2104      	movs	r1, #4
 8016628:	4814      	ldr	r0, [pc, #80]	@ (801667c <Display_FAN1_LED+0x64>)
 801662a:	f7ed ff99 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN1_G_GPIO_Port, LED_FAN1_G_Pin, RESET);
 801662e:	2200      	movs	r2, #0
 8016630:	2108      	movs	r1, #8
 8016632:	4812      	ldr	r0, [pc, #72]	@ (801667c <Display_FAN1_LED+0x64>)
 8016634:	f7ed ff94 	bl	8004560 <HAL_GPIO_WritePin>
   {
     HAL_GPIO_WritePin(LED_FAN1_R_GPIO_Port, LED_FAN1_R_Pin, RESET);
     HAL_GPIO_WritePin(LED_FAN1_G_GPIO_Port, LED_FAN1_G_Pin, RESET);
   }

}
 8016638:	e01c      	b.n	8016674 <Display_FAN1_LED+0x5c>
   else if(Console_Status.FAN1 == 1) //Danger -> RED
 801663a:	4b0f      	ldr	r3, [pc, #60]	@ (8016678 <Display_FAN1_LED+0x60>)
 801663c:	7a5b      	ldrb	r3, [r3, #9]
 801663e:	2b01      	cmp	r3, #1
 8016640:	d10a      	bne.n	8016658 <Display_FAN1_LED+0x40>
     HAL_GPIO_WritePin(LED_FAN1_R_GPIO_Port, LED_FAN1_R_Pin, RESET);
 8016642:	2200      	movs	r2, #0
 8016644:	2104      	movs	r1, #4
 8016646:	480d      	ldr	r0, [pc, #52]	@ (801667c <Display_FAN1_LED+0x64>)
 8016648:	f7ed ff8a 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN1_G_GPIO_Port, LED_FAN1_G_Pin, SET);
 801664c:	2201      	movs	r2, #1
 801664e:	2108      	movs	r1, #8
 8016650:	480a      	ldr	r0, [pc, #40]	@ (801667c <Display_FAN1_LED+0x64>)
 8016652:	f7ed ff85 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016656:	e00d      	b.n	8016674 <Display_FAN1_LED+0x5c>
   else if(Console_Status.FAN1 == 2) //Warning -> YEL
 8016658:	4b07      	ldr	r3, [pc, #28]	@ (8016678 <Display_FAN1_LED+0x60>)
 801665a:	7a5b      	ldrb	r3, [r3, #9]
 801665c:	2b02      	cmp	r3, #2
 801665e:	d109      	bne.n	8016674 <Display_FAN1_LED+0x5c>
     HAL_GPIO_WritePin(LED_FAN1_R_GPIO_Port, LED_FAN1_R_Pin, RESET);
 8016660:	2200      	movs	r2, #0
 8016662:	2104      	movs	r1, #4
 8016664:	4805      	ldr	r0, [pc, #20]	@ (801667c <Display_FAN1_LED+0x64>)
 8016666:	f7ed ff7b 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN1_G_GPIO_Port, LED_FAN1_G_Pin, RESET);
 801666a:	2200      	movs	r2, #0
 801666c:	2108      	movs	r1, #8
 801666e:	4803      	ldr	r0, [pc, #12]	@ (801667c <Display_FAN1_LED+0x64>)
 8016670:	f7ed ff76 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016674:	bf00      	nop
 8016676:	bd80      	pop	{r7, pc}
 8016678:	200089a8 	.word	0x200089a8
 801667c:	40021400 	.word	0x40021400

08016680 <Display_FAN2_LED>:

void Display_FAN2_LED(void)
{
 8016680:	b580      	push	{r7, lr}
 8016682:	af00      	add	r7, sp, #0
   if(Console_Status.FAN2 == 0)       //Normal -> GRN
 8016684:	4b16      	ldr	r3, [pc, #88]	@ (80166e0 <Display_FAN2_LED+0x60>)
 8016686:	7a9b      	ldrb	r3, [r3, #10]
 8016688:	2b00      	cmp	r3, #0
 801668a:	d10a      	bne.n	80166a2 <Display_FAN2_LED+0x22>
   {
     HAL_GPIO_WritePin(LED_FAN2_R_GPIO_Port, LED_FAN2_R_Pin, SET);
 801668c:	2201      	movs	r2, #1
 801668e:	2110      	movs	r1, #16
 8016690:	4814      	ldr	r0, [pc, #80]	@ (80166e4 <Display_FAN2_LED+0x64>)
 8016692:	f7ed ff65 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN2_G_GPIO_Port, LED_FAN2_G_Pin, RESET);
 8016696:	2200      	movs	r2, #0
 8016698:	2120      	movs	r1, #32
 801669a:	4812      	ldr	r0, [pc, #72]	@ (80166e4 <Display_FAN2_LED+0x64>)
 801669c:	f7ed ff60 	bl	8004560 <HAL_GPIO_WritePin>
   {
     HAL_GPIO_WritePin(LED_FAN2_R_GPIO_Port, LED_FAN2_R_Pin, RESET);
     HAL_GPIO_WritePin(LED_FAN2_G_GPIO_Port, LED_FAN2_G_Pin, RESET);
   }

}
 80166a0:	e01c      	b.n	80166dc <Display_FAN2_LED+0x5c>
   else if(Console_Status.FAN2 == 1) //Danger -> RED
 80166a2:	4b0f      	ldr	r3, [pc, #60]	@ (80166e0 <Display_FAN2_LED+0x60>)
 80166a4:	7a9b      	ldrb	r3, [r3, #10]
 80166a6:	2b01      	cmp	r3, #1
 80166a8:	d10a      	bne.n	80166c0 <Display_FAN2_LED+0x40>
     HAL_GPIO_WritePin(LED_FAN2_R_GPIO_Port, LED_FAN2_R_Pin, RESET);
 80166aa:	2200      	movs	r2, #0
 80166ac:	2110      	movs	r1, #16
 80166ae:	480d      	ldr	r0, [pc, #52]	@ (80166e4 <Display_FAN2_LED+0x64>)
 80166b0:	f7ed ff56 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN2_G_GPIO_Port, LED_FAN2_G_Pin, SET);
 80166b4:	2201      	movs	r2, #1
 80166b6:	2120      	movs	r1, #32
 80166b8:	480a      	ldr	r0, [pc, #40]	@ (80166e4 <Display_FAN2_LED+0x64>)
 80166ba:	f7ed ff51 	bl	8004560 <HAL_GPIO_WritePin>
}
 80166be:	e00d      	b.n	80166dc <Display_FAN2_LED+0x5c>
   else if(Console_Status.FAN2 == 2) //Warning -> YEL
 80166c0:	4b07      	ldr	r3, [pc, #28]	@ (80166e0 <Display_FAN2_LED+0x60>)
 80166c2:	7a9b      	ldrb	r3, [r3, #10]
 80166c4:	2b02      	cmp	r3, #2
 80166c6:	d109      	bne.n	80166dc <Display_FAN2_LED+0x5c>
     HAL_GPIO_WritePin(LED_FAN2_R_GPIO_Port, LED_FAN2_R_Pin, RESET);
 80166c8:	2200      	movs	r2, #0
 80166ca:	2110      	movs	r1, #16
 80166cc:	4805      	ldr	r0, [pc, #20]	@ (80166e4 <Display_FAN2_LED+0x64>)
 80166ce:	f7ed ff47 	bl	8004560 <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(LED_FAN2_G_GPIO_Port, LED_FAN2_G_Pin, RESET);
 80166d2:	2200      	movs	r2, #0
 80166d4:	2120      	movs	r1, #32
 80166d6:	4803      	ldr	r0, [pc, #12]	@ (80166e4 <Display_FAN2_LED+0x64>)
 80166d8:	f7ed ff42 	bl	8004560 <HAL_GPIO_WritePin>
}
 80166dc:	bf00      	nop
 80166de:	bd80      	pop	{r7, pc}
 80166e0:	200089a8 	.word	0x200089a8
 80166e4:	40021400 	.word	0x40021400

080166e8 <Display_PSU_LED>:


void Display_PSU_LED(void)
{
 80166e8:	b580      	push	{r7, lr}
 80166ea:	af00      	add	r7, sp, #0
  if(Console_Status.PSU == 0)       //Normal -> GRN
 80166ec:	4b16      	ldr	r3, [pc, #88]	@ (8016748 <Display_PSU_LED+0x60>)
 80166ee:	7adb      	ldrb	r3, [r3, #11]
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d10a      	bne.n	801670a <Display_PSU_LED+0x22>
  {
    HAL_GPIO_WritePin(LED_PSU_R_GPIO_Port, LED_PSU_R_Pin, SET);
 80166f4:	2201      	movs	r2, #1
 80166f6:	2140      	movs	r1, #64	@ 0x40
 80166f8:	4814      	ldr	r0, [pc, #80]	@ (801674c <Display_PSU_LED+0x64>)
 80166fa:	f7ed ff31 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_PSU_G_GPIO_Port, LED_PSU_G_Pin, RESET);
 80166fe:	2200      	movs	r2, #0
 8016700:	2180      	movs	r1, #128	@ 0x80
 8016702:	4812      	ldr	r0, [pc, #72]	@ (801674c <Display_PSU_LED+0x64>)
 8016704:	f7ed ff2c 	bl	8004560 <HAL_GPIO_WritePin>
  else if(Console_Status.PSU == 2)  //Warning -> YEL
  {
    HAL_GPIO_WritePin(LED_PSU_R_GPIO_Port, LED_PSU_R_Pin, RESET);
    HAL_GPIO_WritePin(LED_PSU_G_GPIO_Port, LED_PSU_G_Pin, RESET);
  }
}
 8016708:	e01c      	b.n	8016744 <Display_PSU_LED+0x5c>
  else if(Console_Status.PSU == 1)  //Danger -> RED
 801670a:	4b0f      	ldr	r3, [pc, #60]	@ (8016748 <Display_PSU_LED+0x60>)
 801670c:	7adb      	ldrb	r3, [r3, #11]
 801670e:	2b01      	cmp	r3, #1
 8016710:	d10a      	bne.n	8016728 <Display_PSU_LED+0x40>
    HAL_GPIO_WritePin(LED_PSU_R_GPIO_Port, LED_PSU_R_Pin, RESET);
 8016712:	2200      	movs	r2, #0
 8016714:	2140      	movs	r1, #64	@ 0x40
 8016716:	480d      	ldr	r0, [pc, #52]	@ (801674c <Display_PSU_LED+0x64>)
 8016718:	f7ed ff22 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_PSU_G_GPIO_Port, LED_PSU_G_Pin, SET);
 801671c:	2201      	movs	r2, #1
 801671e:	2180      	movs	r1, #128	@ 0x80
 8016720:	480a      	ldr	r0, [pc, #40]	@ (801674c <Display_PSU_LED+0x64>)
 8016722:	f7ed ff1d 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016726:	e00d      	b.n	8016744 <Display_PSU_LED+0x5c>
  else if(Console_Status.PSU == 2)  //Warning -> YEL
 8016728:	4b07      	ldr	r3, [pc, #28]	@ (8016748 <Display_PSU_LED+0x60>)
 801672a:	7adb      	ldrb	r3, [r3, #11]
 801672c:	2b02      	cmp	r3, #2
 801672e:	d109      	bne.n	8016744 <Display_PSU_LED+0x5c>
    HAL_GPIO_WritePin(LED_PSU_R_GPIO_Port, LED_PSU_R_Pin, RESET);
 8016730:	2200      	movs	r2, #0
 8016732:	2140      	movs	r1, #64	@ 0x40
 8016734:	4805      	ldr	r0, [pc, #20]	@ (801674c <Display_PSU_LED+0x64>)
 8016736:	f7ed ff13 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_PSU_G_GPIO_Port, LED_PSU_G_Pin, RESET);
 801673a:	2200      	movs	r2, #0
 801673c:	2180      	movs	r1, #128	@ 0x80
 801673e:	4803      	ldr	r0, [pc, #12]	@ (801674c <Display_PSU_LED+0x64>)
 8016740:	f7ed ff0e 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016744:	bf00      	nop
 8016746:	bd80      	pop	{r7, pc}
 8016748:	200089a8 	.word	0x200089a8
 801674c:	40021400 	.word	0x40021400

08016750 <Display_DP_LED>:

void Display_DP_LED(void)
{
 8016750:	b580      	push	{r7, lr}
 8016752:	af00      	add	r7, sp, #0
  //DP1 LED
  if(Console_Status.DP1 == 0)       //DP1 Pwr On -> ON
 8016754:	4b20      	ldr	r3, [pc, #128]	@ (80167d8 <Display_DP_LED+0x88>)
 8016756:	7b1b      	ldrb	r3, [r3, #12]
 8016758:	2b00      	cmp	r3, #0
 801675a:	d106      	bne.n	801676a <Display_DP_LED+0x1a>
  {
    HAL_GPIO_WritePin(LED_DP1_G_GPIO_Port, LED_DP1_G_Pin, RESET);
 801675c:	2200      	movs	r2, #0
 801675e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8016762:	481e      	ldr	r0, [pc, #120]	@ (80167dc <Display_DP_LED+0x8c>)
 8016764:	f7ed fefc 	bl	8004560 <HAL_GPIO_WritePin>
 8016768:	e009      	b.n	801677e <Display_DP_LED+0x2e>
  }
  else if(Console_Status.DP1 == 1)  //DP1 Pwr Off -> OFF
 801676a:	4b1b      	ldr	r3, [pc, #108]	@ (80167d8 <Display_DP_LED+0x88>)
 801676c:	7b1b      	ldrb	r3, [r3, #12]
 801676e:	2b01      	cmp	r3, #1
 8016770:	d105      	bne.n	801677e <Display_DP_LED+0x2e>
  {
    HAL_GPIO_WritePin(LED_DP1_G_GPIO_Port, LED_DP1_G_Pin, SET);
 8016772:	2201      	movs	r2, #1
 8016774:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8016778:	4818      	ldr	r0, [pc, #96]	@ (80167dc <Display_DP_LED+0x8c>)
 801677a:	f7ed fef1 	bl	8004560 <HAL_GPIO_WritePin>
  }

  //DP2 LED
  if(Console_Status.DP2 == 0)       //DP2 Pwr On -> ON
 801677e:	4b16      	ldr	r3, [pc, #88]	@ (80167d8 <Display_DP_LED+0x88>)
 8016780:	7b5b      	ldrb	r3, [r3, #13]
 8016782:	2b00      	cmp	r3, #0
 8016784:	d106      	bne.n	8016794 <Display_DP_LED+0x44>
  {
    HAL_GPIO_WritePin(LED_DP2_G_GPIO_Port, LED_DP2_G_Pin, RESET);
 8016786:	2200      	movs	r2, #0
 8016788:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801678c:	4813      	ldr	r0, [pc, #76]	@ (80167dc <Display_DP_LED+0x8c>)
 801678e:	f7ed fee7 	bl	8004560 <HAL_GPIO_WritePin>
 8016792:	e009      	b.n	80167a8 <Display_DP_LED+0x58>
  }
  else if(Console_Status.DP2 == 1)  //DP2 Pwr Off -> OFF
 8016794:	4b10      	ldr	r3, [pc, #64]	@ (80167d8 <Display_DP_LED+0x88>)
 8016796:	7b5b      	ldrb	r3, [r3, #13]
 8016798:	2b01      	cmp	r3, #1
 801679a:	d105      	bne.n	80167a8 <Display_DP_LED+0x58>
  {
    HAL_GPIO_WritePin(LED_DP2_G_GPIO_Port, LED_DP2_G_Pin, SET);
 801679c:	2201      	movs	r2, #1
 801679e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80167a2:	480e      	ldr	r0, [pc, #56]	@ (80167dc <Display_DP_LED+0x8c>)
 80167a4:	f7ed fedc 	bl	8004560 <HAL_GPIO_WritePin>
  }

  //DP3 LED
  if(Console_Status.DP3 == 0)       //DP3 Pwr On -> ON
 80167a8:	4b0b      	ldr	r3, [pc, #44]	@ (80167d8 <Display_DP_LED+0x88>)
 80167aa:	7b9b      	ldrb	r3, [r3, #14]
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d106      	bne.n	80167be <Display_DP_LED+0x6e>
  {
    HAL_GPIO_WritePin(LED_DP3_G_GPIO_Port, LED_DP3_G_Pin, RESET);
 80167b0:	2200      	movs	r2, #0
 80167b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80167b6:	4809      	ldr	r0, [pc, #36]	@ (80167dc <Display_DP_LED+0x8c>)
 80167b8:	f7ed fed2 	bl	8004560 <HAL_GPIO_WritePin>
  }
  else if(Console_Status.DP3 == 1)  //DP3 Pwr Off -> OFF
  {
    HAL_GPIO_WritePin(LED_DP3_G_GPIO_Port, LED_DP3_G_Pin, SET);
  }
}
 80167bc:	e009      	b.n	80167d2 <Display_DP_LED+0x82>
  else if(Console_Status.DP3 == 1)  //DP3 Pwr Off -> OFF
 80167be:	4b06      	ldr	r3, [pc, #24]	@ (80167d8 <Display_DP_LED+0x88>)
 80167c0:	7b9b      	ldrb	r3, [r3, #14]
 80167c2:	2b01      	cmp	r3, #1
 80167c4:	d105      	bne.n	80167d2 <Display_DP_LED+0x82>
    HAL_GPIO_WritePin(LED_DP3_G_GPIO_Port, LED_DP3_G_Pin, SET);
 80167c6:	2201      	movs	r2, #1
 80167c8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80167cc:	4803      	ldr	r0, [pc, #12]	@ (80167dc <Display_DP_LED+0x8c>)
 80167ce:	f7ed fec7 	bl	8004560 <HAL_GPIO_WritePin>
}
 80167d2:	bf00      	nop
 80167d4:	bd80      	pop	{r7, pc}
 80167d6:	bf00      	nop
 80167d8:	200089a8 	.word	0x200089a8
 80167dc:	40021400 	.word	0x40021400

080167e0 <Alarm_MineDet_BUZ>:
//AMDS board
void Alarm_MineDet_BUZ(void)
{
 80167e0:	b580      	push	{r7, lr}
 80167e2:	af00      	add	r7, sp, #0
   if(MineDet_Num == 0) {
 80167e4:	4b08      	ldr	r3, [pc, #32]	@ (8016808 <Alarm_MineDet_BUZ+0x28>)
 80167e6:	781b      	ldrb	r3, [r3, #0]
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d105      	bne.n	80167f8 <Alarm_MineDet_BUZ+0x18>
     //Buzzer_Off();
     HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, RESET);
 80167ec:	2200      	movs	r2, #0
 80167ee:	2108      	movs	r1, #8
 80167f0:	4806      	ldr	r0, [pc, #24]	@ (801680c <Alarm_MineDet_BUZ+0x2c>)
 80167f2:	f7ed feb5 	bl	8004560 <HAL_GPIO_WritePin>
   }
   else {
     //Buzzer_On();
     HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, SET);
   }
}
 80167f6:	e004      	b.n	8016802 <Alarm_MineDet_BUZ+0x22>
     HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, SET);
 80167f8:	2201      	movs	r2, #1
 80167fa:	2108      	movs	r1, #8
 80167fc:	4803      	ldr	r0, [pc, #12]	@ (801680c <Alarm_MineDet_BUZ+0x2c>)
 80167fe:	f7ed feaf 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016802:	bf00      	nop
 8016804:	bd80      	pop	{r7, pc}
 8016806:	bf00      	nop
 8016808:	200089a3 	.word	0x200089a3
 801680c:	40020000 	.word	0x40020000

08016810 <Display_Charger_LED>:

void Display_Charger_LED(void)
{
 8016810:	b580      	push	{r7, lr}
 8016812:	af00      	add	r7, sp, #0
  //Charger LED
  if(Console_Status.Charger == 0)       //Charger Normal -> GRN
 8016814:	4b11      	ldr	r3, [pc, #68]	@ (801685c <Display_Charger_LED+0x4c>)
 8016816:	7c1b      	ldrb	r3, [r3, #16]
 8016818:	2b00      	cmp	r3, #0
 801681a:	d10c      	bne.n	8016836 <Display_Charger_LED+0x26>
  {
    HAL_GPIO_WritePin(LED_CHG_R_GPIO_Port, LED_CHG_R_Pin, SET);
 801681c:	2201      	movs	r2, #1
 801681e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8016822:	480f      	ldr	r0, [pc, #60]	@ (8016860 <Display_Charger_LED+0x50>)
 8016824:	f7ed fe9c 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_CHG_G_GPIO_Port, LED_CHG_G_Pin, RESET);
 8016828:	2200      	movs	r2, #0
 801682a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801682e:	480c      	ldr	r0, [pc, #48]	@ (8016860 <Display_Charger_LED+0x50>)
 8016830:	f7ed fe96 	bl	8004560 <HAL_GPIO_WritePin>
  else if(Console_Status.Charger == 1)  //Charger Abnormal -> RED
  {
    HAL_GPIO_WritePin(LED_CHG_R_GPIO_Port, LED_CHG_R_Pin, RESET);
    HAL_GPIO_WritePin(LED_CHG_G_GPIO_Port, LED_CHG_G_Pin, SET);
  }
}
 8016834:	e00f      	b.n	8016856 <Display_Charger_LED+0x46>
  else if(Console_Status.Charger == 1)  //Charger Abnormal -> RED
 8016836:	4b09      	ldr	r3, [pc, #36]	@ (801685c <Display_Charger_LED+0x4c>)
 8016838:	7c1b      	ldrb	r3, [r3, #16]
 801683a:	2b01      	cmp	r3, #1
 801683c:	d10b      	bne.n	8016856 <Display_Charger_LED+0x46>
    HAL_GPIO_WritePin(LED_CHG_R_GPIO_Port, LED_CHG_R_Pin, RESET);
 801683e:	2200      	movs	r2, #0
 8016840:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8016844:	4806      	ldr	r0, [pc, #24]	@ (8016860 <Display_Charger_LED+0x50>)
 8016846:	f7ed fe8b 	bl	8004560 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_CHG_G_GPIO_Port, LED_CHG_G_Pin, SET);
 801684a:	2201      	movs	r2, #1
 801684c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8016850:	4803      	ldr	r0, [pc, #12]	@ (8016860 <Display_Charger_LED+0x50>)
 8016852:	f7ed fe85 	bl	8004560 <HAL_GPIO_WritePin>
}
 8016856:	bf00      	nop
 8016858:	bd80      	pop	{r7, pc}
 801685a:	bf00      	nop
 801685c:	200089a8 	.word	0x200089a8
 8016860:	40021400 	.word	0x40021400

08016864 <Display_SOC_7SEG>:

void Display_SOC_7SEG(void)
{
 8016864:	b580      	push	{r7, lr}
 8016866:	b082      	sub	sp, #8
 8016868:	af00      	add	r7, sp, #0


  uint16_t num;

  num = (uint16_t)Bat.SOC_Val;
 801686a:	4b09      	ldr	r3, [pc, #36]	@ (8016890 <Display_SOC_7SEG+0x2c>)
 801686c:	881b      	ldrh	r3, [r3, #0]
 801686e:	80fb      	strh	r3, [r7, #6]

   if(num > 100) {
 8016870:	88fb      	ldrh	r3, [r7, #6]
 8016872:	2b64      	cmp	r3, #100	@ 0x64
 8016874:	d903      	bls.n	801687e <Display_SOC_7SEG+0x1a>
    Display_3Digit("Err");
 8016876:	4807      	ldr	r0, [pc, #28]	@ (8016894 <Display_SOC_7SEG+0x30>)
 8016878:	f7f4 f920 	bl	800aabc <Display_3Digit>
  }
  else {
    Display_Number(num);
  }
}
 801687c:	e003      	b.n	8016886 <Display_SOC_7SEG+0x22>
    Display_Number(num);
 801687e:	88fb      	ldrh	r3, [r7, #6]
 8016880:	4618      	mov	r0, r3
 8016882:	f7f4 f947 	bl	800ab14 <Display_Number>
}
 8016886:	bf00      	nop
 8016888:	3708      	adds	r7, #8
 801688a:	46bd      	mov	sp, r7
 801688c:	bd80      	pop	{r7, pc}
 801688e:	bf00      	nop
 8016890:	200050fc 	.word	0x200050fc
 8016894:	0801e7c8 	.word	0x0801e7c8

08016898 <Print_Read_Status>:

void Print_Read_Status(void)
{
 8016898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801689c:	b084      	sub	sp, #16
 801689e:	af04      	add	r7, sp, #16
  printf("PSU(%d %d) : ", PSU_Status1, PSU_Status2);
 80168a0:	4b25      	ldr	r3, [pc, #148]	@ (8016938 <Print_Read_Status+0xa0>)
 80168a2:	781b      	ldrb	r3, [r3, #0]
 80168a4:	4619      	mov	r1, r3
 80168a6:	4b25      	ldr	r3, [pc, #148]	@ (801693c <Print_Read_Status+0xa4>)
 80168a8:	781b      	ldrb	r3, [r3, #0]
 80168aa:	461a      	mov	r2, r3
 80168ac:	4824      	ldr	r0, [pc, #144]	@ (8016940 <Print_Read_Status+0xa8>)
 80168ae:	f001 ff59 	bl	8018764 <iprintf>
  printf("DP(%d %d %d) : ", DP_Status1, DP_Status2, DP_Status3);
 80168b2:	4b24      	ldr	r3, [pc, #144]	@ (8016944 <Print_Read_Status+0xac>)
 80168b4:	781b      	ldrb	r3, [r3, #0]
 80168b6:	4619      	mov	r1, r3
 80168b8:	4b23      	ldr	r3, [pc, #140]	@ (8016948 <Print_Read_Status+0xb0>)
 80168ba:	781b      	ldrb	r3, [r3, #0]
 80168bc:	461a      	mov	r2, r3
 80168be:	4b23      	ldr	r3, [pc, #140]	@ (801694c <Print_Read_Status+0xb4>)
 80168c0:	781b      	ldrb	r3, [r3, #0]
 80168c2:	4823      	ldr	r0, [pc, #140]	@ (8016950 <Print_Read_Status+0xb8>)
 80168c4:	f001 ff4e 	bl	8018764 <iprintf>
  printf("Buz(%d) : ", MineDet_Num);
 80168c8:	4b22      	ldr	r3, [pc, #136]	@ (8016954 <Print_Read_Status+0xbc>)
 80168ca:	781b      	ldrb	r3, [r3, #0]
 80168cc:	4619      	mov	r1, r3
 80168ce:	4822      	ldr	r0, [pc, #136]	@ (8016958 <Print_Read_Status+0xc0>)
 80168d0:	f001 ff48 	bl	8018764 <iprintf>
  printf("CHG(%d) ", Charger);
 80168d4:	4b21      	ldr	r3, [pc, #132]	@ (801695c <Print_Read_Status+0xc4>)
 80168d6:	781b      	ldrb	r3, [r3, #0]
 80168d8:	4619      	mov	r1, r3
 80168da:	4821      	ldr	r0, [pc, #132]	@ (8016960 <Print_Read_Status+0xc8>)
 80168dc:	f001 ff42 	bl	8018764 <iprintf>

  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
         (uint8_t)Bat.SOC_Val, Bat.Voltage, Bat.AvgCurrent, Bat.CycleCount, Bat.InternalTemp);
 80168e0:	4b20      	ldr	r3, [pc, #128]	@ (8016964 <Print_Read_Status+0xcc>)
 80168e2:	881b      	ldrh	r3, [r3, #0]
 80168e4:	b2db      	uxtb	r3, r3
  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
 80168e6:	461d      	mov	r5, r3
         (uint8_t)Bat.SOC_Val, Bat.Voltage, Bat.AvgCurrent, Bat.CycleCount, Bat.InternalTemp);
 80168e8:	4b1e      	ldr	r3, [pc, #120]	@ (8016964 <Print_Read_Status+0xcc>)
 80168ea:	885b      	ldrh	r3, [r3, #2]
  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
 80168ec:	461e      	mov	r6, r3
         (uint8_t)Bat.SOC_Val, Bat.Voltage, Bat.AvgCurrent, Bat.CycleCount, Bat.InternalTemp);
 80168ee:	4b1d      	ldr	r3, [pc, #116]	@ (8016964 <Print_Read_Status+0xcc>)
 80168f0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
 80168f4:	4698      	mov	r8, r3
         (uint8_t)Bat.SOC_Val, Bat.Voltage, Bat.AvgCurrent, Bat.CycleCount, Bat.InternalTemp);
 80168f6:	4b1b      	ldr	r3, [pc, #108]	@ (8016964 <Print_Read_Status+0xcc>)
 80168f8:	88db      	ldrh	r3, [r3, #6]
  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
 80168fa:	461c      	mov	r4, r3
         (uint8_t)Bat.SOC_Val, Bat.Voltage, Bat.AvgCurrent, Bat.CycleCount, Bat.InternalTemp);
 80168fc:	4b19      	ldr	r3, [pc, #100]	@ (8016964 <Print_Read_Status+0xcc>)
 80168fe:	689b      	ldr	r3, [r3, #8]
  printf("bat: SOC=%d%% V=%dmV AI=%dmA  CC=%dcount IT=%.1fC\n", \
 8016900:	4618      	mov	r0, r3
 8016902:	f7e9 fe31 	bl	8000568 <__aeabi_f2d>
 8016906:	4602      	mov	r2, r0
 8016908:	460b      	mov	r3, r1
 801690a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801690e:	9400      	str	r4, [sp, #0]
 8016910:	4643      	mov	r3, r8
 8016912:	4632      	mov	r2, r6
 8016914:	4629      	mov	r1, r5
 8016916:	4814      	ldr	r0, [pc, #80]	@ (8016968 <Print_Read_Status+0xd0>)
 8016918:	f001 ff24 	bl	8018764 <iprintf>

  printf("MineDet(%d) : ", MineDet_Num);
 801691c:	4b0d      	ldr	r3, [pc, #52]	@ (8016954 <Print_Read_Status+0xbc>)
 801691e:	781b      	ldrb	r3, [r3, #0]
 8016920:	4619      	mov	r1, r3
 8016922:	4812      	ldr	r0, [pc, #72]	@ (801696c <Print_Read_Status+0xd4>)
 8016924:	f001 ff1e 	bl	8018764 <iprintf>

  printf("\n");
 8016928:	200a      	movs	r0, #10
 801692a:	f001 ff2d 	bl	8018788 <putchar>

}
 801692e:	bf00      	nop
 8016930:	46bd      	mov	sp, r7
 8016932:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016936:	bf00      	nop
 8016938:	2000899e 	.word	0x2000899e
 801693c:	2000899f 	.word	0x2000899f
 8016940:	0801e7cc 	.word	0x0801e7cc
 8016944:	200089a0 	.word	0x200089a0
 8016948:	200089a1 	.word	0x200089a1
 801694c:	200089a2 	.word	0x200089a2
 8016950:	0801e7dc 	.word	0x0801e7dc
 8016954:	200089a3 	.word	0x200089a3
 8016958:	0801e7ec 	.word	0x0801e7ec
 801695c:	200089a4 	.word	0x200089a4
 8016960:	0801e7f8 	.word	0x0801e7f8
 8016964:	200050fc 	.word	0x200050fc
 8016968:	0801e804 	.word	0x0801e804
 801696c:	0801e838 	.word	0x0801e838

08016970 <Process_Init>:

static void Collect_Portable_Status(void);
static void Display_Portable_LED(void);

void Process_Init(void)
{
 8016970:	b480      	push	{r7}
 8016972:	af00      	add	r7, sp, #0
  collect_stamp_100ms = 0;
 8016974:	4b09      	ldr	r3, [pc, #36]	@ (801699c <Process_Init+0x2c>)
 8016976:	2200      	movs	r2, #0
 8016978:	601a      	str	r2, [r3, #0]
  collect_stamp_500ms = 0;
 801697a:	4b09      	ldr	r3, [pc, #36]	@ (80169a0 <Process_Init+0x30>)
 801697c:	2200      	movs	r2, #0
 801697e:	601a      	str	r2, [r3, #0]
  collect_stamp_1sec = 0;
 8016980:	4b08      	ldr	r3, [pc, #32]	@ (80169a4 <Process_Init+0x34>)
 8016982:	2200      	movs	r2, #0
 8016984:	601a      	str	r2, [r3, #0]
  display_stamp_1sec = 0;
 8016986:	4b08      	ldr	r3, [pc, #32]	@ (80169a8 <Process_Init+0x38>)
 8016988:	2200      	movs	r2, #0
 801698a:	601a      	str	r2, [r3, #0]
  send_stamp_1sec = 0;
 801698c:	4b07      	ldr	r3, [pc, #28]	@ (80169ac <Process_Init+0x3c>)
 801698e:	2200      	movs	r2, #0
 8016990:	601a      	str	r2, [r3, #0]
}
 8016992:	bf00      	nop
 8016994:	46bd      	mov	sp, r7
 8016996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801699a:	4770      	bx	lr
 801699c:	20008b50 	.word	0x20008b50
 80169a0:	20008b54 	.word	0x20008b54
 80169a4:	20008b58 	.word	0x20008b58
 80169a8:	20008b5c 	.word	0x20008b5c
 80169ac:	20008b60 	.word	0x20008b60

080169b0 <Process_Portable_Status>:

void Process_Portable_Status(void)
{
 80169b0:	b580      	push	{r7, lr}
 80169b2:	af00      	add	r7, sp, #0
  //Ethernet UDP Server
  ethernetif_input(&gnetif);
 80169b4:	4813      	ldr	r0, [pc, #76]	@ (8016a04 <Process_Portable_Status+0x54>)
 80169b6:	f7f2 ff47 	bl	8009848 <ethernetif_input>
  sys_check_timeouts();
 80169ba:	f7fb fc2b 	bl	8012214 <sys_check_timeouts>

  Read_FAN_Status();
 80169be:	f7ff f9ed 	bl	8015d9c <Read_FAN_Status>

  if (fan_done == 1 && (mills() - collect_stamp_1sec >= 1000))
 80169c2:	4b11      	ldr	r3, [pc, #68]	@ (8016a08 <Process_Portable_Status+0x58>)
 80169c4:	781b      	ldrb	r3, [r3, #0]
 80169c6:	2b01      	cmp	r3, #1
 80169c8:	d116      	bne.n	80169f8 <Process_Portable_Status+0x48>
 80169ca:	f000 fa5f 	bl	8016e8c <HAL_GetTick>
 80169ce:	4602      	mov	r2, r0
 80169d0:	4b0e      	ldr	r3, [pc, #56]	@ (8016a0c <Process_Portable_Status+0x5c>)
 80169d2:	681b      	ldr	r3, [r3, #0]
 80169d4:	1ad3      	subs	r3, r2, r3
 80169d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80169da:	d30d      	bcc.n	80169f8 <Process_Portable_Status+0x48>
  {
    Collect_Portable_Status();
 80169dc:	f000 f81a 	bl	8016a14 <Collect_Portable_Status>
    Display_Portable_LED();
 80169e0:	f000 f836 	bl	8016a50 <Display_Portable_LED>
    Send_Portable_Status();
 80169e4:	f000 f850 	bl	8016a88 <Send_Portable_Status>

    fan_done = 0;
 80169e8:	4b07      	ldr	r3, [pc, #28]	@ (8016a08 <Process_Portable_Status+0x58>)
 80169ea:	2200      	movs	r2, #0
 80169ec:	701a      	strb	r2, [r3, #0]
    collect_stamp_1sec = mills();
 80169ee:	f000 fa4d 	bl	8016e8c <HAL_GetTick>
 80169f2:	4603      	mov	r3, r0
 80169f4:	4a05      	ldr	r2, [pc, #20]	@ (8016a0c <Process_Portable_Status+0x5c>)
 80169f6:	6013      	str	r3, [r2, #0]
  }

  Control_Fan(&Console_Status);
 80169f8:	4805      	ldr	r0, [pc, #20]	@ (8016a10 <Process_Portable_Status+0x60>)
 80169fa:	f7f3 feab 	bl	800a754 <Control_Fan>
}
 80169fe:	bf00      	nop
 8016a00:	bd80      	pop	{r7, pc}
 8016a02:	bf00      	nop
 8016a04:	200004d4 	.word	0x200004d4
 8016a08:	2000518e 	.word	0x2000518e
 8016a0c:	20008b58 	.word	0x20008b58
 8016a10:	200089a8 	.word	0x200089a8

08016a14 <Collect_Portable_Status>:


static void Collect_Portable_Status(void)
{
 8016a14:	b580      	push	{r7, lr}
 8016a16:	af00      	add	r7, sp, #0
  Read_Temp_Value();
 8016a18:	f7ff f994 	bl	8015d44 <Read_Temp_Value>
  Read_PSU_Status();
 8016a1c:	f7ff f9ea 	bl	8015df4 <Read_PSU_Status>
  Read_DP_Status();
 8016a20:	f7ff fa02 	bl	8015e28 <Read_DP_Status>
  Read_MineDet_Number();
 8016a24:	f7ff fa24 	bl	8015e70 <Read_MineDet_Number>
  Read_Charger_Status();
 8016a28:	f7ff fa2e 	bl	8015e88 <Read_Charger_Status>
  Read_BAT_Status();
 8016a2c:	f7ff fa3c 	bl	8015ea8 <Read_BAT_Status>
  Read_BUZ_Status();
 8016a30:	f7ff fa68 	bl	8015f04 <Read_BUZ_Status>

  Store_Portable_Status();
 8016a34:	f7ff fbea 	bl	801620c <Store_Portable_Status>
  UDP_Make_StatusPacket();
 8016a38:	f000 f8fc 	bl	8016c34 <UDP_Make_StatusPacket>


  //----------------------------------------------------
  HAL_GPIO_TogglePin(LD3_RED_GPIO_Port, LD3_RED_Pin);
 8016a3c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8016a40:	4802      	ldr	r0, [pc, #8]	@ (8016a4c <Collect_Portable_Status+0x38>)
 8016a42:	f7ed fda6 	bl	8004592 <HAL_GPIO_TogglePin>

}
 8016a46:	bf00      	nop
 8016a48:	bd80      	pop	{r7, pc}
 8016a4a:	bf00      	nop
 8016a4c:	40020400 	.word	0x40020400

08016a50 <Display_Portable_LED>:


static void Display_Portable_LED(void)
{
 8016a50:	b580      	push	{r7, lr}
 8016a52:	af00      	add	r7, sp, #0
  Display_Temp_LED();
 8016a54:	f7ff fd9c 	bl	8016590 <Display_Temp_LED>
  Display_FAN1_LED();
 8016a58:	f7ff fdde 	bl	8016618 <Display_FAN1_LED>
  Display_FAN2_LED();
 8016a5c:	f7ff fe10 	bl	8016680 <Display_FAN2_LED>
  Display_PSU_LED();
 8016a60:	f7ff fe42 	bl	80166e8 <Display_PSU_LED>
  Display_DP_LED();
 8016a64:	f7ff fe74 	bl	8016750 <Display_DP_LED>
  Display_Charger_LED();
 8016a68:	f7ff fed2 	bl	8016810 <Display_Charger_LED>
  Alarm_MineDet_BUZ();
 8016a6c:	f7ff feb8 	bl	80167e0 <Alarm_MineDet_BUZ>
  Display_SOC_7SEG();
 8016a70:	f7ff fef8 	bl	8016864 <Display_SOC_7SEG>

  Print_Portable_Status();
 8016a74:	f7ff fc5c 	bl	8016330 <Print_Portable_Status>

   //----------------------------------------------------

  HAL_GPIO_TogglePin(LD2_BLU_GPIO_Port, LD2_BLU_Pin);
 8016a78:	2180      	movs	r1, #128	@ 0x80
 8016a7a:	4802      	ldr	r0, [pc, #8]	@ (8016a84 <Display_Portable_LED+0x34>)
 8016a7c:	f7ed fd89 	bl	8004592 <HAL_GPIO_TogglePin>
}
 8016a80:	bf00      	nop
 8016a82:	bd80      	pop	{r7, pc}
 8016a84:	40020400 	.word	0x40020400

08016a88 <Send_Portable_Status>:
#include "send.h"
#include "udp_protocol.h"
#include "udp_server.h"

void Send_Portable_Status(void)
{
 8016a88:	b580      	push	{r7, lr}
 8016a8a:	af00      	add	r7, sp, #0
	StatusCount++;
 8016a8c:	4b07      	ldr	r3, [pc, #28]	@ (8016aac <Send_Portable_Status+0x24>)
 8016a8e:	681b      	ldr	r3, [r3, #0]
 8016a90:	3301      	adds	r3, #1
 8016a92:	4a06      	ldr	r2, [pc, #24]	@ (8016aac <Send_Portable_Status+0x24>)
 8016a94:	6013      	str	r3, [r2, #0]
	UDP_Make_StatusPacket();
 8016a96:	f000 f8cd 	bl	8016c34 <UDP_Make_StatusPacket>
	udp_send_multicast(&status);
 8016a9a:	4805      	ldr	r0, [pc, #20]	@ (8016ab0 <Send_Portable_Status+0x28>)
 8016a9c:	f7f4 f9e2 	bl	800ae64 <udp_send_multicast>
	print_status_packet(&status);
 8016aa0:	4803      	ldr	r0, [pc, #12]	@ (8016ab0 <Send_Portable_Status+0x28>)
 8016aa2:	f000 f94f 	bl	8016d44 <print_status_packet>
}
 8016aa6:	bf00      	nop
 8016aa8:	bd80      	pop	{r7, pc}
 8016aaa:	bf00      	nop
 8016aac:	20008b9c 	.word	0x20008b9c
 8016ab0:	20008b78 	.word	0x20008b78

08016ab4 <UDP_Protocol_Init>:
  status.Bat_IntTemp    = 0;
}


void UDP_Protocol_Init(void)
{
 8016ab4:	b480      	push	{r7}
 8016ab6:	af00      	add	r7, sp, #0
//  UDP_ReplyPacket_Init();
//  UDP_RequestPacket_Init();
//  UDP_StatusPacket_Init();
	StatusCount = 0;
 8016ab8:	4b05      	ldr	r3, [pc, #20]	@ (8016ad0 <UDP_Protocol_Init+0x1c>)
 8016aba:	2200      	movs	r2, #0
 8016abc:	601a      	str	r2, [r3, #0]
	ReplyCount = 0;
 8016abe:	4b05      	ldr	r3, [pc, #20]	@ (8016ad4 <UDP_Protocol_Init+0x20>)
 8016ac0:	2200      	movs	r2, #0
 8016ac2:	601a      	str	r2, [r3, #0]
}
 8016ac4:	bf00      	nop
 8016ac6:	46bd      	mov	sp, r7
 8016ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016acc:	4770      	bx	lr
 8016ace:	bf00      	nop
 8016ad0:	20008b9c 	.word	0x20008b9c
 8016ad4:	20008ba0 	.word	0x20008ba0

08016ad8 <UDP_GetFanStatus1>:

//Fan3, Fan2, Fan1
static uint8_t UDP_GetFanStatus1(void)
{
 8016ad8:	b480      	push	{r7}
 8016ada:	b083      	sub	sp, #12
 8016adc:	af00      	add	r7, sp, #0
  uint8_t Fan_Status1 = 0;
 8016ade:	2300      	movs	r3, #0
 8016ae0:	71fb      	strb	r3, [r7, #7]

  Fan_Status1  =  FAN_Sense1 & 0x01;
 8016ae2:	4b12      	ldr	r3, [pc, #72]	@ (8016b2c <UDP_GetFanStatus1+0x54>)
 8016ae4:	781b      	ldrb	r3, [r3, #0]
 8016ae6:	f003 0301 	and.w	r3, r3, #1
 8016aea:	71fb      	strb	r3, [r7, #7]
  Fan_Status1 |= (FAN_Sense2 & 0x01) << 1;
 8016aec:	4b10      	ldr	r3, [pc, #64]	@ (8016b30 <UDP_GetFanStatus1+0x58>)
 8016aee:	781b      	ldrb	r3, [r3, #0]
 8016af0:	005b      	lsls	r3, r3, #1
 8016af2:	b25b      	sxtb	r3, r3
 8016af4:	f003 0302 	and.w	r3, r3, #2
 8016af8:	b25a      	sxtb	r2, r3
 8016afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016afe:	4313      	orrs	r3, r2
 8016b00:	b25b      	sxtb	r3, r3
 8016b02:	71fb      	strb	r3, [r7, #7]
  Fan_Status1 |= (FAN_Sense3 & 0x01) << 2;
 8016b04:	4b0b      	ldr	r3, [pc, #44]	@ (8016b34 <UDP_GetFanStatus1+0x5c>)
 8016b06:	781b      	ldrb	r3, [r3, #0]
 8016b08:	009b      	lsls	r3, r3, #2
 8016b0a:	b25b      	sxtb	r3, r3
 8016b0c:	f003 0304 	and.w	r3, r3, #4
 8016b10:	b25a      	sxtb	r2, r3
 8016b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016b16:	4313      	orrs	r3, r2
 8016b18:	b25b      	sxtb	r3, r3
 8016b1a:	71fb      	strb	r3, [r7, #7]

  return Fan_Status1;
 8016b1c:	79fb      	ldrb	r3, [r7, #7]
}
 8016b1e:	4618      	mov	r0, r3
 8016b20:	370c      	adds	r7, #12
 8016b22:	46bd      	mov	sp, r7
 8016b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b28:	4770      	bx	lr
 8016b2a:	bf00      	nop
 8016b2c:	20008998 	.word	0x20008998
 8016b30:	20008999 	.word	0x20008999
 8016b34:	2000899a 	.word	0x2000899a

08016b38 <UDP_GetFanStatus2>:

//Fan6, Fan5, Fan4
static uint8_t UDP_GetFanStatus2(void)
{
 8016b38:	b480      	push	{r7}
 8016b3a:	b083      	sub	sp, #12
 8016b3c:	af00      	add	r7, sp, #0
  uint8_t Fan_Status2 = 0;
 8016b3e:	2300      	movs	r3, #0
 8016b40:	71fb      	strb	r3, [r7, #7]

  Fan_Status2  =  FAN_Sense4 & 0x01;
 8016b42:	4b12      	ldr	r3, [pc, #72]	@ (8016b8c <UDP_GetFanStatus2+0x54>)
 8016b44:	781b      	ldrb	r3, [r3, #0]
 8016b46:	f003 0301 	and.w	r3, r3, #1
 8016b4a:	71fb      	strb	r3, [r7, #7]
  Fan_Status2 |= (FAN_Sense5 & 0x01) << 1;
 8016b4c:	4b10      	ldr	r3, [pc, #64]	@ (8016b90 <UDP_GetFanStatus2+0x58>)
 8016b4e:	781b      	ldrb	r3, [r3, #0]
 8016b50:	005b      	lsls	r3, r3, #1
 8016b52:	b25b      	sxtb	r3, r3
 8016b54:	f003 0302 	and.w	r3, r3, #2
 8016b58:	b25a      	sxtb	r2, r3
 8016b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016b5e:	4313      	orrs	r3, r2
 8016b60:	b25b      	sxtb	r3, r3
 8016b62:	71fb      	strb	r3, [r7, #7]
  Fan_Status2 |= (FAN_Sense6 & 0x01) << 2;
 8016b64:	4b0b      	ldr	r3, [pc, #44]	@ (8016b94 <UDP_GetFanStatus2+0x5c>)
 8016b66:	781b      	ldrb	r3, [r3, #0]
 8016b68:	009b      	lsls	r3, r3, #2
 8016b6a:	b25b      	sxtb	r3, r3
 8016b6c:	f003 0304 	and.w	r3, r3, #4
 8016b70:	b25a      	sxtb	r2, r3
 8016b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016b76:	4313      	orrs	r3, r2
 8016b78:	b25b      	sxtb	r3, r3
 8016b7a:	71fb      	strb	r3, [r7, #7]

  return Fan_Status2;
 8016b7c:	79fb      	ldrb	r3, [r7, #7]
}
 8016b7e:	4618      	mov	r0, r3
 8016b80:	370c      	adds	r7, #12
 8016b82:	46bd      	mov	sp, r7
 8016b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b88:	4770      	bx	lr
 8016b8a:	bf00      	nop
 8016b8c:	2000899b 	.word	0x2000899b
 8016b90:	2000899c 	.word	0x2000899c
 8016b94:	2000899d 	.word	0x2000899d

08016b98 <UDP_GetPSUStatus>:

static uint8_t UDP_GetPSUStatus(void)
{
 8016b98:	b480      	push	{r7}
 8016b9a:	b083      	sub	sp, #12
 8016b9c:	af00      	add	r7, sp, #0
  uint8_t PSUStatus;

  PSUStatus  =  PSU_Status1 & 0x01;
 8016b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8016bd0 <UDP_GetPSUStatus+0x38>)
 8016ba0:	781b      	ldrb	r3, [r3, #0]
 8016ba2:	f003 0301 	and.w	r3, r3, #1
 8016ba6:	71fb      	strb	r3, [r7, #7]
  PSUStatus |= (PSU_Status2 & 0x01) << 1;
 8016ba8:	4b0a      	ldr	r3, [pc, #40]	@ (8016bd4 <UDP_GetPSUStatus+0x3c>)
 8016baa:	781b      	ldrb	r3, [r3, #0]
 8016bac:	005b      	lsls	r3, r3, #1
 8016bae:	b25b      	sxtb	r3, r3
 8016bb0:	f003 0302 	and.w	r3, r3, #2
 8016bb4:	b25a      	sxtb	r2, r3
 8016bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016bba:	4313      	orrs	r3, r2
 8016bbc:	b25b      	sxtb	r3, r3
 8016bbe:	71fb      	strb	r3, [r7, #7]

  return PSUStatus;
 8016bc0:	79fb      	ldrb	r3, [r7, #7]
}
 8016bc2:	4618      	mov	r0, r3
 8016bc4:	370c      	adds	r7, #12
 8016bc6:	46bd      	mov	sp, r7
 8016bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bcc:	4770      	bx	lr
 8016bce:	bf00      	nop
 8016bd0:	2000899e 	.word	0x2000899e
 8016bd4:	2000899f 	.word	0x2000899f

08016bd8 <UDP_GetDPStatus>:

static uint8_t UDP_GetDPStatus(void)
{
 8016bd8:	b480      	push	{r7}
 8016bda:	b083      	sub	sp, #12
 8016bdc:	af00      	add	r7, sp, #0
  uint8_t DPStatus;

  DPStatus  =  DP_Status1 & 0x01;
 8016bde:	4b12      	ldr	r3, [pc, #72]	@ (8016c28 <UDP_GetDPStatus+0x50>)
 8016be0:	781b      	ldrb	r3, [r3, #0]
 8016be2:	f003 0301 	and.w	r3, r3, #1
 8016be6:	71fb      	strb	r3, [r7, #7]
  DPStatus |= (DP_Status2 & 0x01) << 1;
 8016be8:	4b10      	ldr	r3, [pc, #64]	@ (8016c2c <UDP_GetDPStatus+0x54>)
 8016bea:	781b      	ldrb	r3, [r3, #0]
 8016bec:	005b      	lsls	r3, r3, #1
 8016bee:	b25b      	sxtb	r3, r3
 8016bf0:	f003 0302 	and.w	r3, r3, #2
 8016bf4:	b25a      	sxtb	r2, r3
 8016bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016bfa:	4313      	orrs	r3, r2
 8016bfc:	b25b      	sxtb	r3, r3
 8016bfe:	71fb      	strb	r3, [r7, #7]
  DPStatus |= (DP_Status3 & 0x01) << 2;
 8016c00:	4b0b      	ldr	r3, [pc, #44]	@ (8016c30 <UDP_GetDPStatus+0x58>)
 8016c02:	781b      	ldrb	r3, [r3, #0]
 8016c04:	009b      	lsls	r3, r3, #2
 8016c06:	b25b      	sxtb	r3, r3
 8016c08:	f003 0304 	and.w	r3, r3, #4
 8016c0c:	b25a      	sxtb	r2, r3
 8016c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016c12:	4313      	orrs	r3, r2
 8016c14:	b25b      	sxtb	r3, r3
 8016c16:	71fb      	strb	r3, [r7, #7]

  return DPStatus;
 8016c18:	79fb      	ldrb	r3, [r7, #7]
}
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	370c      	adds	r7, #12
 8016c1e:	46bd      	mov	sp, r7
 8016c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c24:	4770      	bx	lr
 8016c26:	bf00      	nop
 8016c28:	200089a0 	.word	0x200089a0
 8016c2c:	200089a1 	.word	0x200089a1
 8016c30:	200089a2 	.word	0x200089a2

08016c34 <UDP_Make_StatusPacket>:

void UDP_Make_StatusPacket(void)
{
 8016c34:	b580      	push	{r7, lr}
 8016c36:	af00      	add	r7, sp, #0
  //Header
  status.Sender   = 0x01;
 8016c38:	4b26      	ldr	r3, [pc, #152]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c3a:	2201      	movs	r2, #1
 8016c3c:	701a      	strb	r2, [r3, #0]
  status.Receiver = 0x02;
 8016c3e:	4b25      	ldr	r3, [pc, #148]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c40:	2202      	movs	r2, #2
 8016c42:	705a      	strb	r2, [r3, #1]
  status.Command  = ID_STATUS;
 8016c44:	4b23      	ldr	r3, [pc, #140]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c46:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8016c4a:	805a      	strh	r2, [r3, #2]
  status.Size     = sizeof(StatusPacket_t) - HEAD_SIZE;
 8016c4c:	4b21      	ldr	r3, [pc, #132]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c4e:	221a      	movs	r2, #26
 8016c50:	809a      	strh	r2, [r3, #4]
  status.Count    = StatusCount;
 8016c52:	4b21      	ldr	r3, [pc, #132]	@ (8016cd8 <UDP_Make_StatusPacket+0xa4>)
 8016c54:	681b      	ldr	r3, [r3, #0]
 8016c56:	4a1f      	ldr	r2, [pc, #124]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c58:	6093      	str	r3, [r2, #8]

  //Body
  status.Temp1 = Temp_Val1;
 8016c5a:	4b20      	ldr	r3, [pc, #128]	@ (8016cdc <UDP_Make_StatusPacket+0xa8>)
 8016c5c:	681b      	ldr	r3, [r3, #0]
 8016c5e:	4a1d      	ldr	r2, [pc, #116]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c60:	60d3      	str	r3, [r2, #12]
  status.Temp2 = Temp_Val2;
 8016c62:	4b1f      	ldr	r3, [pc, #124]	@ (8016ce0 <UDP_Make_StatusPacket+0xac>)
 8016c64:	681b      	ldr	r3, [r3, #0]
 8016c66:	4a1b      	ldr	r2, [pc, #108]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c68:	6113      	str	r3, [r2, #16]
  status.FAN1  = UDP_GetFanStatus1();
 8016c6a:	f7ff ff35 	bl	8016ad8 <UDP_GetFanStatus1>
 8016c6e:	4603      	mov	r3, r0
 8016c70:	461a      	mov	r2, r3
 8016c72:	4b18      	ldr	r3, [pc, #96]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c74:	751a      	strb	r2, [r3, #20]
  status.FAN2  = UDP_GetFanStatus2();
 8016c76:	f7ff ff5f 	bl	8016b38 <UDP_GetFanStatus2>
 8016c7a:	4603      	mov	r3, r0
 8016c7c:	461a      	mov	r2, r3
 8016c7e:	4b15      	ldr	r3, [pc, #84]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c80:	755a      	strb	r2, [r3, #21]
  status.PSU   = UDP_GetPSUStatus();
 8016c82:	f7ff ff89 	bl	8016b98 <UDP_GetPSUStatus>
 8016c86:	4603      	mov	r3, r0
 8016c88:	461a      	mov	r2, r3
 8016c8a:	4b12      	ldr	r3, [pc, #72]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c8c:	759a      	strb	r2, [r3, #22]
  status.DP    = UDP_GetDPStatus();
 8016c8e:	f7ff ffa3 	bl	8016bd8 <UDP_GetDPStatus>
 8016c92:	4603      	mov	r3, r0
 8016c94:	461a      	mov	r2, r3
 8016c96:	4b0f      	ldr	r3, [pc, #60]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016c98:	75da      	strb	r2, [r3, #23]
  status.Charger        = Charger;
 8016c9a:	4b12      	ldr	r3, [pc, #72]	@ (8016ce4 <UDP_Make_StatusPacket+0xb0>)
 8016c9c:	781a      	ldrb	r2, [r3, #0]
 8016c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016ca0:	761a      	strb	r2, [r3, #24]
  status.Bat_SOC        = Bat.SOC_Val;
 8016ca2:	4b11      	ldr	r3, [pc, #68]	@ (8016ce8 <UDP_Make_StatusPacket+0xb4>)
 8016ca4:	881a      	ldrh	r2, [r3, #0]
 8016ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016ca8:	835a      	strh	r2, [r3, #26]
  status.Bat_Volt       = Bat.Voltage;
 8016caa:	4b0f      	ldr	r3, [pc, #60]	@ (8016ce8 <UDP_Make_StatusPacket+0xb4>)
 8016cac:	885a      	ldrh	r2, [r3, #2]
 8016cae:	4b09      	ldr	r3, [pc, #36]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016cb0:	839a      	strh	r2, [r3, #28]
  status.Bat_AvgCurrent = Bat.AvgCurrent;
 8016cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8016ce8 <UDP_Make_StatusPacket+0xb4>)
 8016cb4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8016cb8:	b29a      	uxth	r2, r3
 8016cba:	4b06      	ldr	r3, [pc, #24]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016cbc:	83da      	strh	r2, [r3, #30]
  status.Bat_CycleCnt   = Bat.CycleCount;
 8016cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8016ce8 <UDP_Make_StatusPacket+0xb4>)
 8016cc0:	88da      	ldrh	r2, [r3, #6]
 8016cc2:	4b04      	ldr	r3, [pc, #16]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016cc4:	841a      	strh	r2, [r3, #32]
  status.Bat_IntTemp    = BatData16[4];
 8016cc6:	4b09      	ldr	r3, [pc, #36]	@ (8016cec <UDP_Make_StatusPacket+0xb8>)
 8016cc8:	891a      	ldrh	r2, [r3, #8]
 8016cca:	4b02      	ldr	r3, [pc, #8]	@ (8016cd4 <UDP_Make_StatusPacket+0xa0>)
 8016ccc:	845a      	strh	r2, [r3, #34]	@ 0x22

}
 8016cce:	bf00      	nop
 8016cd0:	bd80      	pop	{r7, pc}
 8016cd2:	bf00      	nop
 8016cd4:	20008b78 	.word	0x20008b78
 8016cd8:	20008b9c 	.word	0x20008b9c
 8016cdc:	20008990 	.word	0x20008990
 8016ce0:	20008994 	.word	0x20008994
 8016ce4:	200089a4 	.word	0x200089a4
 8016ce8:	200050fc 	.word	0x200050fc
 8016cec:	20005110 	.word	0x20005110

08016cf0 <UDP_Make_ReplyPacket>:

void UDP_Make_ReplyPacket(RequsetPacket_t *reqPacket)
{
 8016cf0:	b480      	push	{r7}
 8016cf2:	b083      	sub	sp, #12
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	6078      	str	r0, [r7, #4]
  //Header
  reply.Sender   = 0x01;
 8016cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016cfa:	2201      	movs	r2, #1
 8016cfc:	701a      	strb	r2, [r3, #0]
  reply.Receiver = 0x02;
 8016cfe:	4b0e      	ldr	r3, [pc, #56]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d00:	2202      	movs	r2, #2
 8016d02:	705a      	strb	r2, [r3, #1]
  reply.Command  = ID_REPLY;
 8016d04:	4b0c      	ldr	r3, [pc, #48]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d06:	f240 1201 	movw	r2, #257	@ 0x101
 8016d0a:	805a      	strh	r2, [r3, #2]
  reply.Size     = sizeof(ReplyPacket_t) - HEAD_SIZE;
 8016d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d0e:	220a      	movs	r2, #10
 8016d10:	809a      	strh	r2, [r3, #4]
  reply.Count    = ReplyCount;
 8016d12:	4b0a      	ldr	r3, [pc, #40]	@ (8016d3c <UDP_Make_ReplyPacket+0x4c>)
 8016d14:	681b      	ldr	r3, [r3, #0]
 8016d16:	4a08      	ldr	r2, [pc, #32]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d18:	6093      	str	r3, [r2, #8]

  //Body
  reply.SeqNo    = reqPacket->Count;
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	689b      	ldr	r3, [r3, #8]
 8016d1e:	4a06      	ldr	r2, [pc, #24]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d20:	60d3      	str	r3, [r2, #12]
  reply.Result   = BUZ_Status;
 8016d22:	4b07      	ldr	r3, [pc, #28]	@ (8016d40 <UDP_Make_ReplyPacket+0x50>)
 8016d24:	781a      	ldrb	r2, [r3, #0]
 8016d26:	4b04      	ldr	r3, [pc, #16]	@ (8016d38 <UDP_Make_ReplyPacket+0x48>)
 8016d28:	741a      	strb	r2, [r3, #16]
}
 8016d2a:	bf00      	nop
 8016d2c:	370c      	adds	r7, #12
 8016d2e:	46bd      	mov	sp, r7
 8016d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d34:	4770      	bx	lr
 8016d36:	bf00      	nop
 8016d38:	20008b64 	.word	0x20008b64
 8016d3c:	20008ba0 	.word	0x20008ba0
 8016d40:	200089a5 	.word	0x200089a5

08016d44 <print_status_packet>:
    }
    printf("\n");
}

void print_status_packet(const StatusPacket_t *status)
{
 8016d44:	b580      	push	{r7, lr}
 8016d46:	b082      	sub	sp, #8
 8016d48:	af00      	add	r7, sp, #0
 8016d4a:	6078      	str	r0, [r7, #4]
//    printf("==[ Received STATUS Packet ]==\n");
//    printf("Sender: %d\n", status->Sender);
//    printf("Receiver: %d\n", status->Receiver);
//    printf("Command: 0x%X\n", status->Command);
//    printf("Size: %d\n", status->Size);
    printf("Count: %lu\n", status->Count);
 8016d4c:	687b      	ldr	r3, [r7, #4]
 8016d4e:	689b      	ldr	r3, [r3, #8]
 8016d50:	4619      	mov	r1, r3
 8016d52:	4803      	ldr	r0, [pc, #12]	@ (8016d60 <print_status_packet+0x1c>)
 8016d54:	f001 fd06 	bl	8018764 <iprintf>
//    printf("Bat_AvgCurrent: %d mA\n", status->Bat_AvgCurrent);
//    printf("Bat_CycleCnt: %d count\n", status->Bat_CycleCnt);
//    fBat_IntTemp = (float)((float)status->Bat_IntTemp / 10.0f - (float)273.15f);
//    printf("Bat_IntTemp: %.1f C\n", fBat_IntTemp);
//    printf("\n");
}
 8016d58:	bf00      	nop
 8016d5a:	3708      	adds	r7, #8
 8016d5c:	46bd      	mov	sp, r7
 8016d5e:	bd80      	pop	{r7, pc}
 8016d60:	0801e84c 	.word	0x0801e84c

08016d64 <uTimer_Init>:
int32_t LongTimer[uTimerMax];
uint32_t ResetCounter;
uint8_t ResetTxState = 0U;
volatile uint32_t msTicks; /* counts 1ms timeTicks */

void uTimer_Init(void) {
 8016d64:	b480      	push	{r7}
 8016d66:	b083      	sub	sp, #12
 8016d68:	af00      	add	r7, sp, #0

  uint32_t ii;

  /* uTimer 변수 초기화 */
  for (ii = 0U; ii < ((uint32_t)uTimerMax); ii++ ){
 8016d6a:	2300      	movs	r3, #0
 8016d6c:	607b      	str	r3, [r7, #4]
 8016d6e:	e008      	b.n	8016d82 <uTimer_Init+0x1e>
    LongTimer[ii] = -1;
 8016d70:	4a09      	ldr	r2, [pc, #36]	@ (8016d98 <uTimer_Init+0x34>)
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	f04f 31ff 	mov.w	r1, #4294967295
 8016d78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (ii = 0U; ii < ((uint32_t)uTimerMax); ii++ ){
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	3301      	adds	r3, #1
 8016d80:	607b      	str	r3, [r7, #4]
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	2b02      	cmp	r3, #2
 8016d86:	d9f3      	bls.n	8016d70 <uTimer_Init+0xc>
  }

}
 8016d88:	bf00      	nop
 8016d8a:	bf00      	nop
 8016d8c:	370c      	adds	r7, #12
 8016d8e:	46bd      	mov	sp, r7
 8016d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d94:	4770      	bx	lr
 8016d96:	bf00      	nop
 8016d98:	20008ba4 	.word	0x20008ba4

08016d9c <uTimer_Regist>:

void uTimer_Regist(const uint8_t uTimeId, const int32_t uTimeCnt) {
 8016d9c:	b480      	push	{r7}
 8016d9e:	b083      	sub	sp, #12
 8016da0:	af00      	add	r7, sp, #0
 8016da2:	4603      	mov	r3, r0
 8016da4:	6039      	str	r1, [r7, #0]
 8016da6:	71fb      	strb	r3, [r7, #7]
  /**
  1. uTimer ID 등록
  **/

  /* uTimer ID 등록 */
  if (uTimeId < (uint8_t)uTimerMax)
 8016da8:	79fb      	ldrb	r3, [r7, #7]
 8016daa:	2b02      	cmp	r3, #2
 8016dac:	d804      	bhi.n	8016db8 <uTimer_Regist+0x1c>
  {
    LongTimer[uTimeId] = uTimeCnt;
 8016dae:	79fb      	ldrb	r3, [r7, #7]
 8016db0:	4904      	ldr	r1, [pc, #16]	@ (8016dc4 <uTimer_Regist+0x28>)
 8016db2:	683a      	ldr	r2, [r7, #0]
 8016db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}/* End of uTimer_Regist func. */
 8016db8:	bf00      	nop
 8016dba:	370c      	adds	r7, #12
 8016dbc:	46bd      	mov	sp, r7
 8016dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dc2:	4770      	bx	lr
 8016dc4:	20008ba4 	.word	0x20008ba4

08016dc8 <uTimer_CheckTimeOut>:

uint8_t uTimer_CheckTimeOut(const uint8_t uTimeId) {
 8016dc8:	b480      	push	{r7}
 8016dca:	b085      	sub	sp, #20
 8016dcc:	af00      	add	r7, sp, #0
 8016dce:	4603      	mov	r3, r0
 8016dd0:	71fb      	strb	r3, [r7, #7]
  /**
  1. uTimer ID 타임아웃 체크
  **/

  uint8_t result = FALSE;
 8016dd2:	2300      	movs	r3, #0
 8016dd4:	73fb      	strb	r3, [r7, #15]

  /* uTimer ID 타임아웃 체크 */
  if (uTimeId < (uint8_t)uTimerMax)
 8016dd6:	79fb      	ldrb	r3, [r7, #7]
 8016dd8:	2b02      	cmp	r3, #2
 8016dda:	d810      	bhi.n	8016dfe <uTimer_CheckTimeOut+0x36>
  {
    if (LongTimer[uTimeId] == 0){
 8016ddc:	79fb      	ldrb	r3, [r7, #7]
 8016dde:	4a0b      	ldr	r2, [pc, #44]	@ (8016e0c <uTimer_CheckTimeOut+0x44>)
 8016de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d108      	bne.n	8016dfa <uTimer_CheckTimeOut+0x32>
      LongTimer[uTimeId] = -1;
 8016de8:	79fb      	ldrb	r3, [r7, #7]
 8016dea:	4a08      	ldr	r2, [pc, #32]	@ (8016e0c <uTimer_CheckTimeOut+0x44>)
 8016dec:	f04f 31ff 	mov.w	r1, #4294967295
 8016df0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      result = TRUE;
 8016df4:	2301      	movs	r3, #1
 8016df6:	73fb      	strb	r3, [r7, #15]
 8016df8:	e001      	b.n	8016dfe <uTimer_CheckTimeOut+0x36>
    }
    else{
      result = FALSE;
 8016dfa:	2300      	movs	r3, #0
 8016dfc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return (result);
 8016dfe:	7bfb      	ldrb	r3, [r7, #15]
}/* End of uTimer_CheckTimeOut func. */
 8016e00:	4618      	mov	r0, r3
 8016e02:	3714      	adds	r7, #20
 8016e04:	46bd      	mov	sp, r7
 8016e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e0a:	4770      	bx	lr
 8016e0c:	20008ba4 	.word	0x20008ba4

08016e10 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8016e10:	b480      	push	{r7}
 8016e12:	b083      	sub	sp, #12
 8016e14:	af00      	add	r7, sp, #0
  uint8_t ii;

  msTicks++;	//1ms Tick
 8016e16:	4b11      	ldr	r3, [pc, #68]	@ (8016e5c <HAL_SYSTICK_Callback+0x4c>)
 8016e18:	681b      	ldr	r3, [r3, #0]
 8016e1a:	3301      	adds	r3, #1
 8016e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8016e5c <HAL_SYSTICK_Callback+0x4c>)
 8016e1e:	6013      	str	r3, [r2, #0]

  /* 등록된 uTimer ID 타이머카운터 값 감소 */
  for (ii = 0U ; ii < ((uint8_t)uTimerMax); ii++){
 8016e20:	2300      	movs	r3, #0
 8016e22:	71fb      	strb	r3, [r7, #7]
 8016e24:	e010      	b.n	8016e48 <HAL_SYSTICK_Callback+0x38>
    if (LongTimer[ii] > 0) {
 8016e26:	79fb      	ldrb	r3, [r7, #7]
 8016e28:	4a0d      	ldr	r2, [pc, #52]	@ (8016e60 <HAL_SYSTICK_Callback+0x50>)
 8016e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016e2e:	2b00      	cmp	r3, #0
 8016e30:	dd07      	ble.n	8016e42 <HAL_SYSTICK_Callback+0x32>
      LongTimer[ii]--;
 8016e32:	79fb      	ldrb	r3, [r7, #7]
 8016e34:	4a0a      	ldr	r2, [pc, #40]	@ (8016e60 <HAL_SYSTICK_Callback+0x50>)
 8016e36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8016e3a:	3a01      	subs	r2, #1
 8016e3c:	4908      	ldr	r1, [pc, #32]	@ (8016e60 <HAL_SYSTICK_Callback+0x50>)
 8016e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (ii = 0U ; ii < ((uint8_t)uTimerMax); ii++){
 8016e42:	79fb      	ldrb	r3, [r7, #7]
 8016e44:	3301      	adds	r3, #1
 8016e46:	71fb      	strb	r3, [r7, #7]
 8016e48:	79fb      	ldrb	r3, [r7, #7]
 8016e4a:	2b02      	cmp	r3, #2
 8016e4c:	d9eb      	bls.n	8016e26 <HAL_SYSTICK_Callback+0x16>
    }
  }

}/* End of HAL_SYSTICK_Callback func. */
 8016e4e:	bf00      	nop
 8016e50:	bf00      	nop
 8016e52:	370c      	adds	r7, #12
 8016e54:	46bd      	mov	sp, r7
 8016e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e5a:	4770      	bx	lr
 8016e5c:	20008bb0 	.word	0x20008bb0
 8016e60:	20008ba4 	.word	0x20008ba4

08016e64 <HAL_IncTick>:


void HAL_IncTick(void)
{
 8016e64:	b480      	push	{r7}
 8016e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8016e68:	4b06      	ldr	r3, [pc, #24]	@ (8016e84 <HAL_IncTick+0x20>)
 8016e6a:	781b      	ldrb	r3, [r3, #0]
 8016e6c:	461a      	mov	r2, r3
 8016e6e:	4b06      	ldr	r3, [pc, #24]	@ (8016e88 <HAL_IncTick+0x24>)
 8016e70:	681b      	ldr	r3, [r3, #0]
 8016e72:	4413      	add	r3, r2
 8016e74:	4a04      	ldr	r2, [pc, #16]	@ (8016e88 <HAL_IncTick+0x24>)
 8016e76:	6013      	str	r3, [r2, #0]
}
 8016e78:	bf00      	nop
 8016e7a:	46bd      	mov	sp, r7
 8016e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e80:	4770      	bx	lr
 8016e82:	bf00      	nop
 8016e84:	20000008 	.word	0x20000008
 8016e88:	200004d0 	.word	0x200004d0

08016e8c <HAL_GetTick>:

uint32_t HAL_GetTick(void)
{
 8016e8c:	b480      	push	{r7}
 8016e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8016e90:	4b03      	ldr	r3, [pc, #12]	@ (8016ea0 <HAL_GetTick+0x14>)
 8016e92:	681b      	ldr	r3, [r3, #0]
}
 8016e94:	4618      	mov	r0, r3
 8016e96:	46bd      	mov	sp, r7
 8016e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e9c:	4770      	bx	lr
 8016e9e:	bf00      	nop
 8016ea0:	200004d0 	.word	0x200004d0

08016ea4 <Delay_clock>:


void Delay_clock(const uint32_t iCount) {
 8016ea4:	b480      	push	{r7}
 8016ea6:	b085      	sub	sp, #20
 8016ea8:	af00      	add	r7, sp, #0
 8016eaa:	6078      	str	r0, [r7, #4]
  uint32_t  delay_clk;

  for(delay_clk = 0U; delay_clk < iCount; delay_clk++){}
 8016eac:	2300      	movs	r3, #0
 8016eae:	60fb      	str	r3, [r7, #12]
 8016eb0:	e002      	b.n	8016eb8 <Delay_clock+0x14>
 8016eb2:	68fb      	ldr	r3, [r7, #12]
 8016eb4:	3301      	adds	r3, #1
 8016eb6:	60fb      	str	r3, [r7, #12]
 8016eb8:	68fa      	ldr	r2, [r7, #12]
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	429a      	cmp	r2, r3
 8016ebe:	d3f8      	bcc.n	8016eb2 <Delay_clock+0xe>

}
 8016ec0:	bf00      	nop
 8016ec2:	bf00      	nop
 8016ec4:	3714      	adds	r7, #20
 8016ec6:	46bd      	mov	sp, r7
 8016ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ecc:	4770      	bx	lr

08016ece <RingBuffer_Init>:

#include "ring_buffer.h"



void RingBuffer_Init(RingBuffer *rb) {
 8016ece:	b480      	push	{r7}
 8016ed0:	b083      	sub	sp, #12
 8016ed2:	af00      	add	r7, sp, #0
 8016ed4:	6078      	str	r0, [r7, #4]
    rb->head = 0;
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	2200      	movs	r2, #0
 8016eda:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    rb->tail = 0;
 8016ede:	687b      	ldr	r3, [r7, #4]
 8016ee0:	2200      	movs	r2, #0
 8016ee2:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
}
 8016ee6:	bf00      	nop
 8016ee8:	370c      	adds	r7, #12
 8016eea:	46bd      	mov	sp, r7
 8016eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ef0:	4770      	bx	lr

08016ef2 <RingBuffer_IsFull>:

bool RingBuffer_IsEmpty(RingBuffer *rb) {
    return rb->head == rb->tail;
}

bool RingBuffer_IsFull(RingBuffer *rb) {
 8016ef2:	b480      	push	{r7}
 8016ef4:	b083      	sub	sp, #12
 8016ef6:	af00      	add	r7, sp, #0
 8016ef8:	6078      	str	r0, [r7, #4]
    return ((rb->head + 1) % RING_BUFFER_SIZE) == rb->tail;
 8016efa:	687b      	ldr	r3, [r7, #4]
 8016efc:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8016f00:	b29b      	uxth	r3, r3
 8016f02:	3301      	adds	r3, #1
 8016f04:	425a      	negs	r2, r3
 8016f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016f0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8016f0e:	bf58      	it	pl
 8016f10:	4253      	negpl	r3, r2
 8016f12:	687a      	ldr	r2, [r7, #4]
 8016f14:	f8b2 2082 	ldrh.w	r2, [r2, #130]	@ 0x82
 8016f18:	b292      	uxth	r2, r2
 8016f1a:	4293      	cmp	r3, r2
 8016f1c:	bf0c      	ite	eq
 8016f1e:	2301      	moveq	r3, #1
 8016f20:	2300      	movne	r3, #0
 8016f22:	b2db      	uxtb	r3, r3
}
 8016f24:	4618      	mov	r0, r3
 8016f26:	370c      	adds	r7, #12
 8016f28:	46bd      	mov	sp, r7
 8016f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2e:	4770      	bx	lr

08016f30 <RingBuffer_Put>:

bool RingBuffer_Put(RingBuffer *rb, uint8_t data) {
 8016f30:	b580      	push	{r7, lr}
 8016f32:	b082      	sub	sp, #8
 8016f34:	af00      	add	r7, sp, #0
 8016f36:	6078      	str	r0, [r7, #4]
 8016f38:	460b      	mov	r3, r1
 8016f3a:	70fb      	strb	r3, [r7, #3]
    if (RingBuffer_IsFull(rb)) {
 8016f3c:	6878      	ldr	r0, [r7, #4]
 8016f3e:	f7ff ffd8 	bl	8016ef2 <RingBuffer_IsFull>
 8016f42:	4603      	mov	r3, r0
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d001      	beq.n	8016f4c <RingBuffer_Put+0x1c>
        return false; // Buffer is full
 8016f48:	2300      	movs	r3, #0
 8016f4a:	e018      	b.n	8016f7e <RingBuffer_Put+0x4e>
    }
    rb->buffer[rb->head] = data;
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8016f52:	b29b      	uxth	r3, r3
 8016f54:	4619      	mov	r1, r3
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	78fa      	ldrb	r2, [r7, #3]
 8016f5a:	545a      	strb	r2, [r3, r1]
    rb->head = (rb->head + 1) % RING_BUFFER_SIZE;
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8016f62:	b29b      	uxth	r3, r3
 8016f64:	3301      	adds	r3, #1
 8016f66:	425a      	negs	r2, r3
 8016f68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016f6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8016f70:	bf58      	it	pl
 8016f72:	4253      	negpl	r3, r2
 8016f74:	b29a      	uxth	r2, r3
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    return true;
 8016f7c:	2301      	movs	r3, #1
}
 8016f7e:	4618      	mov	r0, r3
 8016f80:	3708      	adds	r7, #8
 8016f82:	46bd      	mov	sp, r7
 8016f84:	bd80      	pop	{r7, pc}

08016f86 <make16>:
#include "utility.h"


///////////////////////////////////////////////////
// Make two 8-bit into a 16-bit word
uint16_t make16(uint8_t *hbyte, uint8_t *lbyte) {
 8016f86:	b480      	push	{r7}
 8016f88:	b085      	sub	sp, #20
 8016f8a:	af00      	add	r7, sp, #0
 8016f8c:	6078      	str	r0, [r7, #4]
 8016f8e:	6039      	str	r1, [r7, #0]
  uint16_t data16=0;
 8016f90:	2300      	movs	r3, #0
 8016f92:	81fb      	strh	r3, [r7, #14]
    data16 = (uint16_t)(*hbyte);
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	781b      	ldrb	r3, [r3, #0]
 8016f98:	81fb      	strh	r3, [r7, #14]
    data16 = data16 << 8;
 8016f9a:	89fb      	ldrh	r3, [r7, #14]
 8016f9c:	021b      	lsls	r3, r3, #8
 8016f9e:	81fb      	strh	r3, [r7, #14]
    data16 |= (uint16_t)(*lbyte);
 8016fa0:	683b      	ldr	r3, [r7, #0]
 8016fa2:	781b      	ldrb	r3, [r3, #0]
 8016fa4:	461a      	mov	r2, r3
 8016fa6:	89fb      	ldrh	r3, [r7, #14]
 8016fa8:	4313      	orrs	r3, r2
 8016faa:	81fb      	strh	r3, [r7, #14]
    return data16;
 8016fac:	89fb      	ldrh	r3, [r7, #14]
}
 8016fae:	4618      	mov	r0, r3
 8016fb0:	3714      	adds	r7, #20
 8016fb2:	46bd      	mov	sp, r7
 8016fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fb8:	4770      	bx	lr

08016fba <make8>:

///////////////////////////////////////////////////
// Seperate 16-bit into two 8-bit
uint8_t make8(uint16_t word, uint8_t pos) {
 8016fba:	b480      	push	{r7}
 8016fbc:	b085      	sub	sp, #20
 8016fbe:	af00      	add	r7, sp, #0
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	460a      	mov	r2, r1
 8016fc4:	80fb      	strh	r3, [r7, #6]
 8016fc6:	4613      	mov	r3, r2
 8016fc8:	717b      	strb	r3, [r7, #5]
  uint8_t byte;
    byte = (uint8_t)(word>>(8*pos) & 0x00FF);
 8016fca:	88fa      	ldrh	r2, [r7, #6]
 8016fcc:	797b      	ldrb	r3, [r7, #5]
 8016fce:	00db      	lsls	r3, r3, #3
 8016fd0:	fa42 f303 	asr.w	r3, r2, r3
 8016fd4:	73fb      	strb	r3, [r7, #15]
    return byte;
 8016fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8016fd8:	4618      	mov	r0, r3
 8016fda:	3714      	adds	r7, #20
 8016fdc:	46bd      	mov	sp, r7
 8016fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe2:	4770      	bx	lr

08016fe4 <rand>:
 8016fe4:	4b16      	ldr	r3, [pc, #88]	@ (8017040 <rand+0x5c>)
 8016fe6:	b510      	push	{r4, lr}
 8016fe8:	681c      	ldr	r4, [r3, #0]
 8016fea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016fec:	b9b3      	cbnz	r3, 801701c <rand+0x38>
 8016fee:	2018      	movs	r0, #24
 8016ff0:	f003 f92e 	bl	801a250 <malloc>
 8016ff4:	4602      	mov	r2, r0
 8016ff6:	6320      	str	r0, [r4, #48]	@ 0x30
 8016ff8:	b920      	cbnz	r0, 8017004 <rand+0x20>
 8016ffa:	4b12      	ldr	r3, [pc, #72]	@ (8017044 <rand+0x60>)
 8016ffc:	4812      	ldr	r0, [pc, #72]	@ (8017048 <rand+0x64>)
 8016ffe:	2152      	movs	r1, #82	@ 0x52
 8017000:	f001 ff38 	bl	8018e74 <__assert_func>
 8017004:	4911      	ldr	r1, [pc, #68]	@ (801704c <rand+0x68>)
 8017006:	4b12      	ldr	r3, [pc, #72]	@ (8017050 <rand+0x6c>)
 8017008:	e9c0 1300 	strd	r1, r3, [r0]
 801700c:	4b11      	ldr	r3, [pc, #68]	@ (8017054 <rand+0x70>)
 801700e:	6083      	str	r3, [r0, #8]
 8017010:	230b      	movs	r3, #11
 8017012:	8183      	strh	r3, [r0, #12]
 8017014:	2100      	movs	r1, #0
 8017016:	2001      	movs	r0, #1
 8017018:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801701c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801701e:	480e      	ldr	r0, [pc, #56]	@ (8017058 <rand+0x74>)
 8017020:	690b      	ldr	r3, [r1, #16]
 8017022:	694c      	ldr	r4, [r1, #20]
 8017024:	4a0d      	ldr	r2, [pc, #52]	@ (801705c <rand+0x78>)
 8017026:	4358      	muls	r0, r3
 8017028:	fb02 0004 	mla	r0, r2, r4, r0
 801702c:	fba3 3202 	umull	r3, r2, r3, r2
 8017030:	3301      	adds	r3, #1
 8017032:	eb40 0002 	adc.w	r0, r0, r2
 8017036:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801703a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801703e:	bd10      	pop	{r4, pc}
 8017040:	200001a8 	.word	0x200001a8
 8017044:	0801e9fa 	.word	0x0801e9fa
 8017048:	0801ea11 	.word	0x0801ea11
 801704c:	abcd330e 	.word	0xabcd330e
 8017050:	e66d1234 	.word	0xe66d1234
 8017054:	0005deec 	.word	0x0005deec
 8017058:	5851f42d 	.word	0x5851f42d
 801705c:	4c957f2d 	.word	0x4c957f2d

08017060 <sulp>:
 8017060:	b570      	push	{r4, r5, r6, lr}
 8017062:	4604      	mov	r4, r0
 8017064:	460d      	mov	r5, r1
 8017066:	ec45 4b10 	vmov	d0, r4, r5
 801706a:	4616      	mov	r6, r2
 801706c:	f003 fd2c 	bl	801aac8 <__ulp>
 8017070:	ec51 0b10 	vmov	r0, r1, d0
 8017074:	b17e      	cbz	r6, 8017096 <sulp+0x36>
 8017076:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801707a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801707e:	2b00      	cmp	r3, #0
 8017080:	dd09      	ble.n	8017096 <sulp+0x36>
 8017082:	051b      	lsls	r3, r3, #20
 8017084:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8017088:	2400      	movs	r4, #0
 801708a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801708e:	4622      	mov	r2, r4
 8017090:	462b      	mov	r3, r5
 8017092:	f7e9 fac1 	bl	8000618 <__aeabi_dmul>
 8017096:	ec41 0b10 	vmov	d0, r0, r1
 801709a:	bd70      	pop	{r4, r5, r6, pc}
 801709c:	0000      	movs	r0, r0
	...

080170a0 <_strtod_l>:
 80170a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170a4:	b09f      	sub	sp, #124	@ 0x7c
 80170a6:	460c      	mov	r4, r1
 80170a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80170aa:	2200      	movs	r2, #0
 80170ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80170ae:	9005      	str	r0, [sp, #20]
 80170b0:	f04f 0a00 	mov.w	sl, #0
 80170b4:	f04f 0b00 	mov.w	fp, #0
 80170b8:	460a      	mov	r2, r1
 80170ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80170bc:	7811      	ldrb	r1, [r2, #0]
 80170be:	292b      	cmp	r1, #43	@ 0x2b
 80170c0:	d04a      	beq.n	8017158 <_strtod_l+0xb8>
 80170c2:	d838      	bhi.n	8017136 <_strtod_l+0x96>
 80170c4:	290d      	cmp	r1, #13
 80170c6:	d832      	bhi.n	801712e <_strtod_l+0x8e>
 80170c8:	2908      	cmp	r1, #8
 80170ca:	d832      	bhi.n	8017132 <_strtod_l+0x92>
 80170cc:	2900      	cmp	r1, #0
 80170ce:	d03b      	beq.n	8017148 <_strtod_l+0xa8>
 80170d0:	2200      	movs	r2, #0
 80170d2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80170d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80170d6:	782a      	ldrb	r2, [r5, #0]
 80170d8:	2a30      	cmp	r2, #48	@ 0x30
 80170da:	f040 80b3 	bne.w	8017244 <_strtod_l+0x1a4>
 80170de:	786a      	ldrb	r2, [r5, #1]
 80170e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80170e4:	2a58      	cmp	r2, #88	@ 0x58
 80170e6:	d16e      	bne.n	80171c6 <_strtod_l+0x126>
 80170e8:	9302      	str	r3, [sp, #8]
 80170ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80170ec:	9301      	str	r3, [sp, #4]
 80170ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80170f0:	9300      	str	r3, [sp, #0]
 80170f2:	4a8e      	ldr	r2, [pc, #568]	@ (801732c <_strtod_l+0x28c>)
 80170f4:	9805      	ldr	r0, [sp, #20]
 80170f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80170f8:	a919      	add	r1, sp, #100	@ 0x64
 80170fa:	f002 fdd7 	bl	8019cac <__gethex>
 80170fe:	f010 060f 	ands.w	r6, r0, #15
 8017102:	4604      	mov	r4, r0
 8017104:	d005      	beq.n	8017112 <_strtod_l+0x72>
 8017106:	2e06      	cmp	r6, #6
 8017108:	d128      	bne.n	801715c <_strtod_l+0xbc>
 801710a:	3501      	adds	r5, #1
 801710c:	2300      	movs	r3, #0
 801710e:	9519      	str	r5, [sp, #100]	@ 0x64
 8017110:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017112:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017114:	2b00      	cmp	r3, #0
 8017116:	f040 858e 	bne.w	8017c36 <_strtod_l+0xb96>
 801711a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801711c:	b1cb      	cbz	r3, 8017152 <_strtod_l+0xb2>
 801711e:	4652      	mov	r2, sl
 8017120:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8017124:	ec43 2b10 	vmov	d0, r2, r3
 8017128:	b01f      	add	sp, #124	@ 0x7c
 801712a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801712e:	2920      	cmp	r1, #32
 8017130:	d1ce      	bne.n	80170d0 <_strtod_l+0x30>
 8017132:	3201      	adds	r2, #1
 8017134:	e7c1      	b.n	80170ba <_strtod_l+0x1a>
 8017136:	292d      	cmp	r1, #45	@ 0x2d
 8017138:	d1ca      	bne.n	80170d0 <_strtod_l+0x30>
 801713a:	2101      	movs	r1, #1
 801713c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801713e:	1c51      	adds	r1, r2, #1
 8017140:	9119      	str	r1, [sp, #100]	@ 0x64
 8017142:	7852      	ldrb	r2, [r2, #1]
 8017144:	2a00      	cmp	r2, #0
 8017146:	d1c5      	bne.n	80170d4 <_strtod_l+0x34>
 8017148:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801714a:	9419      	str	r4, [sp, #100]	@ 0x64
 801714c:	2b00      	cmp	r3, #0
 801714e:	f040 8570 	bne.w	8017c32 <_strtod_l+0xb92>
 8017152:	4652      	mov	r2, sl
 8017154:	465b      	mov	r3, fp
 8017156:	e7e5      	b.n	8017124 <_strtod_l+0x84>
 8017158:	2100      	movs	r1, #0
 801715a:	e7ef      	b.n	801713c <_strtod_l+0x9c>
 801715c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801715e:	b13a      	cbz	r2, 8017170 <_strtod_l+0xd0>
 8017160:	2135      	movs	r1, #53	@ 0x35
 8017162:	a81c      	add	r0, sp, #112	@ 0x70
 8017164:	f003 fdaa 	bl	801acbc <__copybits>
 8017168:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801716a:	9805      	ldr	r0, [sp, #20]
 801716c:	f003 f978 	bl	801a460 <_Bfree>
 8017170:	3e01      	subs	r6, #1
 8017172:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8017174:	2e04      	cmp	r6, #4
 8017176:	d806      	bhi.n	8017186 <_strtod_l+0xe6>
 8017178:	e8df f006 	tbb	[pc, r6]
 801717c:	201d0314 	.word	0x201d0314
 8017180:	14          	.byte	0x14
 8017181:	00          	.byte	0x00
 8017182:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8017186:	05e1      	lsls	r1, r4, #23
 8017188:	bf48      	it	mi
 801718a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801718e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017192:	0d1b      	lsrs	r3, r3, #20
 8017194:	051b      	lsls	r3, r3, #20
 8017196:	2b00      	cmp	r3, #0
 8017198:	d1bb      	bne.n	8017112 <_strtod_l+0x72>
 801719a:	f001 fe21 	bl	8018de0 <__errno>
 801719e:	2322      	movs	r3, #34	@ 0x22
 80171a0:	6003      	str	r3, [r0, #0]
 80171a2:	e7b6      	b.n	8017112 <_strtod_l+0x72>
 80171a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80171a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80171ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80171b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80171b4:	e7e7      	b.n	8017186 <_strtod_l+0xe6>
 80171b6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8017334 <_strtod_l+0x294>
 80171ba:	e7e4      	b.n	8017186 <_strtod_l+0xe6>
 80171bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80171c0:	f04f 3aff 	mov.w	sl, #4294967295
 80171c4:	e7df      	b.n	8017186 <_strtod_l+0xe6>
 80171c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80171c8:	1c5a      	adds	r2, r3, #1
 80171ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80171cc:	785b      	ldrb	r3, [r3, #1]
 80171ce:	2b30      	cmp	r3, #48	@ 0x30
 80171d0:	d0f9      	beq.n	80171c6 <_strtod_l+0x126>
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d09d      	beq.n	8017112 <_strtod_l+0x72>
 80171d6:	2301      	movs	r3, #1
 80171d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80171da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80171dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80171de:	2300      	movs	r3, #0
 80171e0:	9308      	str	r3, [sp, #32]
 80171e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80171e4:	461f      	mov	r7, r3
 80171e6:	220a      	movs	r2, #10
 80171e8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80171ea:	7805      	ldrb	r5, [r0, #0]
 80171ec:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80171f0:	b2d9      	uxtb	r1, r3
 80171f2:	2909      	cmp	r1, #9
 80171f4:	d928      	bls.n	8017248 <_strtod_l+0x1a8>
 80171f6:	494e      	ldr	r1, [pc, #312]	@ (8017330 <_strtod_l+0x290>)
 80171f8:	2201      	movs	r2, #1
 80171fa:	f001 fd25 	bl	8018c48 <strncmp>
 80171fe:	2800      	cmp	r0, #0
 8017200:	d032      	beq.n	8017268 <_strtod_l+0x1c8>
 8017202:	2000      	movs	r0, #0
 8017204:	462a      	mov	r2, r5
 8017206:	4681      	mov	r9, r0
 8017208:	463d      	mov	r5, r7
 801720a:	4603      	mov	r3, r0
 801720c:	2a65      	cmp	r2, #101	@ 0x65
 801720e:	d001      	beq.n	8017214 <_strtod_l+0x174>
 8017210:	2a45      	cmp	r2, #69	@ 0x45
 8017212:	d114      	bne.n	801723e <_strtod_l+0x19e>
 8017214:	b91d      	cbnz	r5, 801721e <_strtod_l+0x17e>
 8017216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017218:	4302      	orrs	r2, r0
 801721a:	d095      	beq.n	8017148 <_strtod_l+0xa8>
 801721c:	2500      	movs	r5, #0
 801721e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8017220:	1c62      	adds	r2, r4, #1
 8017222:	9219      	str	r2, [sp, #100]	@ 0x64
 8017224:	7862      	ldrb	r2, [r4, #1]
 8017226:	2a2b      	cmp	r2, #43	@ 0x2b
 8017228:	d077      	beq.n	801731a <_strtod_l+0x27a>
 801722a:	2a2d      	cmp	r2, #45	@ 0x2d
 801722c:	d07b      	beq.n	8017326 <_strtod_l+0x286>
 801722e:	f04f 0c00 	mov.w	ip, #0
 8017232:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8017236:	2909      	cmp	r1, #9
 8017238:	f240 8082 	bls.w	8017340 <_strtod_l+0x2a0>
 801723c:	9419      	str	r4, [sp, #100]	@ 0x64
 801723e:	f04f 0800 	mov.w	r8, #0
 8017242:	e0a2      	b.n	801738a <_strtod_l+0x2ea>
 8017244:	2300      	movs	r3, #0
 8017246:	e7c7      	b.n	80171d8 <_strtod_l+0x138>
 8017248:	2f08      	cmp	r7, #8
 801724a:	bfd5      	itete	le
 801724c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 801724e:	9908      	ldrgt	r1, [sp, #32]
 8017250:	fb02 3301 	mlale	r3, r2, r1, r3
 8017254:	fb02 3301 	mlagt	r3, r2, r1, r3
 8017258:	f100 0001 	add.w	r0, r0, #1
 801725c:	bfd4      	ite	le
 801725e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8017260:	9308      	strgt	r3, [sp, #32]
 8017262:	3701      	adds	r7, #1
 8017264:	9019      	str	r0, [sp, #100]	@ 0x64
 8017266:	e7bf      	b.n	80171e8 <_strtod_l+0x148>
 8017268:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801726a:	1c5a      	adds	r2, r3, #1
 801726c:	9219      	str	r2, [sp, #100]	@ 0x64
 801726e:	785a      	ldrb	r2, [r3, #1]
 8017270:	b37f      	cbz	r7, 80172d2 <_strtod_l+0x232>
 8017272:	4681      	mov	r9, r0
 8017274:	463d      	mov	r5, r7
 8017276:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801727a:	2b09      	cmp	r3, #9
 801727c:	d912      	bls.n	80172a4 <_strtod_l+0x204>
 801727e:	2301      	movs	r3, #1
 8017280:	e7c4      	b.n	801720c <_strtod_l+0x16c>
 8017282:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017284:	1c5a      	adds	r2, r3, #1
 8017286:	9219      	str	r2, [sp, #100]	@ 0x64
 8017288:	785a      	ldrb	r2, [r3, #1]
 801728a:	3001      	adds	r0, #1
 801728c:	2a30      	cmp	r2, #48	@ 0x30
 801728e:	d0f8      	beq.n	8017282 <_strtod_l+0x1e2>
 8017290:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8017294:	2b08      	cmp	r3, #8
 8017296:	f200 84d3 	bhi.w	8017c40 <_strtod_l+0xba0>
 801729a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801729c:	930c      	str	r3, [sp, #48]	@ 0x30
 801729e:	4681      	mov	r9, r0
 80172a0:	2000      	movs	r0, #0
 80172a2:	4605      	mov	r5, r0
 80172a4:	3a30      	subs	r2, #48	@ 0x30
 80172a6:	f100 0301 	add.w	r3, r0, #1
 80172aa:	d02a      	beq.n	8017302 <_strtod_l+0x262>
 80172ac:	4499      	add	r9, r3
 80172ae:	eb00 0c05 	add.w	ip, r0, r5
 80172b2:	462b      	mov	r3, r5
 80172b4:	210a      	movs	r1, #10
 80172b6:	4563      	cmp	r3, ip
 80172b8:	d10d      	bne.n	80172d6 <_strtod_l+0x236>
 80172ba:	1c69      	adds	r1, r5, #1
 80172bc:	4401      	add	r1, r0
 80172be:	4428      	add	r0, r5
 80172c0:	2808      	cmp	r0, #8
 80172c2:	dc16      	bgt.n	80172f2 <_strtod_l+0x252>
 80172c4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80172c6:	230a      	movs	r3, #10
 80172c8:	fb03 2300 	mla	r3, r3, r0, r2
 80172cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80172ce:	2300      	movs	r3, #0
 80172d0:	e018      	b.n	8017304 <_strtod_l+0x264>
 80172d2:	4638      	mov	r0, r7
 80172d4:	e7da      	b.n	801728c <_strtod_l+0x1ec>
 80172d6:	2b08      	cmp	r3, #8
 80172d8:	f103 0301 	add.w	r3, r3, #1
 80172dc:	dc03      	bgt.n	80172e6 <_strtod_l+0x246>
 80172de:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80172e0:	434e      	muls	r6, r1
 80172e2:	960a      	str	r6, [sp, #40]	@ 0x28
 80172e4:	e7e7      	b.n	80172b6 <_strtod_l+0x216>
 80172e6:	2b10      	cmp	r3, #16
 80172e8:	bfde      	ittt	le
 80172ea:	9e08      	ldrle	r6, [sp, #32]
 80172ec:	434e      	mulle	r6, r1
 80172ee:	9608      	strle	r6, [sp, #32]
 80172f0:	e7e1      	b.n	80172b6 <_strtod_l+0x216>
 80172f2:	280f      	cmp	r0, #15
 80172f4:	dceb      	bgt.n	80172ce <_strtod_l+0x22e>
 80172f6:	9808      	ldr	r0, [sp, #32]
 80172f8:	230a      	movs	r3, #10
 80172fa:	fb03 2300 	mla	r3, r3, r0, r2
 80172fe:	9308      	str	r3, [sp, #32]
 8017300:	e7e5      	b.n	80172ce <_strtod_l+0x22e>
 8017302:	4629      	mov	r1, r5
 8017304:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017306:	1c50      	adds	r0, r2, #1
 8017308:	9019      	str	r0, [sp, #100]	@ 0x64
 801730a:	7852      	ldrb	r2, [r2, #1]
 801730c:	4618      	mov	r0, r3
 801730e:	460d      	mov	r5, r1
 8017310:	e7b1      	b.n	8017276 <_strtod_l+0x1d6>
 8017312:	f04f 0900 	mov.w	r9, #0
 8017316:	2301      	movs	r3, #1
 8017318:	e77d      	b.n	8017216 <_strtod_l+0x176>
 801731a:	f04f 0c00 	mov.w	ip, #0
 801731e:	1ca2      	adds	r2, r4, #2
 8017320:	9219      	str	r2, [sp, #100]	@ 0x64
 8017322:	78a2      	ldrb	r2, [r4, #2]
 8017324:	e785      	b.n	8017232 <_strtod_l+0x192>
 8017326:	f04f 0c01 	mov.w	ip, #1
 801732a:	e7f8      	b.n	801731e <_strtod_l+0x27e>
 801732c:	0801ea80 	.word	0x0801ea80
 8017330:	0801ea69 	.word	0x0801ea69
 8017334:	7ff00000 	.word	0x7ff00000
 8017338:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801733a:	1c51      	adds	r1, r2, #1
 801733c:	9119      	str	r1, [sp, #100]	@ 0x64
 801733e:	7852      	ldrb	r2, [r2, #1]
 8017340:	2a30      	cmp	r2, #48	@ 0x30
 8017342:	d0f9      	beq.n	8017338 <_strtod_l+0x298>
 8017344:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8017348:	2908      	cmp	r1, #8
 801734a:	f63f af78 	bhi.w	801723e <_strtod_l+0x19e>
 801734e:	3a30      	subs	r2, #48	@ 0x30
 8017350:	920e      	str	r2, [sp, #56]	@ 0x38
 8017352:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017354:	920f      	str	r2, [sp, #60]	@ 0x3c
 8017356:	f04f 080a 	mov.w	r8, #10
 801735a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801735c:	1c56      	adds	r6, r2, #1
 801735e:	9619      	str	r6, [sp, #100]	@ 0x64
 8017360:	7852      	ldrb	r2, [r2, #1]
 8017362:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017366:	f1be 0f09 	cmp.w	lr, #9
 801736a:	d939      	bls.n	80173e0 <_strtod_l+0x340>
 801736c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801736e:	1a76      	subs	r6, r6, r1
 8017370:	2e08      	cmp	r6, #8
 8017372:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8017376:	dc03      	bgt.n	8017380 <_strtod_l+0x2e0>
 8017378:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801737a:	4588      	cmp	r8, r1
 801737c:	bfa8      	it	ge
 801737e:	4688      	movge	r8, r1
 8017380:	f1bc 0f00 	cmp.w	ip, #0
 8017384:	d001      	beq.n	801738a <_strtod_l+0x2ea>
 8017386:	f1c8 0800 	rsb	r8, r8, #0
 801738a:	2d00      	cmp	r5, #0
 801738c:	d14e      	bne.n	801742c <_strtod_l+0x38c>
 801738e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017390:	4308      	orrs	r0, r1
 8017392:	f47f aebe 	bne.w	8017112 <_strtod_l+0x72>
 8017396:	2b00      	cmp	r3, #0
 8017398:	f47f aed6 	bne.w	8017148 <_strtod_l+0xa8>
 801739c:	2a69      	cmp	r2, #105	@ 0x69
 801739e:	d028      	beq.n	80173f2 <_strtod_l+0x352>
 80173a0:	dc25      	bgt.n	80173ee <_strtod_l+0x34e>
 80173a2:	2a49      	cmp	r2, #73	@ 0x49
 80173a4:	d025      	beq.n	80173f2 <_strtod_l+0x352>
 80173a6:	2a4e      	cmp	r2, #78	@ 0x4e
 80173a8:	f47f aece 	bne.w	8017148 <_strtod_l+0xa8>
 80173ac:	499b      	ldr	r1, [pc, #620]	@ (801761c <_strtod_l+0x57c>)
 80173ae:	a819      	add	r0, sp, #100	@ 0x64
 80173b0:	f002 fe9e 	bl	801a0f0 <__match>
 80173b4:	2800      	cmp	r0, #0
 80173b6:	f43f aec7 	beq.w	8017148 <_strtod_l+0xa8>
 80173ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80173bc:	781b      	ldrb	r3, [r3, #0]
 80173be:	2b28      	cmp	r3, #40	@ 0x28
 80173c0:	d12e      	bne.n	8017420 <_strtod_l+0x380>
 80173c2:	4997      	ldr	r1, [pc, #604]	@ (8017620 <_strtod_l+0x580>)
 80173c4:	aa1c      	add	r2, sp, #112	@ 0x70
 80173c6:	a819      	add	r0, sp, #100	@ 0x64
 80173c8:	f002 fea6 	bl	801a118 <__hexnan>
 80173cc:	2805      	cmp	r0, #5
 80173ce:	d127      	bne.n	8017420 <_strtod_l+0x380>
 80173d0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80173d2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80173d6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80173da:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80173de:	e698      	b.n	8017112 <_strtod_l+0x72>
 80173e0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80173e2:	fb08 2101 	mla	r1, r8, r1, r2
 80173e6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80173ea:	920e      	str	r2, [sp, #56]	@ 0x38
 80173ec:	e7b5      	b.n	801735a <_strtod_l+0x2ba>
 80173ee:	2a6e      	cmp	r2, #110	@ 0x6e
 80173f0:	e7da      	b.n	80173a8 <_strtod_l+0x308>
 80173f2:	498c      	ldr	r1, [pc, #560]	@ (8017624 <_strtod_l+0x584>)
 80173f4:	a819      	add	r0, sp, #100	@ 0x64
 80173f6:	f002 fe7b 	bl	801a0f0 <__match>
 80173fa:	2800      	cmp	r0, #0
 80173fc:	f43f aea4 	beq.w	8017148 <_strtod_l+0xa8>
 8017400:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017402:	4989      	ldr	r1, [pc, #548]	@ (8017628 <_strtod_l+0x588>)
 8017404:	3b01      	subs	r3, #1
 8017406:	a819      	add	r0, sp, #100	@ 0x64
 8017408:	9319      	str	r3, [sp, #100]	@ 0x64
 801740a:	f002 fe71 	bl	801a0f0 <__match>
 801740e:	b910      	cbnz	r0, 8017416 <_strtod_l+0x376>
 8017410:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017412:	3301      	adds	r3, #1
 8017414:	9319      	str	r3, [sp, #100]	@ 0x64
 8017416:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8017638 <_strtod_l+0x598>
 801741a:	f04f 0a00 	mov.w	sl, #0
 801741e:	e678      	b.n	8017112 <_strtod_l+0x72>
 8017420:	4882      	ldr	r0, [pc, #520]	@ (801762c <_strtod_l+0x58c>)
 8017422:	f001 fd19 	bl	8018e58 <nan>
 8017426:	ec5b ab10 	vmov	sl, fp, d0
 801742a:	e672      	b.n	8017112 <_strtod_l+0x72>
 801742c:	eba8 0309 	sub.w	r3, r8, r9
 8017430:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8017432:	9309      	str	r3, [sp, #36]	@ 0x24
 8017434:	2f00      	cmp	r7, #0
 8017436:	bf08      	it	eq
 8017438:	462f      	moveq	r7, r5
 801743a:	2d10      	cmp	r5, #16
 801743c:	462c      	mov	r4, r5
 801743e:	bfa8      	it	ge
 8017440:	2410      	movge	r4, #16
 8017442:	f7e9 f86f 	bl	8000524 <__aeabi_ui2d>
 8017446:	2d09      	cmp	r5, #9
 8017448:	4682      	mov	sl, r0
 801744a:	468b      	mov	fp, r1
 801744c:	dc13      	bgt.n	8017476 <_strtod_l+0x3d6>
 801744e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017450:	2b00      	cmp	r3, #0
 8017452:	f43f ae5e 	beq.w	8017112 <_strtod_l+0x72>
 8017456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017458:	dd78      	ble.n	801754c <_strtod_l+0x4ac>
 801745a:	2b16      	cmp	r3, #22
 801745c:	dc5f      	bgt.n	801751e <_strtod_l+0x47e>
 801745e:	4974      	ldr	r1, [pc, #464]	@ (8017630 <_strtod_l+0x590>)
 8017460:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017464:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017468:	4652      	mov	r2, sl
 801746a:	465b      	mov	r3, fp
 801746c:	f7e9 f8d4 	bl	8000618 <__aeabi_dmul>
 8017470:	4682      	mov	sl, r0
 8017472:	468b      	mov	fp, r1
 8017474:	e64d      	b.n	8017112 <_strtod_l+0x72>
 8017476:	4b6e      	ldr	r3, [pc, #440]	@ (8017630 <_strtod_l+0x590>)
 8017478:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801747c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8017480:	f7e9 f8ca 	bl	8000618 <__aeabi_dmul>
 8017484:	4682      	mov	sl, r0
 8017486:	9808      	ldr	r0, [sp, #32]
 8017488:	468b      	mov	fp, r1
 801748a:	f7e9 f84b 	bl	8000524 <__aeabi_ui2d>
 801748e:	4602      	mov	r2, r0
 8017490:	460b      	mov	r3, r1
 8017492:	4650      	mov	r0, sl
 8017494:	4659      	mov	r1, fp
 8017496:	f7e8 ff09 	bl	80002ac <__adddf3>
 801749a:	2d0f      	cmp	r5, #15
 801749c:	4682      	mov	sl, r0
 801749e:	468b      	mov	fp, r1
 80174a0:	ddd5      	ble.n	801744e <_strtod_l+0x3ae>
 80174a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80174a4:	1b2c      	subs	r4, r5, r4
 80174a6:	441c      	add	r4, r3
 80174a8:	2c00      	cmp	r4, #0
 80174aa:	f340 8096 	ble.w	80175da <_strtod_l+0x53a>
 80174ae:	f014 030f 	ands.w	r3, r4, #15
 80174b2:	d00a      	beq.n	80174ca <_strtod_l+0x42a>
 80174b4:	495e      	ldr	r1, [pc, #376]	@ (8017630 <_strtod_l+0x590>)
 80174b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80174ba:	4652      	mov	r2, sl
 80174bc:	465b      	mov	r3, fp
 80174be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80174c2:	f7e9 f8a9 	bl	8000618 <__aeabi_dmul>
 80174c6:	4682      	mov	sl, r0
 80174c8:	468b      	mov	fp, r1
 80174ca:	f034 040f 	bics.w	r4, r4, #15
 80174ce:	d073      	beq.n	80175b8 <_strtod_l+0x518>
 80174d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80174d4:	dd48      	ble.n	8017568 <_strtod_l+0x4c8>
 80174d6:	2400      	movs	r4, #0
 80174d8:	46a0      	mov	r8, r4
 80174da:	940a      	str	r4, [sp, #40]	@ 0x28
 80174dc:	46a1      	mov	r9, r4
 80174de:	9a05      	ldr	r2, [sp, #20]
 80174e0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8017638 <_strtod_l+0x598>
 80174e4:	2322      	movs	r3, #34	@ 0x22
 80174e6:	6013      	str	r3, [r2, #0]
 80174e8:	f04f 0a00 	mov.w	sl, #0
 80174ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80174ee:	2b00      	cmp	r3, #0
 80174f0:	f43f ae0f 	beq.w	8017112 <_strtod_l+0x72>
 80174f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80174f6:	9805      	ldr	r0, [sp, #20]
 80174f8:	f002 ffb2 	bl	801a460 <_Bfree>
 80174fc:	9805      	ldr	r0, [sp, #20]
 80174fe:	4649      	mov	r1, r9
 8017500:	f002 ffae 	bl	801a460 <_Bfree>
 8017504:	9805      	ldr	r0, [sp, #20]
 8017506:	4641      	mov	r1, r8
 8017508:	f002 ffaa 	bl	801a460 <_Bfree>
 801750c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801750e:	9805      	ldr	r0, [sp, #20]
 8017510:	f002 ffa6 	bl	801a460 <_Bfree>
 8017514:	9805      	ldr	r0, [sp, #20]
 8017516:	4621      	mov	r1, r4
 8017518:	f002 ffa2 	bl	801a460 <_Bfree>
 801751c:	e5f9      	b.n	8017112 <_strtod_l+0x72>
 801751e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017520:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8017524:	4293      	cmp	r3, r2
 8017526:	dbbc      	blt.n	80174a2 <_strtod_l+0x402>
 8017528:	4c41      	ldr	r4, [pc, #260]	@ (8017630 <_strtod_l+0x590>)
 801752a:	f1c5 050f 	rsb	r5, r5, #15
 801752e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8017532:	4652      	mov	r2, sl
 8017534:	465b      	mov	r3, fp
 8017536:	e9d1 0100 	ldrd	r0, r1, [r1]
 801753a:	f7e9 f86d 	bl	8000618 <__aeabi_dmul>
 801753e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017540:	1b5d      	subs	r5, r3, r5
 8017542:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8017546:	e9d4 2300 	ldrd	r2, r3, [r4]
 801754a:	e78f      	b.n	801746c <_strtod_l+0x3cc>
 801754c:	3316      	adds	r3, #22
 801754e:	dba8      	blt.n	80174a2 <_strtod_l+0x402>
 8017550:	4b37      	ldr	r3, [pc, #220]	@ (8017630 <_strtod_l+0x590>)
 8017552:	eba9 0808 	sub.w	r8, r9, r8
 8017556:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801755a:	e9d8 2300 	ldrd	r2, r3, [r8]
 801755e:	4650      	mov	r0, sl
 8017560:	4659      	mov	r1, fp
 8017562:	f7e9 f983 	bl	800086c <__aeabi_ddiv>
 8017566:	e783      	b.n	8017470 <_strtod_l+0x3d0>
 8017568:	4b32      	ldr	r3, [pc, #200]	@ (8017634 <_strtod_l+0x594>)
 801756a:	9308      	str	r3, [sp, #32]
 801756c:	2300      	movs	r3, #0
 801756e:	1124      	asrs	r4, r4, #4
 8017570:	4650      	mov	r0, sl
 8017572:	4659      	mov	r1, fp
 8017574:	461e      	mov	r6, r3
 8017576:	2c01      	cmp	r4, #1
 8017578:	dc21      	bgt.n	80175be <_strtod_l+0x51e>
 801757a:	b10b      	cbz	r3, 8017580 <_strtod_l+0x4e0>
 801757c:	4682      	mov	sl, r0
 801757e:	468b      	mov	fp, r1
 8017580:	492c      	ldr	r1, [pc, #176]	@ (8017634 <_strtod_l+0x594>)
 8017582:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8017586:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801758a:	4652      	mov	r2, sl
 801758c:	465b      	mov	r3, fp
 801758e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017592:	f7e9 f841 	bl	8000618 <__aeabi_dmul>
 8017596:	4b28      	ldr	r3, [pc, #160]	@ (8017638 <_strtod_l+0x598>)
 8017598:	460a      	mov	r2, r1
 801759a:	400b      	ands	r3, r1
 801759c:	4927      	ldr	r1, [pc, #156]	@ (801763c <_strtod_l+0x59c>)
 801759e:	428b      	cmp	r3, r1
 80175a0:	4682      	mov	sl, r0
 80175a2:	d898      	bhi.n	80174d6 <_strtod_l+0x436>
 80175a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80175a8:	428b      	cmp	r3, r1
 80175aa:	bf86      	itte	hi
 80175ac:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8017640 <_strtod_l+0x5a0>
 80175b0:	f04f 3aff 	movhi.w	sl, #4294967295
 80175b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80175b8:	2300      	movs	r3, #0
 80175ba:	9308      	str	r3, [sp, #32]
 80175bc:	e07a      	b.n	80176b4 <_strtod_l+0x614>
 80175be:	07e2      	lsls	r2, r4, #31
 80175c0:	d505      	bpl.n	80175ce <_strtod_l+0x52e>
 80175c2:	9b08      	ldr	r3, [sp, #32]
 80175c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175c8:	f7e9 f826 	bl	8000618 <__aeabi_dmul>
 80175cc:	2301      	movs	r3, #1
 80175ce:	9a08      	ldr	r2, [sp, #32]
 80175d0:	3208      	adds	r2, #8
 80175d2:	3601      	adds	r6, #1
 80175d4:	1064      	asrs	r4, r4, #1
 80175d6:	9208      	str	r2, [sp, #32]
 80175d8:	e7cd      	b.n	8017576 <_strtod_l+0x4d6>
 80175da:	d0ed      	beq.n	80175b8 <_strtod_l+0x518>
 80175dc:	4264      	negs	r4, r4
 80175de:	f014 020f 	ands.w	r2, r4, #15
 80175e2:	d00a      	beq.n	80175fa <_strtod_l+0x55a>
 80175e4:	4b12      	ldr	r3, [pc, #72]	@ (8017630 <_strtod_l+0x590>)
 80175e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80175ea:	4650      	mov	r0, sl
 80175ec:	4659      	mov	r1, fp
 80175ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175f2:	f7e9 f93b 	bl	800086c <__aeabi_ddiv>
 80175f6:	4682      	mov	sl, r0
 80175f8:	468b      	mov	fp, r1
 80175fa:	1124      	asrs	r4, r4, #4
 80175fc:	d0dc      	beq.n	80175b8 <_strtod_l+0x518>
 80175fe:	2c1f      	cmp	r4, #31
 8017600:	dd20      	ble.n	8017644 <_strtod_l+0x5a4>
 8017602:	2400      	movs	r4, #0
 8017604:	46a0      	mov	r8, r4
 8017606:	940a      	str	r4, [sp, #40]	@ 0x28
 8017608:	46a1      	mov	r9, r4
 801760a:	9a05      	ldr	r2, [sp, #20]
 801760c:	2322      	movs	r3, #34	@ 0x22
 801760e:	f04f 0a00 	mov.w	sl, #0
 8017612:	f04f 0b00 	mov.w	fp, #0
 8017616:	6013      	str	r3, [r2, #0]
 8017618:	e768      	b.n	80174ec <_strtod_l+0x44c>
 801761a:	bf00      	nop
 801761c:	0801ebce 	.word	0x0801ebce
 8017620:	0801ea6c 	.word	0x0801ea6c
 8017624:	0801ebc6 	.word	0x0801ebc6
 8017628:	0801ec96 	.word	0x0801ec96
 801762c:	0801ec92 	.word	0x0801ec92
 8017630:	0801edf8 	.word	0x0801edf8
 8017634:	0801edd0 	.word	0x0801edd0
 8017638:	7ff00000 	.word	0x7ff00000
 801763c:	7ca00000 	.word	0x7ca00000
 8017640:	7fefffff 	.word	0x7fefffff
 8017644:	f014 0310 	ands.w	r3, r4, #16
 8017648:	bf18      	it	ne
 801764a:	236a      	movne	r3, #106	@ 0x6a
 801764c:	4ea9      	ldr	r6, [pc, #676]	@ (80178f4 <_strtod_l+0x854>)
 801764e:	9308      	str	r3, [sp, #32]
 8017650:	4650      	mov	r0, sl
 8017652:	4659      	mov	r1, fp
 8017654:	2300      	movs	r3, #0
 8017656:	07e2      	lsls	r2, r4, #31
 8017658:	d504      	bpl.n	8017664 <_strtod_l+0x5c4>
 801765a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801765e:	f7e8 ffdb 	bl	8000618 <__aeabi_dmul>
 8017662:	2301      	movs	r3, #1
 8017664:	1064      	asrs	r4, r4, #1
 8017666:	f106 0608 	add.w	r6, r6, #8
 801766a:	d1f4      	bne.n	8017656 <_strtod_l+0x5b6>
 801766c:	b10b      	cbz	r3, 8017672 <_strtod_l+0x5d2>
 801766e:	4682      	mov	sl, r0
 8017670:	468b      	mov	fp, r1
 8017672:	9b08      	ldr	r3, [sp, #32]
 8017674:	b1b3      	cbz	r3, 80176a4 <_strtod_l+0x604>
 8017676:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801767a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801767e:	2b00      	cmp	r3, #0
 8017680:	4659      	mov	r1, fp
 8017682:	dd0f      	ble.n	80176a4 <_strtod_l+0x604>
 8017684:	2b1f      	cmp	r3, #31
 8017686:	dd55      	ble.n	8017734 <_strtod_l+0x694>
 8017688:	2b34      	cmp	r3, #52	@ 0x34
 801768a:	bfde      	ittt	le
 801768c:	f04f 33ff 	movle.w	r3, #4294967295
 8017690:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8017694:	4093      	lslle	r3, r2
 8017696:	f04f 0a00 	mov.w	sl, #0
 801769a:	bfcc      	ite	gt
 801769c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80176a0:	ea03 0b01 	andle.w	fp, r3, r1
 80176a4:	2200      	movs	r2, #0
 80176a6:	2300      	movs	r3, #0
 80176a8:	4650      	mov	r0, sl
 80176aa:	4659      	mov	r1, fp
 80176ac:	f7e9 fa1c 	bl	8000ae8 <__aeabi_dcmpeq>
 80176b0:	2800      	cmp	r0, #0
 80176b2:	d1a6      	bne.n	8017602 <_strtod_l+0x562>
 80176b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176b6:	9300      	str	r3, [sp, #0]
 80176b8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80176ba:	9805      	ldr	r0, [sp, #20]
 80176bc:	462b      	mov	r3, r5
 80176be:	463a      	mov	r2, r7
 80176c0:	f002 ff36 	bl	801a530 <__s2b>
 80176c4:	900a      	str	r0, [sp, #40]	@ 0x28
 80176c6:	2800      	cmp	r0, #0
 80176c8:	f43f af05 	beq.w	80174d6 <_strtod_l+0x436>
 80176cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80176ce:	2a00      	cmp	r2, #0
 80176d0:	eba9 0308 	sub.w	r3, r9, r8
 80176d4:	bfa8      	it	ge
 80176d6:	2300      	movge	r3, #0
 80176d8:	9312      	str	r3, [sp, #72]	@ 0x48
 80176da:	2400      	movs	r4, #0
 80176dc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80176e0:	9316      	str	r3, [sp, #88]	@ 0x58
 80176e2:	46a0      	mov	r8, r4
 80176e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176e6:	9805      	ldr	r0, [sp, #20]
 80176e8:	6859      	ldr	r1, [r3, #4]
 80176ea:	f002 fe79 	bl	801a3e0 <_Balloc>
 80176ee:	4681      	mov	r9, r0
 80176f0:	2800      	cmp	r0, #0
 80176f2:	f43f aef4 	beq.w	80174de <_strtod_l+0x43e>
 80176f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80176f8:	691a      	ldr	r2, [r3, #16]
 80176fa:	3202      	adds	r2, #2
 80176fc:	f103 010c 	add.w	r1, r3, #12
 8017700:	0092      	lsls	r2, r2, #2
 8017702:	300c      	adds	r0, #12
 8017704:	f001 fb99 	bl	8018e3a <memcpy>
 8017708:	ec4b ab10 	vmov	d0, sl, fp
 801770c:	9805      	ldr	r0, [sp, #20]
 801770e:	aa1c      	add	r2, sp, #112	@ 0x70
 8017710:	a91b      	add	r1, sp, #108	@ 0x6c
 8017712:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8017716:	f003 fa47 	bl	801aba8 <__d2b>
 801771a:	901a      	str	r0, [sp, #104]	@ 0x68
 801771c:	2800      	cmp	r0, #0
 801771e:	f43f aede 	beq.w	80174de <_strtod_l+0x43e>
 8017722:	9805      	ldr	r0, [sp, #20]
 8017724:	2101      	movs	r1, #1
 8017726:	f002 ff99 	bl	801a65c <__i2b>
 801772a:	4680      	mov	r8, r0
 801772c:	b948      	cbnz	r0, 8017742 <_strtod_l+0x6a2>
 801772e:	f04f 0800 	mov.w	r8, #0
 8017732:	e6d4      	b.n	80174de <_strtod_l+0x43e>
 8017734:	f04f 32ff 	mov.w	r2, #4294967295
 8017738:	fa02 f303 	lsl.w	r3, r2, r3
 801773c:	ea03 0a0a 	and.w	sl, r3, sl
 8017740:	e7b0      	b.n	80176a4 <_strtod_l+0x604>
 8017742:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8017744:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8017746:	2d00      	cmp	r5, #0
 8017748:	bfab      	itete	ge
 801774a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801774c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801774e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8017750:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8017752:	bfac      	ite	ge
 8017754:	18ef      	addge	r7, r5, r3
 8017756:	1b5e      	sublt	r6, r3, r5
 8017758:	9b08      	ldr	r3, [sp, #32]
 801775a:	1aed      	subs	r5, r5, r3
 801775c:	4415      	add	r5, r2
 801775e:	4b66      	ldr	r3, [pc, #408]	@ (80178f8 <_strtod_l+0x858>)
 8017760:	3d01      	subs	r5, #1
 8017762:	429d      	cmp	r5, r3
 8017764:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8017768:	da50      	bge.n	801780c <_strtod_l+0x76c>
 801776a:	1b5b      	subs	r3, r3, r5
 801776c:	2b1f      	cmp	r3, #31
 801776e:	eba2 0203 	sub.w	r2, r2, r3
 8017772:	f04f 0101 	mov.w	r1, #1
 8017776:	dc3d      	bgt.n	80177f4 <_strtod_l+0x754>
 8017778:	fa01 f303 	lsl.w	r3, r1, r3
 801777c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801777e:	2300      	movs	r3, #0
 8017780:	9310      	str	r3, [sp, #64]	@ 0x40
 8017782:	18bd      	adds	r5, r7, r2
 8017784:	9b08      	ldr	r3, [sp, #32]
 8017786:	42af      	cmp	r7, r5
 8017788:	4416      	add	r6, r2
 801778a:	441e      	add	r6, r3
 801778c:	463b      	mov	r3, r7
 801778e:	bfa8      	it	ge
 8017790:	462b      	movge	r3, r5
 8017792:	42b3      	cmp	r3, r6
 8017794:	bfa8      	it	ge
 8017796:	4633      	movge	r3, r6
 8017798:	2b00      	cmp	r3, #0
 801779a:	bfc2      	ittt	gt
 801779c:	1aed      	subgt	r5, r5, r3
 801779e:	1af6      	subgt	r6, r6, r3
 80177a0:	1aff      	subgt	r7, r7, r3
 80177a2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	dd16      	ble.n	80177d6 <_strtod_l+0x736>
 80177a8:	4641      	mov	r1, r8
 80177aa:	9805      	ldr	r0, [sp, #20]
 80177ac:	461a      	mov	r2, r3
 80177ae:	f003 f815 	bl	801a7dc <__pow5mult>
 80177b2:	4680      	mov	r8, r0
 80177b4:	2800      	cmp	r0, #0
 80177b6:	d0ba      	beq.n	801772e <_strtod_l+0x68e>
 80177b8:	4601      	mov	r1, r0
 80177ba:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80177bc:	9805      	ldr	r0, [sp, #20]
 80177be:	f002 ff63 	bl	801a688 <__multiply>
 80177c2:	900e      	str	r0, [sp, #56]	@ 0x38
 80177c4:	2800      	cmp	r0, #0
 80177c6:	f43f ae8a 	beq.w	80174de <_strtod_l+0x43e>
 80177ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80177cc:	9805      	ldr	r0, [sp, #20]
 80177ce:	f002 fe47 	bl	801a460 <_Bfree>
 80177d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80177d4:	931a      	str	r3, [sp, #104]	@ 0x68
 80177d6:	2d00      	cmp	r5, #0
 80177d8:	dc1d      	bgt.n	8017816 <_strtod_l+0x776>
 80177da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80177dc:	2b00      	cmp	r3, #0
 80177de:	dd23      	ble.n	8017828 <_strtod_l+0x788>
 80177e0:	4649      	mov	r1, r9
 80177e2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80177e4:	9805      	ldr	r0, [sp, #20]
 80177e6:	f002 fff9 	bl	801a7dc <__pow5mult>
 80177ea:	4681      	mov	r9, r0
 80177ec:	b9e0      	cbnz	r0, 8017828 <_strtod_l+0x788>
 80177ee:	f04f 0900 	mov.w	r9, #0
 80177f2:	e674      	b.n	80174de <_strtod_l+0x43e>
 80177f4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80177f8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80177fc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8017800:	35e2      	adds	r5, #226	@ 0xe2
 8017802:	fa01 f305 	lsl.w	r3, r1, r5
 8017806:	9310      	str	r3, [sp, #64]	@ 0x40
 8017808:	9113      	str	r1, [sp, #76]	@ 0x4c
 801780a:	e7ba      	b.n	8017782 <_strtod_l+0x6e2>
 801780c:	2300      	movs	r3, #0
 801780e:	9310      	str	r3, [sp, #64]	@ 0x40
 8017810:	2301      	movs	r3, #1
 8017812:	9313      	str	r3, [sp, #76]	@ 0x4c
 8017814:	e7b5      	b.n	8017782 <_strtod_l+0x6e2>
 8017816:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017818:	9805      	ldr	r0, [sp, #20]
 801781a:	462a      	mov	r2, r5
 801781c:	f003 f838 	bl	801a890 <__lshift>
 8017820:	901a      	str	r0, [sp, #104]	@ 0x68
 8017822:	2800      	cmp	r0, #0
 8017824:	d1d9      	bne.n	80177da <_strtod_l+0x73a>
 8017826:	e65a      	b.n	80174de <_strtod_l+0x43e>
 8017828:	2e00      	cmp	r6, #0
 801782a:	dd07      	ble.n	801783c <_strtod_l+0x79c>
 801782c:	4649      	mov	r1, r9
 801782e:	9805      	ldr	r0, [sp, #20]
 8017830:	4632      	mov	r2, r6
 8017832:	f003 f82d 	bl	801a890 <__lshift>
 8017836:	4681      	mov	r9, r0
 8017838:	2800      	cmp	r0, #0
 801783a:	d0d8      	beq.n	80177ee <_strtod_l+0x74e>
 801783c:	2f00      	cmp	r7, #0
 801783e:	dd08      	ble.n	8017852 <_strtod_l+0x7b2>
 8017840:	4641      	mov	r1, r8
 8017842:	9805      	ldr	r0, [sp, #20]
 8017844:	463a      	mov	r2, r7
 8017846:	f003 f823 	bl	801a890 <__lshift>
 801784a:	4680      	mov	r8, r0
 801784c:	2800      	cmp	r0, #0
 801784e:	f43f ae46 	beq.w	80174de <_strtod_l+0x43e>
 8017852:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017854:	9805      	ldr	r0, [sp, #20]
 8017856:	464a      	mov	r2, r9
 8017858:	f003 f8a2 	bl	801a9a0 <__mdiff>
 801785c:	4604      	mov	r4, r0
 801785e:	2800      	cmp	r0, #0
 8017860:	f43f ae3d 	beq.w	80174de <_strtod_l+0x43e>
 8017864:	68c3      	ldr	r3, [r0, #12]
 8017866:	930f      	str	r3, [sp, #60]	@ 0x3c
 8017868:	2300      	movs	r3, #0
 801786a:	60c3      	str	r3, [r0, #12]
 801786c:	4641      	mov	r1, r8
 801786e:	f003 f87b 	bl	801a968 <__mcmp>
 8017872:	2800      	cmp	r0, #0
 8017874:	da46      	bge.n	8017904 <_strtod_l+0x864>
 8017876:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017878:	ea53 030a 	orrs.w	r3, r3, sl
 801787c:	d16c      	bne.n	8017958 <_strtod_l+0x8b8>
 801787e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017882:	2b00      	cmp	r3, #0
 8017884:	d168      	bne.n	8017958 <_strtod_l+0x8b8>
 8017886:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801788a:	0d1b      	lsrs	r3, r3, #20
 801788c:	051b      	lsls	r3, r3, #20
 801788e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017892:	d961      	bls.n	8017958 <_strtod_l+0x8b8>
 8017894:	6963      	ldr	r3, [r4, #20]
 8017896:	b913      	cbnz	r3, 801789e <_strtod_l+0x7fe>
 8017898:	6923      	ldr	r3, [r4, #16]
 801789a:	2b01      	cmp	r3, #1
 801789c:	dd5c      	ble.n	8017958 <_strtod_l+0x8b8>
 801789e:	4621      	mov	r1, r4
 80178a0:	2201      	movs	r2, #1
 80178a2:	9805      	ldr	r0, [sp, #20]
 80178a4:	f002 fff4 	bl	801a890 <__lshift>
 80178a8:	4641      	mov	r1, r8
 80178aa:	4604      	mov	r4, r0
 80178ac:	f003 f85c 	bl	801a968 <__mcmp>
 80178b0:	2800      	cmp	r0, #0
 80178b2:	dd51      	ble.n	8017958 <_strtod_l+0x8b8>
 80178b4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80178b8:	9a08      	ldr	r2, [sp, #32]
 80178ba:	0d1b      	lsrs	r3, r3, #20
 80178bc:	051b      	lsls	r3, r3, #20
 80178be:	2a00      	cmp	r2, #0
 80178c0:	d06b      	beq.n	801799a <_strtod_l+0x8fa>
 80178c2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80178c6:	d868      	bhi.n	801799a <_strtod_l+0x8fa>
 80178c8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80178cc:	f67f ae9d 	bls.w	801760a <_strtod_l+0x56a>
 80178d0:	4b0a      	ldr	r3, [pc, #40]	@ (80178fc <_strtod_l+0x85c>)
 80178d2:	4650      	mov	r0, sl
 80178d4:	4659      	mov	r1, fp
 80178d6:	2200      	movs	r2, #0
 80178d8:	f7e8 fe9e 	bl	8000618 <__aeabi_dmul>
 80178dc:	4b08      	ldr	r3, [pc, #32]	@ (8017900 <_strtod_l+0x860>)
 80178de:	400b      	ands	r3, r1
 80178e0:	4682      	mov	sl, r0
 80178e2:	468b      	mov	fp, r1
 80178e4:	2b00      	cmp	r3, #0
 80178e6:	f47f ae05 	bne.w	80174f4 <_strtod_l+0x454>
 80178ea:	9a05      	ldr	r2, [sp, #20]
 80178ec:	2322      	movs	r3, #34	@ 0x22
 80178ee:	6013      	str	r3, [r2, #0]
 80178f0:	e600      	b.n	80174f4 <_strtod_l+0x454>
 80178f2:	bf00      	nop
 80178f4:	0801ea98 	.word	0x0801ea98
 80178f8:	fffffc02 	.word	0xfffffc02
 80178fc:	39500000 	.word	0x39500000
 8017900:	7ff00000 	.word	0x7ff00000
 8017904:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8017908:	d165      	bne.n	80179d6 <_strtod_l+0x936>
 801790a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801790c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017910:	b35a      	cbz	r2, 801796a <_strtod_l+0x8ca>
 8017912:	4a9f      	ldr	r2, [pc, #636]	@ (8017b90 <_strtod_l+0xaf0>)
 8017914:	4293      	cmp	r3, r2
 8017916:	d12b      	bne.n	8017970 <_strtod_l+0x8d0>
 8017918:	9b08      	ldr	r3, [sp, #32]
 801791a:	4651      	mov	r1, sl
 801791c:	b303      	cbz	r3, 8017960 <_strtod_l+0x8c0>
 801791e:	4b9d      	ldr	r3, [pc, #628]	@ (8017b94 <_strtod_l+0xaf4>)
 8017920:	465a      	mov	r2, fp
 8017922:	4013      	ands	r3, r2
 8017924:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017928:	f04f 32ff 	mov.w	r2, #4294967295
 801792c:	d81b      	bhi.n	8017966 <_strtod_l+0x8c6>
 801792e:	0d1b      	lsrs	r3, r3, #20
 8017930:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017934:	fa02 f303 	lsl.w	r3, r2, r3
 8017938:	4299      	cmp	r1, r3
 801793a:	d119      	bne.n	8017970 <_strtod_l+0x8d0>
 801793c:	4b96      	ldr	r3, [pc, #600]	@ (8017b98 <_strtod_l+0xaf8>)
 801793e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017940:	429a      	cmp	r2, r3
 8017942:	d102      	bne.n	801794a <_strtod_l+0x8aa>
 8017944:	3101      	adds	r1, #1
 8017946:	f43f adca 	beq.w	80174de <_strtod_l+0x43e>
 801794a:	4b92      	ldr	r3, [pc, #584]	@ (8017b94 <_strtod_l+0xaf4>)
 801794c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801794e:	401a      	ands	r2, r3
 8017950:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8017954:	f04f 0a00 	mov.w	sl, #0
 8017958:	9b08      	ldr	r3, [sp, #32]
 801795a:	2b00      	cmp	r3, #0
 801795c:	d1b8      	bne.n	80178d0 <_strtod_l+0x830>
 801795e:	e5c9      	b.n	80174f4 <_strtod_l+0x454>
 8017960:	f04f 33ff 	mov.w	r3, #4294967295
 8017964:	e7e8      	b.n	8017938 <_strtod_l+0x898>
 8017966:	4613      	mov	r3, r2
 8017968:	e7e6      	b.n	8017938 <_strtod_l+0x898>
 801796a:	ea53 030a 	orrs.w	r3, r3, sl
 801796e:	d0a1      	beq.n	80178b4 <_strtod_l+0x814>
 8017970:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017972:	b1db      	cbz	r3, 80179ac <_strtod_l+0x90c>
 8017974:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017976:	4213      	tst	r3, r2
 8017978:	d0ee      	beq.n	8017958 <_strtod_l+0x8b8>
 801797a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801797c:	9a08      	ldr	r2, [sp, #32]
 801797e:	4650      	mov	r0, sl
 8017980:	4659      	mov	r1, fp
 8017982:	b1bb      	cbz	r3, 80179b4 <_strtod_l+0x914>
 8017984:	f7ff fb6c 	bl	8017060 <sulp>
 8017988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801798c:	ec53 2b10 	vmov	r2, r3, d0
 8017990:	f7e8 fc8c 	bl	80002ac <__adddf3>
 8017994:	4682      	mov	sl, r0
 8017996:	468b      	mov	fp, r1
 8017998:	e7de      	b.n	8017958 <_strtod_l+0x8b8>
 801799a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801799e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80179a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80179a6:	f04f 3aff 	mov.w	sl, #4294967295
 80179aa:	e7d5      	b.n	8017958 <_strtod_l+0x8b8>
 80179ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80179ae:	ea13 0f0a 	tst.w	r3, sl
 80179b2:	e7e1      	b.n	8017978 <_strtod_l+0x8d8>
 80179b4:	f7ff fb54 	bl	8017060 <sulp>
 80179b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80179bc:	ec53 2b10 	vmov	r2, r3, d0
 80179c0:	f7e8 fc72 	bl	80002a8 <__aeabi_dsub>
 80179c4:	2200      	movs	r2, #0
 80179c6:	2300      	movs	r3, #0
 80179c8:	4682      	mov	sl, r0
 80179ca:	468b      	mov	fp, r1
 80179cc:	f7e9 f88c 	bl	8000ae8 <__aeabi_dcmpeq>
 80179d0:	2800      	cmp	r0, #0
 80179d2:	d0c1      	beq.n	8017958 <_strtod_l+0x8b8>
 80179d4:	e619      	b.n	801760a <_strtod_l+0x56a>
 80179d6:	4641      	mov	r1, r8
 80179d8:	4620      	mov	r0, r4
 80179da:	f003 f93d 	bl	801ac58 <__ratio>
 80179de:	ec57 6b10 	vmov	r6, r7, d0
 80179e2:	2200      	movs	r2, #0
 80179e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80179e8:	4630      	mov	r0, r6
 80179ea:	4639      	mov	r1, r7
 80179ec:	f7e9 f890 	bl	8000b10 <__aeabi_dcmple>
 80179f0:	2800      	cmp	r0, #0
 80179f2:	d06f      	beq.n	8017ad4 <_strtod_l+0xa34>
 80179f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80179f6:	2b00      	cmp	r3, #0
 80179f8:	d17a      	bne.n	8017af0 <_strtod_l+0xa50>
 80179fa:	f1ba 0f00 	cmp.w	sl, #0
 80179fe:	d158      	bne.n	8017ab2 <_strtod_l+0xa12>
 8017a00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017a06:	2b00      	cmp	r3, #0
 8017a08:	d15a      	bne.n	8017ac0 <_strtod_l+0xa20>
 8017a0a:	4b64      	ldr	r3, [pc, #400]	@ (8017b9c <_strtod_l+0xafc>)
 8017a0c:	2200      	movs	r2, #0
 8017a0e:	4630      	mov	r0, r6
 8017a10:	4639      	mov	r1, r7
 8017a12:	f7e9 f873 	bl	8000afc <__aeabi_dcmplt>
 8017a16:	2800      	cmp	r0, #0
 8017a18:	d159      	bne.n	8017ace <_strtod_l+0xa2e>
 8017a1a:	4630      	mov	r0, r6
 8017a1c:	4639      	mov	r1, r7
 8017a1e:	4b60      	ldr	r3, [pc, #384]	@ (8017ba0 <_strtod_l+0xb00>)
 8017a20:	2200      	movs	r2, #0
 8017a22:	f7e8 fdf9 	bl	8000618 <__aeabi_dmul>
 8017a26:	4606      	mov	r6, r0
 8017a28:	460f      	mov	r7, r1
 8017a2a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8017a2e:	9606      	str	r6, [sp, #24]
 8017a30:	9307      	str	r3, [sp, #28]
 8017a32:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017a36:	4d57      	ldr	r5, [pc, #348]	@ (8017b94 <_strtod_l+0xaf4>)
 8017a38:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017a3c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a3e:	401d      	ands	r5, r3
 8017a40:	4b58      	ldr	r3, [pc, #352]	@ (8017ba4 <_strtod_l+0xb04>)
 8017a42:	429d      	cmp	r5, r3
 8017a44:	f040 80b2 	bne.w	8017bac <_strtod_l+0xb0c>
 8017a48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017a4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8017a4e:	ec4b ab10 	vmov	d0, sl, fp
 8017a52:	f003 f839 	bl	801aac8 <__ulp>
 8017a56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8017a5a:	ec51 0b10 	vmov	r0, r1, d0
 8017a5e:	f7e8 fddb 	bl	8000618 <__aeabi_dmul>
 8017a62:	4652      	mov	r2, sl
 8017a64:	465b      	mov	r3, fp
 8017a66:	f7e8 fc21 	bl	80002ac <__adddf3>
 8017a6a:	460b      	mov	r3, r1
 8017a6c:	4949      	ldr	r1, [pc, #292]	@ (8017b94 <_strtod_l+0xaf4>)
 8017a6e:	4a4e      	ldr	r2, [pc, #312]	@ (8017ba8 <_strtod_l+0xb08>)
 8017a70:	4019      	ands	r1, r3
 8017a72:	4291      	cmp	r1, r2
 8017a74:	4682      	mov	sl, r0
 8017a76:	d942      	bls.n	8017afe <_strtod_l+0xa5e>
 8017a78:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8017a7a:	4b47      	ldr	r3, [pc, #284]	@ (8017b98 <_strtod_l+0xaf8>)
 8017a7c:	429a      	cmp	r2, r3
 8017a7e:	d103      	bne.n	8017a88 <_strtod_l+0x9e8>
 8017a80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017a82:	3301      	adds	r3, #1
 8017a84:	f43f ad2b 	beq.w	80174de <_strtod_l+0x43e>
 8017a88:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8017b98 <_strtod_l+0xaf8>
 8017a8c:	f04f 3aff 	mov.w	sl, #4294967295
 8017a90:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017a92:	9805      	ldr	r0, [sp, #20]
 8017a94:	f002 fce4 	bl	801a460 <_Bfree>
 8017a98:	9805      	ldr	r0, [sp, #20]
 8017a9a:	4649      	mov	r1, r9
 8017a9c:	f002 fce0 	bl	801a460 <_Bfree>
 8017aa0:	9805      	ldr	r0, [sp, #20]
 8017aa2:	4641      	mov	r1, r8
 8017aa4:	f002 fcdc 	bl	801a460 <_Bfree>
 8017aa8:	9805      	ldr	r0, [sp, #20]
 8017aaa:	4621      	mov	r1, r4
 8017aac:	f002 fcd8 	bl	801a460 <_Bfree>
 8017ab0:	e618      	b.n	80176e4 <_strtod_l+0x644>
 8017ab2:	f1ba 0f01 	cmp.w	sl, #1
 8017ab6:	d103      	bne.n	8017ac0 <_strtod_l+0xa20>
 8017ab8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	f43f ada5 	beq.w	801760a <_strtod_l+0x56a>
 8017ac0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8017b70 <_strtod_l+0xad0>
 8017ac4:	4f35      	ldr	r7, [pc, #212]	@ (8017b9c <_strtod_l+0xafc>)
 8017ac6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017aca:	2600      	movs	r6, #0
 8017acc:	e7b1      	b.n	8017a32 <_strtod_l+0x992>
 8017ace:	4f34      	ldr	r7, [pc, #208]	@ (8017ba0 <_strtod_l+0xb00>)
 8017ad0:	2600      	movs	r6, #0
 8017ad2:	e7aa      	b.n	8017a2a <_strtod_l+0x98a>
 8017ad4:	4b32      	ldr	r3, [pc, #200]	@ (8017ba0 <_strtod_l+0xb00>)
 8017ad6:	4630      	mov	r0, r6
 8017ad8:	4639      	mov	r1, r7
 8017ada:	2200      	movs	r2, #0
 8017adc:	f7e8 fd9c 	bl	8000618 <__aeabi_dmul>
 8017ae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017ae2:	4606      	mov	r6, r0
 8017ae4:	460f      	mov	r7, r1
 8017ae6:	2b00      	cmp	r3, #0
 8017ae8:	d09f      	beq.n	8017a2a <_strtod_l+0x98a>
 8017aea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8017aee:	e7a0      	b.n	8017a32 <_strtod_l+0x992>
 8017af0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8017b78 <_strtod_l+0xad8>
 8017af4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8017af8:	ec57 6b17 	vmov	r6, r7, d7
 8017afc:	e799      	b.n	8017a32 <_strtod_l+0x992>
 8017afe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8017b02:	9b08      	ldr	r3, [sp, #32]
 8017b04:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d1c1      	bne.n	8017a90 <_strtod_l+0x9f0>
 8017b0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017b10:	0d1b      	lsrs	r3, r3, #20
 8017b12:	051b      	lsls	r3, r3, #20
 8017b14:	429d      	cmp	r5, r3
 8017b16:	d1bb      	bne.n	8017a90 <_strtod_l+0x9f0>
 8017b18:	4630      	mov	r0, r6
 8017b1a:	4639      	mov	r1, r7
 8017b1c:	f7e9 f8dc 	bl	8000cd8 <__aeabi_d2lz>
 8017b20:	f7e8 fd4c 	bl	80005bc <__aeabi_l2d>
 8017b24:	4602      	mov	r2, r0
 8017b26:	460b      	mov	r3, r1
 8017b28:	4630      	mov	r0, r6
 8017b2a:	4639      	mov	r1, r7
 8017b2c:	f7e8 fbbc 	bl	80002a8 <__aeabi_dsub>
 8017b30:	460b      	mov	r3, r1
 8017b32:	4602      	mov	r2, r0
 8017b34:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8017b38:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8017b3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017b3e:	ea46 060a 	orr.w	r6, r6, sl
 8017b42:	431e      	orrs	r6, r3
 8017b44:	d06f      	beq.n	8017c26 <_strtod_l+0xb86>
 8017b46:	a30e      	add	r3, pc, #56	@ (adr r3, 8017b80 <_strtod_l+0xae0>)
 8017b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b4c:	f7e8 ffd6 	bl	8000afc <__aeabi_dcmplt>
 8017b50:	2800      	cmp	r0, #0
 8017b52:	f47f accf 	bne.w	80174f4 <_strtod_l+0x454>
 8017b56:	a30c      	add	r3, pc, #48	@ (adr r3, 8017b88 <_strtod_l+0xae8>)
 8017b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017b5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8017b60:	f7e8 ffea 	bl	8000b38 <__aeabi_dcmpgt>
 8017b64:	2800      	cmp	r0, #0
 8017b66:	d093      	beq.n	8017a90 <_strtod_l+0x9f0>
 8017b68:	e4c4      	b.n	80174f4 <_strtod_l+0x454>
 8017b6a:	bf00      	nop
 8017b6c:	f3af 8000 	nop.w
 8017b70:	00000000 	.word	0x00000000
 8017b74:	bff00000 	.word	0xbff00000
 8017b78:	00000000 	.word	0x00000000
 8017b7c:	3ff00000 	.word	0x3ff00000
 8017b80:	94a03595 	.word	0x94a03595
 8017b84:	3fdfffff 	.word	0x3fdfffff
 8017b88:	35afe535 	.word	0x35afe535
 8017b8c:	3fe00000 	.word	0x3fe00000
 8017b90:	000fffff 	.word	0x000fffff
 8017b94:	7ff00000 	.word	0x7ff00000
 8017b98:	7fefffff 	.word	0x7fefffff
 8017b9c:	3ff00000 	.word	0x3ff00000
 8017ba0:	3fe00000 	.word	0x3fe00000
 8017ba4:	7fe00000 	.word	0x7fe00000
 8017ba8:	7c9fffff 	.word	0x7c9fffff
 8017bac:	9b08      	ldr	r3, [sp, #32]
 8017bae:	b323      	cbz	r3, 8017bfa <_strtod_l+0xb5a>
 8017bb0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8017bb4:	d821      	bhi.n	8017bfa <_strtod_l+0xb5a>
 8017bb6:	a328      	add	r3, pc, #160	@ (adr r3, 8017c58 <_strtod_l+0xbb8>)
 8017bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017bbc:	4630      	mov	r0, r6
 8017bbe:	4639      	mov	r1, r7
 8017bc0:	f7e8 ffa6 	bl	8000b10 <__aeabi_dcmple>
 8017bc4:	b1a0      	cbz	r0, 8017bf0 <_strtod_l+0xb50>
 8017bc6:	4639      	mov	r1, r7
 8017bc8:	4630      	mov	r0, r6
 8017bca:	f7e8 fffd 	bl	8000bc8 <__aeabi_d2uiz>
 8017bce:	2801      	cmp	r0, #1
 8017bd0:	bf38      	it	cc
 8017bd2:	2001      	movcc	r0, #1
 8017bd4:	f7e8 fca6 	bl	8000524 <__aeabi_ui2d>
 8017bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8017bda:	4606      	mov	r6, r0
 8017bdc:	460f      	mov	r7, r1
 8017bde:	b9fb      	cbnz	r3, 8017c20 <_strtod_l+0xb80>
 8017be0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8017be4:	9014      	str	r0, [sp, #80]	@ 0x50
 8017be6:	9315      	str	r3, [sp, #84]	@ 0x54
 8017be8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8017bec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8017bf0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017bf2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8017bf6:	1b5b      	subs	r3, r3, r5
 8017bf8:	9311      	str	r3, [sp, #68]	@ 0x44
 8017bfa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8017bfe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8017c02:	f002 ff61 	bl	801aac8 <__ulp>
 8017c06:	4650      	mov	r0, sl
 8017c08:	ec53 2b10 	vmov	r2, r3, d0
 8017c0c:	4659      	mov	r1, fp
 8017c0e:	f7e8 fd03 	bl	8000618 <__aeabi_dmul>
 8017c12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8017c16:	f7e8 fb49 	bl	80002ac <__adddf3>
 8017c1a:	4682      	mov	sl, r0
 8017c1c:	468b      	mov	fp, r1
 8017c1e:	e770      	b.n	8017b02 <_strtod_l+0xa62>
 8017c20:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8017c24:	e7e0      	b.n	8017be8 <_strtod_l+0xb48>
 8017c26:	a30e      	add	r3, pc, #56	@ (adr r3, 8017c60 <_strtod_l+0xbc0>)
 8017c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c2c:	f7e8 ff66 	bl	8000afc <__aeabi_dcmplt>
 8017c30:	e798      	b.n	8017b64 <_strtod_l+0xac4>
 8017c32:	2300      	movs	r3, #0
 8017c34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017c36:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8017c38:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017c3a:	6013      	str	r3, [r2, #0]
 8017c3c:	f7ff ba6d 	b.w	801711a <_strtod_l+0x7a>
 8017c40:	2a65      	cmp	r2, #101	@ 0x65
 8017c42:	f43f ab66 	beq.w	8017312 <_strtod_l+0x272>
 8017c46:	2a45      	cmp	r2, #69	@ 0x45
 8017c48:	f43f ab63 	beq.w	8017312 <_strtod_l+0x272>
 8017c4c:	2301      	movs	r3, #1
 8017c4e:	f7ff bb9e 	b.w	801738e <_strtod_l+0x2ee>
 8017c52:	bf00      	nop
 8017c54:	f3af 8000 	nop.w
 8017c58:	ffc00000 	.word	0xffc00000
 8017c5c:	41dfffff 	.word	0x41dfffff
 8017c60:	94a03595 	.word	0x94a03595
 8017c64:	3fcfffff 	.word	0x3fcfffff

08017c68 <strtof>:
 8017c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c6c:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8017d2c <strtof+0xc4>
 8017c70:	4b29      	ldr	r3, [pc, #164]	@ (8017d18 <strtof+0xb0>)
 8017c72:	460a      	mov	r2, r1
 8017c74:	ed2d 8b02 	vpush	{d8}
 8017c78:	4601      	mov	r1, r0
 8017c7a:	f8d8 0000 	ldr.w	r0, [r8]
 8017c7e:	f7ff fa0f 	bl	80170a0 <_strtod_l>
 8017c82:	ec55 4b10 	vmov	r4, r5, d0
 8017c86:	4622      	mov	r2, r4
 8017c88:	462b      	mov	r3, r5
 8017c8a:	4620      	mov	r0, r4
 8017c8c:	4629      	mov	r1, r5
 8017c8e:	f7e8 ff5d 	bl	8000b4c <__aeabi_dcmpun>
 8017c92:	b190      	cbz	r0, 8017cba <strtof+0x52>
 8017c94:	2d00      	cmp	r5, #0
 8017c96:	4821      	ldr	r0, [pc, #132]	@ (8017d1c <strtof+0xb4>)
 8017c98:	da09      	bge.n	8017cae <strtof+0x46>
 8017c9a:	f001 f8e5 	bl	8018e68 <nanf>
 8017c9e:	eeb1 8a40 	vneg.f32	s16, s0
 8017ca2:	eeb0 0a48 	vmov.f32	s0, s16
 8017ca6:	ecbd 8b02 	vpop	{d8}
 8017caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017cae:	ecbd 8b02 	vpop	{d8}
 8017cb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017cb6:	f001 b8d7 	b.w	8018e68 <nanf>
 8017cba:	4620      	mov	r0, r4
 8017cbc:	4629      	mov	r1, r5
 8017cbe:	f7e8 ffa3 	bl	8000c08 <__aeabi_d2f>
 8017cc2:	ee08 0a10 	vmov	s16, r0
 8017cc6:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8017d20 <strtof+0xb8>
 8017cca:	eeb0 7ac8 	vabs.f32	s14, s16
 8017cce:	eeb4 7a67 	vcmp.f32	s14, s15
 8017cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017cd6:	dd11      	ble.n	8017cfc <strtof+0x94>
 8017cd8:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8017cdc:	4b11      	ldr	r3, [pc, #68]	@ (8017d24 <strtof+0xbc>)
 8017cde:	f04f 32ff 	mov.w	r2, #4294967295
 8017ce2:	4620      	mov	r0, r4
 8017ce4:	4639      	mov	r1, r7
 8017ce6:	f7e8 ff31 	bl	8000b4c <__aeabi_dcmpun>
 8017cea:	b980      	cbnz	r0, 8017d0e <strtof+0xa6>
 8017cec:	4b0d      	ldr	r3, [pc, #52]	@ (8017d24 <strtof+0xbc>)
 8017cee:	f04f 32ff 	mov.w	r2, #4294967295
 8017cf2:	4620      	mov	r0, r4
 8017cf4:	4639      	mov	r1, r7
 8017cf6:	f7e8 ff0b 	bl	8000b10 <__aeabi_dcmple>
 8017cfa:	b940      	cbnz	r0, 8017d0e <strtof+0xa6>
 8017cfc:	ee18 3a10 	vmov	r3, s16
 8017d00:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8017d04:	d1cd      	bne.n	8017ca2 <strtof+0x3a>
 8017d06:	4b08      	ldr	r3, [pc, #32]	@ (8017d28 <strtof+0xc0>)
 8017d08:	402b      	ands	r3, r5
 8017d0a:	2b00      	cmp	r3, #0
 8017d0c:	d0c9      	beq.n	8017ca2 <strtof+0x3a>
 8017d0e:	f8d8 3000 	ldr.w	r3, [r8]
 8017d12:	2222      	movs	r2, #34	@ 0x22
 8017d14:	601a      	str	r2, [r3, #0]
 8017d16:	e7c4      	b.n	8017ca2 <strtof+0x3a>
 8017d18:	2000003c 	.word	0x2000003c
 8017d1c:	0801ec92 	.word	0x0801ec92
 8017d20:	7f7fffff 	.word	0x7f7fffff
 8017d24:	7fefffff 	.word	0x7fefffff
 8017d28:	7ff00000 	.word	0x7ff00000
 8017d2c:	200001a8 	.word	0x200001a8

08017d30 <__cvt>:
 8017d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017d34:	ec57 6b10 	vmov	r6, r7, d0
 8017d38:	2f00      	cmp	r7, #0
 8017d3a:	460c      	mov	r4, r1
 8017d3c:	4619      	mov	r1, r3
 8017d3e:	463b      	mov	r3, r7
 8017d40:	bfbb      	ittet	lt
 8017d42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017d46:	461f      	movlt	r7, r3
 8017d48:	2300      	movge	r3, #0
 8017d4a:	232d      	movlt	r3, #45	@ 0x2d
 8017d4c:	700b      	strb	r3, [r1, #0]
 8017d4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017d50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017d54:	4691      	mov	r9, r2
 8017d56:	f023 0820 	bic.w	r8, r3, #32
 8017d5a:	bfbc      	itt	lt
 8017d5c:	4632      	movlt	r2, r6
 8017d5e:	4616      	movlt	r6, r2
 8017d60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017d64:	d005      	beq.n	8017d72 <__cvt+0x42>
 8017d66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017d6a:	d100      	bne.n	8017d6e <__cvt+0x3e>
 8017d6c:	3401      	adds	r4, #1
 8017d6e:	2102      	movs	r1, #2
 8017d70:	e000      	b.n	8017d74 <__cvt+0x44>
 8017d72:	2103      	movs	r1, #3
 8017d74:	ab03      	add	r3, sp, #12
 8017d76:	9301      	str	r3, [sp, #4]
 8017d78:	ab02      	add	r3, sp, #8
 8017d7a:	9300      	str	r3, [sp, #0]
 8017d7c:	ec47 6b10 	vmov	d0, r6, r7
 8017d80:	4653      	mov	r3, sl
 8017d82:	4622      	mov	r2, r4
 8017d84:	f001 f91c 	bl	8018fc0 <_dtoa_r>
 8017d88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017d8c:	4605      	mov	r5, r0
 8017d8e:	d119      	bne.n	8017dc4 <__cvt+0x94>
 8017d90:	f019 0f01 	tst.w	r9, #1
 8017d94:	d00e      	beq.n	8017db4 <__cvt+0x84>
 8017d96:	eb00 0904 	add.w	r9, r0, r4
 8017d9a:	2200      	movs	r2, #0
 8017d9c:	2300      	movs	r3, #0
 8017d9e:	4630      	mov	r0, r6
 8017da0:	4639      	mov	r1, r7
 8017da2:	f7e8 fea1 	bl	8000ae8 <__aeabi_dcmpeq>
 8017da6:	b108      	cbz	r0, 8017dac <__cvt+0x7c>
 8017da8:	f8cd 900c 	str.w	r9, [sp, #12]
 8017dac:	2230      	movs	r2, #48	@ 0x30
 8017dae:	9b03      	ldr	r3, [sp, #12]
 8017db0:	454b      	cmp	r3, r9
 8017db2:	d31e      	bcc.n	8017df2 <__cvt+0xc2>
 8017db4:	9b03      	ldr	r3, [sp, #12]
 8017db6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017db8:	1b5b      	subs	r3, r3, r5
 8017dba:	4628      	mov	r0, r5
 8017dbc:	6013      	str	r3, [r2, #0]
 8017dbe:	b004      	add	sp, #16
 8017dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017dc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017dc8:	eb00 0904 	add.w	r9, r0, r4
 8017dcc:	d1e5      	bne.n	8017d9a <__cvt+0x6a>
 8017dce:	7803      	ldrb	r3, [r0, #0]
 8017dd0:	2b30      	cmp	r3, #48	@ 0x30
 8017dd2:	d10a      	bne.n	8017dea <__cvt+0xba>
 8017dd4:	2200      	movs	r2, #0
 8017dd6:	2300      	movs	r3, #0
 8017dd8:	4630      	mov	r0, r6
 8017dda:	4639      	mov	r1, r7
 8017ddc:	f7e8 fe84 	bl	8000ae8 <__aeabi_dcmpeq>
 8017de0:	b918      	cbnz	r0, 8017dea <__cvt+0xba>
 8017de2:	f1c4 0401 	rsb	r4, r4, #1
 8017de6:	f8ca 4000 	str.w	r4, [sl]
 8017dea:	f8da 3000 	ldr.w	r3, [sl]
 8017dee:	4499      	add	r9, r3
 8017df0:	e7d3      	b.n	8017d9a <__cvt+0x6a>
 8017df2:	1c59      	adds	r1, r3, #1
 8017df4:	9103      	str	r1, [sp, #12]
 8017df6:	701a      	strb	r2, [r3, #0]
 8017df8:	e7d9      	b.n	8017dae <__cvt+0x7e>

08017dfa <__exponent>:
 8017dfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017dfc:	2900      	cmp	r1, #0
 8017dfe:	bfba      	itte	lt
 8017e00:	4249      	neglt	r1, r1
 8017e02:	232d      	movlt	r3, #45	@ 0x2d
 8017e04:	232b      	movge	r3, #43	@ 0x2b
 8017e06:	2909      	cmp	r1, #9
 8017e08:	7002      	strb	r2, [r0, #0]
 8017e0a:	7043      	strb	r3, [r0, #1]
 8017e0c:	dd29      	ble.n	8017e62 <__exponent+0x68>
 8017e0e:	f10d 0307 	add.w	r3, sp, #7
 8017e12:	461d      	mov	r5, r3
 8017e14:	270a      	movs	r7, #10
 8017e16:	461a      	mov	r2, r3
 8017e18:	fbb1 f6f7 	udiv	r6, r1, r7
 8017e1c:	fb07 1416 	mls	r4, r7, r6, r1
 8017e20:	3430      	adds	r4, #48	@ 0x30
 8017e22:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017e26:	460c      	mov	r4, r1
 8017e28:	2c63      	cmp	r4, #99	@ 0x63
 8017e2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8017e2e:	4631      	mov	r1, r6
 8017e30:	dcf1      	bgt.n	8017e16 <__exponent+0x1c>
 8017e32:	3130      	adds	r1, #48	@ 0x30
 8017e34:	1e94      	subs	r4, r2, #2
 8017e36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017e3a:	1c41      	adds	r1, r0, #1
 8017e3c:	4623      	mov	r3, r4
 8017e3e:	42ab      	cmp	r3, r5
 8017e40:	d30a      	bcc.n	8017e58 <__exponent+0x5e>
 8017e42:	f10d 0309 	add.w	r3, sp, #9
 8017e46:	1a9b      	subs	r3, r3, r2
 8017e48:	42ac      	cmp	r4, r5
 8017e4a:	bf88      	it	hi
 8017e4c:	2300      	movhi	r3, #0
 8017e4e:	3302      	adds	r3, #2
 8017e50:	4403      	add	r3, r0
 8017e52:	1a18      	subs	r0, r3, r0
 8017e54:	b003      	add	sp, #12
 8017e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017e58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017e5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8017e60:	e7ed      	b.n	8017e3e <__exponent+0x44>
 8017e62:	2330      	movs	r3, #48	@ 0x30
 8017e64:	3130      	adds	r1, #48	@ 0x30
 8017e66:	7083      	strb	r3, [r0, #2]
 8017e68:	70c1      	strb	r1, [r0, #3]
 8017e6a:	1d03      	adds	r3, r0, #4
 8017e6c:	e7f1      	b.n	8017e52 <__exponent+0x58>
	...

08017e70 <_printf_float>:
 8017e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e74:	b08d      	sub	sp, #52	@ 0x34
 8017e76:	460c      	mov	r4, r1
 8017e78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017e7c:	4616      	mov	r6, r2
 8017e7e:	461f      	mov	r7, r3
 8017e80:	4605      	mov	r5, r0
 8017e82:	f000 ff63 	bl	8018d4c <_localeconv_r>
 8017e86:	6803      	ldr	r3, [r0, #0]
 8017e88:	9304      	str	r3, [sp, #16]
 8017e8a:	4618      	mov	r0, r3
 8017e8c:	f7e8 fa00 	bl	8000290 <strlen>
 8017e90:	2300      	movs	r3, #0
 8017e92:	930a      	str	r3, [sp, #40]	@ 0x28
 8017e94:	f8d8 3000 	ldr.w	r3, [r8]
 8017e98:	9005      	str	r0, [sp, #20]
 8017e9a:	3307      	adds	r3, #7
 8017e9c:	f023 0307 	bic.w	r3, r3, #7
 8017ea0:	f103 0208 	add.w	r2, r3, #8
 8017ea4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8017ea8:	f8d4 b000 	ldr.w	fp, [r4]
 8017eac:	f8c8 2000 	str.w	r2, [r8]
 8017eb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8017eb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8017eb8:	9307      	str	r3, [sp, #28]
 8017eba:	f8cd 8018 	str.w	r8, [sp, #24]
 8017ebe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8017ec2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017ec6:	4b9c      	ldr	r3, [pc, #624]	@ (8018138 <_printf_float+0x2c8>)
 8017ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8017ecc:	f7e8 fe3e 	bl	8000b4c <__aeabi_dcmpun>
 8017ed0:	bb70      	cbnz	r0, 8017f30 <_printf_float+0xc0>
 8017ed2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017ed6:	4b98      	ldr	r3, [pc, #608]	@ (8018138 <_printf_float+0x2c8>)
 8017ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8017edc:	f7e8 fe18 	bl	8000b10 <__aeabi_dcmple>
 8017ee0:	bb30      	cbnz	r0, 8017f30 <_printf_float+0xc0>
 8017ee2:	2200      	movs	r2, #0
 8017ee4:	2300      	movs	r3, #0
 8017ee6:	4640      	mov	r0, r8
 8017ee8:	4649      	mov	r1, r9
 8017eea:	f7e8 fe07 	bl	8000afc <__aeabi_dcmplt>
 8017eee:	b110      	cbz	r0, 8017ef6 <_printf_float+0x86>
 8017ef0:	232d      	movs	r3, #45	@ 0x2d
 8017ef2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017ef6:	4a91      	ldr	r2, [pc, #580]	@ (801813c <_printf_float+0x2cc>)
 8017ef8:	4b91      	ldr	r3, [pc, #580]	@ (8018140 <_printf_float+0x2d0>)
 8017efa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8017efe:	bf94      	ite	ls
 8017f00:	4690      	movls	r8, r2
 8017f02:	4698      	movhi	r8, r3
 8017f04:	2303      	movs	r3, #3
 8017f06:	6123      	str	r3, [r4, #16]
 8017f08:	f02b 0304 	bic.w	r3, fp, #4
 8017f0c:	6023      	str	r3, [r4, #0]
 8017f0e:	f04f 0900 	mov.w	r9, #0
 8017f12:	9700      	str	r7, [sp, #0]
 8017f14:	4633      	mov	r3, r6
 8017f16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017f18:	4621      	mov	r1, r4
 8017f1a:	4628      	mov	r0, r5
 8017f1c:	f000 f9d2 	bl	80182c4 <_printf_common>
 8017f20:	3001      	adds	r0, #1
 8017f22:	f040 808d 	bne.w	8018040 <_printf_float+0x1d0>
 8017f26:	f04f 30ff 	mov.w	r0, #4294967295
 8017f2a:	b00d      	add	sp, #52	@ 0x34
 8017f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f30:	4642      	mov	r2, r8
 8017f32:	464b      	mov	r3, r9
 8017f34:	4640      	mov	r0, r8
 8017f36:	4649      	mov	r1, r9
 8017f38:	f7e8 fe08 	bl	8000b4c <__aeabi_dcmpun>
 8017f3c:	b140      	cbz	r0, 8017f50 <_printf_float+0xe0>
 8017f3e:	464b      	mov	r3, r9
 8017f40:	2b00      	cmp	r3, #0
 8017f42:	bfbc      	itt	lt
 8017f44:	232d      	movlt	r3, #45	@ 0x2d
 8017f46:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8018144 <_printf_float+0x2d4>)
 8017f4c:	4b7e      	ldr	r3, [pc, #504]	@ (8018148 <_printf_float+0x2d8>)
 8017f4e:	e7d4      	b.n	8017efa <_printf_float+0x8a>
 8017f50:	6863      	ldr	r3, [r4, #4]
 8017f52:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017f56:	9206      	str	r2, [sp, #24]
 8017f58:	1c5a      	adds	r2, r3, #1
 8017f5a:	d13b      	bne.n	8017fd4 <_printf_float+0x164>
 8017f5c:	2306      	movs	r3, #6
 8017f5e:	6063      	str	r3, [r4, #4]
 8017f60:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017f64:	2300      	movs	r3, #0
 8017f66:	6022      	str	r2, [r4, #0]
 8017f68:	9303      	str	r3, [sp, #12]
 8017f6a:	ab0a      	add	r3, sp, #40	@ 0x28
 8017f6c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8017f70:	ab09      	add	r3, sp, #36	@ 0x24
 8017f72:	9300      	str	r3, [sp, #0]
 8017f74:	6861      	ldr	r1, [r4, #4]
 8017f76:	ec49 8b10 	vmov	d0, r8, r9
 8017f7a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8017f7e:	4628      	mov	r0, r5
 8017f80:	f7ff fed6 	bl	8017d30 <__cvt>
 8017f84:	9b06      	ldr	r3, [sp, #24]
 8017f86:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017f88:	2b47      	cmp	r3, #71	@ 0x47
 8017f8a:	4680      	mov	r8, r0
 8017f8c:	d129      	bne.n	8017fe2 <_printf_float+0x172>
 8017f8e:	1cc8      	adds	r0, r1, #3
 8017f90:	db02      	blt.n	8017f98 <_printf_float+0x128>
 8017f92:	6863      	ldr	r3, [r4, #4]
 8017f94:	4299      	cmp	r1, r3
 8017f96:	dd41      	ble.n	801801c <_printf_float+0x1ac>
 8017f98:	f1aa 0a02 	sub.w	sl, sl, #2
 8017f9c:	fa5f fa8a 	uxtb.w	sl, sl
 8017fa0:	3901      	subs	r1, #1
 8017fa2:	4652      	mov	r2, sl
 8017fa4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8017fa8:	9109      	str	r1, [sp, #36]	@ 0x24
 8017faa:	f7ff ff26 	bl	8017dfa <__exponent>
 8017fae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8017fb0:	1813      	adds	r3, r2, r0
 8017fb2:	2a01      	cmp	r2, #1
 8017fb4:	4681      	mov	r9, r0
 8017fb6:	6123      	str	r3, [r4, #16]
 8017fb8:	dc02      	bgt.n	8017fc0 <_printf_float+0x150>
 8017fba:	6822      	ldr	r2, [r4, #0]
 8017fbc:	07d2      	lsls	r2, r2, #31
 8017fbe:	d501      	bpl.n	8017fc4 <_printf_float+0x154>
 8017fc0:	3301      	adds	r3, #1
 8017fc2:	6123      	str	r3, [r4, #16]
 8017fc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8017fc8:	2b00      	cmp	r3, #0
 8017fca:	d0a2      	beq.n	8017f12 <_printf_float+0xa2>
 8017fcc:	232d      	movs	r3, #45	@ 0x2d
 8017fce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017fd2:	e79e      	b.n	8017f12 <_printf_float+0xa2>
 8017fd4:	9a06      	ldr	r2, [sp, #24]
 8017fd6:	2a47      	cmp	r2, #71	@ 0x47
 8017fd8:	d1c2      	bne.n	8017f60 <_printf_float+0xf0>
 8017fda:	2b00      	cmp	r3, #0
 8017fdc:	d1c0      	bne.n	8017f60 <_printf_float+0xf0>
 8017fde:	2301      	movs	r3, #1
 8017fe0:	e7bd      	b.n	8017f5e <_printf_float+0xee>
 8017fe2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017fe6:	d9db      	bls.n	8017fa0 <_printf_float+0x130>
 8017fe8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8017fec:	d118      	bne.n	8018020 <_printf_float+0x1b0>
 8017fee:	2900      	cmp	r1, #0
 8017ff0:	6863      	ldr	r3, [r4, #4]
 8017ff2:	dd0b      	ble.n	801800c <_printf_float+0x19c>
 8017ff4:	6121      	str	r1, [r4, #16]
 8017ff6:	b913      	cbnz	r3, 8017ffe <_printf_float+0x18e>
 8017ff8:	6822      	ldr	r2, [r4, #0]
 8017ffa:	07d0      	lsls	r0, r2, #31
 8017ffc:	d502      	bpl.n	8018004 <_printf_float+0x194>
 8017ffe:	3301      	adds	r3, #1
 8018000:	440b      	add	r3, r1
 8018002:	6123      	str	r3, [r4, #16]
 8018004:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018006:	f04f 0900 	mov.w	r9, #0
 801800a:	e7db      	b.n	8017fc4 <_printf_float+0x154>
 801800c:	b913      	cbnz	r3, 8018014 <_printf_float+0x1a4>
 801800e:	6822      	ldr	r2, [r4, #0]
 8018010:	07d2      	lsls	r2, r2, #31
 8018012:	d501      	bpl.n	8018018 <_printf_float+0x1a8>
 8018014:	3302      	adds	r3, #2
 8018016:	e7f4      	b.n	8018002 <_printf_float+0x192>
 8018018:	2301      	movs	r3, #1
 801801a:	e7f2      	b.n	8018002 <_printf_float+0x192>
 801801c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018022:	4299      	cmp	r1, r3
 8018024:	db05      	blt.n	8018032 <_printf_float+0x1c2>
 8018026:	6823      	ldr	r3, [r4, #0]
 8018028:	6121      	str	r1, [r4, #16]
 801802a:	07d8      	lsls	r0, r3, #31
 801802c:	d5ea      	bpl.n	8018004 <_printf_float+0x194>
 801802e:	1c4b      	adds	r3, r1, #1
 8018030:	e7e7      	b.n	8018002 <_printf_float+0x192>
 8018032:	2900      	cmp	r1, #0
 8018034:	bfd4      	ite	le
 8018036:	f1c1 0202 	rsble	r2, r1, #2
 801803a:	2201      	movgt	r2, #1
 801803c:	4413      	add	r3, r2
 801803e:	e7e0      	b.n	8018002 <_printf_float+0x192>
 8018040:	6823      	ldr	r3, [r4, #0]
 8018042:	055a      	lsls	r2, r3, #21
 8018044:	d407      	bmi.n	8018056 <_printf_float+0x1e6>
 8018046:	6923      	ldr	r3, [r4, #16]
 8018048:	4642      	mov	r2, r8
 801804a:	4631      	mov	r1, r6
 801804c:	4628      	mov	r0, r5
 801804e:	47b8      	blx	r7
 8018050:	3001      	adds	r0, #1
 8018052:	d12b      	bne.n	80180ac <_printf_float+0x23c>
 8018054:	e767      	b.n	8017f26 <_printf_float+0xb6>
 8018056:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801805a:	f240 80dd 	bls.w	8018218 <_printf_float+0x3a8>
 801805e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018062:	2200      	movs	r2, #0
 8018064:	2300      	movs	r3, #0
 8018066:	f7e8 fd3f 	bl	8000ae8 <__aeabi_dcmpeq>
 801806a:	2800      	cmp	r0, #0
 801806c:	d033      	beq.n	80180d6 <_printf_float+0x266>
 801806e:	4a37      	ldr	r2, [pc, #220]	@ (801814c <_printf_float+0x2dc>)
 8018070:	2301      	movs	r3, #1
 8018072:	4631      	mov	r1, r6
 8018074:	4628      	mov	r0, r5
 8018076:	47b8      	blx	r7
 8018078:	3001      	adds	r0, #1
 801807a:	f43f af54 	beq.w	8017f26 <_printf_float+0xb6>
 801807e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8018082:	4543      	cmp	r3, r8
 8018084:	db02      	blt.n	801808c <_printf_float+0x21c>
 8018086:	6823      	ldr	r3, [r4, #0]
 8018088:	07d8      	lsls	r0, r3, #31
 801808a:	d50f      	bpl.n	80180ac <_printf_float+0x23c>
 801808c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018090:	4631      	mov	r1, r6
 8018092:	4628      	mov	r0, r5
 8018094:	47b8      	blx	r7
 8018096:	3001      	adds	r0, #1
 8018098:	f43f af45 	beq.w	8017f26 <_printf_float+0xb6>
 801809c:	f04f 0900 	mov.w	r9, #0
 80180a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80180a4:	f104 0a1a 	add.w	sl, r4, #26
 80180a8:	45c8      	cmp	r8, r9
 80180aa:	dc09      	bgt.n	80180c0 <_printf_float+0x250>
 80180ac:	6823      	ldr	r3, [r4, #0]
 80180ae:	079b      	lsls	r3, r3, #30
 80180b0:	f100 8103 	bmi.w	80182ba <_printf_float+0x44a>
 80180b4:	68e0      	ldr	r0, [r4, #12]
 80180b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80180b8:	4298      	cmp	r0, r3
 80180ba:	bfb8      	it	lt
 80180bc:	4618      	movlt	r0, r3
 80180be:	e734      	b.n	8017f2a <_printf_float+0xba>
 80180c0:	2301      	movs	r3, #1
 80180c2:	4652      	mov	r2, sl
 80180c4:	4631      	mov	r1, r6
 80180c6:	4628      	mov	r0, r5
 80180c8:	47b8      	blx	r7
 80180ca:	3001      	adds	r0, #1
 80180cc:	f43f af2b 	beq.w	8017f26 <_printf_float+0xb6>
 80180d0:	f109 0901 	add.w	r9, r9, #1
 80180d4:	e7e8      	b.n	80180a8 <_printf_float+0x238>
 80180d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180d8:	2b00      	cmp	r3, #0
 80180da:	dc39      	bgt.n	8018150 <_printf_float+0x2e0>
 80180dc:	4a1b      	ldr	r2, [pc, #108]	@ (801814c <_printf_float+0x2dc>)
 80180de:	2301      	movs	r3, #1
 80180e0:	4631      	mov	r1, r6
 80180e2:	4628      	mov	r0, r5
 80180e4:	47b8      	blx	r7
 80180e6:	3001      	adds	r0, #1
 80180e8:	f43f af1d 	beq.w	8017f26 <_printf_float+0xb6>
 80180ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80180f0:	ea59 0303 	orrs.w	r3, r9, r3
 80180f4:	d102      	bne.n	80180fc <_printf_float+0x28c>
 80180f6:	6823      	ldr	r3, [r4, #0]
 80180f8:	07d9      	lsls	r1, r3, #31
 80180fa:	d5d7      	bpl.n	80180ac <_printf_float+0x23c>
 80180fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018100:	4631      	mov	r1, r6
 8018102:	4628      	mov	r0, r5
 8018104:	47b8      	blx	r7
 8018106:	3001      	adds	r0, #1
 8018108:	f43f af0d 	beq.w	8017f26 <_printf_float+0xb6>
 801810c:	f04f 0a00 	mov.w	sl, #0
 8018110:	f104 0b1a 	add.w	fp, r4, #26
 8018114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018116:	425b      	negs	r3, r3
 8018118:	4553      	cmp	r3, sl
 801811a:	dc01      	bgt.n	8018120 <_printf_float+0x2b0>
 801811c:	464b      	mov	r3, r9
 801811e:	e793      	b.n	8018048 <_printf_float+0x1d8>
 8018120:	2301      	movs	r3, #1
 8018122:	465a      	mov	r2, fp
 8018124:	4631      	mov	r1, r6
 8018126:	4628      	mov	r0, r5
 8018128:	47b8      	blx	r7
 801812a:	3001      	adds	r0, #1
 801812c:	f43f aefb 	beq.w	8017f26 <_printf_float+0xb6>
 8018130:	f10a 0a01 	add.w	sl, sl, #1
 8018134:	e7ee      	b.n	8018114 <_printf_float+0x2a4>
 8018136:	bf00      	nop
 8018138:	7fefffff 	.word	0x7fefffff
 801813c:	0801ebc1 	.word	0x0801ebc1
 8018140:	0801ebc5 	.word	0x0801ebc5
 8018144:	0801ebc9 	.word	0x0801ebc9
 8018148:	0801ebcd 	.word	0x0801ebcd
 801814c:	0801ebd1 	.word	0x0801ebd1
 8018150:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018152:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018156:	4553      	cmp	r3, sl
 8018158:	bfa8      	it	ge
 801815a:	4653      	movge	r3, sl
 801815c:	2b00      	cmp	r3, #0
 801815e:	4699      	mov	r9, r3
 8018160:	dc36      	bgt.n	80181d0 <_printf_float+0x360>
 8018162:	f04f 0b00 	mov.w	fp, #0
 8018166:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801816a:	f104 021a 	add.w	r2, r4, #26
 801816e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018170:	9306      	str	r3, [sp, #24]
 8018172:	eba3 0309 	sub.w	r3, r3, r9
 8018176:	455b      	cmp	r3, fp
 8018178:	dc31      	bgt.n	80181de <_printf_float+0x36e>
 801817a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801817c:	459a      	cmp	sl, r3
 801817e:	dc3a      	bgt.n	80181f6 <_printf_float+0x386>
 8018180:	6823      	ldr	r3, [r4, #0]
 8018182:	07da      	lsls	r2, r3, #31
 8018184:	d437      	bmi.n	80181f6 <_printf_float+0x386>
 8018186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018188:	ebaa 0903 	sub.w	r9, sl, r3
 801818c:	9b06      	ldr	r3, [sp, #24]
 801818e:	ebaa 0303 	sub.w	r3, sl, r3
 8018192:	4599      	cmp	r9, r3
 8018194:	bfa8      	it	ge
 8018196:	4699      	movge	r9, r3
 8018198:	f1b9 0f00 	cmp.w	r9, #0
 801819c:	dc33      	bgt.n	8018206 <_printf_float+0x396>
 801819e:	f04f 0800 	mov.w	r8, #0
 80181a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80181a6:	f104 0b1a 	add.w	fp, r4, #26
 80181aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80181ac:	ebaa 0303 	sub.w	r3, sl, r3
 80181b0:	eba3 0309 	sub.w	r3, r3, r9
 80181b4:	4543      	cmp	r3, r8
 80181b6:	f77f af79 	ble.w	80180ac <_printf_float+0x23c>
 80181ba:	2301      	movs	r3, #1
 80181bc:	465a      	mov	r2, fp
 80181be:	4631      	mov	r1, r6
 80181c0:	4628      	mov	r0, r5
 80181c2:	47b8      	blx	r7
 80181c4:	3001      	adds	r0, #1
 80181c6:	f43f aeae 	beq.w	8017f26 <_printf_float+0xb6>
 80181ca:	f108 0801 	add.w	r8, r8, #1
 80181ce:	e7ec      	b.n	80181aa <_printf_float+0x33a>
 80181d0:	4642      	mov	r2, r8
 80181d2:	4631      	mov	r1, r6
 80181d4:	4628      	mov	r0, r5
 80181d6:	47b8      	blx	r7
 80181d8:	3001      	adds	r0, #1
 80181da:	d1c2      	bne.n	8018162 <_printf_float+0x2f2>
 80181dc:	e6a3      	b.n	8017f26 <_printf_float+0xb6>
 80181de:	2301      	movs	r3, #1
 80181e0:	4631      	mov	r1, r6
 80181e2:	4628      	mov	r0, r5
 80181e4:	9206      	str	r2, [sp, #24]
 80181e6:	47b8      	blx	r7
 80181e8:	3001      	adds	r0, #1
 80181ea:	f43f ae9c 	beq.w	8017f26 <_printf_float+0xb6>
 80181ee:	9a06      	ldr	r2, [sp, #24]
 80181f0:	f10b 0b01 	add.w	fp, fp, #1
 80181f4:	e7bb      	b.n	801816e <_printf_float+0x2fe>
 80181f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181fa:	4631      	mov	r1, r6
 80181fc:	4628      	mov	r0, r5
 80181fe:	47b8      	blx	r7
 8018200:	3001      	adds	r0, #1
 8018202:	d1c0      	bne.n	8018186 <_printf_float+0x316>
 8018204:	e68f      	b.n	8017f26 <_printf_float+0xb6>
 8018206:	9a06      	ldr	r2, [sp, #24]
 8018208:	464b      	mov	r3, r9
 801820a:	4442      	add	r2, r8
 801820c:	4631      	mov	r1, r6
 801820e:	4628      	mov	r0, r5
 8018210:	47b8      	blx	r7
 8018212:	3001      	adds	r0, #1
 8018214:	d1c3      	bne.n	801819e <_printf_float+0x32e>
 8018216:	e686      	b.n	8017f26 <_printf_float+0xb6>
 8018218:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801821c:	f1ba 0f01 	cmp.w	sl, #1
 8018220:	dc01      	bgt.n	8018226 <_printf_float+0x3b6>
 8018222:	07db      	lsls	r3, r3, #31
 8018224:	d536      	bpl.n	8018294 <_printf_float+0x424>
 8018226:	2301      	movs	r3, #1
 8018228:	4642      	mov	r2, r8
 801822a:	4631      	mov	r1, r6
 801822c:	4628      	mov	r0, r5
 801822e:	47b8      	blx	r7
 8018230:	3001      	adds	r0, #1
 8018232:	f43f ae78 	beq.w	8017f26 <_printf_float+0xb6>
 8018236:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801823a:	4631      	mov	r1, r6
 801823c:	4628      	mov	r0, r5
 801823e:	47b8      	blx	r7
 8018240:	3001      	adds	r0, #1
 8018242:	f43f ae70 	beq.w	8017f26 <_printf_float+0xb6>
 8018246:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801824a:	2200      	movs	r2, #0
 801824c:	2300      	movs	r3, #0
 801824e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018252:	f7e8 fc49 	bl	8000ae8 <__aeabi_dcmpeq>
 8018256:	b9c0      	cbnz	r0, 801828a <_printf_float+0x41a>
 8018258:	4653      	mov	r3, sl
 801825a:	f108 0201 	add.w	r2, r8, #1
 801825e:	4631      	mov	r1, r6
 8018260:	4628      	mov	r0, r5
 8018262:	47b8      	blx	r7
 8018264:	3001      	adds	r0, #1
 8018266:	d10c      	bne.n	8018282 <_printf_float+0x412>
 8018268:	e65d      	b.n	8017f26 <_printf_float+0xb6>
 801826a:	2301      	movs	r3, #1
 801826c:	465a      	mov	r2, fp
 801826e:	4631      	mov	r1, r6
 8018270:	4628      	mov	r0, r5
 8018272:	47b8      	blx	r7
 8018274:	3001      	adds	r0, #1
 8018276:	f43f ae56 	beq.w	8017f26 <_printf_float+0xb6>
 801827a:	f108 0801 	add.w	r8, r8, #1
 801827e:	45d0      	cmp	r8, sl
 8018280:	dbf3      	blt.n	801826a <_printf_float+0x3fa>
 8018282:	464b      	mov	r3, r9
 8018284:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018288:	e6df      	b.n	801804a <_printf_float+0x1da>
 801828a:	f04f 0800 	mov.w	r8, #0
 801828e:	f104 0b1a 	add.w	fp, r4, #26
 8018292:	e7f4      	b.n	801827e <_printf_float+0x40e>
 8018294:	2301      	movs	r3, #1
 8018296:	4642      	mov	r2, r8
 8018298:	e7e1      	b.n	801825e <_printf_float+0x3ee>
 801829a:	2301      	movs	r3, #1
 801829c:	464a      	mov	r2, r9
 801829e:	4631      	mov	r1, r6
 80182a0:	4628      	mov	r0, r5
 80182a2:	47b8      	blx	r7
 80182a4:	3001      	adds	r0, #1
 80182a6:	f43f ae3e 	beq.w	8017f26 <_printf_float+0xb6>
 80182aa:	f108 0801 	add.w	r8, r8, #1
 80182ae:	68e3      	ldr	r3, [r4, #12]
 80182b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80182b2:	1a5b      	subs	r3, r3, r1
 80182b4:	4543      	cmp	r3, r8
 80182b6:	dcf0      	bgt.n	801829a <_printf_float+0x42a>
 80182b8:	e6fc      	b.n	80180b4 <_printf_float+0x244>
 80182ba:	f04f 0800 	mov.w	r8, #0
 80182be:	f104 0919 	add.w	r9, r4, #25
 80182c2:	e7f4      	b.n	80182ae <_printf_float+0x43e>

080182c4 <_printf_common>:
 80182c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80182c8:	4616      	mov	r6, r2
 80182ca:	4698      	mov	r8, r3
 80182cc:	688a      	ldr	r2, [r1, #8]
 80182ce:	690b      	ldr	r3, [r1, #16]
 80182d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80182d4:	4293      	cmp	r3, r2
 80182d6:	bfb8      	it	lt
 80182d8:	4613      	movlt	r3, r2
 80182da:	6033      	str	r3, [r6, #0]
 80182dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80182e0:	4607      	mov	r7, r0
 80182e2:	460c      	mov	r4, r1
 80182e4:	b10a      	cbz	r2, 80182ea <_printf_common+0x26>
 80182e6:	3301      	adds	r3, #1
 80182e8:	6033      	str	r3, [r6, #0]
 80182ea:	6823      	ldr	r3, [r4, #0]
 80182ec:	0699      	lsls	r1, r3, #26
 80182ee:	bf42      	ittt	mi
 80182f0:	6833      	ldrmi	r3, [r6, #0]
 80182f2:	3302      	addmi	r3, #2
 80182f4:	6033      	strmi	r3, [r6, #0]
 80182f6:	6825      	ldr	r5, [r4, #0]
 80182f8:	f015 0506 	ands.w	r5, r5, #6
 80182fc:	d106      	bne.n	801830c <_printf_common+0x48>
 80182fe:	f104 0a19 	add.w	sl, r4, #25
 8018302:	68e3      	ldr	r3, [r4, #12]
 8018304:	6832      	ldr	r2, [r6, #0]
 8018306:	1a9b      	subs	r3, r3, r2
 8018308:	42ab      	cmp	r3, r5
 801830a:	dc26      	bgt.n	801835a <_printf_common+0x96>
 801830c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018310:	6822      	ldr	r2, [r4, #0]
 8018312:	3b00      	subs	r3, #0
 8018314:	bf18      	it	ne
 8018316:	2301      	movne	r3, #1
 8018318:	0692      	lsls	r2, r2, #26
 801831a:	d42b      	bmi.n	8018374 <_printf_common+0xb0>
 801831c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018320:	4641      	mov	r1, r8
 8018322:	4638      	mov	r0, r7
 8018324:	47c8      	blx	r9
 8018326:	3001      	adds	r0, #1
 8018328:	d01e      	beq.n	8018368 <_printf_common+0xa4>
 801832a:	6823      	ldr	r3, [r4, #0]
 801832c:	6922      	ldr	r2, [r4, #16]
 801832e:	f003 0306 	and.w	r3, r3, #6
 8018332:	2b04      	cmp	r3, #4
 8018334:	bf02      	ittt	eq
 8018336:	68e5      	ldreq	r5, [r4, #12]
 8018338:	6833      	ldreq	r3, [r6, #0]
 801833a:	1aed      	subeq	r5, r5, r3
 801833c:	68a3      	ldr	r3, [r4, #8]
 801833e:	bf0c      	ite	eq
 8018340:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018344:	2500      	movne	r5, #0
 8018346:	4293      	cmp	r3, r2
 8018348:	bfc4      	itt	gt
 801834a:	1a9b      	subgt	r3, r3, r2
 801834c:	18ed      	addgt	r5, r5, r3
 801834e:	2600      	movs	r6, #0
 8018350:	341a      	adds	r4, #26
 8018352:	42b5      	cmp	r5, r6
 8018354:	d11a      	bne.n	801838c <_printf_common+0xc8>
 8018356:	2000      	movs	r0, #0
 8018358:	e008      	b.n	801836c <_printf_common+0xa8>
 801835a:	2301      	movs	r3, #1
 801835c:	4652      	mov	r2, sl
 801835e:	4641      	mov	r1, r8
 8018360:	4638      	mov	r0, r7
 8018362:	47c8      	blx	r9
 8018364:	3001      	adds	r0, #1
 8018366:	d103      	bne.n	8018370 <_printf_common+0xac>
 8018368:	f04f 30ff 	mov.w	r0, #4294967295
 801836c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018370:	3501      	adds	r5, #1
 8018372:	e7c6      	b.n	8018302 <_printf_common+0x3e>
 8018374:	18e1      	adds	r1, r4, r3
 8018376:	1c5a      	adds	r2, r3, #1
 8018378:	2030      	movs	r0, #48	@ 0x30
 801837a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801837e:	4422      	add	r2, r4
 8018380:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018384:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018388:	3302      	adds	r3, #2
 801838a:	e7c7      	b.n	801831c <_printf_common+0x58>
 801838c:	2301      	movs	r3, #1
 801838e:	4622      	mov	r2, r4
 8018390:	4641      	mov	r1, r8
 8018392:	4638      	mov	r0, r7
 8018394:	47c8      	blx	r9
 8018396:	3001      	adds	r0, #1
 8018398:	d0e6      	beq.n	8018368 <_printf_common+0xa4>
 801839a:	3601      	adds	r6, #1
 801839c:	e7d9      	b.n	8018352 <_printf_common+0x8e>
	...

080183a0 <_printf_i>:
 80183a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80183a4:	7e0f      	ldrb	r7, [r1, #24]
 80183a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80183a8:	2f78      	cmp	r7, #120	@ 0x78
 80183aa:	4691      	mov	r9, r2
 80183ac:	4680      	mov	r8, r0
 80183ae:	460c      	mov	r4, r1
 80183b0:	469a      	mov	sl, r3
 80183b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80183b6:	d807      	bhi.n	80183c8 <_printf_i+0x28>
 80183b8:	2f62      	cmp	r7, #98	@ 0x62
 80183ba:	d80a      	bhi.n	80183d2 <_printf_i+0x32>
 80183bc:	2f00      	cmp	r7, #0
 80183be:	f000 80d2 	beq.w	8018566 <_printf_i+0x1c6>
 80183c2:	2f58      	cmp	r7, #88	@ 0x58
 80183c4:	f000 80b9 	beq.w	801853a <_printf_i+0x19a>
 80183c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80183cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80183d0:	e03a      	b.n	8018448 <_printf_i+0xa8>
 80183d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80183d6:	2b15      	cmp	r3, #21
 80183d8:	d8f6      	bhi.n	80183c8 <_printf_i+0x28>
 80183da:	a101      	add	r1, pc, #4	@ (adr r1, 80183e0 <_printf_i+0x40>)
 80183dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80183e0:	08018439 	.word	0x08018439
 80183e4:	0801844d 	.word	0x0801844d
 80183e8:	080183c9 	.word	0x080183c9
 80183ec:	080183c9 	.word	0x080183c9
 80183f0:	080183c9 	.word	0x080183c9
 80183f4:	080183c9 	.word	0x080183c9
 80183f8:	0801844d 	.word	0x0801844d
 80183fc:	080183c9 	.word	0x080183c9
 8018400:	080183c9 	.word	0x080183c9
 8018404:	080183c9 	.word	0x080183c9
 8018408:	080183c9 	.word	0x080183c9
 801840c:	0801854d 	.word	0x0801854d
 8018410:	08018477 	.word	0x08018477
 8018414:	08018507 	.word	0x08018507
 8018418:	080183c9 	.word	0x080183c9
 801841c:	080183c9 	.word	0x080183c9
 8018420:	0801856f 	.word	0x0801856f
 8018424:	080183c9 	.word	0x080183c9
 8018428:	08018477 	.word	0x08018477
 801842c:	080183c9 	.word	0x080183c9
 8018430:	080183c9 	.word	0x080183c9
 8018434:	0801850f 	.word	0x0801850f
 8018438:	6833      	ldr	r3, [r6, #0]
 801843a:	1d1a      	adds	r2, r3, #4
 801843c:	681b      	ldr	r3, [r3, #0]
 801843e:	6032      	str	r2, [r6, #0]
 8018440:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018444:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018448:	2301      	movs	r3, #1
 801844a:	e09d      	b.n	8018588 <_printf_i+0x1e8>
 801844c:	6833      	ldr	r3, [r6, #0]
 801844e:	6820      	ldr	r0, [r4, #0]
 8018450:	1d19      	adds	r1, r3, #4
 8018452:	6031      	str	r1, [r6, #0]
 8018454:	0606      	lsls	r6, r0, #24
 8018456:	d501      	bpl.n	801845c <_printf_i+0xbc>
 8018458:	681d      	ldr	r5, [r3, #0]
 801845a:	e003      	b.n	8018464 <_printf_i+0xc4>
 801845c:	0645      	lsls	r5, r0, #25
 801845e:	d5fb      	bpl.n	8018458 <_printf_i+0xb8>
 8018460:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018464:	2d00      	cmp	r5, #0
 8018466:	da03      	bge.n	8018470 <_printf_i+0xd0>
 8018468:	232d      	movs	r3, #45	@ 0x2d
 801846a:	426d      	negs	r5, r5
 801846c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018470:	4859      	ldr	r0, [pc, #356]	@ (80185d8 <_printf_i+0x238>)
 8018472:	230a      	movs	r3, #10
 8018474:	e011      	b.n	801849a <_printf_i+0xfa>
 8018476:	6821      	ldr	r1, [r4, #0]
 8018478:	6833      	ldr	r3, [r6, #0]
 801847a:	0608      	lsls	r0, r1, #24
 801847c:	f853 5b04 	ldr.w	r5, [r3], #4
 8018480:	d402      	bmi.n	8018488 <_printf_i+0xe8>
 8018482:	0649      	lsls	r1, r1, #25
 8018484:	bf48      	it	mi
 8018486:	b2ad      	uxthmi	r5, r5
 8018488:	2f6f      	cmp	r7, #111	@ 0x6f
 801848a:	4853      	ldr	r0, [pc, #332]	@ (80185d8 <_printf_i+0x238>)
 801848c:	6033      	str	r3, [r6, #0]
 801848e:	bf14      	ite	ne
 8018490:	230a      	movne	r3, #10
 8018492:	2308      	moveq	r3, #8
 8018494:	2100      	movs	r1, #0
 8018496:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801849a:	6866      	ldr	r6, [r4, #4]
 801849c:	60a6      	str	r6, [r4, #8]
 801849e:	2e00      	cmp	r6, #0
 80184a0:	bfa2      	ittt	ge
 80184a2:	6821      	ldrge	r1, [r4, #0]
 80184a4:	f021 0104 	bicge.w	r1, r1, #4
 80184a8:	6021      	strge	r1, [r4, #0]
 80184aa:	b90d      	cbnz	r5, 80184b0 <_printf_i+0x110>
 80184ac:	2e00      	cmp	r6, #0
 80184ae:	d04b      	beq.n	8018548 <_printf_i+0x1a8>
 80184b0:	4616      	mov	r6, r2
 80184b2:	fbb5 f1f3 	udiv	r1, r5, r3
 80184b6:	fb03 5711 	mls	r7, r3, r1, r5
 80184ba:	5dc7      	ldrb	r7, [r0, r7]
 80184bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80184c0:	462f      	mov	r7, r5
 80184c2:	42bb      	cmp	r3, r7
 80184c4:	460d      	mov	r5, r1
 80184c6:	d9f4      	bls.n	80184b2 <_printf_i+0x112>
 80184c8:	2b08      	cmp	r3, #8
 80184ca:	d10b      	bne.n	80184e4 <_printf_i+0x144>
 80184cc:	6823      	ldr	r3, [r4, #0]
 80184ce:	07df      	lsls	r7, r3, #31
 80184d0:	d508      	bpl.n	80184e4 <_printf_i+0x144>
 80184d2:	6923      	ldr	r3, [r4, #16]
 80184d4:	6861      	ldr	r1, [r4, #4]
 80184d6:	4299      	cmp	r1, r3
 80184d8:	bfde      	ittt	le
 80184da:	2330      	movle	r3, #48	@ 0x30
 80184dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80184e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80184e4:	1b92      	subs	r2, r2, r6
 80184e6:	6122      	str	r2, [r4, #16]
 80184e8:	f8cd a000 	str.w	sl, [sp]
 80184ec:	464b      	mov	r3, r9
 80184ee:	aa03      	add	r2, sp, #12
 80184f0:	4621      	mov	r1, r4
 80184f2:	4640      	mov	r0, r8
 80184f4:	f7ff fee6 	bl	80182c4 <_printf_common>
 80184f8:	3001      	adds	r0, #1
 80184fa:	d14a      	bne.n	8018592 <_printf_i+0x1f2>
 80184fc:	f04f 30ff 	mov.w	r0, #4294967295
 8018500:	b004      	add	sp, #16
 8018502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018506:	6823      	ldr	r3, [r4, #0]
 8018508:	f043 0320 	orr.w	r3, r3, #32
 801850c:	6023      	str	r3, [r4, #0]
 801850e:	4833      	ldr	r0, [pc, #204]	@ (80185dc <_printf_i+0x23c>)
 8018510:	2778      	movs	r7, #120	@ 0x78
 8018512:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8018516:	6823      	ldr	r3, [r4, #0]
 8018518:	6831      	ldr	r1, [r6, #0]
 801851a:	061f      	lsls	r7, r3, #24
 801851c:	f851 5b04 	ldr.w	r5, [r1], #4
 8018520:	d402      	bmi.n	8018528 <_printf_i+0x188>
 8018522:	065f      	lsls	r7, r3, #25
 8018524:	bf48      	it	mi
 8018526:	b2ad      	uxthmi	r5, r5
 8018528:	6031      	str	r1, [r6, #0]
 801852a:	07d9      	lsls	r1, r3, #31
 801852c:	bf44      	itt	mi
 801852e:	f043 0320 	orrmi.w	r3, r3, #32
 8018532:	6023      	strmi	r3, [r4, #0]
 8018534:	b11d      	cbz	r5, 801853e <_printf_i+0x19e>
 8018536:	2310      	movs	r3, #16
 8018538:	e7ac      	b.n	8018494 <_printf_i+0xf4>
 801853a:	4827      	ldr	r0, [pc, #156]	@ (80185d8 <_printf_i+0x238>)
 801853c:	e7e9      	b.n	8018512 <_printf_i+0x172>
 801853e:	6823      	ldr	r3, [r4, #0]
 8018540:	f023 0320 	bic.w	r3, r3, #32
 8018544:	6023      	str	r3, [r4, #0]
 8018546:	e7f6      	b.n	8018536 <_printf_i+0x196>
 8018548:	4616      	mov	r6, r2
 801854a:	e7bd      	b.n	80184c8 <_printf_i+0x128>
 801854c:	6833      	ldr	r3, [r6, #0]
 801854e:	6825      	ldr	r5, [r4, #0]
 8018550:	6961      	ldr	r1, [r4, #20]
 8018552:	1d18      	adds	r0, r3, #4
 8018554:	6030      	str	r0, [r6, #0]
 8018556:	062e      	lsls	r6, r5, #24
 8018558:	681b      	ldr	r3, [r3, #0]
 801855a:	d501      	bpl.n	8018560 <_printf_i+0x1c0>
 801855c:	6019      	str	r1, [r3, #0]
 801855e:	e002      	b.n	8018566 <_printf_i+0x1c6>
 8018560:	0668      	lsls	r0, r5, #25
 8018562:	d5fb      	bpl.n	801855c <_printf_i+0x1bc>
 8018564:	8019      	strh	r1, [r3, #0]
 8018566:	2300      	movs	r3, #0
 8018568:	6123      	str	r3, [r4, #16]
 801856a:	4616      	mov	r6, r2
 801856c:	e7bc      	b.n	80184e8 <_printf_i+0x148>
 801856e:	6833      	ldr	r3, [r6, #0]
 8018570:	1d1a      	adds	r2, r3, #4
 8018572:	6032      	str	r2, [r6, #0]
 8018574:	681e      	ldr	r6, [r3, #0]
 8018576:	6862      	ldr	r2, [r4, #4]
 8018578:	2100      	movs	r1, #0
 801857a:	4630      	mov	r0, r6
 801857c:	f7e7 fe38 	bl	80001f0 <memchr>
 8018580:	b108      	cbz	r0, 8018586 <_printf_i+0x1e6>
 8018582:	1b80      	subs	r0, r0, r6
 8018584:	6060      	str	r0, [r4, #4]
 8018586:	6863      	ldr	r3, [r4, #4]
 8018588:	6123      	str	r3, [r4, #16]
 801858a:	2300      	movs	r3, #0
 801858c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018590:	e7aa      	b.n	80184e8 <_printf_i+0x148>
 8018592:	6923      	ldr	r3, [r4, #16]
 8018594:	4632      	mov	r2, r6
 8018596:	4649      	mov	r1, r9
 8018598:	4640      	mov	r0, r8
 801859a:	47d0      	blx	sl
 801859c:	3001      	adds	r0, #1
 801859e:	d0ad      	beq.n	80184fc <_printf_i+0x15c>
 80185a0:	6823      	ldr	r3, [r4, #0]
 80185a2:	079b      	lsls	r3, r3, #30
 80185a4:	d413      	bmi.n	80185ce <_printf_i+0x22e>
 80185a6:	68e0      	ldr	r0, [r4, #12]
 80185a8:	9b03      	ldr	r3, [sp, #12]
 80185aa:	4298      	cmp	r0, r3
 80185ac:	bfb8      	it	lt
 80185ae:	4618      	movlt	r0, r3
 80185b0:	e7a6      	b.n	8018500 <_printf_i+0x160>
 80185b2:	2301      	movs	r3, #1
 80185b4:	4632      	mov	r2, r6
 80185b6:	4649      	mov	r1, r9
 80185b8:	4640      	mov	r0, r8
 80185ba:	47d0      	blx	sl
 80185bc:	3001      	adds	r0, #1
 80185be:	d09d      	beq.n	80184fc <_printf_i+0x15c>
 80185c0:	3501      	adds	r5, #1
 80185c2:	68e3      	ldr	r3, [r4, #12]
 80185c4:	9903      	ldr	r1, [sp, #12]
 80185c6:	1a5b      	subs	r3, r3, r1
 80185c8:	42ab      	cmp	r3, r5
 80185ca:	dcf2      	bgt.n	80185b2 <_printf_i+0x212>
 80185cc:	e7eb      	b.n	80185a6 <_printf_i+0x206>
 80185ce:	2500      	movs	r5, #0
 80185d0:	f104 0619 	add.w	r6, r4, #25
 80185d4:	e7f5      	b.n	80185c2 <_printf_i+0x222>
 80185d6:	bf00      	nop
 80185d8:	0801ebd3 	.word	0x0801ebd3
 80185dc:	0801ebe4 	.word	0x0801ebe4

080185e0 <std>:
 80185e0:	2300      	movs	r3, #0
 80185e2:	b510      	push	{r4, lr}
 80185e4:	4604      	mov	r4, r0
 80185e6:	e9c0 3300 	strd	r3, r3, [r0]
 80185ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80185ee:	6083      	str	r3, [r0, #8]
 80185f0:	8181      	strh	r1, [r0, #12]
 80185f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80185f4:	81c2      	strh	r2, [r0, #14]
 80185f6:	6183      	str	r3, [r0, #24]
 80185f8:	4619      	mov	r1, r3
 80185fa:	2208      	movs	r2, #8
 80185fc:	305c      	adds	r0, #92	@ 0x5c
 80185fe:	f000 fb1b 	bl	8018c38 <memset>
 8018602:	4b0d      	ldr	r3, [pc, #52]	@ (8018638 <std+0x58>)
 8018604:	6263      	str	r3, [r4, #36]	@ 0x24
 8018606:	4b0d      	ldr	r3, [pc, #52]	@ (801863c <std+0x5c>)
 8018608:	62a3      	str	r3, [r4, #40]	@ 0x28
 801860a:	4b0d      	ldr	r3, [pc, #52]	@ (8018640 <std+0x60>)
 801860c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801860e:	4b0d      	ldr	r3, [pc, #52]	@ (8018644 <std+0x64>)
 8018610:	6323      	str	r3, [r4, #48]	@ 0x30
 8018612:	4b0d      	ldr	r3, [pc, #52]	@ (8018648 <std+0x68>)
 8018614:	6224      	str	r4, [r4, #32]
 8018616:	429c      	cmp	r4, r3
 8018618:	d006      	beq.n	8018628 <std+0x48>
 801861a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801861e:	4294      	cmp	r4, r2
 8018620:	d002      	beq.n	8018628 <std+0x48>
 8018622:	33d0      	adds	r3, #208	@ 0xd0
 8018624:	429c      	cmp	r4, r3
 8018626:	d105      	bne.n	8018634 <std+0x54>
 8018628:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801862c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018630:	f000 bc00 	b.w	8018e34 <__retarget_lock_init_recursive>
 8018634:	bd10      	pop	{r4, pc}
 8018636:	bf00      	nop
 8018638:	08018a35 	.word	0x08018a35
 801863c:	08018a57 	.word	0x08018a57
 8018640:	08018a8f 	.word	0x08018a8f
 8018644:	08018ab3 	.word	0x08018ab3
 8018648:	20008bb4 	.word	0x20008bb4

0801864c <stdio_exit_handler>:
 801864c:	4a02      	ldr	r2, [pc, #8]	@ (8018658 <stdio_exit_handler+0xc>)
 801864e:	4903      	ldr	r1, [pc, #12]	@ (801865c <stdio_exit_handler+0x10>)
 8018650:	4803      	ldr	r0, [pc, #12]	@ (8018660 <stdio_exit_handler+0x14>)
 8018652:	f000 b869 	b.w	8018728 <_fwalk_sglue>
 8018656:	bf00      	nop
 8018658:	20000030 	.word	0x20000030
 801865c:	0801b399 	.word	0x0801b399
 8018660:	200001ac 	.word	0x200001ac

08018664 <cleanup_stdio>:
 8018664:	6841      	ldr	r1, [r0, #4]
 8018666:	4b0c      	ldr	r3, [pc, #48]	@ (8018698 <cleanup_stdio+0x34>)
 8018668:	4299      	cmp	r1, r3
 801866a:	b510      	push	{r4, lr}
 801866c:	4604      	mov	r4, r0
 801866e:	d001      	beq.n	8018674 <cleanup_stdio+0x10>
 8018670:	f002 fe92 	bl	801b398 <_fflush_r>
 8018674:	68a1      	ldr	r1, [r4, #8]
 8018676:	4b09      	ldr	r3, [pc, #36]	@ (801869c <cleanup_stdio+0x38>)
 8018678:	4299      	cmp	r1, r3
 801867a:	d002      	beq.n	8018682 <cleanup_stdio+0x1e>
 801867c:	4620      	mov	r0, r4
 801867e:	f002 fe8b 	bl	801b398 <_fflush_r>
 8018682:	68e1      	ldr	r1, [r4, #12]
 8018684:	4b06      	ldr	r3, [pc, #24]	@ (80186a0 <cleanup_stdio+0x3c>)
 8018686:	4299      	cmp	r1, r3
 8018688:	d004      	beq.n	8018694 <cleanup_stdio+0x30>
 801868a:	4620      	mov	r0, r4
 801868c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018690:	f002 be82 	b.w	801b398 <_fflush_r>
 8018694:	bd10      	pop	{r4, pc}
 8018696:	bf00      	nop
 8018698:	20008bb4 	.word	0x20008bb4
 801869c:	20008c1c 	.word	0x20008c1c
 80186a0:	20008c84 	.word	0x20008c84

080186a4 <global_stdio_init.part.0>:
 80186a4:	b510      	push	{r4, lr}
 80186a6:	4b0b      	ldr	r3, [pc, #44]	@ (80186d4 <global_stdio_init.part.0+0x30>)
 80186a8:	4c0b      	ldr	r4, [pc, #44]	@ (80186d8 <global_stdio_init.part.0+0x34>)
 80186aa:	4a0c      	ldr	r2, [pc, #48]	@ (80186dc <global_stdio_init.part.0+0x38>)
 80186ac:	601a      	str	r2, [r3, #0]
 80186ae:	4620      	mov	r0, r4
 80186b0:	2200      	movs	r2, #0
 80186b2:	2104      	movs	r1, #4
 80186b4:	f7ff ff94 	bl	80185e0 <std>
 80186b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80186bc:	2201      	movs	r2, #1
 80186be:	2109      	movs	r1, #9
 80186c0:	f7ff ff8e 	bl	80185e0 <std>
 80186c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80186c8:	2202      	movs	r2, #2
 80186ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80186ce:	2112      	movs	r1, #18
 80186d0:	f7ff bf86 	b.w	80185e0 <std>
 80186d4:	20008cec 	.word	0x20008cec
 80186d8:	20008bb4 	.word	0x20008bb4
 80186dc:	0801864d 	.word	0x0801864d

080186e0 <__sfp_lock_acquire>:
 80186e0:	4801      	ldr	r0, [pc, #4]	@ (80186e8 <__sfp_lock_acquire+0x8>)
 80186e2:	f000 bba8 	b.w	8018e36 <__retarget_lock_acquire_recursive>
 80186e6:	bf00      	nop
 80186e8:	20008cf5 	.word	0x20008cf5

080186ec <__sfp_lock_release>:
 80186ec:	4801      	ldr	r0, [pc, #4]	@ (80186f4 <__sfp_lock_release+0x8>)
 80186ee:	f000 bba3 	b.w	8018e38 <__retarget_lock_release_recursive>
 80186f2:	bf00      	nop
 80186f4:	20008cf5 	.word	0x20008cf5

080186f8 <__sinit>:
 80186f8:	b510      	push	{r4, lr}
 80186fa:	4604      	mov	r4, r0
 80186fc:	f7ff fff0 	bl	80186e0 <__sfp_lock_acquire>
 8018700:	6a23      	ldr	r3, [r4, #32]
 8018702:	b11b      	cbz	r3, 801870c <__sinit+0x14>
 8018704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018708:	f7ff bff0 	b.w	80186ec <__sfp_lock_release>
 801870c:	4b04      	ldr	r3, [pc, #16]	@ (8018720 <__sinit+0x28>)
 801870e:	6223      	str	r3, [r4, #32]
 8018710:	4b04      	ldr	r3, [pc, #16]	@ (8018724 <__sinit+0x2c>)
 8018712:	681b      	ldr	r3, [r3, #0]
 8018714:	2b00      	cmp	r3, #0
 8018716:	d1f5      	bne.n	8018704 <__sinit+0xc>
 8018718:	f7ff ffc4 	bl	80186a4 <global_stdio_init.part.0>
 801871c:	e7f2      	b.n	8018704 <__sinit+0xc>
 801871e:	bf00      	nop
 8018720:	08018665 	.word	0x08018665
 8018724:	20008cec 	.word	0x20008cec

08018728 <_fwalk_sglue>:
 8018728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801872c:	4607      	mov	r7, r0
 801872e:	4688      	mov	r8, r1
 8018730:	4614      	mov	r4, r2
 8018732:	2600      	movs	r6, #0
 8018734:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018738:	f1b9 0901 	subs.w	r9, r9, #1
 801873c:	d505      	bpl.n	801874a <_fwalk_sglue+0x22>
 801873e:	6824      	ldr	r4, [r4, #0]
 8018740:	2c00      	cmp	r4, #0
 8018742:	d1f7      	bne.n	8018734 <_fwalk_sglue+0xc>
 8018744:	4630      	mov	r0, r6
 8018746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801874a:	89ab      	ldrh	r3, [r5, #12]
 801874c:	2b01      	cmp	r3, #1
 801874e:	d907      	bls.n	8018760 <_fwalk_sglue+0x38>
 8018750:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018754:	3301      	adds	r3, #1
 8018756:	d003      	beq.n	8018760 <_fwalk_sglue+0x38>
 8018758:	4629      	mov	r1, r5
 801875a:	4638      	mov	r0, r7
 801875c:	47c0      	blx	r8
 801875e:	4306      	orrs	r6, r0
 8018760:	3568      	adds	r5, #104	@ 0x68
 8018762:	e7e9      	b.n	8018738 <_fwalk_sglue+0x10>

08018764 <iprintf>:
 8018764:	b40f      	push	{r0, r1, r2, r3}
 8018766:	b507      	push	{r0, r1, r2, lr}
 8018768:	4906      	ldr	r1, [pc, #24]	@ (8018784 <iprintf+0x20>)
 801876a:	ab04      	add	r3, sp, #16
 801876c:	6808      	ldr	r0, [r1, #0]
 801876e:	f853 2b04 	ldr.w	r2, [r3], #4
 8018772:	6881      	ldr	r1, [r0, #8]
 8018774:	9301      	str	r3, [sp, #4]
 8018776:	f002 fc73 	bl	801b060 <_vfiprintf_r>
 801877a:	b003      	add	sp, #12
 801877c:	f85d eb04 	ldr.w	lr, [sp], #4
 8018780:	b004      	add	sp, #16
 8018782:	4770      	bx	lr
 8018784:	200001a8 	.word	0x200001a8

08018788 <putchar>:
 8018788:	4b02      	ldr	r3, [pc, #8]	@ (8018794 <putchar+0xc>)
 801878a:	4601      	mov	r1, r0
 801878c:	6818      	ldr	r0, [r3, #0]
 801878e:	6882      	ldr	r2, [r0, #8]
 8018790:	f002 be9e 	b.w	801b4d0 <_putc_r>
 8018794:	200001a8 	.word	0x200001a8

08018798 <_puts_r>:
 8018798:	6a03      	ldr	r3, [r0, #32]
 801879a:	b570      	push	{r4, r5, r6, lr}
 801879c:	6884      	ldr	r4, [r0, #8]
 801879e:	4605      	mov	r5, r0
 80187a0:	460e      	mov	r6, r1
 80187a2:	b90b      	cbnz	r3, 80187a8 <_puts_r+0x10>
 80187a4:	f7ff ffa8 	bl	80186f8 <__sinit>
 80187a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80187aa:	07db      	lsls	r3, r3, #31
 80187ac:	d405      	bmi.n	80187ba <_puts_r+0x22>
 80187ae:	89a3      	ldrh	r3, [r4, #12]
 80187b0:	0598      	lsls	r0, r3, #22
 80187b2:	d402      	bmi.n	80187ba <_puts_r+0x22>
 80187b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80187b6:	f000 fb3e 	bl	8018e36 <__retarget_lock_acquire_recursive>
 80187ba:	89a3      	ldrh	r3, [r4, #12]
 80187bc:	0719      	lsls	r1, r3, #28
 80187be:	d502      	bpl.n	80187c6 <_puts_r+0x2e>
 80187c0:	6923      	ldr	r3, [r4, #16]
 80187c2:	2b00      	cmp	r3, #0
 80187c4:	d135      	bne.n	8018832 <_puts_r+0x9a>
 80187c6:	4621      	mov	r1, r4
 80187c8:	4628      	mov	r0, r5
 80187ca:	f000 f9b5 	bl	8018b38 <__swsetup_r>
 80187ce:	b380      	cbz	r0, 8018832 <_puts_r+0x9a>
 80187d0:	f04f 35ff 	mov.w	r5, #4294967295
 80187d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80187d6:	07da      	lsls	r2, r3, #31
 80187d8:	d405      	bmi.n	80187e6 <_puts_r+0x4e>
 80187da:	89a3      	ldrh	r3, [r4, #12]
 80187dc:	059b      	lsls	r3, r3, #22
 80187de:	d402      	bmi.n	80187e6 <_puts_r+0x4e>
 80187e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80187e2:	f000 fb29 	bl	8018e38 <__retarget_lock_release_recursive>
 80187e6:	4628      	mov	r0, r5
 80187e8:	bd70      	pop	{r4, r5, r6, pc}
 80187ea:	2b00      	cmp	r3, #0
 80187ec:	da04      	bge.n	80187f8 <_puts_r+0x60>
 80187ee:	69a2      	ldr	r2, [r4, #24]
 80187f0:	429a      	cmp	r2, r3
 80187f2:	dc17      	bgt.n	8018824 <_puts_r+0x8c>
 80187f4:	290a      	cmp	r1, #10
 80187f6:	d015      	beq.n	8018824 <_puts_r+0x8c>
 80187f8:	6823      	ldr	r3, [r4, #0]
 80187fa:	1c5a      	adds	r2, r3, #1
 80187fc:	6022      	str	r2, [r4, #0]
 80187fe:	7019      	strb	r1, [r3, #0]
 8018800:	68a3      	ldr	r3, [r4, #8]
 8018802:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018806:	3b01      	subs	r3, #1
 8018808:	60a3      	str	r3, [r4, #8]
 801880a:	2900      	cmp	r1, #0
 801880c:	d1ed      	bne.n	80187ea <_puts_r+0x52>
 801880e:	2b00      	cmp	r3, #0
 8018810:	da11      	bge.n	8018836 <_puts_r+0x9e>
 8018812:	4622      	mov	r2, r4
 8018814:	210a      	movs	r1, #10
 8018816:	4628      	mov	r0, r5
 8018818:	f000 f94f 	bl	8018aba <__swbuf_r>
 801881c:	3001      	adds	r0, #1
 801881e:	d0d7      	beq.n	80187d0 <_puts_r+0x38>
 8018820:	250a      	movs	r5, #10
 8018822:	e7d7      	b.n	80187d4 <_puts_r+0x3c>
 8018824:	4622      	mov	r2, r4
 8018826:	4628      	mov	r0, r5
 8018828:	f000 f947 	bl	8018aba <__swbuf_r>
 801882c:	3001      	adds	r0, #1
 801882e:	d1e7      	bne.n	8018800 <_puts_r+0x68>
 8018830:	e7ce      	b.n	80187d0 <_puts_r+0x38>
 8018832:	3e01      	subs	r6, #1
 8018834:	e7e4      	b.n	8018800 <_puts_r+0x68>
 8018836:	6823      	ldr	r3, [r4, #0]
 8018838:	1c5a      	adds	r2, r3, #1
 801883a:	6022      	str	r2, [r4, #0]
 801883c:	220a      	movs	r2, #10
 801883e:	701a      	strb	r2, [r3, #0]
 8018840:	e7ee      	b.n	8018820 <_puts_r+0x88>
	...

08018844 <puts>:
 8018844:	4b02      	ldr	r3, [pc, #8]	@ (8018850 <puts+0xc>)
 8018846:	4601      	mov	r1, r0
 8018848:	6818      	ldr	r0, [r3, #0]
 801884a:	f7ff bfa5 	b.w	8018798 <_puts_r>
 801884e:	bf00      	nop
 8018850:	200001a8 	.word	0x200001a8

08018854 <setbuf>:
 8018854:	fab1 f281 	clz	r2, r1
 8018858:	0952      	lsrs	r2, r2, #5
 801885a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801885e:	0052      	lsls	r2, r2, #1
 8018860:	f000 b800 	b.w	8018864 <setvbuf>

08018864 <setvbuf>:
 8018864:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8018868:	461d      	mov	r5, r3
 801886a:	4b57      	ldr	r3, [pc, #348]	@ (80189c8 <setvbuf+0x164>)
 801886c:	681f      	ldr	r7, [r3, #0]
 801886e:	4604      	mov	r4, r0
 8018870:	460e      	mov	r6, r1
 8018872:	4690      	mov	r8, r2
 8018874:	b127      	cbz	r7, 8018880 <setvbuf+0x1c>
 8018876:	6a3b      	ldr	r3, [r7, #32]
 8018878:	b913      	cbnz	r3, 8018880 <setvbuf+0x1c>
 801887a:	4638      	mov	r0, r7
 801887c:	f7ff ff3c 	bl	80186f8 <__sinit>
 8018880:	f1b8 0f02 	cmp.w	r8, #2
 8018884:	d006      	beq.n	8018894 <setvbuf+0x30>
 8018886:	f1b8 0f01 	cmp.w	r8, #1
 801888a:	f200 809a 	bhi.w	80189c2 <setvbuf+0x15e>
 801888e:	2d00      	cmp	r5, #0
 8018890:	f2c0 8097 	blt.w	80189c2 <setvbuf+0x15e>
 8018894:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8018896:	07d9      	lsls	r1, r3, #31
 8018898:	d405      	bmi.n	80188a6 <setvbuf+0x42>
 801889a:	89a3      	ldrh	r3, [r4, #12]
 801889c:	059a      	lsls	r2, r3, #22
 801889e:	d402      	bmi.n	80188a6 <setvbuf+0x42>
 80188a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80188a2:	f000 fac8 	bl	8018e36 <__retarget_lock_acquire_recursive>
 80188a6:	4621      	mov	r1, r4
 80188a8:	4638      	mov	r0, r7
 80188aa:	f002 fd75 	bl	801b398 <_fflush_r>
 80188ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80188b0:	b141      	cbz	r1, 80188c4 <setvbuf+0x60>
 80188b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80188b6:	4299      	cmp	r1, r3
 80188b8:	d002      	beq.n	80188c0 <setvbuf+0x5c>
 80188ba:	4638      	mov	r0, r7
 80188bc:	f001 f944 	bl	8019b48 <_free_r>
 80188c0:	2300      	movs	r3, #0
 80188c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80188c4:	2300      	movs	r3, #0
 80188c6:	61a3      	str	r3, [r4, #24]
 80188c8:	6063      	str	r3, [r4, #4]
 80188ca:	89a3      	ldrh	r3, [r4, #12]
 80188cc:	061b      	lsls	r3, r3, #24
 80188ce:	d503      	bpl.n	80188d8 <setvbuf+0x74>
 80188d0:	6921      	ldr	r1, [r4, #16]
 80188d2:	4638      	mov	r0, r7
 80188d4:	f001 f938 	bl	8019b48 <_free_r>
 80188d8:	89a3      	ldrh	r3, [r4, #12]
 80188da:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80188de:	f023 0303 	bic.w	r3, r3, #3
 80188e2:	f1b8 0f02 	cmp.w	r8, #2
 80188e6:	81a3      	strh	r3, [r4, #12]
 80188e8:	d061      	beq.n	80189ae <setvbuf+0x14a>
 80188ea:	ab01      	add	r3, sp, #4
 80188ec:	466a      	mov	r2, sp
 80188ee:	4621      	mov	r1, r4
 80188f0:	4638      	mov	r0, r7
 80188f2:	f002 fd8b 	bl	801b40c <__swhatbuf_r>
 80188f6:	89a3      	ldrh	r3, [r4, #12]
 80188f8:	4318      	orrs	r0, r3
 80188fa:	81a0      	strh	r0, [r4, #12]
 80188fc:	bb2d      	cbnz	r5, 801894a <setvbuf+0xe6>
 80188fe:	9d00      	ldr	r5, [sp, #0]
 8018900:	4628      	mov	r0, r5
 8018902:	f001 fca5 	bl	801a250 <malloc>
 8018906:	4606      	mov	r6, r0
 8018908:	2800      	cmp	r0, #0
 801890a:	d152      	bne.n	80189b2 <setvbuf+0x14e>
 801890c:	f8dd 9000 	ldr.w	r9, [sp]
 8018910:	45a9      	cmp	r9, r5
 8018912:	d140      	bne.n	8018996 <setvbuf+0x132>
 8018914:	f04f 35ff 	mov.w	r5, #4294967295
 8018918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801891c:	f043 0202 	orr.w	r2, r3, #2
 8018920:	81a2      	strh	r2, [r4, #12]
 8018922:	2200      	movs	r2, #0
 8018924:	60a2      	str	r2, [r4, #8]
 8018926:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 801892a:	6022      	str	r2, [r4, #0]
 801892c:	6122      	str	r2, [r4, #16]
 801892e:	2201      	movs	r2, #1
 8018930:	6162      	str	r2, [r4, #20]
 8018932:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8018934:	07d6      	lsls	r6, r2, #31
 8018936:	d404      	bmi.n	8018942 <setvbuf+0xde>
 8018938:	0598      	lsls	r0, r3, #22
 801893a:	d402      	bmi.n	8018942 <setvbuf+0xde>
 801893c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801893e:	f000 fa7b 	bl	8018e38 <__retarget_lock_release_recursive>
 8018942:	4628      	mov	r0, r5
 8018944:	b003      	add	sp, #12
 8018946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801894a:	2e00      	cmp	r6, #0
 801894c:	d0d8      	beq.n	8018900 <setvbuf+0x9c>
 801894e:	6a3b      	ldr	r3, [r7, #32]
 8018950:	b913      	cbnz	r3, 8018958 <setvbuf+0xf4>
 8018952:	4638      	mov	r0, r7
 8018954:	f7ff fed0 	bl	80186f8 <__sinit>
 8018958:	f1b8 0f01 	cmp.w	r8, #1
 801895c:	bf08      	it	eq
 801895e:	89a3      	ldrheq	r3, [r4, #12]
 8018960:	6026      	str	r6, [r4, #0]
 8018962:	bf04      	itt	eq
 8018964:	f043 0301 	orreq.w	r3, r3, #1
 8018968:	81a3      	strheq	r3, [r4, #12]
 801896a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801896e:	f013 0208 	ands.w	r2, r3, #8
 8018972:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8018976:	d01e      	beq.n	80189b6 <setvbuf+0x152>
 8018978:	07d9      	lsls	r1, r3, #31
 801897a:	bf41      	itttt	mi
 801897c:	2200      	movmi	r2, #0
 801897e:	426d      	negmi	r5, r5
 8018980:	60a2      	strmi	r2, [r4, #8]
 8018982:	61a5      	strmi	r5, [r4, #24]
 8018984:	bf58      	it	pl
 8018986:	60a5      	strpl	r5, [r4, #8]
 8018988:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801898a:	07d2      	lsls	r2, r2, #31
 801898c:	d401      	bmi.n	8018992 <setvbuf+0x12e>
 801898e:	059b      	lsls	r3, r3, #22
 8018990:	d513      	bpl.n	80189ba <setvbuf+0x156>
 8018992:	2500      	movs	r5, #0
 8018994:	e7d5      	b.n	8018942 <setvbuf+0xde>
 8018996:	4648      	mov	r0, r9
 8018998:	f001 fc5a 	bl	801a250 <malloc>
 801899c:	4606      	mov	r6, r0
 801899e:	2800      	cmp	r0, #0
 80189a0:	d0b8      	beq.n	8018914 <setvbuf+0xb0>
 80189a2:	89a3      	ldrh	r3, [r4, #12]
 80189a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80189a8:	81a3      	strh	r3, [r4, #12]
 80189aa:	464d      	mov	r5, r9
 80189ac:	e7cf      	b.n	801894e <setvbuf+0xea>
 80189ae:	2500      	movs	r5, #0
 80189b0:	e7b2      	b.n	8018918 <setvbuf+0xb4>
 80189b2:	46a9      	mov	r9, r5
 80189b4:	e7f5      	b.n	80189a2 <setvbuf+0x13e>
 80189b6:	60a2      	str	r2, [r4, #8]
 80189b8:	e7e6      	b.n	8018988 <setvbuf+0x124>
 80189ba:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80189bc:	f000 fa3c 	bl	8018e38 <__retarget_lock_release_recursive>
 80189c0:	e7e7      	b.n	8018992 <setvbuf+0x12e>
 80189c2:	f04f 35ff 	mov.w	r5, #4294967295
 80189c6:	e7bc      	b.n	8018942 <setvbuf+0xde>
 80189c8:	200001a8 	.word	0x200001a8

080189cc <sniprintf>:
 80189cc:	b40c      	push	{r2, r3}
 80189ce:	b530      	push	{r4, r5, lr}
 80189d0:	4b17      	ldr	r3, [pc, #92]	@ (8018a30 <sniprintf+0x64>)
 80189d2:	1e0c      	subs	r4, r1, #0
 80189d4:	681d      	ldr	r5, [r3, #0]
 80189d6:	b09d      	sub	sp, #116	@ 0x74
 80189d8:	da08      	bge.n	80189ec <sniprintf+0x20>
 80189da:	238b      	movs	r3, #139	@ 0x8b
 80189dc:	602b      	str	r3, [r5, #0]
 80189de:	f04f 30ff 	mov.w	r0, #4294967295
 80189e2:	b01d      	add	sp, #116	@ 0x74
 80189e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80189e8:	b002      	add	sp, #8
 80189ea:	4770      	bx	lr
 80189ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80189f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80189f4:	bf14      	ite	ne
 80189f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80189fa:	4623      	moveq	r3, r4
 80189fc:	9304      	str	r3, [sp, #16]
 80189fe:	9307      	str	r3, [sp, #28]
 8018a00:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018a04:	9002      	str	r0, [sp, #8]
 8018a06:	9006      	str	r0, [sp, #24]
 8018a08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018a0c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018a0e:	ab21      	add	r3, sp, #132	@ 0x84
 8018a10:	a902      	add	r1, sp, #8
 8018a12:	4628      	mov	r0, r5
 8018a14:	9301      	str	r3, [sp, #4]
 8018a16:	f002 f9fd 	bl	801ae14 <_svfiprintf_r>
 8018a1a:	1c43      	adds	r3, r0, #1
 8018a1c:	bfbc      	itt	lt
 8018a1e:	238b      	movlt	r3, #139	@ 0x8b
 8018a20:	602b      	strlt	r3, [r5, #0]
 8018a22:	2c00      	cmp	r4, #0
 8018a24:	d0dd      	beq.n	80189e2 <sniprintf+0x16>
 8018a26:	9b02      	ldr	r3, [sp, #8]
 8018a28:	2200      	movs	r2, #0
 8018a2a:	701a      	strb	r2, [r3, #0]
 8018a2c:	e7d9      	b.n	80189e2 <sniprintf+0x16>
 8018a2e:	bf00      	nop
 8018a30:	200001a8 	.word	0x200001a8

08018a34 <__sread>:
 8018a34:	b510      	push	{r4, lr}
 8018a36:	460c      	mov	r4, r1
 8018a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a3c:	f000 f9ac 	bl	8018d98 <_read_r>
 8018a40:	2800      	cmp	r0, #0
 8018a42:	bfab      	itete	ge
 8018a44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018a46:	89a3      	ldrhlt	r3, [r4, #12]
 8018a48:	181b      	addge	r3, r3, r0
 8018a4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018a4e:	bfac      	ite	ge
 8018a50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018a52:	81a3      	strhlt	r3, [r4, #12]
 8018a54:	bd10      	pop	{r4, pc}

08018a56 <__swrite>:
 8018a56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a5a:	461f      	mov	r7, r3
 8018a5c:	898b      	ldrh	r3, [r1, #12]
 8018a5e:	05db      	lsls	r3, r3, #23
 8018a60:	4605      	mov	r5, r0
 8018a62:	460c      	mov	r4, r1
 8018a64:	4616      	mov	r6, r2
 8018a66:	d505      	bpl.n	8018a74 <__swrite+0x1e>
 8018a68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a6c:	2302      	movs	r3, #2
 8018a6e:	2200      	movs	r2, #0
 8018a70:	f000 f980 	bl	8018d74 <_lseek_r>
 8018a74:	89a3      	ldrh	r3, [r4, #12]
 8018a76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018a7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018a7e:	81a3      	strh	r3, [r4, #12]
 8018a80:	4632      	mov	r2, r6
 8018a82:	463b      	mov	r3, r7
 8018a84:	4628      	mov	r0, r5
 8018a86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018a8a:	f000 b997 	b.w	8018dbc <_write_r>

08018a8e <__sseek>:
 8018a8e:	b510      	push	{r4, lr}
 8018a90:	460c      	mov	r4, r1
 8018a92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018a96:	f000 f96d 	bl	8018d74 <_lseek_r>
 8018a9a:	1c43      	adds	r3, r0, #1
 8018a9c:	89a3      	ldrh	r3, [r4, #12]
 8018a9e:	bf15      	itete	ne
 8018aa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018aa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018aa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018aaa:	81a3      	strheq	r3, [r4, #12]
 8018aac:	bf18      	it	ne
 8018aae:	81a3      	strhne	r3, [r4, #12]
 8018ab0:	bd10      	pop	{r4, pc}

08018ab2 <__sclose>:
 8018ab2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018ab6:	f000 b94d 	b.w	8018d54 <_close_r>

08018aba <__swbuf_r>:
 8018aba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018abc:	460e      	mov	r6, r1
 8018abe:	4614      	mov	r4, r2
 8018ac0:	4605      	mov	r5, r0
 8018ac2:	b118      	cbz	r0, 8018acc <__swbuf_r+0x12>
 8018ac4:	6a03      	ldr	r3, [r0, #32]
 8018ac6:	b90b      	cbnz	r3, 8018acc <__swbuf_r+0x12>
 8018ac8:	f7ff fe16 	bl	80186f8 <__sinit>
 8018acc:	69a3      	ldr	r3, [r4, #24]
 8018ace:	60a3      	str	r3, [r4, #8]
 8018ad0:	89a3      	ldrh	r3, [r4, #12]
 8018ad2:	071a      	lsls	r2, r3, #28
 8018ad4:	d501      	bpl.n	8018ada <__swbuf_r+0x20>
 8018ad6:	6923      	ldr	r3, [r4, #16]
 8018ad8:	b943      	cbnz	r3, 8018aec <__swbuf_r+0x32>
 8018ada:	4621      	mov	r1, r4
 8018adc:	4628      	mov	r0, r5
 8018ade:	f000 f82b 	bl	8018b38 <__swsetup_r>
 8018ae2:	b118      	cbz	r0, 8018aec <__swbuf_r+0x32>
 8018ae4:	f04f 37ff 	mov.w	r7, #4294967295
 8018ae8:	4638      	mov	r0, r7
 8018aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018aec:	6823      	ldr	r3, [r4, #0]
 8018aee:	6922      	ldr	r2, [r4, #16]
 8018af0:	1a98      	subs	r0, r3, r2
 8018af2:	6963      	ldr	r3, [r4, #20]
 8018af4:	b2f6      	uxtb	r6, r6
 8018af6:	4283      	cmp	r3, r0
 8018af8:	4637      	mov	r7, r6
 8018afa:	dc05      	bgt.n	8018b08 <__swbuf_r+0x4e>
 8018afc:	4621      	mov	r1, r4
 8018afe:	4628      	mov	r0, r5
 8018b00:	f002 fc4a 	bl	801b398 <_fflush_r>
 8018b04:	2800      	cmp	r0, #0
 8018b06:	d1ed      	bne.n	8018ae4 <__swbuf_r+0x2a>
 8018b08:	68a3      	ldr	r3, [r4, #8]
 8018b0a:	3b01      	subs	r3, #1
 8018b0c:	60a3      	str	r3, [r4, #8]
 8018b0e:	6823      	ldr	r3, [r4, #0]
 8018b10:	1c5a      	adds	r2, r3, #1
 8018b12:	6022      	str	r2, [r4, #0]
 8018b14:	701e      	strb	r6, [r3, #0]
 8018b16:	6962      	ldr	r2, [r4, #20]
 8018b18:	1c43      	adds	r3, r0, #1
 8018b1a:	429a      	cmp	r2, r3
 8018b1c:	d004      	beq.n	8018b28 <__swbuf_r+0x6e>
 8018b1e:	89a3      	ldrh	r3, [r4, #12]
 8018b20:	07db      	lsls	r3, r3, #31
 8018b22:	d5e1      	bpl.n	8018ae8 <__swbuf_r+0x2e>
 8018b24:	2e0a      	cmp	r6, #10
 8018b26:	d1df      	bne.n	8018ae8 <__swbuf_r+0x2e>
 8018b28:	4621      	mov	r1, r4
 8018b2a:	4628      	mov	r0, r5
 8018b2c:	f002 fc34 	bl	801b398 <_fflush_r>
 8018b30:	2800      	cmp	r0, #0
 8018b32:	d0d9      	beq.n	8018ae8 <__swbuf_r+0x2e>
 8018b34:	e7d6      	b.n	8018ae4 <__swbuf_r+0x2a>
	...

08018b38 <__swsetup_r>:
 8018b38:	b538      	push	{r3, r4, r5, lr}
 8018b3a:	4b29      	ldr	r3, [pc, #164]	@ (8018be0 <__swsetup_r+0xa8>)
 8018b3c:	4605      	mov	r5, r0
 8018b3e:	6818      	ldr	r0, [r3, #0]
 8018b40:	460c      	mov	r4, r1
 8018b42:	b118      	cbz	r0, 8018b4c <__swsetup_r+0x14>
 8018b44:	6a03      	ldr	r3, [r0, #32]
 8018b46:	b90b      	cbnz	r3, 8018b4c <__swsetup_r+0x14>
 8018b48:	f7ff fdd6 	bl	80186f8 <__sinit>
 8018b4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b50:	0719      	lsls	r1, r3, #28
 8018b52:	d422      	bmi.n	8018b9a <__swsetup_r+0x62>
 8018b54:	06da      	lsls	r2, r3, #27
 8018b56:	d407      	bmi.n	8018b68 <__swsetup_r+0x30>
 8018b58:	2209      	movs	r2, #9
 8018b5a:	602a      	str	r2, [r5, #0]
 8018b5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018b60:	81a3      	strh	r3, [r4, #12]
 8018b62:	f04f 30ff 	mov.w	r0, #4294967295
 8018b66:	e033      	b.n	8018bd0 <__swsetup_r+0x98>
 8018b68:	0758      	lsls	r0, r3, #29
 8018b6a:	d512      	bpl.n	8018b92 <__swsetup_r+0x5a>
 8018b6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018b6e:	b141      	cbz	r1, 8018b82 <__swsetup_r+0x4a>
 8018b70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018b74:	4299      	cmp	r1, r3
 8018b76:	d002      	beq.n	8018b7e <__swsetup_r+0x46>
 8018b78:	4628      	mov	r0, r5
 8018b7a:	f000 ffe5 	bl	8019b48 <_free_r>
 8018b7e:	2300      	movs	r3, #0
 8018b80:	6363      	str	r3, [r4, #52]	@ 0x34
 8018b82:	89a3      	ldrh	r3, [r4, #12]
 8018b84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8018b88:	81a3      	strh	r3, [r4, #12]
 8018b8a:	2300      	movs	r3, #0
 8018b8c:	6063      	str	r3, [r4, #4]
 8018b8e:	6923      	ldr	r3, [r4, #16]
 8018b90:	6023      	str	r3, [r4, #0]
 8018b92:	89a3      	ldrh	r3, [r4, #12]
 8018b94:	f043 0308 	orr.w	r3, r3, #8
 8018b98:	81a3      	strh	r3, [r4, #12]
 8018b9a:	6923      	ldr	r3, [r4, #16]
 8018b9c:	b94b      	cbnz	r3, 8018bb2 <__swsetup_r+0x7a>
 8018b9e:	89a3      	ldrh	r3, [r4, #12]
 8018ba0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8018ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018ba8:	d003      	beq.n	8018bb2 <__swsetup_r+0x7a>
 8018baa:	4621      	mov	r1, r4
 8018bac:	4628      	mov	r0, r5
 8018bae:	f002 fc53 	bl	801b458 <__smakebuf_r>
 8018bb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018bb6:	f013 0201 	ands.w	r2, r3, #1
 8018bba:	d00a      	beq.n	8018bd2 <__swsetup_r+0x9a>
 8018bbc:	2200      	movs	r2, #0
 8018bbe:	60a2      	str	r2, [r4, #8]
 8018bc0:	6962      	ldr	r2, [r4, #20]
 8018bc2:	4252      	negs	r2, r2
 8018bc4:	61a2      	str	r2, [r4, #24]
 8018bc6:	6922      	ldr	r2, [r4, #16]
 8018bc8:	b942      	cbnz	r2, 8018bdc <__swsetup_r+0xa4>
 8018bca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8018bce:	d1c5      	bne.n	8018b5c <__swsetup_r+0x24>
 8018bd0:	bd38      	pop	{r3, r4, r5, pc}
 8018bd2:	0799      	lsls	r1, r3, #30
 8018bd4:	bf58      	it	pl
 8018bd6:	6962      	ldrpl	r2, [r4, #20]
 8018bd8:	60a2      	str	r2, [r4, #8]
 8018bda:	e7f4      	b.n	8018bc6 <__swsetup_r+0x8e>
 8018bdc:	2000      	movs	r0, #0
 8018bde:	e7f7      	b.n	8018bd0 <__swsetup_r+0x98>
 8018be0:	200001a8 	.word	0x200001a8

08018be4 <memcmp>:
 8018be4:	b510      	push	{r4, lr}
 8018be6:	3901      	subs	r1, #1
 8018be8:	4402      	add	r2, r0
 8018bea:	4290      	cmp	r0, r2
 8018bec:	d101      	bne.n	8018bf2 <memcmp+0xe>
 8018bee:	2000      	movs	r0, #0
 8018bf0:	e005      	b.n	8018bfe <memcmp+0x1a>
 8018bf2:	7803      	ldrb	r3, [r0, #0]
 8018bf4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018bf8:	42a3      	cmp	r3, r4
 8018bfa:	d001      	beq.n	8018c00 <memcmp+0x1c>
 8018bfc:	1b18      	subs	r0, r3, r4
 8018bfe:	bd10      	pop	{r4, pc}
 8018c00:	3001      	adds	r0, #1
 8018c02:	e7f2      	b.n	8018bea <memcmp+0x6>

08018c04 <memmove>:
 8018c04:	4288      	cmp	r0, r1
 8018c06:	b510      	push	{r4, lr}
 8018c08:	eb01 0402 	add.w	r4, r1, r2
 8018c0c:	d902      	bls.n	8018c14 <memmove+0x10>
 8018c0e:	4284      	cmp	r4, r0
 8018c10:	4623      	mov	r3, r4
 8018c12:	d807      	bhi.n	8018c24 <memmove+0x20>
 8018c14:	1e43      	subs	r3, r0, #1
 8018c16:	42a1      	cmp	r1, r4
 8018c18:	d008      	beq.n	8018c2c <memmove+0x28>
 8018c1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018c1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018c22:	e7f8      	b.n	8018c16 <memmove+0x12>
 8018c24:	4402      	add	r2, r0
 8018c26:	4601      	mov	r1, r0
 8018c28:	428a      	cmp	r2, r1
 8018c2a:	d100      	bne.n	8018c2e <memmove+0x2a>
 8018c2c:	bd10      	pop	{r4, pc}
 8018c2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018c32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018c36:	e7f7      	b.n	8018c28 <memmove+0x24>

08018c38 <memset>:
 8018c38:	4402      	add	r2, r0
 8018c3a:	4603      	mov	r3, r0
 8018c3c:	4293      	cmp	r3, r2
 8018c3e:	d100      	bne.n	8018c42 <memset+0xa>
 8018c40:	4770      	bx	lr
 8018c42:	f803 1b01 	strb.w	r1, [r3], #1
 8018c46:	e7f9      	b.n	8018c3c <memset+0x4>

08018c48 <strncmp>:
 8018c48:	b510      	push	{r4, lr}
 8018c4a:	b16a      	cbz	r2, 8018c68 <strncmp+0x20>
 8018c4c:	3901      	subs	r1, #1
 8018c4e:	1884      	adds	r4, r0, r2
 8018c50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018c54:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8018c58:	429a      	cmp	r2, r3
 8018c5a:	d103      	bne.n	8018c64 <strncmp+0x1c>
 8018c5c:	42a0      	cmp	r0, r4
 8018c5e:	d001      	beq.n	8018c64 <strncmp+0x1c>
 8018c60:	2a00      	cmp	r2, #0
 8018c62:	d1f5      	bne.n	8018c50 <strncmp+0x8>
 8018c64:	1ad0      	subs	r0, r2, r3
 8018c66:	bd10      	pop	{r4, pc}
 8018c68:	4610      	mov	r0, r2
 8018c6a:	e7fc      	b.n	8018c66 <strncmp+0x1e>

08018c6c <strncpy>:
 8018c6c:	b510      	push	{r4, lr}
 8018c6e:	3901      	subs	r1, #1
 8018c70:	4603      	mov	r3, r0
 8018c72:	b132      	cbz	r2, 8018c82 <strncpy+0x16>
 8018c74:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8018c78:	f803 4b01 	strb.w	r4, [r3], #1
 8018c7c:	3a01      	subs	r2, #1
 8018c7e:	2c00      	cmp	r4, #0
 8018c80:	d1f7      	bne.n	8018c72 <strncpy+0x6>
 8018c82:	441a      	add	r2, r3
 8018c84:	2100      	movs	r1, #0
 8018c86:	4293      	cmp	r3, r2
 8018c88:	d100      	bne.n	8018c8c <strncpy+0x20>
 8018c8a:	bd10      	pop	{r4, pc}
 8018c8c:	f803 1b01 	strb.w	r1, [r3], #1
 8018c90:	e7f9      	b.n	8018c86 <strncpy+0x1a>
	...

08018c94 <strtok>:
 8018c94:	4b16      	ldr	r3, [pc, #88]	@ (8018cf0 <strtok+0x5c>)
 8018c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c9a:	681f      	ldr	r7, [r3, #0]
 8018c9c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8018c9e:	4605      	mov	r5, r0
 8018ca0:	460e      	mov	r6, r1
 8018ca2:	b9ec      	cbnz	r4, 8018ce0 <strtok+0x4c>
 8018ca4:	2050      	movs	r0, #80	@ 0x50
 8018ca6:	f001 fad3 	bl	801a250 <malloc>
 8018caa:	4602      	mov	r2, r0
 8018cac:	6478      	str	r0, [r7, #68]	@ 0x44
 8018cae:	b920      	cbnz	r0, 8018cba <strtok+0x26>
 8018cb0:	4b10      	ldr	r3, [pc, #64]	@ (8018cf4 <strtok+0x60>)
 8018cb2:	4811      	ldr	r0, [pc, #68]	@ (8018cf8 <strtok+0x64>)
 8018cb4:	215b      	movs	r1, #91	@ 0x5b
 8018cb6:	f000 f8dd 	bl	8018e74 <__assert_func>
 8018cba:	e9c0 4400 	strd	r4, r4, [r0]
 8018cbe:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8018cc2:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8018cc6:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8018cca:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8018cce:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8018cd2:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8018cd6:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8018cda:	6184      	str	r4, [r0, #24]
 8018cdc:	7704      	strb	r4, [r0, #28]
 8018cde:	6244      	str	r4, [r0, #36]	@ 0x24
 8018ce0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018ce2:	4631      	mov	r1, r6
 8018ce4:	4628      	mov	r0, r5
 8018ce6:	2301      	movs	r3, #1
 8018ce8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018cec:	f000 b806 	b.w	8018cfc <__strtok_r>
 8018cf0:	200001a8 	.word	0x200001a8
 8018cf4:	0801e9fa 	.word	0x0801e9fa
 8018cf8:	0801ebf5 	.word	0x0801ebf5

08018cfc <__strtok_r>:
 8018cfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018cfe:	4604      	mov	r4, r0
 8018d00:	b908      	cbnz	r0, 8018d06 <__strtok_r+0xa>
 8018d02:	6814      	ldr	r4, [r2, #0]
 8018d04:	b144      	cbz	r4, 8018d18 <__strtok_r+0x1c>
 8018d06:	4620      	mov	r0, r4
 8018d08:	f814 5b01 	ldrb.w	r5, [r4], #1
 8018d0c:	460f      	mov	r7, r1
 8018d0e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8018d12:	b91e      	cbnz	r6, 8018d1c <__strtok_r+0x20>
 8018d14:	b965      	cbnz	r5, 8018d30 <__strtok_r+0x34>
 8018d16:	6015      	str	r5, [r2, #0]
 8018d18:	2000      	movs	r0, #0
 8018d1a:	e005      	b.n	8018d28 <__strtok_r+0x2c>
 8018d1c:	42b5      	cmp	r5, r6
 8018d1e:	d1f6      	bne.n	8018d0e <__strtok_r+0x12>
 8018d20:	2b00      	cmp	r3, #0
 8018d22:	d1f0      	bne.n	8018d06 <__strtok_r+0xa>
 8018d24:	6014      	str	r4, [r2, #0]
 8018d26:	7003      	strb	r3, [r0, #0]
 8018d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018d2a:	461c      	mov	r4, r3
 8018d2c:	e00c      	b.n	8018d48 <__strtok_r+0x4c>
 8018d2e:	b915      	cbnz	r5, 8018d36 <__strtok_r+0x3a>
 8018d30:	f814 3b01 	ldrb.w	r3, [r4], #1
 8018d34:	460e      	mov	r6, r1
 8018d36:	f816 5b01 	ldrb.w	r5, [r6], #1
 8018d3a:	42ab      	cmp	r3, r5
 8018d3c:	d1f7      	bne.n	8018d2e <__strtok_r+0x32>
 8018d3e:	2b00      	cmp	r3, #0
 8018d40:	d0f3      	beq.n	8018d2a <__strtok_r+0x2e>
 8018d42:	2300      	movs	r3, #0
 8018d44:	f804 3c01 	strb.w	r3, [r4, #-1]
 8018d48:	6014      	str	r4, [r2, #0]
 8018d4a:	e7ed      	b.n	8018d28 <__strtok_r+0x2c>

08018d4c <_localeconv_r>:
 8018d4c:	4800      	ldr	r0, [pc, #0]	@ (8018d50 <_localeconv_r+0x4>)
 8018d4e:	4770      	bx	lr
 8018d50:	2000012c 	.word	0x2000012c

08018d54 <_close_r>:
 8018d54:	b538      	push	{r3, r4, r5, lr}
 8018d56:	4d06      	ldr	r5, [pc, #24]	@ (8018d70 <_close_r+0x1c>)
 8018d58:	2300      	movs	r3, #0
 8018d5a:	4604      	mov	r4, r0
 8018d5c:	4608      	mov	r0, r1
 8018d5e:	602b      	str	r3, [r5, #0]
 8018d60:	f7e8 feaa 	bl	8001ab8 <_close>
 8018d64:	1c43      	adds	r3, r0, #1
 8018d66:	d102      	bne.n	8018d6e <_close_r+0x1a>
 8018d68:	682b      	ldr	r3, [r5, #0]
 8018d6a:	b103      	cbz	r3, 8018d6e <_close_r+0x1a>
 8018d6c:	6023      	str	r3, [r4, #0]
 8018d6e:	bd38      	pop	{r3, r4, r5, pc}
 8018d70:	20008cf0 	.word	0x20008cf0

08018d74 <_lseek_r>:
 8018d74:	b538      	push	{r3, r4, r5, lr}
 8018d76:	4d07      	ldr	r5, [pc, #28]	@ (8018d94 <_lseek_r+0x20>)
 8018d78:	4604      	mov	r4, r0
 8018d7a:	4608      	mov	r0, r1
 8018d7c:	4611      	mov	r1, r2
 8018d7e:	2200      	movs	r2, #0
 8018d80:	602a      	str	r2, [r5, #0]
 8018d82:	461a      	mov	r2, r3
 8018d84:	f7e8 febf 	bl	8001b06 <_lseek>
 8018d88:	1c43      	adds	r3, r0, #1
 8018d8a:	d102      	bne.n	8018d92 <_lseek_r+0x1e>
 8018d8c:	682b      	ldr	r3, [r5, #0]
 8018d8e:	b103      	cbz	r3, 8018d92 <_lseek_r+0x1e>
 8018d90:	6023      	str	r3, [r4, #0]
 8018d92:	bd38      	pop	{r3, r4, r5, pc}
 8018d94:	20008cf0 	.word	0x20008cf0

08018d98 <_read_r>:
 8018d98:	b538      	push	{r3, r4, r5, lr}
 8018d9a:	4d07      	ldr	r5, [pc, #28]	@ (8018db8 <_read_r+0x20>)
 8018d9c:	4604      	mov	r4, r0
 8018d9e:	4608      	mov	r0, r1
 8018da0:	4611      	mov	r1, r2
 8018da2:	2200      	movs	r2, #0
 8018da4:	602a      	str	r2, [r5, #0]
 8018da6:	461a      	mov	r2, r3
 8018da8:	f7e8 fe69 	bl	8001a7e <_read>
 8018dac:	1c43      	adds	r3, r0, #1
 8018dae:	d102      	bne.n	8018db6 <_read_r+0x1e>
 8018db0:	682b      	ldr	r3, [r5, #0]
 8018db2:	b103      	cbz	r3, 8018db6 <_read_r+0x1e>
 8018db4:	6023      	str	r3, [r4, #0]
 8018db6:	bd38      	pop	{r3, r4, r5, pc}
 8018db8:	20008cf0 	.word	0x20008cf0

08018dbc <_write_r>:
 8018dbc:	b538      	push	{r3, r4, r5, lr}
 8018dbe:	4d07      	ldr	r5, [pc, #28]	@ (8018ddc <_write_r+0x20>)
 8018dc0:	4604      	mov	r4, r0
 8018dc2:	4608      	mov	r0, r1
 8018dc4:	4611      	mov	r1, r2
 8018dc6:	2200      	movs	r2, #0
 8018dc8:	602a      	str	r2, [r5, #0]
 8018dca:	461a      	mov	r2, r3
 8018dcc:	f7e8 fb8c 	bl	80014e8 <_write>
 8018dd0:	1c43      	adds	r3, r0, #1
 8018dd2:	d102      	bne.n	8018dda <_write_r+0x1e>
 8018dd4:	682b      	ldr	r3, [r5, #0]
 8018dd6:	b103      	cbz	r3, 8018dda <_write_r+0x1e>
 8018dd8:	6023      	str	r3, [r4, #0]
 8018dda:	bd38      	pop	{r3, r4, r5, pc}
 8018ddc:	20008cf0 	.word	0x20008cf0

08018de0 <__errno>:
 8018de0:	4b01      	ldr	r3, [pc, #4]	@ (8018de8 <__errno+0x8>)
 8018de2:	6818      	ldr	r0, [r3, #0]
 8018de4:	4770      	bx	lr
 8018de6:	bf00      	nop
 8018de8:	200001a8 	.word	0x200001a8

08018dec <__libc_init_array>:
 8018dec:	b570      	push	{r4, r5, r6, lr}
 8018dee:	4d0d      	ldr	r5, [pc, #52]	@ (8018e24 <__libc_init_array+0x38>)
 8018df0:	4c0d      	ldr	r4, [pc, #52]	@ (8018e28 <__libc_init_array+0x3c>)
 8018df2:	1b64      	subs	r4, r4, r5
 8018df4:	10a4      	asrs	r4, r4, #2
 8018df6:	2600      	movs	r6, #0
 8018df8:	42a6      	cmp	r6, r4
 8018dfa:	d109      	bne.n	8018e10 <__libc_init_array+0x24>
 8018dfc:	4d0b      	ldr	r5, [pc, #44]	@ (8018e2c <__libc_init_array+0x40>)
 8018dfe:	4c0c      	ldr	r4, [pc, #48]	@ (8018e30 <__libc_init_array+0x44>)
 8018e00:	f002 fc62 	bl	801b6c8 <_init>
 8018e04:	1b64      	subs	r4, r4, r5
 8018e06:	10a4      	asrs	r4, r4, #2
 8018e08:	2600      	movs	r6, #0
 8018e0a:	42a6      	cmp	r6, r4
 8018e0c:	d105      	bne.n	8018e1a <__libc_init_array+0x2e>
 8018e0e:	bd70      	pop	{r4, r5, r6, pc}
 8018e10:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e14:	4798      	blx	r3
 8018e16:	3601      	adds	r6, #1
 8018e18:	e7ee      	b.n	8018df8 <__libc_init_array+0xc>
 8018e1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8018e1e:	4798      	blx	r3
 8018e20:	3601      	adds	r6, #1
 8018e22:	e7f2      	b.n	8018e0a <__libc_init_array+0x1e>
 8018e24:	0801eedc 	.word	0x0801eedc
 8018e28:	0801eedc 	.word	0x0801eedc
 8018e2c:	0801eedc 	.word	0x0801eedc
 8018e30:	0801eee0 	.word	0x0801eee0

08018e34 <__retarget_lock_init_recursive>:
 8018e34:	4770      	bx	lr

08018e36 <__retarget_lock_acquire_recursive>:
 8018e36:	4770      	bx	lr

08018e38 <__retarget_lock_release_recursive>:
 8018e38:	4770      	bx	lr

08018e3a <memcpy>:
 8018e3a:	440a      	add	r2, r1
 8018e3c:	4291      	cmp	r1, r2
 8018e3e:	f100 33ff 	add.w	r3, r0, #4294967295
 8018e42:	d100      	bne.n	8018e46 <memcpy+0xc>
 8018e44:	4770      	bx	lr
 8018e46:	b510      	push	{r4, lr}
 8018e48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018e4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018e50:	4291      	cmp	r1, r2
 8018e52:	d1f9      	bne.n	8018e48 <memcpy+0xe>
 8018e54:	bd10      	pop	{r4, pc}
	...

08018e58 <nan>:
 8018e58:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8018e60 <nan+0x8>
 8018e5c:	4770      	bx	lr
 8018e5e:	bf00      	nop
 8018e60:	00000000 	.word	0x00000000
 8018e64:	7ff80000 	.word	0x7ff80000

08018e68 <nanf>:
 8018e68:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8018e70 <nanf+0x8>
 8018e6c:	4770      	bx	lr
 8018e6e:	bf00      	nop
 8018e70:	7fc00000 	.word	0x7fc00000

08018e74 <__assert_func>:
 8018e74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018e76:	4614      	mov	r4, r2
 8018e78:	461a      	mov	r2, r3
 8018e7a:	4b09      	ldr	r3, [pc, #36]	@ (8018ea0 <__assert_func+0x2c>)
 8018e7c:	681b      	ldr	r3, [r3, #0]
 8018e7e:	4605      	mov	r5, r0
 8018e80:	68d8      	ldr	r0, [r3, #12]
 8018e82:	b954      	cbnz	r4, 8018e9a <__assert_func+0x26>
 8018e84:	4b07      	ldr	r3, [pc, #28]	@ (8018ea4 <__assert_func+0x30>)
 8018e86:	461c      	mov	r4, r3
 8018e88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018e8c:	9100      	str	r1, [sp, #0]
 8018e8e:	462b      	mov	r3, r5
 8018e90:	4905      	ldr	r1, [pc, #20]	@ (8018ea8 <__assert_func+0x34>)
 8018e92:	f002 faa9 	bl	801b3e8 <fiprintf>
 8018e96:	f002 fb81 	bl	801b59c <abort>
 8018e9a:	4b04      	ldr	r3, [pc, #16]	@ (8018eac <__assert_func+0x38>)
 8018e9c:	e7f4      	b.n	8018e88 <__assert_func+0x14>
 8018e9e:	bf00      	nop
 8018ea0:	200001a8 	.word	0x200001a8
 8018ea4:	0801ec92 	.word	0x0801ec92
 8018ea8:	0801ec64 	.word	0x0801ec64
 8018eac:	0801ec57 	.word	0x0801ec57

08018eb0 <quorem>:
 8018eb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018eb4:	6903      	ldr	r3, [r0, #16]
 8018eb6:	690c      	ldr	r4, [r1, #16]
 8018eb8:	42a3      	cmp	r3, r4
 8018eba:	4607      	mov	r7, r0
 8018ebc:	db7e      	blt.n	8018fbc <quorem+0x10c>
 8018ebe:	3c01      	subs	r4, #1
 8018ec0:	f101 0814 	add.w	r8, r1, #20
 8018ec4:	00a3      	lsls	r3, r4, #2
 8018ec6:	f100 0514 	add.w	r5, r0, #20
 8018eca:	9300      	str	r3, [sp, #0]
 8018ecc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018ed0:	9301      	str	r3, [sp, #4]
 8018ed2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018ed6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018eda:	3301      	adds	r3, #1
 8018edc:	429a      	cmp	r2, r3
 8018ede:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018ee2:	fbb2 f6f3 	udiv	r6, r2, r3
 8018ee6:	d32e      	bcc.n	8018f46 <quorem+0x96>
 8018ee8:	f04f 0a00 	mov.w	sl, #0
 8018eec:	46c4      	mov	ip, r8
 8018eee:	46ae      	mov	lr, r5
 8018ef0:	46d3      	mov	fp, sl
 8018ef2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018ef6:	b298      	uxth	r0, r3
 8018ef8:	fb06 a000 	mla	r0, r6, r0, sl
 8018efc:	0c02      	lsrs	r2, r0, #16
 8018efe:	0c1b      	lsrs	r3, r3, #16
 8018f00:	fb06 2303 	mla	r3, r6, r3, r2
 8018f04:	f8de 2000 	ldr.w	r2, [lr]
 8018f08:	b280      	uxth	r0, r0
 8018f0a:	b292      	uxth	r2, r2
 8018f0c:	1a12      	subs	r2, r2, r0
 8018f0e:	445a      	add	r2, fp
 8018f10:	f8de 0000 	ldr.w	r0, [lr]
 8018f14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8018f18:	b29b      	uxth	r3, r3
 8018f1a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018f1e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018f22:	b292      	uxth	r2, r2
 8018f24:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8018f28:	45e1      	cmp	r9, ip
 8018f2a:	f84e 2b04 	str.w	r2, [lr], #4
 8018f2e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018f32:	d2de      	bcs.n	8018ef2 <quorem+0x42>
 8018f34:	9b00      	ldr	r3, [sp, #0]
 8018f36:	58eb      	ldr	r3, [r5, r3]
 8018f38:	b92b      	cbnz	r3, 8018f46 <quorem+0x96>
 8018f3a:	9b01      	ldr	r3, [sp, #4]
 8018f3c:	3b04      	subs	r3, #4
 8018f3e:	429d      	cmp	r5, r3
 8018f40:	461a      	mov	r2, r3
 8018f42:	d32f      	bcc.n	8018fa4 <quorem+0xf4>
 8018f44:	613c      	str	r4, [r7, #16]
 8018f46:	4638      	mov	r0, r7
 8018f48:	f001 fd0e 	bl	801a968 <__mcmp>
 8018f4c:	2800      	cmp	r0, #0
 8018f4e:	db25      	blt.n	8018f9c <quorem+0xec>
 8018f50:	4629      	mov	r1, r5
 8018f52:	2000      	movs	r0, #0
 8018f54:	f858 2b04 	ldr.w	r2, [r8], #4
 8018f58:	f8d1 c000 	ldr.w	ip, [r1]
 8018f5c:	fa1f fe82 	uxth.w	lr, r2
 8018f60:	fa1f f38c 	uxth.w	r3, ip
 8018f64:	eba3 030e 	sub.w	r3, r3, lr
 8018f68:	4403      	add	r3, r0
 8018f6a:	0c12      	lsrs	r2, r2, #16
 8018f6c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8018f70:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8018f74:	b29b      	uxth	r3, r3
 8018f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8018f7a:	45c1      	cmp	r9, r8
 8018f7c:	f841 3b04 	str.w	r3, [r1], #4
 8018f80:	ea4f 4022 	mov.w	r0, r2, asr #16
 8018f84:	d2e6      	bcs.n	8018f54 <quorem+0xa4>
 8018f86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8018f8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018f8e:	b922      	cbnz	r2, 8018f9a <quorem+0xea>
 8018f90:	3b04      	subs	r3, #4
 8018f92:	429d      	cmp	r5, r3
 8018f94:	461a      	mov	r2, r3
 8018f96:	d30b      	bcc.n	8018fb0 <quorem+0x100>
 8018f98:	613c      	str	r4, [r7, #16]
 8018f9a:	3601      	adds	r6, #1
 8018f9c:	4630      	mov	r0, r6
 8018f9e:	b003      	add	sp, #12
 8018fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fa4:	6812      	ldr	r2, [r2, #0]
 8018fa6:	3b04      	subs	r3, #4
 8018fa8:	2a00      	cmp	r2, #0
 8018faa:	d1cb      	bne.n	8018f44 <quorem+0x94>
 8018fac:	3c01      	subs	r4, #1
 8018fae:	e7c6      	b.n	8018f3e <quorem+0x8e>
 8018fb0:	6812      	ldr	r2, [r2, #0]
 8018fb2:	3b04      	subs	r3, #4
 8018fb4:	2a00      	cmp	r2, #0
 8018fb6:	d1ef      	bne.n	8018f98 <quorem+0xe8>
 8018fb8:	3c01      	subs	r4, #1
 8018fba:	e7ea      	b.n	8018f92 <quorem+0xe2>
 8018fbc:	2000      	movs	r0, #0
 8018fbe:	e7ee      	b.n	8018f9e <quorem+0xee>

08018fc0 <_dtoa_r>:
 8018fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018fc4:	69c7      	ldr	r7, [r0, #28]
 8018fc6:	b099      	sub	sp, #100	@ 0x64
 8018fc8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8018fcc:	ec55 4b10 	vmov	r4, r5, d0
 8018fd0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8018fd2:	9109      	str	r1, [sp, #36]	@ 0x24
 8018fd4:	4683      	mov	fp, r0
 8018fd6:	920e      	str	r2, [sp, #56]	@ 0x38
 8018fd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018fda:	b97f      	cbnz	r7, 8018ffc <_dtoa_r+0x3c>
 8018fdc:	2010      	movs	r0, #16
 8018fde:	f001 f937 	bl	801a250 <malloc>
 8018fe2:	4602      	mov	r2, r0
 8018fe4:	f8cb 001c 	str.w	r0, [fp, #28]
 8018fe8:	b920      	cbnz	r0, 8018ff4 <_dtoa_r+0x34>
 8018fea:	4ba7      	ldr	r3, [pc, #668]	@ (8019288 <_dtoa_r+0x2c8>)
 8018fec:	21ef      	movs	r1, #239	@ 0xef
 8018fee:	48a7      	ldr	r0, [pc, #668]	@ (801928c <_dtoa_r+0x2cc>)
 8018ff0:	f7ff ff40 	bl	8018e74 <__assert_func>
 8018ff4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018ff8:	6007      	str	r7, [r0, #0]
 8018ffa:	60c7      	str	r7, [r0, #12]
 8018ffc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8019000:	6819      	ldr	r1, [r3, #0]
 8019002:	b159      	cbz	r1, 801901c <_dtoa_r+0x5c>
 8019004:	685a      	ldr	r2, [r3, #4]
 8019006:	604a      	str	r2, [r1, #4]
 8019008:	2301      	movs	r3, #1
 801900a:	4093      	lsls	r3, r2
 801900c:	608b      	str	r3, [r1, #8]
 801900e:	4658      	mov	r0, fp
 8019010:	f001 fa26 	bl	801a460 <_Bfree>
 8019014:	f8db 301c 	ldr.w	r3, [fp, #28]
 8019018:	2200      	movs	r2, #0
 801901a:	601a      	str	r2, [r3, #0]
 801901c:	1e2b      	subs	r3, r5, #0
 801901e:	bfb9      	ittee	lt
 8019020:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019024:	9303      	strlt	r3, [sp, #12]
 8019026:	2300      	movge	r3, #0
 8019028:	6033      	strge	r3, [r6, #0]
 801902a:	9f03      	ldr	r7, [sp, #12]
 801902c:	4b98      	ldr	r3, [pc, #608]	@ (8019290 <_dtoa_r+0x2d0>)
 801902e:	bfbc      	itt	lt
 8019030:	2201      	movlt	r2, #1
 8019032:	6032      	strlt	r2, [r6, #0]
 8019034:	43bb      	bics	r3, r7
 8019036:	d112      	bne.n	801905e <_dtoa_r+0x9e>
 8019038:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801903a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801903e:	6013      	str	r3, [r2, #0]
 8019040:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019044:	4323      	orrs	r3, r4
 8019046:	f000 854d 	beq.w	8019ae4 <_dtoa_r+0xb24>
 801904a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801904c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80192a4 <_dtoa_r+0x2e4>
 8019050:	2b00      	cmp	r3, #0
 8019052:	f000 854f 	beq.w	8019af4 <_dtoa_r+0xb34>
 8019056:	f10a 0303 	add.w	r3, sl, #3
 801905a:	f000 bd49 	b.w	8019af0 <_dtoa_r+0xb30>
 801905e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019062:	2200      	movs	r2, #0
 8019064:	ec51 0b17 	vmov	r0, r1, d7
 8019068:	2300      	movs	r3, #0
 801906a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 801906e:	f7e7 fd3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8019072:	4680      	mov	r8, r0
 8019074:	b158      	cbz	r0, 801908e <_dtoa_r+0xce>
 8019076:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8019078:	2301      	movs	r3, #1
 801907a:	6013      	str	r3, [r2, #0]
 801907c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801907e:	b113      	cbz	r3, 8019086 <_dtoa_r+0xc6>
 8019080:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8019082:	4b84      	ldr	r3, [pc, #528]	@ (8019294 <_dtoa_r+0x2d4>)
 8019084:	6013      	str	r3, [r2, #0]
 8019086:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80192a8 <_dtoa_r+0x2e8>
 801908a:	f000 bd33 	b.w	8019af4 <_dtoa_r+0xb34>
 801908e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8019092:	aa16      	add	r2, sp, #88	@ 0x58
 8019094:	a917      	add	r1, sp, #92	@ 0x5c
 8019096:	4658      	mov	r0, fp
 8019098:	f001 fd86 	bl	801aba8 <__d2b>
 801909c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80190a0:	4681      	mov	r9, r0
 80190a2:	2e00      	cmp	r6, #0
 80190a4:	d077      	beq.n	8019196 <_dtoa_r+0x1d6>
 80190a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80190a8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80190ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80190b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80190b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80190b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80190bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80190c0:	4619      	mov	r1, r3
 80190c2:	2200      	movs	r2, #0
 80190c4:	4b74      	ldr	r3, [pc, #464]	@ (8019298 <_dtoa_r+0x2d8>)
 80190c6:	f7e7 f8ef 	bl	80002a8 <__aeabi_dsub>
 80190ca:	a369      	add	r3, pc, #420	@ (adr r3, 8019270 <_dtoa_r+0x2b0>)
 80190cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190d0:	f7e7 faa2 	bl	8000618 <__aeabi_dmul>
 80190d4:	a368      	add	r3, pc, #416	@ (adr r3, 8019278 <_dtoa_r+0x2b8>)
 80190d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190da:	f7e7 f8e7 	bl	80002ac <__adddf3>
 80190de:	4604      	mov	r4, r0
 80190e0:	4630      	mov	r0, r6
 80190e2:	460d      	mov	r5, r1
 80190e4:	f7e7 fa2e 	bl	8000544 <__aeabi_i2d>
 80190e8:	a365      	add	r3, pc, #404	@ (adr r3, 8019280 <_dtoa_r+0x2c0>)
 80190ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190ee:	f7e7 fa93 	bl	8000618 <__aeabi_dmul>
 80190f2:	4602      	mov	r2, r0
 80190f4:	460b      	mov	r3, r1
 80190f6:	4620      	mov	r0, r4
 80190f8:	4629      	mov	r1, r5
 80190fa:	f7e7 f8d7 	bl	80002ac <__adddf3>
 80190fe:	4604      	mov	r4, r0
 8019100:	460d      	mov	r5, r1
 8019102:	f7e7 fd39 	bl	8000b78 <__aeabi_d2iz>
 8019106:	2200      	movs	r2, #0
 8019108:	4607      	mov	r7, r0
 801910a:	2300      	movs	r3, #0
 801910c:	4620      	mov	r0, r4
 801910e:	4629      	mov	r1, r5
 8019110:	f7e7 fcf4 	bl	8000afc <__aeabi_dcmplt>
 8019114:	b140      	cbz	r0, 8019128 <_dtoa_r+0x168>
 8019116:	4638      	mov	r0, r7
 8019118:	f7e7 fa14 	bl	8000544 <__aeabi_i2d>
 801911c:	4622      	mov	r2, r4
 801911e:	462b      	mov	r3, r5
 8019120:	f7e7 fce2 	bl	8000ae8 <__aeabi_dcmpeq>
 8019124:	b900      	cbnz	r0, 8019128 <_dtoa_r+0x168>
 8019126:	3f01      	subs	r7, #1
 8019128:	2f16      	cmp	r7, #22
 801912a:	d851      	bhi.n	80191d0 <_dtoa_r+0x210>
 801912c:	4b5b      	ldr	r3, [pc, #364]	@ (801929c <_dtoa_r+0x2dc>)
 801912e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019136:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801913a:	f7e7 fcdf 	bl	8000afc <__aeabi_dcmplt>
 801913e:	2800      	cmp	r0, #0
 8019140:	d048      	beq.n	80191d4 <_dtoa_r+0x214>
 8019142:	3f01      	subs	r7, #1
 8019144:	2300      	movs	r3, #0
 8019146:	9312      	str	r3, [sp, #72]	@ 0x48
 8019148:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801914a:	1b9b      	subs	r3, r3, r6
 801914c:	1e5a      	subs	r2, r3, #1
 801914e:	bf44      	itt	mi
 8019150:	f1c3 0801 	rsbmi	r8, r3, #1
 8019154:	2300      	movmi	r3, #0
 8019156:	9208      	str	r2, [sp, #32]
 8019158:	bf54      	ite	pl
 801915a:	f04f 0800 	movpl.w	r8, #0
 801915e:	9308      	strmi	r3, [sp, #32]
 8019160:	2f00      	cmp	r7, #0
 8019162:	db39      	blt.n	80191d8 <_dtoa_r+0x218>
 8019164:	9b08      	ldr	r3, [sp, #32]
 8019166:	970f      	str	r7, [sp, #60]	@ 0x3c
 8019168:	443b      	add	r3, r7
 801916a:	9308      	str	r3, [sp, #32]
 801916c:	2300      	movs	r3, #0
 801916e:	930a      	str	r3, [sp, #40]	@ 0x28
 8019170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019172:	2b09      	cmp	r3, #9
 8019174:	d864      	bhi.n	8019240 <_dtoa_r+0x280>
 8019176:	2b05      	cmp	r3, #5
 8019178:	bfc4      	itt	gt
 801917a:	3b04      	subgt	r3, #4
 801917c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 801917e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019180:	f1a3 0302 	sub.w	r3, r3, #2
 8019184:	bfcc      	ite	gt
 8019186:	2400      	movgt	r4, #0
 8019188:	2401      	movle	r4, #1
 801918a:	2b03      	cmp	r3, #3
 801918c:	d863      	bhi.n	8019256 <_dtoa_r+0x296>
 801918e:	e8df f003 	tbb	[pc, r3]
 8019192:	372a      	.short	0x372a
 8019194:	5535      	.short	0x5535
 8019196:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 801919a:	441e      	add	r6, r3
 801919c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80191a0:	2b20      	cmp	r3, #32
 80191a2:	bfc1      	itttt	gt
 80191a4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80191a8:	409f      	lslgt	r7, r3
 80191aa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80191ae:	fa24 f303 	lsrgt.w	r3, r4, r3
 80191b2:	bfd6      	itet	le
 80191b4:	f1c3 0320 	rsble	r3, r3, #32
 80191b8:	ea47 0003 	orrgt.w	r0, r7, r3
 80191bc:	fa04 f003 	lslle.w	r0, r4, r3
 80191c0:	f7e7 f9b0 	bl	8000524 <__aeabi_ui2d>
 80191c4:	2201      	movs	r2, #1
 80191c6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80191ca:	3e01      	subs	r6, #1
 80191cc:	9214      	str	r2, [sp, #80]	@ 0x50
 80191ce:	e777      	b.n	80190c0 <_dtoa_r+0x100>
 80191d0:	2301      	movs	r3, #1
 80191d2:	e7b8      	b.n	8019146 <_dtoa_r+0x186>
 80191d4:	9012      	str	r0, [sp, #72]	@ 0x48
 80191d6:	e7b7      	b.n	8019148 <_dtoa_r+0x188>
 80191d8:	427b      	negs	r3, r7
 80191da:	930a      	str	r3, [sp, #40]	@ 0x28
 80191dc:	2300      	movs	r3, #0
 80191de:	eba8 0807 	sub.w	r8, r8, r7
 80191e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80191e4:	e7c4      	b.n	8019170 <_dtoa_r+0x1b0>
 80191e6:	2300      	movs	r3, #0
 80191e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80191ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	dc35      	bgt.n	801925c <_dtoa_r+0x29c>
 80191f0:	2301      	movs	r3, #1
 80191f2:	9300      	str	r3, [sp, #0]
 80191f4:	9307      	str	r3, [sp, #28]
 80191f6:	461a      	mov	r2, r3
 80191f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80191fa:	e00b      	b.n	8019214 <_dtoa_r+0x254>
 80191fc:	2301      	movs	r3, #1
 80191fe:	e7f3      	b.n	80191e8 <_dtoa_r+0x228>
 8019200:	2300      	movs	r3, #0
 8019202:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019204:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019206:	18fb      	adds	r3, r7, r3
 8019208:	9300      	str	r3, [sp, #0]
 801920a:	3301      	adds	r3, #1
 801920c:	2b01      	cmp	r3, #1
 801920e:	9307      	str	r3, [sp, #28]
 8019210:	bfb8      	it	lt
 8019212:	2301      	movlt	r3, #1
 8019214:	f8db 001c 	ldr.w	r0, [fp, #28]
 8019218:	2100      	movs	r1, #0
 801921a:	2204      	movs	r2, #4
 801921c:	f102 0514 	add.w	r5, r2, #20
 8019220:	429d      	cmp	r5, r3
 8019222:	d91f      	bls.n	8019264 <_dtoa_r+0x2a4>
 8019224:	6041      	str	r1, [r0, #4]
 8019226:	4658      	mov	r0, fp
 8019228:	f001 f8da 	bl	801a3e0 <_Balloc>
 801922c:	4682      	mov	sl, r0
 801922e:	2800      	cmp	r0, #0
 8019230:	d13c      	bne.n	80192ac <_dtoa_r+0x2ec>
 8019232:	4b1b      	ldr	r3, [pc, #108]	@ (80192a0 <_dtoa_r+0x2e0>)
 8019234:	4602      	mov	r2, r0
 8019236:	f240 11af 	movw	r1, #431	@ 0x1af
 801923a:	e6d8      	b.n	8018fee <_dtoa_r+0x2e>
 801923c:	2301      	movs	r3, #1
 801923e:	e7e0      	b.n	8019202 <_dtoa_r+0x242>
 8019240:	2401      	movs	r4, #1
 8019242:	2300      	movs	r3, #0
 8019244:	9309      	str	r3, [sp, #36]	@ 0x24
 8019246:	940b      	str	r4, [sp, #44]	@ 0x2c
 8019248:	f04f 33ff 	mov.w	r3, #4294967295
 801924c:	9300      	str	r3, [sp, #0]
 801924e:	9307      	str	r3, [sp, #28]
 8019250:	2200      	movs	r2, #0
 8019252:	2312      	movs	r3, #18
 8019254:	e7d0      	b.n	80191f8 <_dtoa_r+0x238>
 8019256:	2301      	movs	r3, #1
 8019258:	930b      	str	r3, [sp, #44]	@ 0x2c
 801925a:	e7f5      	b.n	8019248 <_dtoa_r+0x288>
 801925c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801925e:	9300      	str	r3, [sp, #0]
 8019260:	9307      	str	r3, [sp, #28]
 8019262:	e7d7      	b.n	8019214 <_dtoa_r+0x254>
 8019264:	3101      	adds	r1, #1
 8019266:	0052      	lsls	r2, r2, #1
 8019268:	e7d8      	b.n	801921c <_dtoa_r+0x25c>
 801926a:	bf00      	nop
 801926c:	f3af 8000 	nop.w
 8019270:	636f4361 	.word	0x636f4361
 8019274:	3fd287a7 	.word	0x3fd287a7
 8019278:	8b60c8b3 	.word	0x8b60c8b3
 801927c:	3fc68a28 	.word	0x3fc68a28
 8019280:	509f79fb 	.word	0x509f79fb
 8019284:	3fd34413 	.word	0x3fd34413
 8019288:	0801e9fa 	.word	0x0801e9fa
 801928c:	0801eca0 	.word	0x0801eca0
 8019290:	7ff00000 	.word	0x7ff00000
 8019294:	0801ebd2 	.word	0x0801ebd2
 8019298:	3ff80000 	.word	0x3ff80000
 801929c:	0801edf8 	.word	0x0801edf8
 80192a0:	0801ecf8 	.word	0x0801ecf8
 80192a4:	0801ec9c 	.word	0x0801ec9c
 80192a8:	0801ebd1 	.word	0x0801ebd1
 80192ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80192b0:	6018      	str	r0, [r3, #0]
 80192b2:	9b07      	ldr	r3, [sp, #28]
 80192b4:	2b0e      	cmp	r3, #14
 80192b6:	f200 80a4 	bhi.w	8019402 <_dtoa_r+0x442>
 80192ba:	2c00      	cmp	r4, #0
 80192bc:	f000 80a1 	beq.w	8019402 <_dtoa_r+0x442>
 80192c0:	2f00      	cmp	r7, #0
 80192c2:	dd33      	ble.n	801932c <_dtoa_r+0x36c>
 80192c4:	4bad      	ldr	r3, [pc, #692]	@ (801957c <_dtoa_r+0x5bc>)
 80192c6:	f007 020f 	and.w	r2, r7, #15
 80192ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80192ce:	ed93 7b00 	vldr	d7, [r3]
 80192d2:	05f8      	lsls	r0, r7, #23
 80192d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80192d8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80192dc:	d516      	bpl.n	801930c <_dtoa_r+0x34c>
 80192de:	4ba8      	ldr	r3, [pc, #672]	@ (8019580 <_dtoa_r+0x5c0>)
 80192e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80192e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80192e8:	f7e7 fac0 	bl	800086c <__aeabi_ddiv>
 80192ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80192f0:	f004 040f 	and.w	r4, r4, #15
 80192f4:	2603      	movs	r6, #3
 80192f6:	4da2      	ldr	r5, [pc, #648]	@ (8019580 <_dtoa_r+0x5c0>)
 80192f8:	b954      	cbnz	r4, 8019310 <_dtoa_r+0x350>
 80192fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80192fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019302:	f7e7 fab3 	bl	800086c <__aeabi_ddiv>
 8019306:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801930a:	e028      	b.n	801935e <_dtoa_r+0x39e>
 801930c:	2602      	movs	r6, #2
 801930e:	e7f2      	b.n	80192f6 <_dtoa_r+0x336>
 8019310:	07e1      	lsls	r1, r4, #31
 8019312:	d508      	bpl.n	8019326 <_dtoa_r+0x366>
 8019314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019318:	e9d5 2300 	ldrd	r2, r3, [r5]
 801931c:	f7e7 f97c 	bl	8000618 <__aeabi_dmul>
 8019320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019324:	3601      	adds	r6, #1
 8019326:	1064      	asrs	r4, r4, #1
 8019328:	3508      	adds	r5, #8
 801932a:	e7e5      	b.n	80192f8 <_dtoa_r+0x338>
 801932c:	f000 80d2 	beq.w	80194d4 <_dtoa_r+0x514>
 8019330:	427c      	negs	r4, r7
 8019332:	4b92      	ldr	r3, [pc, #584]	@ (801957c <_dtoa_r+0x5bc>)
 8019334:	4d92      	ldr	r5, [pc, #584]	@ (8019580 <_dtoa_r+0x5c0>)
 8019336:	f004 020f 	and.w	r2, r4, #15
 801933a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801933e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019342:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8019346:	f7e7 f967 	bl	8000618 <__aeabi_dmul>
 801934a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801934e:	1124      	asrs	r4, r4, #4
 8019350:	2300      	movs	r3, #0
 8019352:	2602      	movs	r6, #2
 8019354:	2c00      	cmp	r4, #0
 8019356:	f040 80b2 	bne.w	80194be <_dtoa_r+0x4fe>
 801935a:	2b00      	cmp	r3, #0
 801935c:	d1d3      	bne.n	8019306 <_dtoa_r+0x346>
 801935e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8019360:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8019364:	2b00      	cmp	r3, #0
 8019366:	f000 80b7 	beq.w	80194d8 <_dtoa_r+0x518>
 801936a:	4b86      	ldr	r3, [pc, #536]	@ (8019584 <_dtoa_r+0x5c4>)
 801936c:	2200      	movs	r2, #0
 801936e:	4620      	mov	r0, r4
 8019370:	4629      	mov	r1, r5
 8019372:	f7e7 fbc3 	bl	8000afc <__aeabi_dcmplt>
 8019376:	2800      	cmp	r0, #0
 8019378:	f000 80ae 	beq.w	80194d8 <_dtoa_r+0x518>
 801937c:	9b07      	ldr	r3, [sp, #28]
 801937e:	2b00      	cmp	r3, #0
 8019380:	f000 80aa 	beq.w	80194d8 <_dtoa_r+0x518>
 8019384:	9b00      	ldr	r3, [sp, #0]
 8019386:	2b00      	cmp	r3, #0
 8019388:	dd37      	ble.n	80193fa <_dtoa_r+0x43a>
 801938a:	1e7b      	subs	r3, r7, #1
 801938c:	9304      	str	r3, [sp, #16]
 801938e:	4620      	mov	r0, r4
 8019390:	4b7d      	ldr	r3, [pc, #500]	@ (8019588 <_dtoa_r+0x5c8>)
 8019392:	2200      	movs	r2, #0
 8019394:	4629      	mov	r1, r5
 8019396:	f7e7 f93f 	bl	8000618 <__aeabi_dmul>
 801939a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801939e:	9c00      	ldr	r4, [sp, #0]
 80193a0:	3601      	adds	r6, #1
 80193a2:	4630      	mov	r0, r6
 80193a4:	f7e7 f8ce 	bl	8000544 <__aeabi_i2d>
 80193a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80193ac:	f7e7 f934 	bl	8000618 <__aeabi_dmul>
 80193b0:	4b76      	ldr	r3, [pc, #472]	@ (801958c <_dtoa_r+0x5cc>)
 80193b2:	2200      	movs	r2, #0
 80193b4:	f7e6 ff7a 	bl	80002ac <__adddf3>
 80193b8:	4605      	mov	r5, r0
 80193ba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80193be:	2c00      	cmp	r4, #0
 80193c0:	f040 808d 	bne.w	80194de <_dtoa_r+0x51e>
 80193c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80193c8:	4b71      	ldr	r3, [pc, #452]	@ (8019590 <_dtoa_r+0x5d0>)
 80193ca:	2200      	movs	r2, #0
 80193cc:	f7e6 ff6c 	bl	80002a8 <__aeabi_dsub>
 80193d0:	4602      	mov	r2, r0
 80193d2:	460b      	mov	r3, r1
 80193d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80193d8:	462a      	mov	r2, r5
 80193da:	4633      	mov	r3, r6
 80193dc:	f7e7 fbac 	bl	8000b38 <__aeabi_dcmpgt>
 80193e0:	2800      	cmp	r0, #0
 80193e2:	f040 828b 	bne.w	80198fc <_dtoa_r+0x93c>
 80193e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80193ea:	462a      	mov	r2, r5
 80193ec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80193f0:	f7e7 fb84 	bl	8000afc <__aeabi_dcmplt>
 80193f4:	2800      	cmp	r0, #0
 80193f6:	f040 8128 	bne.w	801964a <_dtoa_r+0x68a>
 80193fa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80193fe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8019402:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8019404:	2b00      	cmp	r3, #0
 8019406:	f2c0 815a 	blt.w	80196be <_dtoa_r+0x6fe>
 801940a:	2f0e      	cmp	r7, #14
 801940c:	f300 8157 	bgt.w	80196be <_dtoa_r+0x6fe>
 8019410:	4b5a      	ldr	r3, [pc, #360]	@ (801957c <_dtoa_r+0x5bc>)
 8019412:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019416:	ed93 7b00 	vldr	d7, [r3]
 801941a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801941c:	2b00      	cmp	r3, #0
 801941e:	ed8d 7b00 	vstr	d7, [sp]
 8019422:	da03      	bge.n	801942c <_dtoa_r+0x46c>
 8019424:	9b07      	ldr	r3, [sp, #28]
 8019426:	2b00      	cmp	r3, #0
 8019428:	f340 8101 	ble.w	801962e <_dtoa_r+0x66e>
 801942c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8019430:	4656      	mov	r6, sl
 8019432:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019436:	4620      	mov	r0, r4
 8019438:	4629      	mov	r1, r5
 801943a:	f7e7 fa17 	bl	800086c <__aeabi_ddiv>
 801943e:	f7e7 fb9b 	bl	8000b78 <__aeabi_d2iz>
 8019442:	4680      	mov	r8, r0
 8019444:	f7e7 f87e 	bl	8000544 <__aeabi_i2d>
 8019448:	e9dd 2300 	ldrd	r2, r3, [sp]
 801944c:	f7e7 f8e4 	bl	8000618 <__aeabi_dmul>
 8019450:	4602      	mov	r2, r0
 8019452:	460b      	mov	r3, r1
 8019454:	4620      	mov	r0, r4
 8019456:	4629      	mov	r1, r5
 8019458:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801945c:	f7e6 ff24 	bl	80002a8 <__aeabi_dsub>
 8019460:	f806 4b01 	strb.w	r4, [r6], #1
 8019464:	9d07      	ldr	r5, [sp, #28]
 8019466:	eba6 040a 	sub.w	r4, r6, sl
 801946a:	42a5      	cmp	r5, r4
 801946c:	4602      	mov	r2, r0
 801946e:	460b      	mov	r3, r1
 8019470:	f040 8117 	bne.w	80196a2 <_dtoa_r+0x6e2>
 8019474:	f7e6 ff1a 	bl	80002ac <__adddf3>
 8019478:	e9dd 2300 	ldrd	r2, r3, [sp]
 801947c:	4604      	mov	r4, r0
 801947e:	460d      	mov	r5, r1
 8019480:	f7e7 fb5a 	bl	8000b38 <__aeabi_dcmpgt>
 8019484:	2800      	cmp	r0, #0
 8019486:	f040 80f9 	bne.w	801967c <_dtoa_r+0x6bc>
 801948a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801948e:	4620      	mov	r0, r4
 8019490:	4629      	mov	r1, r5
 8019492:	f7e7 fb29 	bl	8000ae8 <__aeabi_dcmpeq>
 8019496:	b118      	cbz	r0, 80194a0 <_dtoa_r+0x4e0>
 8019498:	f018 0f01 	tst.w	r8, #1
 801949c:	f040 80ee 	bne.w	801967c <_dtoa_r+0x6bc>
 80194a0:	4649      	mov	r1, r9
 80194a2:	4658      	mov	r0, fp
 80194a4:	f000 ffdc 	bl	801a460 <_Bfree>
 80194a8:	2300      	movs	r3, #0
 80194aa:	7033      	strb	r3, [r6, #0]
 80194ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80194ae:	3701      	adds	r7, #1
 80194b0:	601f      	str	r7, [r3, #0]
 80194b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80194b4:	2b00      	cmp	r3, #0
 80194b6:	f000 831d 	beq.w	8019af4 <_dtoa_r+0xb34>
 80194ba:	601e      	str	r6, [r3, #0]
 80194bc:	e31a      	b.n	8019af4 <_dtoa_r+0xb34>
 80194be:	07e2      	lsls	r2, r4, #31
 80194c0:	d505      	bpl.n	80194ce <_dtoa_r+0x50e>
 80194c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80194c6:	f7e7 f8a7 	bl	8000618 <__aeabi_dmul>
 80194ca:	3601      	adds	r6, #1
 80194cc:	2301      	movs	r3, #1
 80194ce:	1064      	asrs	r4, r4, #1
 80194d0:	3508      	adds	r5, #8
 80194d2:	e73f      	b.n	8019354 <_dtoa_r+0x394>
 80194d4:	2602      	movs	r6, #2
 80194d6:	e742      	b.n	801935e <_dtoa_r+0x39e>
 80194d8:	9c07      	ldr	r4, [sp, #28]
 80194da:	9704      	str	r7, [sp, #16]
 80194dc:	e761      	b.n	80193a2 <_dtoa_r+0x3e2>
 80194de:	4b27      	ldr	r3, [pc, #156]	@ (801957c <_dtoa_r+0x5bc>)
 80194e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80194e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80194e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80194ea:	4454      	add	r4, sl
 80194ec:	2900      	cmp	r1, #0
 80194ee:	d053      	beq.n	8019598 <_dtoa_r+0x5d8>
 80194f0:	4928      	ldr	r1, [pc, #160]	@ (8019594 <_dtoa_r+0x5d4>)
 80194f2:	2000      	movs	r0, #0
 80194f4:	f7e7 f9ba 	bl	800086c <__aeabi_ddiv>
 80194f8:	4633      	mov	r3, r6
 80194fa:	462a      	mov	r2, r5
 80194fc:	f7e6 fed4 	bl	80002a8 <__aeabi_dsub>
 8019500:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8019504:	4656      	mov	r6, sl
 8019506:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801950a:	f7e7 fb35 	bl	8000b78 <__aeabi_d2iz>
 801950e:	4605      	mov	r5, r0
 8019510:	f7e7 f818 	bl	8000544 <__aeabi_i2d>
 8019514:	4602      	mov	r2, r0
 8019516:	460b      	mov	r3, r1
 8019518:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801951c:	f7e6 fec4 	bl	80002a8 <__aeabi_dsub>
 8019520:	3530      	adds	r5, #48	@ 0x30
 8019522:	4602      	mov	r2, r0
 8019524:	460b      	mov	r3, r1
 8019526:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801952a:	f806 5b01 	strb.w	r5, [r6], #1
 801952e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8019532:	f7e7 fae3 	bl	8000afc <__aeabi_dcmplt>
 8019536:	2800      	cmp	r0, #0
 8019538:	d171      	bne.n	801961e <_dtoa_r+0x65e>
 801953a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801953e:	4911      	ldr	r1, [pc, #68]	@ (8019584 <_dtoa_r+0x5c4>)
 8019540:	2000      	movs	r0, #0
 8019542:	f7e6 feb1 	bl	80002a8 <__aeabi_dsub>
 8019546:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801954a:	f7e7 fad7 	bl	8000afc <__aeabi_dcmplt>
 801954e:	2800      	cmp	r0, #0
 8019550:	f040 8095 	bne.w	801967e <_dtoa_r+0x6be>
 8019554:	42a6      	cmp	r6, r4
 8019556:	f43f af50 	beq.w	80193fa <_dtoa_r+0x43a>
 801955a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801955e:	4b0a      	ldr	r3, [pc, #40]	@ (8019588 <_dtoa_r+0x5c8>)
 8019560:	2200      	movs	r2, #0
 8019562:	f7e7 f859 	bl	8000618 <__aeabi_dmul>
 8019566:	4b08      	ldr	r3, [pc, #32]	@ (8019588 <_dtoa_r+0x5c8>)
 8019568:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801956c:	2200      	movs	r2, #0
 801956e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019572:	f7e7 f851 	bl	8000618 <__aeabi_dmul>
 8019576:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801957a:	e7c4      	b.n	8019506 <_dtoa_r+0x546>
 801957c:	0801edf8 	.word	0x0801edf8
 8019580:	0801edd0 	.word	0x0801edd0
 8019584:	3ff00000 	.word	0x3ff00000
 8019588:	40240000 	.word	0x40240000
 801958c:	401c0000 	.word	0x401c0000
 8019590:	40140000 	.word	0x40140000
 8019594:	3fe00000 	.word	0x3fe00000
 8019598:	4631      	mov	r1, r6
 801959a:	4628      	mov	r0, r5
 801959c:	f7e7 f83c 	bl	8000618 <__aeabi_dmul>
 80195a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80195a4:	9415      	str	r4, [sp, #84]	@ 0x54
 80195a6:	4656      	mov	r6, sl
 80195a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80195ac:	f7e7 fae4 	bl	8000b78 <__aeabi_d2iz>
 80195b0:	4605      	mov	r5, r0
 80195b2:	f7e6 ffc7 	bl	8000544 <__aeabi_i2d>
 80195b6:	4602      	mov	r2, r0
 80195b8:	460b      	mov	r3, r1
 80195ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80195be:	f7e6 fe73 	bl	80002a8 <__aeabi_dsub>
 80195c2:	3530      	adds	r5, #48	@ 0x30
 80195c4:	f806 5b01 	strb.w	r5, [r6], #1
 80195c8:	4602      	mov	r2, r0
 80195ca:	460b      	mov	r3, r1
 80195cc:	42a6      	cmp	r6, r4
 80195ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80195d2:	f04f 0200 	mov.w	r2, #0
 80195d6:	d124      	bne.n	8019622 <_dtoa_r+0x662>
 80195d8:	4bac      	ldr	r3, [pc, #688]	@ (801988c <_dtoa_r+0x8cc>)
 80195da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80195de:	f7e6 fe65 	bl	80002ac <__adddf3>
 80195e2:	4602      	mov	r2, r0
 80195e4:	460b      	mov	r3, r1
 80195e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80195ea:	f7e7 faa5 	bl	8000b38 <__aeabi_dcmpgt>
 80195ee:	2800      	cmp	r0, #0
 80195f0:	d145      	bne.n	801967e <_dtoa_r+0x6be>
 80195f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80195f6:	49a5      	ldr	r1, [pc, #660]	@ (801988c <_dtoa_r+0x8cc>)
 80195f8:	2000      	movs	r0, #0
 80195fa:	f7e6 fe55 	bl	80002a8 <__aeabi_dsub>
 80195fe:	4602      	mov	r2, r0
 8019600:	460b      	mov	r3, r1
 8019602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019606:	f7e7 fa79 	bl	8000afc <__aeabi_dcmplt>
 801960a:	2800      	cmp	r0, #0
 801960c:	f43f aef5 	beq.w	80193fa <_dtoa_r+0x43a>
 8019610:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8019612:	1e73      	subs	r3, r6, #1
 8019614:	9315      	str	r3, [sp, #84]	@ 0x54
 8019616:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801961a:	2b30      	cmp	r3, #48	@ 0x30
 801961c:	d0f8      	beq.n	8019610 <_dtoa_r+0x650>
 801961e:	9f04      	ldr	r7, [sp, #16]
 8019620:	e73e      	b.n	80194a0 <_dtoa_r+0x4e0>
 8019622:	4b9b      	ldr	r3, [pc, #620]	@ (8019890 <_dtoa_r+0x8d0>)
 8019624:	f7e6 fff8 	bl	8000618 <__aeabi_dmul>
 8019628:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801962c:	e7bc      	b.n	80195a8 <_dtoa_r+0x5e8>
 801962e:	d10c      	bne.n	801964a <_dtoa_r+0x68a>
 8019630:	4b98      	ldr	r3, [pc, #608]	@ (8019894 <_dtoa_r+0x8d4>)
 8019632:	2200      	movs	r2, #0
 8019634:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019638:	f7e6 ffee 	bl	8000618 <__aeabi_dmul>
 801963c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019640:	f7e7 fa70 	bl	8000b24 <__aeabi_dcmpge>
 8019644:	2800      	cmp	r0, #0
 8019646:	f000 8157 	beq.w	80198f8 <_dtoa_r+0x938>
 801964a:	2400      	movs	r4, #0
 801964c:	4625      	mov	r5, r4
 801964e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019650:	43db      	mvns	r3, r3
 8019652:	9304      	str	r3, [sp, #16]
 8019654:	4656      	mov	r6, sl
 8019656:	2700      	movs	r7, #0
 8019658:	4621      	mov	r1, r4
 801965a:	4658      	mov	r0, fp
 801965c:	f000 ff00 	bl	801a460 <_Bfree>
 8019660:	2d00      	cmp	r5, #0
 8019662:	d0dc      	beq.n	801961e <_dtoa_r+0x65e>
 8019664:	b12f      	cbz	r7, 8019672 <_dtoa_r+0x6b2>
 8019666:	42af      	cmp	r7, r5
 8019668:	d003      	beq.n	8019672 <_dtoa_r+0x6b2>
 801966a:	4639      	mov	r1, r7
 801966c:	4658      	mov	r0, fp
 801966e:	f000 fef7 	bl	801a460 <_Bfree>
 8019672:	4629      	mov	r1, r5
 8019674:	4658      	mov	r0, fp
 8019676:	f000 fef3 	bl	801a460 <_Bfree>
 801967a:	e7d0      	b.n	801961e <_dtoa_r+0x65e>
 801967c:	9704      	str	r7, [sp, #16]
 801967e:	4633      	mov	r3, r6
 8019680:	461e      	mov	r6, r3
 8019682:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019686:	2a39      	cmp	r2, #57	@ 0x39
 8019688:	d107      	bne.n	801969a <_dtoa_r+0x6da>
 801968a:	459a      	cmp	sl, r3
 801968c:	d1f8      	bne.n	8019680 <_dtoa_r+0x6c0>
 801968e:	9a04      	ldr	r2, [sp, #16]
 8019690:	3201      	adds	r2, #1
 8019692:	9204      	str	r2, [sp, #16]
 8019694:	2230      	movs	r2, #48	@ 0x30
 8019696:	f88a 2000 	strb.w	r2, [sl]
 801969a:	781a      	ldrb	r2, [r3, #0]
 801969c:	3201      	adds	r2, #1
 801969e:	701a      	strb	r2, [r3, #0]
 80196a0:	e7bd      	b.n	801961e <_dtoa_r+0x65e>
 80196a2:	4b7b      	ldr	r3, [pc, #492]	@ (8019890 <_dtoa_r+0x8d0>)
 80196a4:	2200      	movs	r2, #0
 80196a6:	f7e6 ffb7 	bl	8000618 <__aeabi_dmul>
 80196aa:	2200      	movs	r2, #0
 80196ac:	2300      	movs	r3, #0
 80196ae:	4604      	mov	r4, r0
 80196b0:	460d      	mov	r5, r1
 80196b2:	f7e7 fa19 	bl	8000ae8 <__aeabi_dcmpeq>
 80196b6:	2800      	cmp	r0, #0
 80196b8:	f43f aebb 	beq.w	8019432 <_dtoa_r+0x472>
 80196bc:	e6f0      	b.n	80194a0 <_dtoa_r+0x4e0>
 80196be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80196c0:	2a00      	cmp	r2, #0
 80196c2:	f000 80db 	beq.w	801987c <_dtoa_r+0x8bc>
 80196c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80196c8:	2a01      	cmp	r2, #1
 80196ca:	f300 80bf 	bgt.w	801984c <_dtoa_r+0x88c>
 80196ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80196d0:	2a00      	cmp	r2, #0
 80196d2:	f000 80b7 	beq.w	8019844 <_dtoa_r+0x884>
 80196d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80196da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80196dc:	4646      	mov	r6, r8
 80196de:	9a08      	ldr	r2, [sp, #32]
 80196e0:	2101      	movs	r1, #1
 80196e2:	441a      	add	r2, r3
 80196e4:	4658      	mov	r0, fp
 80196e6:	4498      	add	r8, r3
 80196e8:	9208      	str	r2, [sp, #32]
 80196ea:	f000 ffb7 	bl	801a65c <__i2b>
 80196ee:	4605      	mov	r5, r0
 80196f0:	b15e      	cbz	r6, 801970a <_dtoa_r+0x74a>
 80196f2:	9b08      	ldr	r3, [sp, #32]
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	dd08      	ble.n	801970a <_dtoa_r+0x74a>
 80196f8:	42b3      	cmp	r3, r6
 80196fa:	9a08      	ldr	r2, [sp, #32]
 80196fc:	bfa8      	it	ge
 80196fe:	4633      	movge	r3, r6
 8019700:	eba8 0803 	sub.w	r8, r8, r3
 8019704:	1af6      	subs	r6, r6, r3
 8019706:	1ad3      	subs	r3, r2, r3
 8019708:	9308      	str	r3, [sp, #32]
 801970a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801970c:	b1f3      	cbz	r3, 801974c <_dtoa_r+0x78c>
 801970e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019710:	2b00      	cmp	r3, #0
 8019712:	f000 80b7 	beq.w	8019884 <_dtoa_r+0x8c4>
 8019716:	b18c      	cbz	r4, 801973c <_dtoa_r+0x77c>
 8019718:	4629      	mov	r1, r5
 801971a:	4622      	mov	r2, r4
 801971c:	4658      	mov	r0, fp
 801971e:	f001 f85d 	bl	801a7dc <__pow5mult>
 8019722:	464a      	mov	r2, r9
 8019724:	4601      	mov	r1, r0
 8019726:	4605      	mov	r5, r0
 8019728:	4658      	mov	r0, fp
 801972a:	f000 ffad 	bl	801a688 <__multiply>
 801972e:	4649      	mov	r1, r9
 8019730:	9004      	str	r0, [sp, #16]
 8019732:	4658      	mov	r0, fp
 8019734:	f000 fe94 	bl	801a460 <_Bfree>
 8019738:	9b04      	ldr	r3, [sp, #16]
 801973a:	4699      	mov	r9, r3
 801973c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801973e:	1b1a      	subs	r2, r3, r4
 8019740:	d004      	beq.n	801974c <_dtoa_r+0x78c>
 8019742:	4649      	mov	r1, r9
 8019744:	4658      	mov	r0, fp
 8019746:	f001 f849 	bl	801a7dc <__pow5mult>
 801974a:	4681      	mov	r9, r0
 801974c:	2101      	movs	r1, #1
 801974e:	4658      	mov	r0, fp
 8019750:	f000 ff84 	bl	801a65c <__i2b>
 8019754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019756:	4604      	mov	r4, r0
 8019758:	2b00      	cmp	r3, #0
 801975a:	f000 81cf 	beq.w	8019afc <_dtoa_r+0xb3c>
 801975e:	461a      	mov	r2, r3
 8019760:	4601      	mov	r1, r0
 8019762:	4658      	mov	r0, fp
 8019764:	f001 f83a 	bl	801a7dc <__pow5mult>
 8019768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801976a:	2b01      	cmp	r3, #1
 801976c:	4604      	mov	r4, r0
 801976e:	f300 8095 	bgt.w	801989c <_dtoa_r+0x8dc>
 8019772:	9b02      	ldr	r3, [sp, #8]
 8019774:	2b00      	cmp	r3, #0
 8019776:	f040 8087 	bne.w	8019888 <_dtoa_r+0x8c8>
 801977a:	9b03      	ldr	r3, [sp, #12]
 801977c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019780:	2b00      	cmp	r3, #0
 8019782:	f040 8089 	bne.w	8019898 <_dtoa_r+0x8d8>
 8019786:	9b03      	ldr	r3, [sp, #12]
 8019788:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801978c:	0d1b      	lsrs	r3, r3, #20
 801978e:	051b      	lsls	r3, r3, #20
 8019790:	b12b      	cbz	r3, 801979e <_dtoa_r+0x7de>
 8019792:	9b08      	ldr	r3, [sp, #32]
 8019794:	3301      	adds	r3, #1
 8019796:	9308      	str	r3, [sp, #32]
 8019798:	f108 0801 	add.w	r8, r8, #1
 801979c:	2301      	movs	r3, #1
 801979e:	930a      	str	r3, [sp, #40]	@ 0x28
 80197a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80197a2:	2b00      	cmp	r3, #0
 80197a4:	f000 81b0 	beq.w	8019b08 <_dtoa_r+0xb48>
 80197a8:	6923      	ldr	r3, [r4, #16]
 80197aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80197ae:	6918      	ldr	r0, [r3, #16]
 80197b0:	f000 ff08 	bl	801a5c4 <__hi0bits>
 80197b4:	f1c0 0020 	rsb	r0, r0, #32
 80197b8:	9b08      	ldr	r3, [sp, #32]
 80197ba:	4418      	add	r0, r3
 80197bc:	f010 001f 	ands.w	r0, r0, #31
 80197c0:	d077      	beq.n	80198b2 <_dtoa_r+0x8f2>
 80197c2:	f1c0 0320 	rsb	r3, r0, #32
 80197c6:	2b04      	cmp	r3, #4
 80197c8:	dd6b      	ble.n	80198a2 <_dtoa_r+0x8e2>
 80197ca:	9b08      	ldr	r3, [sp, #32]
 80197cc:	f1c0 001c 	rsb	r0, r0, #28
 80197d0:	4403      	add	r3, r0
 80197d2:	4480      	add	r8, r0
 80197d4:	4406      	add	r6, r0
 80197d6:	9308      	str	r3, [sp, #32]
 80197d8:	f1b8 0f00 	cmp.w	r8, #0
 80197dc:	dd05      	ble.n	80197ea <_dtoa_r+0x82a>
 80197de:	4649      	mov	r1, r9
 80197e0:	4642      	mov	r2, r8
 80197e2:	4658      	mov	r0, fp
 80197e4:	f001 f854 	bl	801a890 <__lshift>
 80197e8:	4681      	mov	r9, r0
 80197ea:	9b08      	ldr	r3, [sp, #32]
 80197ec:	2b00      	cmp	r3, #0
 80197ee:	dd05      	ble.n	80197fc <_dtoa_r+0x83c>
 80197f0:	4621      	mov	r1, r4
 80197f2:	461a      	mov	r2, r3
 80197f4:	4658      	mov	r0, fp
 80197f6:	f001 f84b 	bl	801a890 <__lshift>
 80197fa:	4604      	mov	r4, r0
 80197fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d059      	beq.n	80198b6 <_dtoa_r+0x8f6>
 8019802:	4621      	mov	r1, r4
 8019804:	4648      	mov	r0, r9
 8019806:	f001 f8af 	bl	801a968 <__mcmp>
 801980a:	2800      	cmp	r0, #0
 801980c:	da53      	bge.n	80198b6 <_dtoa_r+0x8f6>
 801980e:	1e7b      	subs	r3, r7, #1
 8019810:	9304      	str	r3, [sp, #16]
 8019812:	4649      	mov	r1, r9
 8019814:	2300      	movs	r3, #0
 8019816:	220a      	movs	r2, #10
 8019818:	4658      	mov	r0, fp
 801981a:	f000 fe43 	bl	801a4a4 <__multadd>
 801981e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019820:	4681      	mov	r9, r0
 8019822:	2b00      	cmp	r3, #0
 8019824:	f000 8172 	beq.w	8019b0c <_dtoa_r+0xb4c>
 8019828:	2300      	movs	r3, #0
 801982a:	4629      	mov	r1, r5
 801982c:	220a      	movs	r2, #10
 801982e:	4658      	mov	r0, fp
 8019830:	f000 fe38 	bl	801a4a4 <__multadd>
 8019834:	9b00      	ldr	r3, [sp, #0]
 8019836:	2b00      	cmp	r3, #0
 8019838:	4605      	mov	r5, r0
 801983a:	dc67      	bgt.n	801990c <_dtoa_r+0x94c>
 801983c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801983e:	2b02      	cmp	r3, #2
 8019840:	dc41      	bgt.n	80198c6 <_dtoa_r+0x906>
 8019842:	e063      	b.n	801990c <_dtoa_r+0x94c>
 8019844:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8019846:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801984a:	e746      	b.n	80196da <_dtoa_r+0x71a>
 801984c:	9b07      	ldr	r3, [sp, #28]
 801984e:	1e5c      	subs	r4, r3, #1
 8019850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019852:	42a3      	cmp	r3, r4
 8019854:	bfbf      	itttt	lt
 8019856:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8019858:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801985a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801985c:	1ae3      	sublt	r3, r4, r3
 801985e:	bfb4      	ite	lt
 8019860:	18d2      	addlt	r2, r2, r3
 8019862:	1b1c      	subge	r4, r3, r4
 8019864:	9b07      	ldr	r3, [sp, #28]
 8019866:	bfbc      	itt	lt
 8019868:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801986a:	2400      	movlt	r4, #0
 801986c:	2b00      	cmp	r3, #0
 801986e:	bfb5      	itete	lt
 8019870:	eba8 0603 	sublt.w	r6, r8, r3
 8019874:	9b07      	ldrge	r3, [sp, #28]
 8019876:	2300      	movlt	r3, #0
 8019878:	4646      	movge	r6, r8
 801987a:	e730      	b.n	80196de <_dtoa_r+0x71e>
 801987c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801987e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8019880:	4646      	mov	r6, r8
 8019882:	e735      	b.n	80196f0 <_dtoa_r+0x730>
 8019884:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019886:	e75c      	b.n	8019742 <_dtoa_r+0x782>
 8019888:	2300      	movs	r3, #0
 801988a:	e788      	b.n	801979e <_dtoa_r+0x7de>
 801988c:	3fe00000 	.word	0x3fe00000
 8019890:	40240000 	.word	0x40240000
 8019894:	40140000 	.word	0x40140000
 8019898:	9b02      	ldr	r3, [sp, #8]
 801989a:	e780      	b.n	801979e <_dtoa_r+0x7de>
 801989c:	2300      	movs	r3, #0
 801989e:	930a      	str	r3, [sp, #40]	@ 0x28
 80198a0:	e782      	b.n	80197a8 <_dtoa_r+0x7e8>
 80198a2:	d099      	beq.n	80197d8 <_dtoa_r+0x818>
 80198a4:	9a08      	ldr	r2, [sp, #32]
 80198a6:	331c      	adds	r3, #28
 80198a8:	441a      	add	r2, r3
 80198aa:	4498      	add	r8, r3
 80198ac:	441e      	add	r6, r3
 80198ae:	9208      	str	r2, [sp, #32]
 80198b0:	e792      	b.n	80197d8 <_dtoa_r+0x818>
 80198b2:	4603      	mov	r3, r0
 80198b4:	e7f6      	b.n	80198a4 <_dtoa_r+0x8e4>
 80198b6:	9b07      	ldr	r3, [sp, #28]
 80198b8:	9704      	str	r7, [sp, #16]
 80198ba:	2b00      	cmp	r3, #0
 80198bc:	dc20      	bgt.n	8019900 <_dtoa_r+0x940>
 80198be:	9300      	str	r3, [sp, #0]
 80198c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198c2:	2b02      	cmp	r3, #2
 80198c4:	dd1e      	ble.n	8019904 <_dtoa_r+0x944>
 80198c6:	9b00      	ldr	r3, [sp, #0]
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	f47f aec0 	bne.w	801964e <_dtoa_r+0x68e>
 80198ce:	4621      	mov	r1, r4
 80198d0:	2205      	movs	r2, #5
 80198d2:	4658      	mov	r0, fp
 80198d4:	f000 fde6 	bl	801a4a4 <__multadd>
 80198d8:	4601      	mov	r1, r0
 80198da:	4604      	mov	r4, r0
 80198dc:	4648      	mov	r0, r9
 80198de:	f001 f843 	bl	801a968 <__mcmp>
 80198e2:	2800      	cmp	r0, #0
 80198e4:	f77f aeb3 	ble.w	801964e <_dtoa_r+0x68e>
 80198e8:	4656      	mov	r6, sl
 80198ea:	2331      	movs	r3, #49	@ 0x31
 80198ec:	f806 3b01 	strb.w	r3, [r6], #1
 80198f0:	9b04      	ldr	r3, [sp, #16]
 80198f2:	3301      	adds	r3, #1
 80198f4:	9304      	str	r3, [sp, #16]
 80198f6:	e6ae      	b.n	8019656 <_dtoa_r+0x696>
 80198f8:	9c07      	ldr	r4, [sp, #28]
 80198fa:	9704      	str	r7, [sp, #16]
 80198fc:	4625      	mov	r5, r4
 80198fe:	e7f3      	b.n	80198e8 <_dtoa_r+0x928>
 8019900:	9b07      	ldr	r3, [sp, #28]
 8019902:	9300      	str	r3, [sp, #0]
 8019904:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019906:	2b00      	cmp	r3, #0
 8019908:	f000 8104 	beq.w	8019b14 <_dtoa_r+0xb54>
 801990c:	2e00      	cmp	r6, #0
 801990e:	dd05      	ble.n	801991c <_dtoa_r+0x95c>
 8019910:	4629      	mov	r1, r5
 8019912:	4632      	mov	r2, r6
 8019914:	4658      	mov	r0, fp
 8019916:	f000 ffbb 	bl	801a890 <__lshift>
 801991a:	4605      	mov	r5, r0
 801991c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801991e:	2b00      	cmp	r3, #0
 8019920:	d05a      	beq.n	80199d8 <_dtoa_r+0xa18>
 8019922:	6869      	ldr	r1, [r5, #4]
 8019924:	4658      	mov	r0, fp
 8019926:	f000 fd5b 	bl	801a3e0 <_Balloc>
 801992a:	4606      	mov	r6, r0
 801992c:	b928      	cbnz	r0, 801993a <_dtoa_r+0x97a>
 801992e:	4b84      	ldr	r3, [pc, #528]	@ (8019b40 <_dtoa_r+0xb80>)
 8019930:	4602      	mov	r2, r0
 8019932:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019936:	f7ff bb5a 	b.w	8018fee <_dtoa_r+0x2e>
 801993a:	692a      	ldr	r2, [r5, #16]
 801993c:	3202      	adds	r2, #2
 801993e:	0092      	lsls	r2, r2, #2
 8019940:	f105 010c 	add.w	r1, r5, #12
 8019944:	300c      	adds	r0, #12
 8019946:	f7ff fa78 	bl	8018e3a <memcpy>
 801994a:	2201      	movs	r2, #1
 801994c:	4631      	mov	r1, r6
 801994e:	4658      	mov	r0, fp
 8019950:	f000 ff9e 	bl	801a890 <__lshift>
 8019954:	f10a 0301 	add.w	r3, sl, #1
 8019958:	9307      	str	r3, [sp, #28]
 801995a:	9b00      	ldr	r3, [sp, #0]
 801995c:	4453      	add	r3, sl
 801995e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019960:	9b02      	ldr	r3, [sp, #8]
 8019962:	f003 0301 	and.w	r3, r3, #1
 8019966:	462f      	mov	r7, r5
 8019968:	930a      	str	r3, [sp, #40]	@ 0x28
 801996a:	4605      	mov	r5, r0
 801996c:	9b07      	ldr	r3, [sp, #28]
 801996e:	4621      	mov	r1, r4
 8019970:	3b01      	subs	r3, #1
 8019972:	4648      	mov	r0, r9
 8019974:	9300      	str	r3, [sp, #0]
 8019976:	f7ff fa9b 	bl	8018eb0 <quorem>
 801997a:	4639      	mov	r1, r7
 801997c:	9002      	str	r0, [sp, #8]
 801997e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8019982:	4648      	mov	r0, r9
 8019984:	f000 fff0 	bl	801a968 <__mcmp>
 8019988:	462a      	mov	r2, r5
 801998a:	9008      	str	r0, [sp, #32]
 801998c:	4621      	mov	r1, r4
 801998e:	4658      	mov	r0, fp
 8019990:	f001 f806 	bl	801a9a0 <__mdiff>
 8019994:	68c2      	ldr	r2, [r0, #12]
 8019996:	4606      	mov	r6, r0
 8019998:	bb02      	cbnz	r2, 80199dc <_dtoa_r+0xa1c>
 801999a:	4601      	mov	r1, r0
 801999c:	4648      	mov	r0, r9
 801999e:	f000 ffe3 	bl	801a968 <__mcmp>
 80199a2:	4602      	mov	r2, r0
 80199a4:	4631      	mov	r1, r6
 80199a6:	4658      	mov	r0, fp
 80199a8:	920e      	str	r2, [sp, #56]	@ 0x38
 80199aa:	f000 fd59 	bl	801a460 <_Bfree>
 80199ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80199b2:	9e07      	ldr	r6, [sp, #28]
 80199b4:	ea43 0102 	orr.w	r1, r3, r2
 80199b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80199ba:	4319      	orrs	r1, r3
 80199bc:	d110      	bne.n	80199e0 <_dtoa_r+0xa20>
 80199be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80199c2:	d029      	beq.n	8019a18 <_dtoa_r+0xa58>
 80199c4:	9b08      	ldr	r3, [sp, #32]
 80199c6:	2b00      	cmp	r3, #0
 80199c8:	dd02      	ble.n	80199d0 <_dtoa_r+0xa10>
 80199ca:	9b02      	ldr	r3, [sp, #8]
 80199cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80199d0:	9b00      	ldr	r3, [sp, #0]
 80199d2:	f883 8000 	strb.w	r8, [r3]
 80199d6:	e63f      	b.n	8019658 <_dtoa_r+0x698>
 80199d8:	4628      	mov	r0, r5
 80199da:	e7bb      	b.n	8019954 <_dtoa_r+0x994>
 80199dc:	2201      	movs	r2, #1
 80199de:	e7e1      	b.n	80199a4 <_dtoa_r+0x9e4>
 80199e0:	9b08      	ldr	r3, [sp, #32]
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	db04      	blt.n	80199f0 <_dtoa_r+0xa30>
 80199e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80199e8:	430b      	orrs	r3, r1
 80199ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80199ec:	430b      	orrs	r3, r1
 80199ee:	d120      	bne.n	8019a32 <_dtoa_r+0xa72>
 80199f0:	2a00      	cmp	r2, #0
 80199f2:	dded      	ble.n	80199d0 <_dtoa_r+0xa10>
 80199f4:	4649      	mov	r1, r9
 80199f6:	2201      	movs	r2, #1
 80199f8:	4658      	mov	r0, fp
 80199fa:	f000 ff49 	bl	801a890 <__lshift>
 80199fe:	4621      	mov	r1, r4
 8019a00:	4681      	mov	r9, r0
 8019a02:	f000 ffb1 	bl	801a968 <__mcmp>
 8019a06:	2800      	cmp	r0, #0
 8019a08:	dc03      	bgt.n	8019a12 <_dtoa_r+0xa52>
 8019a0a:	d1e1      	bne.n	80199d0 <_dtoa_r+0xa10>
 8019a0c:	f018 0f01 	tst.w	r8, #1
 8019a10:	d0de      	beq.n	80199d0 <_dtoa_r+0xa10>
 8019a12:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8019a16:	d1d8      	bne.n	80199ca <_dtoa_r+0xa0a>
 8019a18:	9a00      	ldr	r2, [sp, #0]
 8019a1a:	2339      	movs	r3, #57	@ 0x39
 8019a1c:	7013      	strb	r3, [r2, #0]
 8019a1e:	4633      	mov	r3, r6
 8019a20:	461e      	mov	r6, r3
 8019a22:	3b01      	subs	r3, #1
 8019a24:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019a28:	2a39      	cmp	r2, #57	@ 0x39
 8019a2a:	d052      	beq.n	8019ad2 <_dtoa_r+0xb12>
 8019a2c:	3201      	adds	r2, #1
 8019a2e:	701a      	strb	r2, [r3, #0]
 8019a30:	e612      	b.n	8019658 <_dtoa_r+0x698>
 8019a32:	2a00      	cmp	r2, #0
 8019a34:	dd07      	ble.n	8019a46 <_dtoa_r+0xa86>
 8019a36:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8019a3a:	d0ed      	beq.n	8019a18 <_dtoa_r+0xa58>
 8019a3c:	9a00      	ldr	r2, [sp, #0]
 8019a3e:	f108 0301 	add.w	r3, r8, #1
 8019a42:	7013      	strb	r3, [r2, #0]
 8019a44:	e608      	b.n	8019658 <_dtoa_r+0x698>
 8019a46:	9b07      	ldr	r3, [sp, #28]
 8019a48:	9a07      	ldr	r2, [sp, #28]
 8019a4a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8019a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019a50:	4293      	cmp	r3, r2
 8019a52:	d028      	beq.n	8019aa6 <_dtoa_r+0xae6>
 8019a54:	4649      	mov	r1, r9
 8019a56:	2300      	movs	r3, #0
 8019a58:	220a      	movs	r2, #10
 8019a5a:	4658      	mov	r0, fp
 8019a5c:	f000 fd22 	bl	801a4a4 <__multadd>
 8019a60:	42af      	cmp	r7, r5
 8019a62:	4681      	mov	r9, r0
 8019a64:	f04f 0300 	mov.w	r3, #0
 8019a68:	f04f 020a 	mov.w	r2, #10
 8019a6c:	4639      	mov	r1, r7
 8019a6e:	4658      	mov	r0, fp
 8019a70:	d107      	bne.n	8019a82 <_dtoa_r+0xac2>
 8019a72:	f000 fd17 	bl	801a4a4 <__multadd>
 8019a76:	4607      	mov	r7, r0
 8019a78:	4605      	mov	r5, r0
 8019a7a:	9b07      	ldr	r3, [sp, #28]
 8019a7c:	3301      	adds	r3, #1
 8019a7e:	9307      	str	r3, [sp, #28]
 8019a80:	e774      	b.n	801996c <_dtoa_r+0x9ac>
 8019a82:	f000 fd0f 	bl	801a4a4 <__multadd>
 8019a86:	4629      	mov	r1, r5
 8019a88:	4607      	mov	r7, r0
 8019a8a:	2300      	movs	r3, #0
 8019a8c:	220a      	movs	r2, #10
 8019a8e:	4658      	mov	r0, fp
 8019a90:	f000 fd08 	bl	801a4a4 <__multadd>
 8019a94:	4605      	mov	r5, r0
 8019a96:	e7f0      	b.n	8019a7a <_dtoa_r+0xaba>
 8019a98:	9b00      	ldr	r3, [sp, #0]
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	bfcc      	ite	gt
 8019a9e:	461e      	movgt	r6, r3
 8019aa0:	2601      	movle	r6, #1
 8019aa2:	4456      	add	r6, sl
 8019aa4:	2700      	movs	r7, #0
 8019aa6:	4649      	mov	r1, r9
 8019aa8:	2201      	movs	r2, #1
 8019aaa:	4658      	mov	r0, fp
 8019aac:	f000 fef0 	bl	801a890 <__lshift>
 8019ab0:	4621      	mov	r1, r4
 8019ab2:	4681      	mov	r9, r0
 8019ab4:	f000 ff58 	bl	801a968 <__mcmp>
 8019ab8:	2800      	cmp	r0, #0
 8019aba:	dcb0      	bgt.n	8019a1e <_dtoa_r+0xa5e>
 8019abc:	d102      	bne.n	8019ac4 <_dtoa_r+0xb04>
 8019abe:	f018 0f01 	tst.w	r8, #1
 8019ac2:	d1ac      	bne.n	8019a1e <_dtoa_r+0xa5e>
 8019ac4:	4633      	mov	r3, r6
 8019ac6:	461e      	mov	r6, r3
 8019ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019acc:	2a30      	cmp	r2, #48	@ 0x30
 8019ace:	d0fa      	beq.n	8019ac6 <_dtoa_r+0xb06>
 8019ad0:	e5c2      	b.n	8019658 <_dtoa_r+0x698>
 8019ad2:	459a      	cmp	sl, r3
 8019ad4:	d1a4      	bne.n	8019a20 <_dtoa_r+0xa60>
 8019ad6:	9b04      	ldr	r3, [sp, #16]
 8019ad8:	3301      	adds	r3, #1
 8019ada:	9304      	str	r3, [sp, #16]
 8019adc:	2331      	movs	r3, #49	@ 0x31
 8019ade:	f88a 3000 	strb.w	r3, [sl]
 8019ae2:	e5b9      	b.n	8019658 <_dtoa_r+0x698>
 8019ae4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8019ae6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8019b44 <_dtoa_r+0xb84>
 8019aea:	b11b      	cbz	r3, 8019af4 <_dtoa_r+0xb34>
 8019aec:	f10a 0308 	add.w	r3, sl, #8
 8019af0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8019af2:	6013      	str	r3, [r2, #0]
 8019af4:	4650      	mov	r0, sl
 8019af6:	b019      	add	sp, #100	@ 0x64
 8019af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019afe:	2b01      	cmp	r3, #1
 8019b00:	f77f ae37 	ble.w	8019772 <_dtoa_r+0x7b2>
 8019b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019b06:	930a      	str	r3, [sp, #40]	@ 0x28
 8019b08:	2001      	movs	r0, #1
 8019b0a:	e655      	b.n	80197b8 <_dtoa_r+0x7f8>
 8019b0c:	9b00      	ldr	r3, [sp, #0]
 8019b0e:	2b00      	cmp	r3, #0
 8019b10:	f77f aed6 	ble.w	80198c0 <_dtoa_r+0x900>
 8019b14:	4656      	mov	r6, sl
 8019b16:	4621      	mov	r1, r4
 8019b18:	4648      	mov	r0, r9
 8019b1a:	f7ff f9c9 	bl	8018eb0 <quorem>
 8019b1e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8019b22:	f806 8b01 	strb.w	r8, [r6], #1
 8019b26:	9b00      	ldr	r3, [sp, #0]
 8019b28:	eba6 020a 	sub.w	r2, r6, sl
 8019b2c:	4293      	cmp	r3, r2
 8019b2e:	ddb3      	ble.n	8019a98 <_dtoa_r+0xad8>
 8019b30:	4649      	mov	r1, r9
 8019b32:	2300      	movs	r3, #0
 8019b34:	220a      	movs	r2, #10
 8019b36:	4658      	mov	r0, fp
 8019b38:	f000 fcb4 	bl	801a4a4 <__multadd>
 8019b3c:	4681      	mov	r9, r0
 8019b3e:	e7ea      	b.n	8019b16 <_dtoa_r+0xb56>
 8019b40:	0801ecf8 	.word	0x0801ecf8
 8019b44:	0801ec93 	.word	0x0801ec93

08019b48 <_free_r>:
 8019b48:	b538      	push	{r3, r4, r5, lr}
 8019b4a:	4605      	mov	r5, r0
 8019b4c:	2900      	cmp	r1, #0
 8019b4e:	d041      	beq.n	8019bd4 <_free_r+0x8c>
 8019b50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019b54:	1f0c      	subs	r4, r1, #4
 8019b56:	2b00      	cmp	r3, #0
 8019b58:	bfb8      	it	lt
 8019b5a:	18e4      	addlt	r4, r4, r3
 8019b5c:	f000 fc34 	bl	801a3c8 <__malloc_lock>
 8019b60:	4a1d      	ldr	r2, [pc, #116]	@ (8019bd8 <_free_r+0x90>)
 8019b62:	6813      	ldr	r3, [r2, #0]
 8019b64:	b933      	cbnz	r3, 8019b74 <_free_r+0x2c>
 8019b66:	6063      	str	r3, [r4, #4]
 8019b68:	6014      	str	r4, [r2, #0]
 8019b6a:	4628      	mov	r0, r5
 8019b6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019b70:	f000 bc30 	b.w	801a3d4 <__malloc_unlock>
 8019b74:	42a3      	cmp	r3, r4
 8019b76:	d908      	bls.n	8019b8a <_free_r+0x42>
 8019b78:	6820      	ldr	r0, [r4, #0]
 8019b7a:	1821      	adds	r1, r4, r0
 8019b7c:	428b      	cmp	r3, r1
 8019b7e:	bf01      	itttt	eq
 8019b80:	6819      	ldreq	r1, [r3, #0]
 8019b82:	685b      	ldreq	r3, [r3, #4]
 8019b84:	1809      	addeq	r1, r1, r0
 8019b86:	6021      	streq	r1, [r4, #0]
 8019b88:	e7ed      	b.n	8019b66 <_free_r+0x1e>
 8019b8a:	461a      	mov	r2, r3
 8019b8c:	685b      	ldr	r3, [r3, #4]
 8019b8e:	b10b      	cbz	r3, 8019b94 <_free_r+0x4c>
 8019b90:	42a3      	cmp	r3, r4
 8019b92:	d9fa      	bls.n	8019b8a <_free_r+0x42>
 8019b94:	6811      	ldr	r1, [r2, #0]
 8019b96:	1850      	adds	r0, r2, r1
 8019b98:	42a0      	cmp	r0, r4
 8019b9a:	d10b      	bne.n	8019bb4 <_free_r+0x6c>
 8019b9c:	6820      	ldr	r0, [r4, #0]
 8019b9e:	4401      	add	r1, r0
 8019ba0:	1850      	adds	r0, r2, r1
 8019ba2:	4283      	cmp	r3, r0
 8019ba4:	6011      	str	r1, [r2, #0]
 8019ba6:	d1e0      	bne.n	8019b6a <_free_r+0x22>
 8019ba8:	6818      	ldr	r0, [r3, #0]
 8019baa:	685b      	ldr	r3, [r3, #4]
 8019bac:	6053      	str	r3, [r2, #4]
 8019bae:	4408      	add	r0, r1
 8019bb0:	6010      	str	r0, [r2, #0]
 8019bb2:	e7da      	b.n	8019b6a <_free_r+0x22>
 8019bb4:	d902      	bls.n	8019bbc <_free_r+0x74>
 8019bb6:	230c      	movs	r3, #12
 8019bb8:	602b      	str	r3, [r5, #0]
 8019bba:	e7d6      	b.n	8019b6a <_free_r+0x22>
 8019bbc:	6820      	ldr	r0, [r4, #0]
 8019bbe:	1821      	adds	r1, r4, r0
 8019bc0:	428b      	cmp	r3, r1
 8019bc2:	bf04      	itt	eq
 8019bc4:	6819      	ldreq	r1, [r3, #0]
 8019bc6:	685b      	ldreq	r3, [r3, #4]
 8019bc8:	6063      	str	r3, [r4, #4]
 8019bca:	bf04      	itt	eq
 8019bcc:	1809      	addeq	r1, r1, r0
 8019bce:	6021      	streq	r1, [r4, #0]
 8019bd0:	6054      	str	r4, [r2, #4]
 8019bd2:	e7ca      	b.n	8019b6a <_free_r+0x22>
 8019bd4:	bd38      	pop	{r3, r4, r5, pc}
 8019bd6:	bf00      	nop
 8019bd8:	20008cfc 	.word	0x20008cfc

08019bdc <rshift>:
 8019bdc:	6903      	ldr	r3, [r0, #16]
 8019bde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8019be2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019be6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8019bea:	f100 0414 	add.w	r4, r0, #20
 8019bee:	dd45      	ble.n	8019c7c <rshift+0xa0>
 8019bf0:	f011 011f 	ands.w	r1, r1, #31
 8019bf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8019bf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8019bfc:	d10c      	bne.n	8019c18 <rshift+0x3c>
 8019bfe:	f100 0710 	add.w	r7, r0, #16
 8019c02:	4629      	mov	r1, r5
 8019c04:	42b1      	cmp	r1, r6
 8019c06:	d334      	bcc.n	8019c72 <rshift+0x96>
 8019c08:	1a9b      	subs	r3, r3, r2
 8019c0a:	009b      	lsls	r3, r3, #2
 8019c0c:	1eea      	subs	r2, r5, #3
 8019c0e:	4296      	cmp	r6, r2
 8019c10:	bf38      	it	cc
 8019c12:	2300      	movcc	r3, #0
 8019c14:	4423      	add	r3, r4
 8019c16:	e015      	b.n	8019c44 <rshift+0x68>
 8019c18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8019c1c:	f1c1 0820 	rsb	r8, r1, #32
 8019c20:	40cf      	lsrs	r7, r1
 8019c22:	f105 0e04 	add.w	lr, r5, #4
 8019c26:	46a1      	mov	r9, r4
 8019c28:	4576      	cmp	r6, lr
 8019c2a:	46f4      	mov	ip, lr
 8019c2c:	d815      	bhi.n	8019c5a <rshift+0x7e>
 8019c2e:	1a9a      	subs	r2, r3, r2
 8019c30:	0092      	lsls	r2, r2, #2
 8019c32:	3a04      	subs	r2, #4
 8019c34:	3501      	adds	r5, #1
 8019c36:	42ae      	cmp	r6, r5
 8019c38:	bf38      	it	cc
 8019c3a:	2200      	movcc	r2, #0
 8019c3c:	18a3      	adds	r3, r4, r2
 8019c3e:	50a7      	str	r7, [r4, r2]
 8019c40:	b107      	cbz	r7, 8019c44 <rshift+0x68>
 8019c42:	3304      	adds	r3, #4
 8019c44:	1b1a      	subs	r2, r3, r4
 8019c46:	42a3      	cmp	r3, r4
 8019c48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8019c4c:	bf08      	it	eq
 8019c4e:	2300      	moveq	r3, #0
 8019c50:	6102      	str	r2, [r0, #16]
 8019c52:	bf08      	it	eq
 8019c54:	6143      	streq	r3, [r0, #20]
 8019c56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019c5a:	f8dc c000 	ldr.w	ip, [ip]
 8019c5e:	fa0c fc08 	lsl.w	ip, ip, r8
 8019c62:	ea4c 0707 	orr.w	r7, ip, r7
 8019c66:	f849 7b04 	str.w	r7, [r9], #4
 8019c6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8019c6e:	40cf      	lsrs	r7, r1
 8019c70:	e7da      	b.n	8019c28 <rshift+0x4c>
 8019c72:	f851 cb04 	ldr.w	ip, [r1], #4
 8019c76:	f847 cf04 	str.w	ip, [r7, #4]!
 8019c7a:	e7c3      	b.n	8019c04 <rshift+0x28>
 8019c7c:	4623      	mov	r3, r4
 8019c7e:	e7e1      	b.n	8019c44 <rshift+0x68>

08019c80 <__hexdig_fun>:
 8019c80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8019c84:	2b09      	cmp	r3, #9
 8019c86:	d802      	bhi.n	8019c8e <__hexdig_fun+0xe>
 8019c88:	3820      	subs	r0, #32
 8019c8a:	b2c0      	uxtb	r0, r0
 8019c8c:	4770      	bx	lr
 8019c8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8019c92:	2b05      	cmp	r3, #5
 8019c94:	d801      	bhi.n	8019c9a <__hexdig_fun+0x1a>
 8019c96:	3847      	subs	r0, #71	@ 0x47
 8019c98:	e7f7      	b.n	8019c8a <__hexdig_fun+0xa>
 8019c9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8019c9e:	2b05      	cmp	r3, #5
 8019ca0:	d801      	bhi.n	8019ca6 <__hexdig_fun+0x26>
 8019ca2:	3827      	subs	r0, #39	@ 0x27
 8019ca4:	e7f1      	b.n	8019c8a <__hexdig_fun+0xa>
 8019ca6:	2000      	movs	r0, #0
 8019ca8:	4770      	bx	lr
	...

08019cac <__gethex>:
 8019cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cb0:	b085      	sub	sp, #20
 8019cb2:	468a      	mov	sl, r1
 8019cb4:	9302      	str	r3, [sp, #8]
 8019cb6:	680b      	ldr	r3, [r1, #0]
 8019cb8:	9001      	str	r0, [sp, #4]
 8019cba:	4690      	mov	r8, r2
 8019cbc:	1c9c      	adds	r4, r3, #2
 8019cbe:	46a1      	mov	r9, r4
 8019cc0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8019cc4:	2830      	cmp	r0, #48	@ 0x30
 8019cc6:	d0fa      	beq.n	8019cbe <__gethex+0x12>
 8019cc8:	eba9 0303 	sub.w	r3, r9, r3
 8019ccc:	f1a3 0b02 	sub.w	fp, r3, #2
 8019cd0:	f7ff ffd6 	bl	8019c80 <__hexdig_fun>
 8019cd4:	4605      	mov	r5, r0
 8019cd6:	2800      	cmp	r0, #0
 8019cd8:	d168      	bne.n	8019dac <__gethex+0x100>
 8019cda:	49a0      	ldr	r1, [pc, #640]	@ (8019f5c <__gethex+0x2b0>)
 8019cdc:	2201      	movs	r2, #1
 8019cde:	4648      	mov	r0, r9
 8019ce0:	f7fe ffb2 	bl	8018c48 <strncmp>
 8019ce4:	4607      	mov	r7, r0
 8019ce6:	2800      	cmp	r0, #0
 8019ce8:	d167      	bne.n	8019dba <__gethex+0x10e>
 8019cea:	f899 0001 	ldrb.w	r0, [r9, #1]
 8019cee:	4626      	mov	r6, r4
 8019cf0:	f7ff ffc6 	bl	8019c80 <__hexdig_fun>
 8019cf4:	2800      	cmp	r0, #0
 8019cf6:	d062      	beq.n	8019dbe <__gethex+0x112>
 8019cf8:	4623      	mov	r3, r4
 8019cfa:	7818      	ldrb	r0, [r3, #0]
 8019cfc:	2830      	cmp	r0, #48	@ 0x30
 8019cfe:	4699      	mov	r9, r3
 8019d00:	f103 0301 	add.w	r3, r3, #1
 8019d04:	d0f9      	beq.n	8019cfa <__gethex+0x4e>
 8019d06:	f7ff ffbb 	bl	8019c80 <__hexdig_fun>
 8019d0a:	fab0 f580 	clz	r5, r0
 8019d0e:	096d      	lsrs	r5, r5, #5
 8019d10:	f04f 0b01 	mov.w	fp, #1
 8019d14:	464a      	mov	r2, r9
 8019d16:	4616      	mov	r6, r2
 8019d18:	3201      	adds	r2, #1
 8019d1a:	7830      	ldrb	r0, [r6, #0]
 8019d1c:	f7ff ffb0 	bl	8019c80 <__hexdig_fun>
 8019d20:	2800      	cmp	r0, #0
 8019d22:	d1f8      	bne.n	8019d16 <__gethex+0x6a>
 8019d24:	498d      	ldr	r1, [pc, #564]	@ (8019f5c <__gethex+0x2b0>)
 8019d26:	2201      	movs	r2, #1
 8019d28:	4630      	mov	r0, r6
 8019d2a:	f7fe ff8d 	bl	8018c48 <strncmp>
 8019d2e:	2800      	cmp	r0, #0
 8019d30:	d13f      	bne.n	8019db2 <__gethex+0x106>
 8019d32:	b944      	cbnz	r4, 8019d46 <__gethex+0x9a>
 8019d34:	1c74      	adds	r4, r6, #1
 8019d36:	4622      	mov	r2, r4
 8019d38:	4616      	mov	r6, r2
 8019d3a:	3201      	adds	r2, #1
 8019d3c:	7830      	ldrb	r0, [r6, #0]
 8019d3e:	f7ff ff9f 	bl	8019c80 <__hexdig_fun>
 8019d42:	2800      	cmp	r0, #0
 8019d44:	d1f8      	bne.n	8019d38 <__gethex+0x8c>
 8019d46:	1ba4      	subs	r4, r4, r6
 8019d48:	00a7      	lsls	r7, r4, #2
 8019d4a:	7833      	ldrb	r3, [r6, #0]
 8019d4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8019d50:	2b50      	cmp	r3, #80	@ 0x50
 8019d52:	d13e      	bne.n	8019dd2 <__gethex+0x126>
 8019d54:	7873      	ldrb	r3, [r6, #1]
 8019d56:	2b2b      	cmp	r3, #43	@ 0x2b
 8019d58:	d033      	beq.n	8019dc2 <__gethex+0x116>
 8019d5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8019d5c:	d034      	beq.n	8019dc8 <__gethex+0x11c>
 8019d5e:	1c71      	adds	r1, r6, #1
 8019d60:	2400      	movs	r4, #0
 8019d62:	7808      	ldrb	r0, [r1, #0]
 8019d64:	f7ff ff8c 	bl	8019c80 <__hexdig_fun>
 8019d68:	1e43      	subs	r3, r0, #1
 8019d6a:	b2db      	uxtb	r3, r3
 8019d6c:	2b18      	cmp	r3, #24
 8019d6e:	d830      	bhi.n	8019dd2 <__gethex+0x126>
 8019d70:	f1a0 0210 	sub.w	r2, r0, #16
 8019d74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8019d78:	f7ff ff82 	bl	8019c80 <__hexdig_fun>
 8019d7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8019d80:	fa5f fc8c 	uxtb.w	ip, ip
 8019d84:	f1bc 0f18 	cmp.w	ip, #24
 8019d88:	f04f 030a 	mov.w	r3, #10
 8019d8c:	d91e      	bls.n	8019dcc <__gethex+0x120>
 8019d8e:	b104      	cbz	r4, 8019d92 <__gethex+0xe6>
 8019d90:	4252      	negs	r2, r2
 8019d92:	4417      	add	r7, r2
 8019d94:	f8ca 1000 	str.w	r1, [sl]
 8019d98:	b1ed      	cbz	r5, 8019dd6 <__gethex+0x12a>
 8019d9a:	f1bb 0f00 	cmp.w	fp, #0
 8019d9e:	bf0c      	ite	eq
 8019da0:	2506      	moveq	r5, #6
 8019da2:	2500      	movne	r5, #0
 8019da4:	4628      	mov	r0, r5
 8019da6:	b005      	add	sp, #20
 8019da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019dac:	2500      	movs	r5, #0
 8019dae:	462c      	mov	r4, r5
 8019db0:	e7b0      	b.n	8019d14 <__gethex+0x68>
 8019db2:	2c00      	cmp	r4, #0
 8019db4:	d1c7      	bne.n	8019d46 <__gethex+0x9a>
 8019db6:	4627      	mov	r7, r4
 8019db8:	e7c7      	b.n	8019d4a <__gethex+0x9e>
 8019dba:	464e      	mov	r6, r9
 8019dbc:	462f      	mov	r7, r5
 8019dbe:	2501      	movs	r5, #1
 8019dc0:	e7c3      	b.n	8019d4a <__gethex+0x9e>
 8019dc2:	2400      	movs	r4, #0
 8019dc4:	1cb1      	adds	r1, r6, #2
 8019dc6:	e7cc      	b.n	8019d62 <__gethex+0xb6>
 8019dc8:	2401      	movs	r4, #1
 8019dca:	e7fb      	b.n	8019dc4 <__gethex+0x118>
 8019dcc:	fb03 0002 	mla	r0, r3, r2, r0
 8019dd0:	e7ce      	b.n	8019d70 <__gethex+0xc4>
 8019dd2:	4631      	mov	r1, r6
 8019dd4:	e7de      	b.n	8019d94 <__gethex+0xe8>
 8019dd6:	eba6 0309 	sub.w	r3, r6, r9
 8019dda:	3b01      	subs	r3, #1
 8019ddc:	4629      	mov	r1, r5
 8019dde:	2b07      	cmp	r3, #7
 8019de0:	dc0a      	bgt.n	8019df8 <__gethex+0x14c>
 8019de2:	9801      	ldr	r0, [sp, #4]
 8019de4:	f000 fafc 	bl	801a3e0 <_Balloc>
 8019de8:	4604      	mov	r4, r0
 8019dea:	b940      	cbnz	r0, 8019dfe <__gethex+0x152>
 8019dec:	4b5c      	ldr	r3, [pc, #368]	@ (8019f60 <__gethex+0x2b4>)
 8019dee:	4602      	mov	r2, r0
 8019df0:	21e4      	movs	r1, #228	@ 0xe4
 8019df2:	485c      	ldr	r0, [pc, #368]	@ (8019f64 <__gethex+0x2b8>)
 8019df4:	f7ff f83e 	bl	8018e74 <__assert_func>
 8019df8:	3101      	adds	r1, #1
 8019dfa:	105b      	asrs	r3, r3, #1
 8019dfc:	e7ef      	b.n	8019dde <__gethex+0x132>
 8019dfe:	f100 0a14 	add.w	sl, r0, #20
 8019e02:	2300      	movs	r3, #0
 8019e04:	4655      	mov	r5, sl
 8019e06:	469b      	mov	fp, r3
 8019e08:	45b1      	cmp	r9, r6
 8019e0a:	d337      	bcc.n	8019e7c <__gethex+0x1d0>
 8019e0c:	f845 bb04 	str.w	fp, [r5], #4
 8019e10:	eba5 050a 	sub.w	r5, r5, sl
 8019e14:	10ad      	asrs	r5, r5, #2
 8019e16:	6125      	str	r5, [r4, #16]
 8019e18:	4658      	mov	r0, fp
 8019e1a:	f000 fbd3 	bl	801a5c4 <__hi0bits>
 8019e1e:	016d      	lsls	r5, r5, #5
 8019e20:	f8d8 6000 	ldr.w	r6, [r8]
 8019e24:	1a2d      	subs	r5, r5, r0
 8019e26:	42b5      	cmp	r5, r6
 8019e28:	dd54      	ble.n	8019ed4 <__gethex+0x228>
 8019e2a:	1bad      	subs	r5, r5, r6
 8019e2c:	4629      	mov	r1, r5
 8019e2e:	4620      	mov	r0, r4
 8019e30:	f000 ff67 	bl	801ad02 <__any_on>
 8019e34:	4681      	mov	r9, r0
 8019e36:	b178      	cbz	r0, 8019e58 <__gethex+0x1ac>
 8019e38:	1e6b      	subs	r3, r5, #1
 8019e3a:	1159      	asrs	r1, r3, #5
 8019e3c:	f003 021f 	and.w	r2, r3, #31
 8019e40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8019e44:	f04f 0901 	mov.w	r9, #1
 8019e48:	fa09 f202 	lsl.w	r2, r9, r2
 8019e4c:	420a      	tst	r2, r1
 8019e4e:	d003      	beq.n	8019e58 <__gethex+0x1ac>
 8019e50:	454b      	cmp	r3, r9
 8019e52:	dc36      	bgt.n	8019ec2 <__gethex+0x216>
 8019e54:	f04f 0902 	mov.w	r9, #2
 8019e58:	4629      	mov	r1, r5
 8019e5a:	4620      	mov	r0, r4
 8019e5c:	f7ff febe 	bl	8019bdc <rshift>
 8019e60:	442f      	add	r7, r5
 8019e62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019e66:	42bb      	cmp	r3, r7
 8019e68:	da42      	bge.n	8019ef0 <__gethex+0x244>
 8019e6a:	9801      	ldr	r0, [sp, #4]
 8019e6c:	4621      	mov	r1, r4
 8019e6e:	f000 faf7 	bl	801a460 <_Bfree>
 8019e72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019e74:	2300      	movs	r3, #0
 8019e76:	6013      	str	r3, [r2, #0]
 8019e78:	25a3      	movs	r5, #163	@ 0xa3
 8019e7a:	e793      	b.n	8019da4 <__gethex+0xf8>
 8019e7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8019e80:	2a2e      	cmp	r2, #46	@ 0x2e
 8019e82:	d012      	beq.n	8019eaa <__gethex+0x1fe>
 8019e84:	2b20      	cmp	r3, #32
 8019e86:	d104      	bne.n	8019e92 <__gethex+0x1e6>
 8019e88:	f845 bb04 	str.w	fp, [r5], #4
 8019e8c:	f04f 0b00 	mov.w	fp, #0
 8019e90:	465b      	mov	r3, fp
 8019e92:	7830      	ldrb	r0, [r6, #0]
 8019e94:	9303      	str	r3, [sp, #12]
 8019e96:	f7ff fef3 	bl	8019c80 <__hexdig_fun>
 8019e9a:	9b03      	ldr	r3, [sp, #12]
 8019e9c:	f000 000f 	and.w	r0, r0, #15
 8019ea0:	4098      	lsls	r0, r3
 8019ea2:	ea4b 0b00 	orr.w	fp, fp, r0
 8019ea6:	3304      	adds	r3, #4
 8019ea8:	e7ae      	b.n	8019e08 <__gethex+0x15c>
 8019eaa:	45b1      	cmp	r9, r6
 8019eac:	d8ea      	bhi.n	8019e84 <__gethex+0x1d8>
 8019eae:	492b      	ldr	r1, [pc, #172]	@ (8019f5c <__gethex+0x2b0>)
 8019eb0:	9303      	str	r3, [sp, #12]
 8019eb2:	2201      	movs	r2, #1
 8019eb4:	4630      	mov	r0, r6
 8019eb6:	f7fe fec7 	bl	8018c48 <strncmp>
 8019eba:	9b03      	ldr	r3, [sp, #12]
 8019ebc:	2800      	cmp	r0, #0
 8019ebe:	d1e1      	bne.n	8019e84 <__gethex+0x1d8>
 8019ec0:	e7a2      	b.n	8019e08 <__gethex+0x15c>
 8019ec2:	1ea9      	subs	r1, r5, #2
 8019ec4:	4620      	mov	r0, r4
 8019ec6:	f000 ff1c 	bl	801ad02 <__any_on>
 8019eca:	2800      	cmp	r0, #0
 8019ecc:	d0c2      	beq.n	8019e54 <__gethex+0x1a8>
 8019ece:	f04f 0903 	mov.w	r9, #3
 8019ed2:	e7c1      	b.n	8019e58 <__gethex+0x1ac>
 8019ed4:	da09      	bge.n	8019eea <__gethex+0x23e>
 8019ed6:	1b75      	subs	r5, r6, r5
 8019ed8:	4621      	mov	r1, r4
 8019eda:	9801      	ldr	r0, [sp, #4]
 8019edc:	462a      	mov	r2, r5
 8019ede:	f000 fcd7 	bl	801a890 <__lshift>
 8019ee2:	1b7f      	subs	r7, r7, r5
 8019ee4:	4604      	mov	r4, r0
 8019ee6:	f100 0a14 	add.w	sl, r0, #20
 8019eea:	f04f 0900 	mov.w	r9, #0
 8019eee:	e7b8      	b.n	8019e62 <__gethex+0x1b6>
 8019ef0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8019ef4:	42bd      	cmp	r5, r7
 8019ef6:	dd6f      	ble.n	8019fd8 <__gethex+0x32c>
 8019ef8:	1bed      	subs	r5, r5, r7
 8019efa:	42ae      	cmp	r6, r5
 8019efc:	dc34      	bgt.n	8019f68 <__gethex+0x2bc>
 8019efe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019f02:	2b02      	cmp	r3, #2
 8019f04:	d022      	beq.n	8019f4c <__gethex+0x2a0>
 8019f06:	2b03      	cmp	r3, #3
 8019f08:	d024      	beq.n	8019f54 <__gethex+0x2a8>
 8019f0a:	2b01      	cmp	r3, #1
 8019f0c:	d115      	bne.n	8019f3a <__gethex+0x28e>
 8019f0e:	42ae      	cmp	r6, r5
 8019f10:	d113      	bne.n	8019f3a <__gethex+0x28e>
 8019f12:	2e01      	cmp	r6, #1
 8019f14:	d10b      	bne.n	8019f2e <__gethex+0x282>
 8019f16:	9a02      	ldr	r2, [sp, #8]
 8019f18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8019f1c:	6013      	str	r3, [r2, #0]
 8019f1e:	2301      	movs	r3, #1
 8019f20:	6123      	str	r3, [r4, #16]
 8019f22:	f8ca 3000 	str.w	r3, [sl]
 8019f26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8019f28:	2562      	movs	r5, #98	@ 0x62
 8019f2a:	601c      	str	r4, [r3, #0]
 8019f2c:	e73a      	b.n	8019da4 <__gethex+0xf8>
 8019f2e:	1e71      	subs	r1, r6, #1
 8019f30:	4620      	mov	r0, r4
 8019f32:	f000 fee6 	bl	801ad02 <__any_on>
 8019f36:	2800      	cmp	r0, #0
 8019f38:	d1ed      	bne.n	8019f16 <__gethex+0x26a>
 8019f3a:	9801      	ldr	r0, [sp, #4]
 8019f3c:	4621      	mov	r1, r4
 8019f3e:	f000 fa8f 	bl	801a460 <_Bfree>
 8019f42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019f44:	2300      	movs	r3, #0
 8019f46:	6013      	str	r3, [r2, #0]
 8019f48:	2550      	movs	r5, #80	@ 0x50
 8019f4a:	e72b      	b.n	8019da4 <__gethex+0xf8>
 8019f4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f4e:	2b00      	cmp	r3, #0
 8019f50:	d1f3      	bne.n	8019f3a <__gethex+0x28e>
 8019f52:	e7e0      	b.n	8019f16 <__gethex+0x26a>
 8019f54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f56:	2b00      	cmp	r3, #0
 8019f58:	d1dd      	bne.n	8019f16 <__gethex+0x26a>
 8019f5a:	e7ee      	b.n	8019f3a <__gethex+0x28e>
 8019f5c:	0801ea69 	.word	0x0801ea69
 8019f60:	0801ecf8 	.word	0x0801ecf8
 8019f64:	0801ed09 	.word	0x0801ed09
 8019f68:	1e6f      	subs	r7, r5, #1
 8019f6a:	f1b9 0f00 	cmp.w	r9, #0
 8019f6e:	d130      	bne.n	8019fd2 <__gethex+0x326>
 8019f70:	b127      	cbz	r7, 8019f7c <__gethex+0x2d0>
 8019f72:	4639      	mov	r1, r7
 8019f74:	4620      	mov	r0, r4
 8019f76:	f000 fec4 	bl	801ad02 <__any_on>
 8019f7a:	4681      	mov	r9, r0
 8019f7c:	117a      	asrs	r2, r7, #5
 8019f7e:	2301      	movs	r3, #1
 8019f80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8019f84:	f007 071f 	and.w	r7, r7, #31
 8019f88:	40bb      	lsls	r3, r7
 8019f8a:	4213      	tst	r3, r2
 8019f8c:	4629      	mov	r1, r5
 8019f8e:	4620      	mov	r0, r4
 8019f90:	bf18      	it	ne
 8019f92:	f049 0902 	orrne.w	r9, r9, #2
 8019f96:	f7ff fe21 	bl	8019bdc <rshift>
 8019f9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8019f9e:	1b76      	subs	r6, r6, r5
 8019fa0:	2502      	movs	r5, #2
 8019fa2:	f1b9 0f00 	cmp.w	r9, #0
 8019fa6:	d047      	beq.n	801a038 <__gethex+0x38c>
 8019fa8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8019fac:	2b02      	cmp	r3, #2
 8019fae:	d015      	beq.n	8019fdc <__gethex+0x330>
 8019fb0:	2b03      	cmp	r3, #3
 8019fb2:	d017      	beq.n	8019fe4 <__gethex+0x338>
 8019fb4:	2b01      	cmp	r3, #1
 8019fb6:	d109      	bne.n	8019fcc <__gethex+0x320>
 8019fb8:	f019 0f02 	tst.w	r9, #2
 8019fbc:	d006      	beq.n	8019fcc <__gethex+0x320>
 8019fbe:	f8da 3000 	ldr.w	r3, [sl]
 8019fc2:	ea49 0903 	orr.w	r9, r9, r3
 8019fc6:	f019 0f01 	tst.w	r9, #1
 8019fca:	d10e      	bne.n	8019fea <__gethex+0x33e>
 8019fcc:	f045 0510 	orr.w	r5, r5, #16
 8019fd0:	e032      	b.n	801a038 <__gethex+0x38c>
 8019fd2:	f04f 0901 	mov.w	r9, #1
 8019fd6:	e7d1      	b.n	8019f7c <__gethex+0x2d0>
 8019fd8:	2501      	movs	r5, #1
 8019fda:	e7e2      	b.n	8019fa2 <__gethex+0x2f6>
 8019fdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019fde:	f1c3 0301 	rsb	r3, r3, #1
 8019fe2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8019fe4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019fe6:	2b00      	cmp	r3, #0
 8019fe8:	d0f0      	beq.n	8019fcc <__gethex+0x320>
 8019fea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8019fee:	f104 0314 	add.w	r3, r4, #20
 8019ff2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8019ff6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8019ffa:	f04f 0c00 	mov.w	ip, #0
 8019ffe:	4618      	mov	r0, r3
 801a000:	f853 2b04 	ldr.w	r2, [r3], #4
 801a004:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a008:	d01b      	beq.n	801a042 <__gethex+0x396>
 801a00a:	3201      	adds	r2, #1
 801a00c:	6002      	str	r2, [r0, #0]
 801a00e:	2d02      	cmp	r5, #2
 801a010:	f104 0314 	add.w	r3, r4, #20
 801a014:	d13c      	bne.n	801a090 <__gethex+0x3e4>
 801a016:	f8d8 2000 	ldr.w	r2, [r8]
 801a01a:	3a01      	subs	r2, #1
 801a01c:	42b2      	cmp	r2, r6
 801a01e:	d109      	bne.n	801a034 <__gethex+0x388>
 801a020:	1171      	asrs	r1, r6, #5
 801a022:	2201      	movs	r2, #1
 801a024:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a028:	f006 061f 	and.w	r6, r6, #31
 801a02c:	fa02 f606 	lsl.w	r6, r2, r6
 801a030:	421e      	tst	r6, r3
 801a032:	d13a      	bne.n	801a0aa <__gethex+0x3fe>
 801a034:	f045 0520 	orr.w	r5, r5, #32
 801a038:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a03a:	601c      	str	r4, [r3, #0]
 801a03c:	9b02      	ldr	r3, [sp, #8]
 801a03e:	601f      	str	r7, [r3, #0]
 801a040:	e6b0      	b.n	8019da4 <__gethex+0xf8>
 801a042:	4299      	cmp	r1, r3
 801a044:	f843 cc04 	str.w	ip, [r3, #-4]
 801a048:	d8d9      	bhi.n	8019ffe <__gethex+0x352>
 801a04a:	68a3      	ldr	r3, [r4, #8]
 801a04c:	459b      	cmp	fp, r3
 801a04e:	db17      	blt.n	801a080 <__gethex+0x3d4>
 801a050:	6861      	ldr	r1, [r4, #4]
 801a052:	9801      	ldr	r0, [sp, #4]
 801a054:	3101      	adds	r1, #1
 801a056:	f000 f9c3 	bl	801a3e0 <_Balloc>
 801a05a:	4681      	mov	r9, r0
 801a05c:	b918      	cbnz	r0, 801a066 <__gethex+0x3ba>
 801a05e:	4b1a      	ldr	r3, [pc, #104]	@ (801a0c8 <__gethex+0x41c>)
 801a060:	4602      	mov	r2, r0
 801a062:	2184      	movs	r1, #132	@ 0x84
 801a064:	e6c5      	b.n	8019df2 <__gethex+0x146>
 801a066:	6922      	ldr	r2, [r4, #16]
 801a068:	3202      	adds	r2, #2
 801a06a:	f104 010c 	add.w	r1, r4, #12
 801a06e:	0092      	lsls	r2, r2, #2
 801a070:	300c      	adds	r0, #12
 801a072:	f7fe fee2 	bl	8018e3a <memcpy>
 801a076:	4621      	mov	r1, r4
 801a078:	9801      	ldr	r0, [sp, #4]
 801a07a:	f000 f9f1 	bl	801a460 <_Bfree>
 801a07e:	464c      	mov	r4, r9
 801a080:	6923      	ldr	r3, [r4, #16]
 801a082:	1c5a      	adds	r2, r3, #1
 801a084:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a088:	6122      	str	r2, [r4, #16]
 801a08a:	2201      	movs	r2, #1
 801a08c:	615a      	str	r2, [r3, #20]
 801a08e:	e7be      	b.n	801a00e <__gethex+0x362>
 801a090:	6922      	ldr	r2, [r4, #16]
 801a092:	455a      	cmp	r2, fp
 801a094:	dd0b      	ble.n	801a0ae <__gethex+0x402>
 801a096:	2101      	movs	r1, #1
 801a098:	4620      	mov	r0, r4
 801a09a:	f7ff fd9f 	bl	8019bdc <rshift>
 801a09e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a0a2:	3701      	adds	r7, #1
 801a0a4:	42bb      	cmp	r3, r7
 801a0a6:	f6ff aee0 	blt.w	8019e6a <__gethex+0x1be>
 801a0aa:	2501      	movs	r5, #1
 801a0ac:	e7c2      	b.n	801a034 <__gethex+0x388>
 801a0ae:	f016 061f 	ands.w	r6, r6, #31
 801a0b2:	d0fa      	beq.n	801a0aa <__gethex+0x3fe>
 801a0b4:	4453      	add	r3, sl
 801a0b6:	f1c6 0620 	rsb	r6, r6, #32
 801a0ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801a0be:	f000 fa81 	bl	801a5c4 <__hi0bits>
 801a0c2:	42b0      	cmp	r0, r6
 801a0c4:	dbe7      	blt.n	801a096 <__gethex+0x3ea>
 801a0c6:	e7f0      	b.n	801a0aa <__gethex+0x3fe>
 801a0c8:	0801ecf8 	.word	0x0801ecf8

0801a0cc <L_shift>:
 801a0cc:	f1c2 0208 	rsb	r2, r2, #8
 801a0d0:	0092      	lsls	r2, r2, #2
 801a0d2:	b570      	push	{r4, r5, r6, lr}
 801a0d4:	f1c2 0620 	rsb	r6, r2, #32
 801a0d8:	6843      	ldr	r3, [r0, #4]
 801a0da:	6804      	ldr	r4, [r0, #0]
 801a0dc:	fa03 f506 	lsl.w	r5, r3, r6
 801a0e0:	432c      	orrs	r4, r5
 801a0e2:	40d3      	lsrs	r3, r2
 801a0e4:	6004      	str	r4, [r0, #0]
 801a0e6:	f840 3f04 	str.w	r3, [r0, #4]!
 801a0ea:	4288      	cmp	r0, r1
 801a0ec:	d3f4      	bcc.n	801a0d8 <L_shift+0xc>
 801a0ee:	bd70      	pop	{r4, r5, r6, pc}

0801a0f0 <__match>:
 801a0f0:	b530      	push	{r4, r5, lr}
 801a0f2:	6803      	ldr	r3, [r0, #0]
 801a0f4:	3301      	adds	r3, #1
 801a0f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a0fa:	b914      	cbnz	r4, 801a102 <__match+0x12>
 801a0fc:	6003      	str	r3, [r0, #0]
 801a0fe:	2001      	movs	r0, #1
 801a100:	bd30      	pop	{r4, r5, pc}
 801a102:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a106:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801a10a:	2d19      	cmp	r5, #25
 801a10c:	bf98      	it	ls
 801a10e:	3220      	addls	r2, #32
 801a110:	42a2      	cmp	r2, r4
 801a112:	d0f0      	beq.n	801a0f6 <__match+0x6>
 801a114:	2000      	movs	r0, #0
 801a116:	e7f3      	b.n	801a100 <__match+0x10>

0801a118 <__hexnan>:
 801a118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a11c:	680b      	ldr	r3, [r1, #0]
 801a11e:	6801      	ldr	r1, [r0, #0]
 801a120:	115e      	asrs	r6, r3, #5
 801a122:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a126:	f013 031f 	ands.w	r3, r3, #31
 801a12a:	b087      	sub	sp, #28
 801a12c:	bf18      	it	ne
 801a12e:	3604      	addne	r6, #4
 801a130:	2500      	movs	r5, #0
 801a132:	1f37      	subs	r7, r6, #4
 801a134:	4682      	mov	sl, r0
 801a136:	4690      	mov	r8, r2
 801a138:	9301      	str	r3, [sp, #4]
 801a13a:	f846 5c04 	str.w	r5, [r6, #-4]
 801a13e:	46b9      	mov	r9, r7
 801a140:	463c      	mov	r4, r7
 801a142:	9502      	str	r5, [sp, #8]
 801a144:	46ab      	mov	fp, r5
 801a146:	784a      	ldrb	r2, [r1, #1]
 801a148:	1c4b      	adds	r3, r1, #1
 801a14a:	9303      	str	r3, [sp, #12]
 801a14c:	b342      	cbz	r2, 801a1a0 <__hexnan+0x88>
 801a14e:	4610      	mov	r0, r2
 801a150:	9105      	str	r1, [sp, #20]
 801a152:	9204      	str	r2, [sp, #16]
 801a154:	f7ff fd94 	bl	8019c80 <__hexdig_fun>
 801a158:	2800      	cmp	r0, #0
 801a15a:	d151      	bne.n	801a200 <__hexnan+0xe8>
 801a15c:	9a04      	ldr	r2, [sp, #16]
 801a15e:	9905      	ldr	r1, [sp, #20]
 801a160:	2a20      	cmp	r2, #32
 801a162:	d818      	bhi.n	801a196 <__hexnan+0x7e>
 801a164:	9b02      	ldr	r3, [sp, #8]
 801a166:	459b      	cmp	fp, r3
 801a168:	dd13      	ble.n	801a192 <__hexnan+0x7a>
 801a16a:	454c      	cmp	r4, r9
 801a16c:	d206      	bcs.n	801a17c <__hexnan+0x64>
 801a16e:	2d07      	cmp	r5, #7
 801a170:	dc04      	bgt.n	801a17c <__hexnan+0x64>
 801a172:	462a      	mov	r2, r5
 801a174:	4649      	mov	r1, r9
 801a176:	4620      	mov	r0, r4
 801a178:	f7ff ffa8 	bl	801a0cc <L_shift>
 801a17c:	4544      	cmp	r4, r8
 801a17e:	d952      	bls.n	801a226 <__hexnan+0x10e>
 801a180:	2300      	movs	r3, #0
 801a182:	f1a4 0904 	sub.w	r9, r4, #4
 801a186:	f844 3c04 	str.w	r3, [r4, #-4]
 801a18a:	f8cd b008 	str.w	fp, [sp, #8]
 801a18e:	464c      	mov	r4, r9
 801a190:	461d      	mov	r5, r3
 801a192:	9903      	ldr	r1, [sp, #12]
 801a194:	e7d7      	b.n	801a146 <__hexnan+0x2e>
 801a196:	2a29      	cmp	r2, #41	@ 0x29
 801a198:	d157      	bne.n	801a24a <__hexnan+0x132>
 801a19a:	3102      	adds	r1, #2
 801a19c:	f8ca 1000 	str.w	r1, [sl]
 801a1a0:	f1bb 0f00 	cmp.w	fp, #0
 801a1a4:	d051      	beq.n	801a24a <__hexnan+0x132>
 801a1a6:	454c      	cmp	r4, r9
 801a1a8:	d206      	bcs.n	801a1b8 <__hexnan+0xa0>
 801a1aa:	2d07      	cmp	r5, #7
 801a1ac:	dc04      	bgt.n	801a1b8 <__hexnan+0xa0>
 801a1ae:	462a      	mov	r2, r5
 801a1b0:	4649      	mov	r1, r9
 801a1b2:	4620      	mov	r0, r4
 801a1b4:	f7ff ff8a 	bl	801a0cc <L_shift>
 801a1b8:	4544      	cmp	r4, r8
 801a1ba:	d936      	bls.n	801a22a <__hexnan+0x112>
 801a1bc:	f1a8 0204 	sub.w	r2, r8, #4
 801a1c0:	4623      	mov	r3, r4
 801a1c2:	f853 1b04 	ldr.w	r1, [r3], #4
 801a1c6:	f842 1f04 	str.w	r1, [r2, #4]!
 801a1ca:	429f      	cmp	r7, r3
 801a1cc:	d2f9      	bcs.n	801a1c2 <__hexnan+0xaa>
 801a1ce:	1b3b      	subs	r3, r7, r4
 801a1d0:	f023 0303 	bic.w	r3, r3, #3
 801a1d4:	3304      	adds	r3, #4
 801a1d6:	3401      	adds	r4, #1
 801a1d8:	3e03      	subs	r6, #3
 801a1da:	42b4      	cmp	r4, r6
 801a1dc:	bf88      	it	hi
 801a1de:	2304      	movhi	r3, #4
 801a1e0:	4443      	add	r3, r8
 801a1e2:	2200      	movs	r2, #0
 801a1e4:	f843 2b04 	str.w	r2, [r3], #4
 801a1e8:	429f      	cmp	r7, r3
 801a1ea:	d2fb      	bcs.n	801a1e4 <__hexnan+0xcc>
 801a1ec:	683b      	ldr	r3, [r7, #0]
 801a1ee:	b91b      	cbnz	r3, 801a1f8 <__hexnan+0xe0>
 801a1f0:	4547      	cmp	r7, r8
 801a1f2:	d128      	bne.n	801a246 <__hexnan+0x12e>
 801a1f4:	2301      	movs	r3, #1
 801a1f6:	603b      	str	r3, [r7, #0]
 801a1f8:	2005      	movs	r0, #5
 801a1fa:	b007      	add	sp, #28
 801a1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a200:	3501      	adds	r5, #1
 801a202:	2d08      	cmp	r5, #8
 801a204:	f10b 0b01 	add.w	fp, fp, #1
 801a208:	dd06      	ble.n	801a218 <__hexnan+0x100>
 801a20a:	4544      	cmp	r4, r8
 801a20c:	d9c1      	bls.n	801a192 <__hexnan+0x7a>
 801a20e:	2300      	movs	r3, #0
 801a210:	f844 3c04 	str.w	r3, [r4, #-4]
 801a214:	2501      	movs	r5, #1
 801a216:	3c04      	subs	r4, #4
 801a218:	6822      	ldr	r2, [r4, #0]
 801a21a:	f000 000f 	and.w	r0, r0, #15
 801a21e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801a222:	6020      	str	r0, [r4, #0]
 801a224:	e7b5      	b.n	801a192 <__hexnan+0x7a>
 801a226:	2508      	movs	r5, #8
 801a228:	e7b3      	b.n	801a192 <__hexnan+0x7a>
 801a22a:	9b01      	ldr	r3, [sp, #4]
 801a22c:	2b00      	cmp	r3, #0
 801a22e:	d0dd      	beq.n	801a1ec <__hexnan+0xd4>
 801a230:	f1c3 0320 	rsb	r3, r3, #32
 801a234:	f04f 32ff 	mov.w	r2, #4294967295
 801a238:	40da      	lsrs	r2, r3
 801a23a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801a23e:	4013      	ands	r3, r2
 801a240:	f846 3c04 	str.w	r3, [r6, #-4]
 801a244:	e7d2      	b.n	801a1ec <__hexnan+0xd4>
 801a246:	3f04      	subs	r7, #4
 801a248:	e7d0      	b.n	801a1ec <__hexnan+0xd4>
 801a24a:	2004      	movs	r0, #4
 801a24c:	e7d5      	b.n	801a1fa <__hexnan+0xe2>
	...

0801a250 <malloc>:
 801a250:	4b02      	ldr	r3, [pc, #8]	@ (801a25c <malloc+0xc>)
 801a252:	4601      	mov	r1, r0
 801a254:	6818      	ldr	r0, [r3, #0]
 801a256:	f000 b825 	b.w	801a2a4 <_malloc_r>
 801a25a:	bf00      	nop
 801a25c:	200001a8 	.word	0x200001a8

0801a260 <sbrk_aligned>:
 801a260:	b570      	push	{r4, r5, r6, lr}
 801a262:	4e0f      	ldr	r6, [pc, #60]	@ (801a2a0 <sbrk_aligned+0x40>)
 801a264:	460c      	mov	r4, r1
 801a266:	6831      	ldr	r1, [r6, #0]
 801a268:	4605      	mov	r5, r0
 801a26a:	b911      	cbnz	r1, 801a272 <sbrk_aligned+0x12>
 801a26c:	f001 f986 	bl	801b57c <_sbrk_r>
 801a270:	6030      	str	r0, [r6, #0]
 801a272:	4621      	mov	r1, r4
 801a274:	4628      	mov	r0, r5
 801a276:	f001 f981 	bl	801b57c <_sbrk_r>
 801a27a:	1c43      	adds	r3, r0, #1
 801a27c:	d103      	bne.n	801a286 <sbrk_aligned+0x26>
 801a27e:	f04f 34ff 	mov.w	r4, #4294967295
 801a282:	4620      	mov	r0, r4
 801a284:	bd70      	pop	{r4, r5, r6, pc}
 801a286:	1cc4      	adds	r4, r0, #3
 801a288:	f024 0403 	bic.w	r4, r4, #3
 801a28c:	42a0      	cmp	r0, r4
 801a28e:	d0f8      	beq.n	801a282 <sbrk_aligned+0x22>
 801a290:	1a21      	subs	r1, r4, r0
 801a292:	4628      	mov	r0, r5
 801a294:	f001 f972 	bl	801b57c <_sbrk_r>
 801a298:	3001      	adds	r0, #1
 801a29a:	d1f2      	bne.n	801a282 <sbrk_aligned+0x22>
 801a29c:	e7ef      	b.n	801a27e <sbrk_aligned+0x1e>
 801a29e:	bf00      	nop
 801a2a0:	20008cf8 	.word	0x20008cf8

0801a2a4 <_malloc_r>:
 801a2a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a2a8:	1ccd      	adds	r5, r1, #3
 801a2aa:	f025 0503 	bic.w	r5, r5, #3
 801a2ae:	3508      	adds	r5, #8
 801a2b0:	2d0c      	cmp	r5, #12
 801a2b2:	bf38      	it	cc
 801a2b4:	250c      	movcc	r5, #12
 801a2b6:	2d00      	cmp	r5, #0
 801a2b8:	4606      	mov	r6, r0
 801a2ba:	db01      	blt.n	801a2c0 <_malloc_r+0x1c>
 801a2bc:	42a9      	cmp	r1, r5
 801a2be:	d904      	bls.n	801a2ca <_malloc_r+0x26>
 801a2c0:	230c      	movs	r3, #12
 801a2c2:	6033      	str	r3, [r6, #0]
 801a2c4:	2000      	movs	r0, #0
 801a2c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a2ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a3a0 <_malloc_r+0xfc>
 801a2ce:	f000 f87b 	bl	801a3c8 <__malloc_lock>
 801a2d2:	f8d8 3000 	ldr.w	r3, [r8]
 801a2d6:	461c      	mov	r4, r3
 801a2d8:	bb44      	cbnz	r4, 801a32c <_malloc_r+0x88>
 801a2da:	4629      	mov	r1, r5
 801a2dc:	4630      	mov	r0, r6
 801a2de:	f7ff ffbf 	bl	801a260 <sbrk_aligned>
 801a2e2:	1c43      	adds	r3, r0, #1
 801a2e4:	4604      	mov	r4, r0
 801a2e6:	d158      	bne.n	801a39a <_malloc_r+0xf6>
 801a2e8:	f8d8 4000 	ldr.w	r4, [r8]
 801a2ec:	4627      	mov	r7, r4
 801a2ee:	2f00      	cmp	r7, #0
 801a2f0:	d143      	bne.n	801a37a <_malloc_r+0xd6>
 801a2f2:	2c00      	cmp	r4, #0
 801a2f4:	d04b      	beq.n	801a38e <_malloc_r+0xea>
 801a2f6:	6823      	ldr	r3, [r4, #0]
 801a2f8:	4639      	mov	r1, r7
 801a2fa:	4630      	mov	r0, r6
 801a2fc:	eb04 0903 	add.w	r9, r4, r3
 801a300:	f001 f93c 	bl	801b57c <_sbrk_r>
 801a304:	4581      	cmp	r9, r0
 801a306:	d142      	bne.n	801a38e <_malloc_r+0xea>
 801a308:	6821      	ldr	r1, [r4, #0]
 801a30a:	1a6d      	subs	r5, r5, r1
 801a30c:	4629      	mov	r1, r5
 801a30e:	4630      	mov	r0, r6
 801a310:	f7ff ffa6 	bl	801a260 <sbrk_aligned>
 801a314:	3001      	adds	r0, #1
 801a316:	d03a      	beq.n	801a38e <_malloc_r+0xea>
 801a318:	6823      	ldr	r3, [r4, #0]
 801a31a:	442b      	add	r3, r5
 801a31c:	6023      	str	r3, [r4, #0]
 801a31e:	f8d8 3000 	ldr.w	r3, [r8]
 801a322:	685a      	ldr	r2, [r3, #4]
 801a324:	bb62      	cbnz	r2, 801a380 <_malloc_r+0xdc>
 801a326:	f8c8 7000 	str.w	r7, [r8]
 801a32a:	e00f      	b.n	801a34c <_malloc_r+0xa8>
 801a32c:	6822      	ldr	r2, [r4, #0]
 801a32e:	1b52      	subs	r2, r2, r5
 801a330:	d420      	bmi.n	801a374 <_malloc_r+0xd0>
 801a332:	2a0b      	cmp	r2, #11
 801a334:	d917      	bls.n	801a366 <_malloc_r+0xc2>
 801a336:	1961      	adds	r1, r4, r5
 801a338:	42a3      	cmp	r3, r4
 801a33a:	6025      	str	r5, [r4, #0]
 801a33c:	bf18      	it	ne
 801a33e:	6059      	strne	r1, [r3, #4]
 801a340:	6863      	ldr	r3, [r4, #4]
 801a342:	bf08      	it	eq
 801a344:	f8c8 1000 	streq.w	r1, [r8]
 801a348:	5162      	str	r2, [r4, r5]
 801a34a:	604b      	str	r3, [r1, #4]
 801a34c:	4630      	mov	r0, r6
 801a34e:	f000 f841 	bl	801a3d4 <__malloc_unlock>
 801a352:	f104 000b 	add.w	r0, r4, #11
 801a356:	1d23      	adds	r3, r4, #4
 801a358:	f020 0007 	bic.w	r0, r0, #7
 801a35c:	1ac2      	subs	r2, r0, r3
 801a35e:	bf1c      	itt	ne
 801a360:	1a1b      	subne	r3, r3, r0
 801a362:	50a3      	strne	r3, [r4, r2]
 801a364:	e7af      	b.n	801a2c6 <_malloc_r+0x22>
 801a366:	6862      	ldr	r2, [r4, #4]
 801a368:	42a3      	cmp	r3, r4
 801a36a:	bf0c      	ite	eq
 801a36c:	f8c8 2000 	streq.w	r2, [r8]
 801a370:	605a      	strne	r2, [r3, #4]
 801a372:	e7eb      	b.n	801a34c <_malloc_r+0xa8>
 801a374:	4623      	mov	r3, r4
 801a376:	6864      	ldr	r4, [r4, #4]
 801a378:	e7ae      	b.n	801a2d8 <_malloc_r+0x34>
 801a37a:	463c      	mov	r4, r7
 801a37c:	687f      	ldr	r7, [r7, #4]
 801a37e:	e7b6      	b.n	801a2ee <_malloc_r+0x4a>
 801a380:	461a      	mov	r2, r3
 801a382:	685b      	ldr	r3, [r3, #4]
 801a384:	42a3      	cmp	r3, r4
 801a386:	d1fb      	bne.n	801a380 <_malloc_r+0xdc>
 801a388:	2300      	movs	r3, #0
 801a38a:	6053      	str	r3, [r2, #4]
 801a38c:	e7de      	b.n	801a34c <_malloc_r+0xa8>
 801a38e:	230c      	movs	r3, #12
 801a390:	6033      	str	r3, [r6, #0]
 801a392:	4630      	mov	r0, r6
 801a394:	f000 f81e 	bl	801a3d4 <__malloc_unlock>
 801a398:	e794      	b.n	801a2c4 <_malloc_r+0x20>
 801a39a:	6005      	str	r5, [r0, #0]
 801a39c:	e7d6      	b.n	801a34c <_malloc_r+0xa8>
 801a39e:	bf00      	nop
 801a3a0:	20008cfc 	.word	0x20008cfc

0801a3a4 <__ascii_mbtowc>:
 801a3a4:	b082      	sub	sp, #8
 801a3a6:	b901      	cbnz	r1, 801a3aa <__ascii_mbtowc+0x6>
 801a3a8:	a901      	add	r1, sp, #4
 801a3aa:	b142      	cbz	r2, 801a3be <__ascii_mbtowc+0x1a>
 801a3ac:	b14b      	cbz	r3, 801a3c2 <__ascii_mbtowc+0x1e>
 801a3ae:	7813      	ldrb	r3, [r2, #0]
 801a3b0:	600b      	str	r3, [r1, #0]
 801a3b2:	7812      	ldrb	r2, [r2, #0]
 801a3b4:	1e10      	subs	r0, r2, #0
 801a3b6:	bf18      	it	ne
 801a3b8:	2001      	movne	r0, #1
 801a3ba:	b002      	add	sp, #8
 801a3bc:	4770      	bx	lr
 801a3be:	4610      	mov	r0, r2
 801a3c0:	e7fb      	b.n	801a3ba <__ascii_mbtowc+0x16>
 801a3c2:	f06f 0001 	mvn.w	r0, #1
 801a3c6:	e7f8      	b.n	801a3ba <__ascii_mbtowc+0x16>

0801a3c8 <__malloc_lock>:
 801a3c8:	4801      	ldr	r0, [pc, #4]	@ (801a3d0 <__malloc_lock+0x8>)
 801a3ca:	f7fe bd34 	b.w	8018e36 <__retarget_lock_acquire_recursive>
 801a3ce:	bf00      	nop
 801a3d0:	20008cf4 	.word	0x20008cf4

0801a3d4 <__malloc_unlock>:
 801a3d4:	4801      	ldr	r0, [pc, #4]	@ (801a3dc <__malloc_unlock+0x8>)
 801a3d6:	f7fe bd2f 	b.w	8018e38 <__retarget_lock_release_recursive>
 801a3da:	bf00      	nop
 801a3dc:	20008cf4 	.word	0x20008cf4

0801a3e0 <_Balloc>:
 801a3e0:	b570      	push	{r4, r5, r6, lr}
 801a3e2:	69c6      	ldr	r6, [r0, #28]
 801a3e4:	4604      	mov	r4, r0
 801a3e6:	460d      	mov	r5, r1
 801a3e8:	b976      	cbnz	r6, 801a408 <_Balloc+0x28>
 801a3ea:	2010      	movs	r0, #16
 801a3ec:	f7ff ff30 	bl	801a250 <malloc>
 801a3f0:	4602      	mov	r2, r0
 801a3f2:	61e0      	str	r0, [r4, #28]
 801a3f4:	b920      	cbnz	r0, 801a400 <_Balloc+0x20>
 801a3f6:	4b18      	ldr	r3, [pc, #96]	@ (801a458 <_Balloc+0x78>)
 801a3f8:	4818      	ldr	r0, [pc, #96]	@ (801a45c <_Balloc+0x7c>)
 801a3fa:	216b      	movs	r1, #107	@ 0x6b
 801a3fc:	f7fe fd3a 	bl	8018e74 <__assert_func>
 801a400:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a404:	6006      	str	r6, [r0, #0]
 801a406:	60c6      	str	r6, [r0, #12]
 801a408:	69e6      	ldr	r6, [r4, #28]
 801a40a:	68f3      	ldr	r3, [r6, #12]
 801a40c:	b183      	cbz	r3, 801a430 <_Balloc+0x50>
 801a40e:	69e3      	ldr	r3, [r4, #28]
 801a410:	68db      	ldr	r3, [r3, #12]
 801a412:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a416:	b9b8      	cbnz	r0, 801a448 <_Balloc+0x68>
 801a418:	2101      	movs	r1, #1
 801a41a:	fa01 f605 	lsl.w	r6, r1, r5
 801a41e:	1d72      	adds	r2, r6, #5
 801a420:	0092      	lsls	r2, r2, #2
 801a422:	4620      	mov	r0, r4
 801a424:	f001 f8c1 	bl	801b5aa <_calloc_r>
 801a428:	b160      	cbz	r0, 801a444 <_Balloc+0x64>
 801a42a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a42e:	e00e      	b.n	801a44e <_Balloc+0x6e>
 801a430:	2221      	movs	r2, #33	@ 0x21
 801a432:	2104      	movs	r1, #4
 801a434:	4620      	mov	r0, r4
 801a436:	f001 f8b8 	bl	801b5aa <_calloc_r>
 801a43a:	69e3      	ldr	r3, [r4, #28]
 801a43c:	60f0      	str	r0, [r6, #12]
 801a43e:	68db      	ldr	r3, [r3, #12]
 801a440:	2b00      	cmp	r3, #0
 801a442:	d1e4      	bne.n	801a40e <_Balloc+0x2e>
 801a444:	2000      	movs	r0, #0
 801a446:	bd70      	pop	{r4, r5, r6, pc}
 801a448:	6802      	ldr	r2, [r0, #0]
 801a44a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a44e:	2300      	movs	r3, #0
 801a450:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a454:	e7f7      	b.n	801a446 <_Balloc+0x66>
 801a456:	bf00      	nop
 801a458:	0801e9fa 	.word	0x0801e9fa
 801a45c:	0801ed69 	.word	0x0801ed69

0801a460 <_Bfree>:
 801a460:	b570      	push	{r4, r5, r6, lr}
 801a462:	69c6      	ldr	r6, [r0, #28]
 801a464:	4605      	mov	r5, r0
 801a466:	460c      	mov	r4, r1
 801a468:	b976      	cbnz	r6, 801a488 <_Bfree+0x28>
 801a46a:	2010      	movs	r0, #16
 801a46c:	f7ff fef0 	bl	801a250 <malloc>
 801a470:	4602      	mov	r2, r0
 801a472:	61e8      	str	r0, [r5, #28]
 801a474:	b920      	cbnz	r0, 801a480 <_Bfree+0x20>
 801a476:	4b09      	ldr	r3, [pc, #36]	@ (801a49c <_Bfree+0x3c>)
 801a478:	4809      	ldr	r0, [pc, #36]	@ (801a4a0 <_Bfree+0x40>)
 801a47a:	218f      	movs	r1, #143	@ 0x8f
 801a47c:	f7fe fcfa 	bl	8018e74 <__assert_func>
 801a480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a484:	6006      	str	r6, [r0, #0]
 801a486:	60c6      	str	r6, [r0, #12]
 801a488:	b13c      	cbz	r4, 801a49a <_Bfree+0x3a>
 801a48a:	69eb      	ldr	r3, [r5, #28]
 801a48c:	6862      	ldr	r2, [r4, #4]
 801a48e:	68db      	ldr	r3, [r3, #12]
 801a490:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a494:	6021      	str	r1, [r4, #0]
 801a496:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a49a:	bd70      	pop	{r4, r5, r6, pc}
 801a49c:	0801e9fa 	.word	0x0801e9fa
 801a4a0:	0801ed69 	.word	0x0801ed69

0801a4a4 <__multadd>:
 801a4a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4a8:	690d      	ldr	r5, [r1, #16]
 801a4aa:	4607      	mov	r7, r0
 801a4ac:	460c      	mov	r4, r1
 801a4ae:	461e      	mov	r6, r3
 801a4b0:	f101 0c14 	add.w	ip, r1, #20
 801a4b4:	2000      	movs	r0, #0
 801a4b6:	f8dc 3000 	ldr.w	r3, [ip]
 801a4ba:	b299      	uxth	r1, r3
 801a4bc:	fb02 6101 	mla	r1, r2, r1, r6
 801a4c0:	0c1e      	lsrs	r6, r3, #16
 801a4c2:	0c0b      	lsrs	r3, r1, #16
 801a4c4:	fb02 3306 	mla	r3, r2, r6, r3
 801a4c8:	b289      	uxth	r1, r1
 801a4ca:	3001      	adds	r0, #1
 801a4cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a4d0:	4285      	cmp	r5, r0
 801a4d2:	f84c 1b04 	str.w	r1, [ip], #4
 801a4d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a4da:	dcec      	bgt.n	801a4b6 <__multadd+0x12>
 801a4dc:	b30e      	cbz	r6, 801a522 <__multadd+0x7e>
 801a4de:	68a3      	ldr	r3, [r4, #8]
 801a4e0:	42ab      	cmp	r3, r5
 801a4e2:	dc19      	bgt.n	801a518 <__multadd+0x74>
 801a4e4:	6861      	ldr	r1, [r4, #4]
 801a4e6:	4638      	mov	r0, r7
 801a4e8:	3101      	adds	r1, #1
 801a4ea:	f7ff ff79 	bl	801a3e0 <_Balloc>
 801a4ee:	4680      	mov	r8, r0
 801a4f0:	b928      	cbnz	r0, 801a4fe <__multadd+0x5a>
 801a4f2:	4602      	mov	r2, r0
 801a4f4:	4b0c      	ldr	r3, [pc, #48]	@ (801a528 <__multadd+0x84>)
 801a4f6:	480d      	ldr	r0, [pc, #52]	@ (801a52c <__multadd+0x88>)
 801a4f8:	21ba      	movs	r1, #186	@ 0xba
 801a4fa:	f7fe fcbb 	bl	8018e74 <__assert_func>
 801a4fe:	6922      	ldr	r2, [r4, #16]
 801a500:	3202      	adds	r2, #2
 801a502:	f104 010c 	add.w	r1, r4, #12
 801a506:	0092      	lsls	r2, r2, #2
 801a508:	300c      	adds	r0, #12
 801a50a:	f7fe fc96 	bl	8018e3a <memcpy>
 801a50e:	4621      	mov	r1, r4
 801a510:	4638      	mov	r0, r7
 801a512:	f7ff ffa5 	bl	801a460 <_Bfree>
 801a516:	4644      	mov	r4, r8
 801a518:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a51c:	3501      	adds	r5, #1
 801a51e:	615e      	str	r6, [r3, #20]
 801a520:	6125      	str	r5, [r4, #16]
 801a522:	4620      	mov	r0, r4
 801a524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a528:	0801ecf8 	.word	0x0801ecf8
 801a52c:	0801ed69 	.word	0x0801ed69

0801a530 <__s2b>:
 801a530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a534:	460c      	mov	r4, r1
 801a536:	4615      	mov	r5, r2
 801a538:	461f      	mov	r7, r3
 801a53a:	2209      	movs	r2, #9
 801a53c:	3308      	adds	r3, #8
 801a53e:	4606      	mov	r6, r0
 801a540:	fb93 f3f2 	sdiv	r3, r3, r2
 801a544:	2100      	movs	r1, #0
 801a546:	2201      	movs	r2, #1
 801a548:	429a      	cmp	r2, r3
 801a54a:	db09      	blt.n	801a560 <__s2b+0x30>
 801a54c:	4630      	mov	r0, r6
 801a54e:	f7ff ff47 	bl	801a3e0 <_Balloc>
 801a552:	b940      	cbnz	r0, 801a566 <__s2b+0x36>
 801a554:	4602      	mov	r2, r0
 801a556:	4b19      	ldr	r3, [pc, #100]	@ (801a5bc <__s2b+0x8c>)
 801a558:	4819      	ldr	r0, [pc, #100]	@ (801a5c0 <__s2b+0x90>)
 801a55a:	21d3      	movs	r1, #211	@ 0xd3
 801a55c:	f7fe fc8a 	bl	8018e74 <__assert_func>
 801a560:	0052      	lsls	r2, r2, #1
 801a562:	3101      	adds	r1, #1
 801a564:	e7f0      	b.n	801a548 <__s2b+0x18>
 801a566:	9b08      	ldr	r3, [sp, #32]
 801a568:	6143      	str	r3, [r0, #20]
 801a56a:	2d09      	cmp	r5, #9
 801a56c:	f04f 0301 	mov.w	r3, #1
 801a570:	6103      	str	r3, [r0, #16]
 801a572:	dd16      	ble.n	801a5a2 <__s2b+0x72>
 801a574:	f104 0909 	add.w	r9, r4, #9
 801a578:	46c8      	mov	r8, r9
 801a57a:	442c      	add	r4, r5
 801a57c:	f818 3b01 	ldrb.w	r3, [r8], #1
 801a580:	4601      	mov	r1, r0
 801a582:	3b30      	subs	r3, #48	@ 0x30
 801a584:	220a      	movs	r2, #10
 801a586:	4630      	mov	r0, r6
 801a588:	f7ff ff8c 	bl	801a4a4 <__multadd>
 801a58c:	45a0      	cmp	r8, r4
 801a58e:	d1f5      	bne.n	801a57c <__s2b+0x4c>
 801a590:	f1a5 0408 	sub.w	r4, r5, #8
 801a594:	444c      	add	r4, r9
 801a596:	1b2d      	subs	r5, r5, r4
 801a598:	1963      	adds	r3, r4, r5
 801a59a:	42bb      	cmp	r3, r7
 801a59c:	db04      	blt.n	801a5a8 <__s2b+0x78>
 801a59e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a5a2:	340a      	adds	r4, #10
 801a5a4:	2509      	movs	r5, #9
 801a5a6:	e7f6      	b.n	801a596 <__s2b+0x66>
 801a5a8:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a5ac:	4601      	mov	r1, r0
 801a5ae:	3b30      	subs	r3, #48	@ 0x30
 801a5b0:	220a      	movs	r2, #10
 801a5b2:	4630      	mov	r0, r6
 801a5b4:	f7ff ff76 	bl	801a4a4 <__multadd>
 801a5b8:	e7ee      	b.n	801a598 <__s2b+0x68>
 801a5ba:	bf00      	nop
 801a5bc:	0801ecf8 	.word	0x0801ecf8
 801a5c0:	0801ed69 	.word	0x0801ed69

0801a5c4 <__hi0bits>:
 801a5c4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a5c8:	4603      	mov	r3, r0
 801a5ca:	bf36      	itet	cc
 801a5cc:	0403      	lslcc	r3, r0, #16
 801a5ce:	2000      	movcs	r0, #0
 801a5d0:	2010      	movcc	r0, #16
 801a5d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a5d6:	bf3c      	itt	cc
 801a5d8:	021b      	lslcc	r3, r3, #8
 801a5da:	3008      	addcc	r0, #8
 801a5dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a5e0:	bf3c      	itt	cc
 801a5e2:	011b      	lslcc	r3, r3, #4
 801a5e4:	3004      	addcc	r0, #4
 801a5e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a5ea:	bf3c      	itt	cc
 801a5ec:	009b      	lslcc	r3, r3, #2
 801a5ee:	3002      	addcc	r0, #2
 801a5f0:	2b00      	cmp	r3, #0
 801a5f2:	db05      	blt.n	801a600 <__hi0bits+0x3c>
 801a5f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a5f8:	f100 0001 	add.w	r0, r0, #1
 801a5fc:	bf08      	it	eq
 801a5fe:	2020      	moveq	r0, #32
 801a600:	4770      	bx	lr

0801a602 <__lo0bits>:
 801a602:	6803      	ldr	r3, [r0, #0]
 801a604:	4602      	mov	r2, r0
 801a606:	f013 0007 	ands.w	r0, r3, #7
 801a60a:	d00b      	beq.n	801a624 <__lo0bits+0x22>
 801a60c:	07d9      	lsls	r1, r3, #31
 801a60e:	d421      	bmi.n	801a654 <__lo0bits+0x52>
 801a610:	0798      	lsls	r0, r3, #30
 801a612:	bf49      	itett	mi
 801a614:	085b      	lsrmi	r3, r3, #1
 801a616:	089b      	lsrpl	r3, r3, #2
 801a618:	2001      	movmi	r0, #1
 801a61a:	6013      	strmi	r3, [r2, #0]
 801a61c:	bf5c      	itt	pl
 801a61e:	6013      	strpl	r3, [r2, #0]
 801a620:	2002      	movpl	r0, #2
 801a622:	4770      	bx	lr
 801a624:	b299      	uxth	r1, r3
 801a626:	b909      	cbnz	r1, 801a62c <__lo0bits+0x2a>
 801a628:	0c1b      	lsrs	r3, r3, #16
 801a62a:	2010      	movs	r0, #16
 801a62c:	b2d9      	uxtb	r1, r3
 801a62e:	b909      	cbnz	r1, 801a634 <__lo0bits+0x32>
 801a630:	3008      	adds	r0, #8
 801a632:	0a1b      	lsrs	r3, r3, #8
 801a634:	0719      	lsls	r1, r3, #28
 801a636:	bf04      	itt	eq
 801a638:	091b      	lsreq	r3, r3, #4
 801a63a:	3004      	addeq	r0, #4
 801a63c:	0799      	lsls	r1, r3, #30
 801a63e:	bf04      	itt	eq
 801a640:	089b      	lsreq	r3, r3, #2
 801a642:	3002      	addeq	r0, #2
 801a644:	07d9      	lsls	r1, r3, #31
 801a646:	d403      	bmi.n	801a650 <__lo0bits+0x4e>
 801a648:	085b      	lsrs	r3, r3, #1
 801a64a:	f100 0001 	add.w	r0, r0, #1
 801a64e:	d003      	beq.n	801a658 <__lo0bits+0x56>
 801a650:	6013      	str	r3, [r2, #0]
 801a652:	4770      	bx	lr
 801a654:	2000      	movs	r0, #0
 801a656:	4770      	bx	lr
 801a658:	2020      	movs	r0, #32
 801a65a:	4770      	bx	lr

0801a65c <__i2b>:
 801a65c:	b510      	push	{r4, lr}
 801a65e:	460c      	mov	r4, r1
 801a660:	2101      	movs	r1, #1
 801a662:	f7ff febd 	bl	801a3e0 <_Balloc>
 801a666:	4602      	mov	r2, r0
 801a668:	b928      	cbnz	r0, 801a676 <__i2b+0x1a>
 801a66a:	4b05      	ldr	r3, [pc, #20]	@ (801a680 <__i2b+0x24>)
 801a66c:	4805      	ldr	r0, [pc, #20]	@ (801a684 <__i2b+0x28>)
 801a66e:	f240 1145 	movw	r1, #325	@ 0x145
 801a672:	f7fe fbff 	bl	8018e74 <__assert_func>
 801a676:	2301      	movs	r3, #1
 801a678:	6144      	str	r4, [r0, #20]
 801a67a:	6103      	str	r3, [r0, #16]
 801a67c:	bd10      	pop	{r4, pc}
 801a67e:	bf00      	nop
 801a680:	0801ecf8 	.word	0x0801ecf8
 801a684:	0801ed69 	.word	0x0801ed69

0801a688 <__multiply>:
 801a688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a68c:	4614      	mov	r4, r2
 801a68e:	690a      	ldr	r2, [r1, #16]
 801a690:	6923      	ldr	r3, [r4, #16]
 801a692:	429a      	cmp	r2, r3
 801a694:	bfa8      	it	ge
 801a696:	4623      	movge	r3, r4
 801a698:	460f      	mov	r7, r1
 801a69a:	bfa4      	itt	ge
 801a69c:	460c      	movge	r4, r1
 801a69e:	461f      	movge	r7, r3
 801a6a0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801a6a4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801a6a8:	68a3      	ldr	r3, [r4, #8]
 801a6aa:	6861      	ldr	r1, [r4, #4]
 801a6ac:	eb0a 0609 	add.w	r6, sl, r9
 801a6b0:	42b3      	cmp	r3, r6
 801a6b2:	b085      	sub	sp, #20
 801a6b4:	bfb8      	it	lt
 801a6b6:	3101      	addlt	r1, #1
 801a6b8:	f7ff fe92 	bl	801a3e0 <_Balloc>
 801a6bc:	b930      	cbnz	r0, 801a6cc <__multiply+0x44>
 801a6be:	4602      	mov	r2, r0
 801a6c0:	4b44      	ldr	r3, [pc, #272]	@ (801a7d4 <__multiply+0x14c>)
 801a6c2:	4845      	ldr	r0, [pc, #276]	@ (801a7d8 <__multiply+0x150>)
 801a6c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a6c8:	f7fe fbd4 	bl	8018e74 <__assert_func>
 801a6cc:	f100 0514 	add.w	r5, r0, #20
 801a6d0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801a6d4:	462b      	mov	r3, r5
 801a6d6:	2200      	movs	r2, #0
 801a6d8:	4543      	cmp	r3, r8
 801a6da:	d321      	bcc.n	801a720 <__multiply+0x98>
 801a6dc:	f107 0114 	add.w	r1, r7, #20
 801a6e0:	f104 0214 	add.w	r2, r4, #20
 801a6e4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801a6e8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801a6ec:	9302      	str	r3, [sp, #8]
 801a6ee:	1b13      	subs	r3, r2, r4
 801a6f0:	3b15      	subs	r3, #21
 801a6f2:	f023 0303 	bic.w	r3, r3, #3
 801a6f6:	3304      	adds	r3, #4
 801a6f8:	f104 0715 	add.w	r7, r4, #21
 801a6fc:	42ba      	cmp	r2, r7
 801a6fe:	bf38      	it	cc
 801a700:	2304      	movcc	r3, #4
 801a702:	9301      	str	r3, [sp, #4]
 801a704:	9b02      	ldr	r3, [sp, #8]
 801a706:	9103      	str	r1, [sp, #12]
 801a708:	428b      	cmp	r3, r1
 801a70a:	d80c      	bhi.n	801a726 <__multiply+0x9e>
 801a70c:	2e00      	cmp	r6, #0
 801a70e:	dd03      	ble.n	801a718 <__multiply+0x90>
 801a710:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801a714:	2b00      	cmp	r3, #0
 801a716:	d05b      	beq.n	801a7d0 <__multiply+0x148>
 801a718:	6106      	str	r6, [r0, #16]
 801a71a:	b005      	add	sp, #20
 801a71c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a720:	f843 2b04 	str.w	r2, [r3], #4
 801a724:	e7d8      	b.n	801a6d8 <__multiply+0x50>
 801a726:	f8b1 a000 	ldrh.w	sl, [r1]
 801a72a:	f1ba 0f00 	cmp.w	sl, #0
 801a72e:	d024      	beq.n	801a77a <__multiply+0xf2>
 801a730:	f104 0e14 	add.w	lr, r4, #20
 801a734:	46a9      	mov	r9, r5
 801a736:	f04f 0c00 	mov.w	ip, #0
 801a73a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a73e:	f8d9 3000 	ldr.w	r3, [r9]
 801a742:	fa1f fb87 	uxth.w	fp, r7
 801a746:	b29b      	uxth	r3, r3
 801a748:	fb0a 330b 	mla	r3, sl, fp, r3
 801a74c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801a750:	f8d9 7000 	ldr.w	r7, [r9]
 801a754:	4463      	add	r3, ip
 801a756:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801a75a:	fb0a c70b 	mla	r7, sl, fp, ip
 801a75e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801a762:	b29b      	uxth	r3, r3
 801a764:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801a768:	4572      	cmp	r2, lr
 801a76a:	f849 3b04 	str.w	r3, [r9], #4
 801a76e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801a772:	d8e2      	bhi.n	801a73a <__multiply+0xb2>
 801a774:	9b01      	ldr	r3, [sp, #4]
 801a776:	f845 c003 	str.w	ip, [r5, r3]
 801a77a:	9b03      	ldr	r3, [sp, #12]
 801a77c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a780:	3104      	adds	r1, #4
 801a782:	f1b9 0f00 	cmp.w	r9, #0
 801a786:	d021      	beq.n	801a7cc <__multiply+0x144>
 801a788:	682b      	ldr	r3, [r5, #0]
 801a78a:	f104 0c14 	add.w	ip, r4, #20
 801a78e:	46ae      	mov	lr, r5
 801a790:	f04f 0a00 	mov.w	sl, #0
 801a794:	f8bc b000 	ldrh.w	fp, [ip]
 801a798:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801a79c:	fb09 770b 	mla	r7, r9, fp, r7
 801a7a0:	4457      	add	r7, sl
 801a7a2:	b29b      	uxth	r3, r3
 801a7a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801a7a8:	f84e 3b04 	str.w	r3, [lr], #4
 801a7ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a7b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a7b4:	f8be 3000 	ldrh.w	r3, [lr]
 801a7b8:	fb09 330a 	mla	r3, r9, sl, r3
 801a7bc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801a7c0:	4562      	cmp	r2, ip
 801a7c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a7c6:	d8e5      	bhi.n	801a794 <__multiply+0x10c>
 801a7c8:	9f01      	ldr	r7, [sp, #4]
 801a7ca:	51eb      	str	r3, [r5, r7]
 801a7cc:	3504      	adds	r5, #4
 801a7ce:	e799      	b.n	801a704 <__multiply+0x7c>
 801a7d0:	3e01      	subs	r6, #1
 801a7d2:	e79b      	b.n	801a70c <__multiply+0x84>
 801a7d4:	0801ecf8 	.word	0x0801ecf8
 801a7d8:	0801ed69 	.word	0x0801ed69

0801a7dc <__pow5mult>:
 801a7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a7e0:	4615      	mov	r5, r2
 801a7e2:	f012 0203 	ands.w	r2, r2, #3
 801a7e6:	4607      	mov	r7, r0
 801a7e8:	460e      	mov	r6, r1
 801a7ea:	d007      	beq.n	801a7fc <__pow5mult+0x20>
 801a7ec:	4c25      	ldr	r4, [pc, #148]	@ (801a884 <__pow5mult+0xa8>)
 801a7ee:	3a01      	subs	r2, #1
 801a7f0:	2300      	movs	r3, #0
 801a7f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a7f6:	f7ff fe55 	bl	801a4a4 <__multadd>
 801a7fa:	4606      	mov	r6, r0
 801a7fc:	10ad      	asrs	r5, r5, #2
 801a7fe:	d03d      	beq.n	801a87c <__pow5mult+0xa0>
 801a800:	69fc      	ldr	r4, [r7, #28]
 801a802:	b97c      	cbnz	r4, 801a824 <__pow5mult+0x48>
 801a804:	2010      	movs	r0, #16
 801a806:	f7ff fd23 	bl	801a250 <malloc>
 801a80a:	4602      	mov	r2, r0
 801a80c:	61f8      	str	r0, [r7, #28]
 801a80e:	b928      	cbnz	r0, 801a81c <__pow5mult+0x40>
 801a810:	4b1d      	ldr	r3, [pc, #116]	@ (801a888 <__pow5mult+0xac>)
 801a812:	481e      	ldr	r0, [pc, #120]	@ (801a88c <__pow5mult+0xb0>)
 801a814:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a818:	f7fe fb2c 	bl	8018e74 <__assert_func>
 801a81c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a820:	6004      	str	r4, [r0, #0]
 801a822:	60c4      	str	r4, [r0, #12]
 801a824:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a828:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a82c:	b94c      	cbnz	r4, 801a842 <__pow5mult+0x66>
 801a82e:	f240 2171 	movw	r1, #625	@ 0x271
 801a832:	4638      	mov	r0, r7
 801a834:	f7ff ff12 	bl	801a65c <__i2b>
 801a838:	2300      	movs	r3, #0
 801a83a:	f8c8 0008 	str.w	r0, [r8, #8]
 801a83e:	4604      	mov	r4, r0
 801a840:	6003      	str	r3, [r0, #0]
 801a842:	f04f 0900 	mov.w	r9, #0
 801a846:	07eb      	lsls	r3, r5, #31
 801a848:	d50a      	bpl.n	801a860 <__pow5mult+0x84>
 801a84a:	4631      	mov	r1, r6
 801a84c:	4622      	mov	r2, r4
 801a84e:	4638      	mov	r0, r7
 801a850:	f7ff ff1a 	bl	801a688 <__multiply>
 801a854:	4631      	mov	r1, r6
 801a856:	4680      	mov	r8, r0
 801a858:	4638      	mov	r0, r7
 801a85a:	f7ff fe01 	bl	801a460 <_Bfree>
 801a85e:	4646      	mov	r6, r8
 801a860:	106d      	asrs	r5, r5, #1
 801a862:	d00b      	beq.n	801a87c <__pow5mult+0xa0>
 801a864:	6820      	ldr	r0, [r4, #0]
 801a866:	b938      	cbnz	r0, 801a878 <__pow5mult+0x9c>
 801a868:	4622      	mov	r2, r4
 801a86a:	4621      	mov	r1, r4
 801a86c:	4638      	mov	r0, r7
 801a86e:	f7ff ff0b 	bl	801a688 <__multiply>
 801a872:	6020      	str	r0, [r4, #0]
 801a874:	f8c0 9000 	str.w	r9, [r0]
 801a878:	4604      	mov	r4, r0
 801a87a:	e7e4      	b.n	801a846 <__pow5mult+0x6a>
 801a87c:	4630      	mov	r0, r6
 801a87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a882:	bf00      	nop
 801a884:	0801edc4 	.word	0x0801edc4
 801a888:	0801e9fa 	.word	0x0801e9fa
 801a88c:	0801ed69 	.word	0x0801ed69

0801a890 <__lshift>:
 801a890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a894:	460c      	mov	r4, r1
 801a896:	6849      	ldr	r1, [r1, #4]
 801a898:	6923      	ldr	r3, [r4, #16]
 801a89a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a89e:	68a3      	ldr	r3, [r4, #8]
 801a8a0:	4607      	mov	r7, r0
 801a8a2:	4691      	mov	r9, r2
 801a8a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a8a8:	f108 0601 	add.w	r6, r8, #1
 801a8ac:	42b3      	cmp	r3, r6
 801a8ae:	db0b      	blt.n	801a8c8 <__lshift+0x38>
 801a8b0:	4638      	mov	r0, r7
 801a8b2:	f7ff fd95 	bl	801a3e0 <_Balloc>
 801a8b6:	4605      	mov	r5, r0
 801a8b8:	b948      	cbnz	r0, 801a8ce <__lshift+0x3e>
 801a8ba:	4602      	mov	r2, r0
 801a8bc:	4b28      	ldr	r3, [pc, #160]	@ (801a960 <__lshift+0xd0>)
 801a8be:	4829      	ldr	r0, [pc, #164]	@ (801a964 <__lshift+0xd4>)
 801a8c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a8c4:	f7fe fad6 	bl	8018e74 <__assert_func>
 801a8c8:	3101      	adds	r1, #1
 801a8ca:	005b      	lsls	r3, r3, #1
 801a8cc:	e7ee      	b.n	801a8ac <__lshift+0x1c>
 801a8ce:	2300      	movs	r3, #0
 801a8d0:	f100 0114 	add.w	r1, r0, #20
 801a8d4:	f100 0210 	add.w	r2, r0, #16
 801a8d8:	4618      	mov	r0, r3
 801a8da:	4553      	cmp	r3, sl
 801a8dc:	db33      	blt.n	801a946 <__lshift+0xb6>
 801a8de:	6920      	ldr	r0, [r4, #16]
 801a8e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a8e4:	f104 0314 	add.w	r3, r4, #20
 801a8e8:	f019 091f 	ands.w	r9, r9, #31
 801a8ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a8f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a8f4:	d02b      	beq.n	801a94e <__lshift+0xbe>
 801a8f6:	f1c9 0e20 	rsb	lr, r9, #32
 801a8fa:	468a      	mov	sl, r1
 801a8fc:	2200      	movs	r2, #0
 801a8fe:	6818      	ldr	r0, [r3, #0]
 801a900:	fa00 f009 	lsl.w	r0, r0, r9
 801a904:	4310      	orrs	r0, r2
 801a906:	f84a 0b04 	str.w	r0, [sl], #4
 801a90a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a90e:	459c      	cmp	ip, r3
 801a910:	fa22 f20e 	lsr.w	r2, r2, lr
 801a914:	d8f3      	bhi.n	801a8fe <__lshift+0x6e>
 801a916:	ebac 0304 	sub.w	r3, ip, r4
 801a91a:	3b15      	subs	r3, #21
 801a91c:	f023 0303 	bic.w	r3, r3, #3
 801a920:	3304      	adds	r3, #4
 801a922:	f104 0015 	add.w	r0, r4, #21
 801a926:	4584      	cmp	ip, r0
 801a928:	bf38      	it	cc
 801a92a:	2304      	movcc	r3, #4
 801a92c:	50ca      	str	r2, [r1, r3]
 801a92e:	b10a      	cbz	r2, 801a934 <__lshift+0xa4>
 801a930:	f108 0602 	add.w	r6, r8, #2
 801a934:	3e01      	subs	r6, #1
 801a936:	4638      	mov	r0, r7
 801a938:	612e      	str	r6, [r5, #16]
 801a93a:	4621      	mov	r1, r4
 801a93c:	f7ff fd90 	bl	801a460 <_Bfree>
 801a940:	4628      	mov	r0, r5
 801a942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a946:	f842 0f04 	str.w	r0, [r2, #4]!
 801a94a:	3301      	adds	r3, #1
 801a94c:	e7c5      	b.n	801a8da <__lshift+0x4a>
 801a94e:	3904      	subs	r1, #4
 801a950:	f853 2b04 	ldr.w	r2, [r3], #4
 801a954:	f841 2f04 	str.w	r2, [r1, #4]!
 801a958:	459c      	cmp	ip, r3
 801a95a:	d8f9      	bhi.n	801a950 <__lshift+0xc0>
 801a95c:	e7ea      	b.n	801a934 <__lshift+0xa4>
 801a95e:	bf00      	nop
 801a960:	0801ecf8 	.word	0x0801ecf8
 801a964:	0801ed69 	.word	0x0801ed69

0801a968 <__mcmp>:
 801a968:	690a      	ldr	r2, [r1, #16]
 801a96a:	4603      	mov	r3, r0
 801a96c:	6900      	ldr	r0, [r0, #16]
 801a96e:	1a80      	subs	r0, r0, r2
 801a970:	b530      	push	{r4, r5, lr}
 801a972:	d10e      	bne.n	801a992 <__mcmp+0x2a>
 801a974:	3314      	adds	r3, #20
 801a976:	3114      	adds	r1, #20
 801a978:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a97c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a980:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a984:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a988:	4295      	cmp	r5, r2
 801a98a:	d003      	beq.n	801a994 <__mcmp+0x2c>
 801a98c:	d205      	bcs.n	801a99a <__mcmp+0x32>
 801a98e:	f04f 30ff 	mov.w	r0, #4294967295
 801a992:	bd30      	pop	{r4, r5, pc}
 801a994:	42a3      	cmp	r3, r4
 801a996:	d3f3      	bcc.n	801a980 <__mcmp+0x18>
 801a998:	e7fb      	b.n	801a992 <__mcmp+0x2a>
 801a99a:	2001      	movs	r0, #1
 801a99c:	e7f9      	b.n	801a992 <__mcmp+0x2a>
	...

0801a9a0 <__mdiff>:
 801a9a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a9a4:	4689      	mov	r9, r1
 801a9a6:	4606      	mov	r6, r0
 801a9a8:	4611      	mov	r1, r2
 801a9aa:	4648      	mov	r0, r9
 801a9ac:	4614      	mov	r4, r2
 801a9ae:	f7ff ffdb 	bl	801a968 <__mcmp>
 801a9b2:	1e05      	subs	r5, r0, #0
 801a9b4:	d112      	bne.n	801a9dc <__mdiff+0x3c>
 801a9b6:	4629      	mov	r1, r5
 801a9b8:	4630      	mov	r0, r6
 801a9ba:	f7ff fd11 	bl	801a3e0 <_Balloc>
 801a9be:	4602      	mov	r2, r0
 801a9c0:	b928      	cbnz	r0, 801a9ce <__mdiff+0x2e>
 801a9c2:	4b3f      	ldr	r3, [pc, #252]	@ (801aac0 <__mdiff+0x120>)
 801a9c4:	f240 2137 	movw	r1, #567	@ 0x237
 801a9c8:	483e      	ldr	r0, [pc, #248]	@ (801aac4 <__mdiff+0x124>)
 801a9ca:	f7fe fa53 	bl	8018e74 <__assert_func>
 801a9ce:	2301      	movs	r3, #1
 801a9d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a9d4:	4610      	mov	r0, r2
 801a9d6:	b003      	add	sp, #12
 801a9d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a9dc:	bfbc      	itt	lt
 801a9de:	464b      	movlt	r3, r9
 801a9e0:	46a1      	movlt	r9, r4
 801a9e2:	4630      	mov	r0, r6
 801a9e4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a9e8:	bfba      	itte	lt
 801a9ea:	461c      	movlt	r4, r3
 801a9ec:	2501      	movlt	r5, #1
 801a9ee:	2500      	movge	r5, #0
 801a9f0:	f7ff fcf6 	bl	801a3e0 <_Balloc>
 801a9f4:	4602      	mov	r2, r0
 801a9f6:	b918      	cbnz	r0, 801aa00 <__mdiff+0x60>
 801a9f8:	4b31      	ldr	r3, [pc, #196]	@ (801aac0 <__mdiff+0x120>)
 801a9fa:	f240 2145 	movw	r1, #581	@ 0x245
 801a9fe:	e7e3      	b.n	801a9c8 <__mdiff+0x28>
 801aa00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801aa04:	6926      	ldr	r6, [r4, #16]
 801aa06:	60c5      	str	r5, [r0, #12]
 801aa08:	f109 0310 	add.w	r3, r9, #16
 801aa0c:	f109 0514 	add.w	r5, r9, #20
 801aa10:	f104 0e14 	add.w	lr, r4, #20
 801aa14:	f100 0b14 	add.w	fp, r0, #20
 801aa18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801aa1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801aa20:	9301      	str	r3, [sp, #4]
 801aa22:	46d9      	mov	r9, fp
 801aa24:	f04f 0c00 	mov.w	ip, #0
 801aa28:	9b01      	ldr	r3, [sp, #4]
 801aa2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801aa2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 801aa32:	9301      	str	r3, [sp, #4]
 801aa34:	fa1f f38a 	uxth.w	r3, sl
 801aa38:	4619      	mov	r1, r3
 801aa3a:	b283      	uxth	r3, r0
 801aa3c:	1acb      	subs	r3, r1, r3
 801aa3e:	0c00      	lsrs	r0, r0, #16
 801aa40:	4463      	add	r3, ip
 801aa42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801aa46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801aa4a:	b29b      	uxth	r3, r3
 801aa4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801aa50:	4576      	cmp	r6, lr
 801aa52:	f849 3b04 	str.w	r3, [r9], #4
 801aa56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801aa5a:	d8e5      	bhi.n	801aa28 <__mdiff+0x88>
 801aa5c:	1b33      	subs	r3, r6, r4
 801aa5e:	3b15      	subs	r3, #21
 801aa60:	f023 0303 	bic.w	r3, r3, #3
 801aa64:	3415      	adds	r4, #21
 801aa66:	3304      	adds	r3, #4
 801aa68:	42a6      	cmp	r6, r4
 801aa6a:	bf38      	it	cc
 801aa6c:	2304      	movcc	r3, #4
 801aa6e:	441d      	add	r5, r3
 801aa70:	445b      	add	r3, fp
 801aa72:	461e      	mov	r6, r3
 801aa74:	462c      	mov	r4, r5
 801aa76:	4544      	cmp	r4, r8
 801aa78:	d30e      	bcc.n	801aa98 <__mdiff+0xf8>
 801aa7a:	f108 0103 	add.w	r1, r8, #3
 801aa7e:	1b49      	subs	r1, r1, r5
 801aa80:	f021 0103 	bic.w	r1, r1, #3
 801aa84:	3d03      	subs	r5, #3
 801aa86:	45a8      	cmp	r8, r5
 801aa88:	bf38      	it	cc
 801aa8a:	2100      	movcc	r1, #0
 801aa8c:	440b      	add	r3, r1
 801aa8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801aa92:	b191      	cbz	r1, 801aaba <__mdiff+0x11a>
 801aa94:	6117      	str	r7, [r2, #16]
 801aa96:	e79d      	b.n	801a9d4 <__mdiff+0x34>
 801aa98:	f854 1b04 	ldr.w	r1, [r4], #4
 801aa9c:	46e6      	mov	lr, ip
 801aa9e:	0c08      	lsrs	r0, r1, #16
 801aaa0:	fa1c fc81 	uxtah	ip, ip, r1
 801aaa4:	4471      	add	r1, lr
 801aaa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801aaaa:	b289      	uxth	r1, r1
 801aaac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801aab0:	f846 1b04 	str.w	r1, [r6], #4
 801aab4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801aab8:	e7dd      	b.n	801aa76 <__mdiff+0xd6>
 801aaba:	3f01      	subs	r7, #1
 801aabc:	e7e7      	b.n	801aa8e <__mdiff+0xee>
 801aabe:	bf00      	nop
 801aac0:	0801ecf8 	.word	0x0801ecf8
 801aac4:	0801ed69 	.word	0x0801ed69

0801aac8 <__ulp>:
 801aac8:	b082      	sub	sp, #8
 801aaca:	ed8d 0b00 	vstr	d0, [sp]
 801aace:	9a01      	ldr	r2, [sp, #4]
 801aad0:	4b0f      	ldr	r3, [pc, #60]	@ (801ab10 <__ulp+0x48>)
 801aad2:	4013      	ands	r3, r2
 801aad4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801aad8:	2b00      	cmp	r3, #0
 801aada:	dc08      	bgt.n	801aaee <__ulp+0x26>
 801aadc:	425b      	negs	r3, r3
 801aade:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801aae2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801aae6:	da04      	bge.n	801aaf2 <__ulp+0x2a>
 801aae8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801aaec:	4113      	asrs	r3, r2
 801aaee:	2200      	movs	r2, #0
 801aaf0:	e008      	b.n	801ab04 <__ulp+0x3c>
 801aaf2:	f1a2 0314 	sub.w	r3, r2, #20
 801aaf6:	2b1e      	cmp	r3, #30
 801aaf8:	bfda      	itte	le
 801aafa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801aafe:	40da      	lsrle	r2, r3
 801ab00:	2201      	movgt	r2, #1
 801ab02:	2300      	movs	r3, #0
 801ab04:	4619      	mov	r1, r3
 801ab06:	4610      	mov	r0, r2
 801ab08:	ec41 0b10 	vmov	d0, r0, r1
 801ab0c:	b002      	add	sp, #8
 801ab0e:	4770      	bx	lr
 801ab10:	7ff00000 	.word	0x7ff00000

0801ab14 <__b2d>:
 801ab14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab18:	6906      	ldr	r6, [r0, #16]
 801ab1a:	f100 0814 	add.w	r8, r0, #20
 801ab1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801ab22:	1f37      	subs	r7, r6, #4
 801ab24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801ab28:	4610      	mov	r0, r2
 801ab2a:	f7ff fd4b 	bl	801a5c4 <__hi0bits>
 801ab2e:	f1c0 0320 	rsb	r3, r0, #32
 801ab32:	280a      	cmp	r0, #10
 801ab34:	600b      	str	r3, [r1, #0]
 801ab36:	491b      	ldr	r1, [pc, #108]	@ (801aba4 <__b2d+0x90>)
 801ab38:	dc15      	bgt.n	801ab66 <__b2d+0x52>
 801ab3a:	f1c0 0c0b 	rsb	ip, r0, #11
 801ab3e:	fa22 f30c 	lsr.w	r3, r2, ip
 801ab42:	45b8      	cmp	r8, r7
 801ab44:	ea43 0501 	orr.w	r5, r3, r1
 801ab48:	bf34      	ite	cc
 801ab4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801ab4e:	2300      	movcs	r3, #0
 801ab50:	3015      	adds	r0, #21
 801ab52:	fa02 f000 	lsl.w	r0, r2, r0
 801ab56:	fa23 f30c 	lsr.w	r3, r3, ip
 801ab5a:	4303      	orrs	r3, r0
 801ab5c:	461c      	mov	r4, r3
 801ab5e:	ec45 4b10 	vmov	d0, r4, r5
 801ab62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab66:	45b8      	cmp	r8, r7
 801ab68:	bf3a      	itte	cc
 801ab6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801ab6e:	f1a6 0708 	subcc.w	r7, r6, #8
 801ab72:	2300      	movcs	r3, #0
 801ab74:	380b      	subs	r0, #11
 801ab76:	d012      	beq.n	801ab9e <__b2d+0x8a>
 801ab78:	f1c0 0120 	rsb	r1, r0, #32
 801ab7c:	fa23 f401 	lsr.w	r4, r3, r1
 801ab80:	4082      	lsls	r2, r0
 801ab82:	4322      	orrs	r2, r4
 801ab84:	4547      	cmp	r7, r8
 801ab86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801ab8a:	bf8c      	ite	hi
 801ab8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801ab90:	2200      	movls	r2, #0
 801ab92:	4083      	lsls	r3, r0
 801ab94:	40ca      	lsrs	r2, r1
 801ab96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801ab9a:	4313      	orrs	r3, r2
 801ab9c:	e7de      	b.n	801ab5c <__b2d+0x48>
 801ab9e:	ea42 0501 	orr.w	r5, r2, r1
 801aba2:	e7db      	b.n	801ab5c <__b2d+0x48>
 801aba4:	3ff00000 	.word	0x3ff00000

0801aba8 <__d2b>:
 801aba8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801abac:	460f      	mov	r7, r1
 801abae:	2101      	movs	r1, #1
 801abb0:	ec59 8b10 	vmov	r8, r9, d0
 801abb4:	4616      	mov	r6, r2
 801abb6:	f7ff fc13 	bl	801a3e0 <_Balloc>
 801abba:	4604      	mov	r4, r0
 801abbc:	b930      	cbnz	r0, 801abcc <__d2b+0x24>
 801abbe:	4602      	mov	r2, r0
 801abc0:	4b23      	ldr	r3, [pc, #140]	@ (801ac50 <__d2b+0xa8>)
 801abc2:	4824      	ldr	r0, [pc, #144]	@ (801ac54 <__d2b+0xac>)
 801abc4:	f240 310f 	movw	r1, #783	@ 0x30f
 801abc8:	f7fe f954 	bl	8018e74 <__assert_func>
 801abcc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801abd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801abd4:	b10d      	cbz	r5, 801abda <__d2b+0x32>
 801abd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801abda:	9301      	str	r3, [sp, #4]
 801abdc:	f1b8 0300 	subs.w	r3, r8, #0
 801abe0:	d023      	beq.n	801ac2a <__d2b+0x82>
 801abe2:	4668      	mov	r0, sp
 801abe4:	9300      	str	r3, [sp, #0]
 801abe6:	f7ff fd0c 	bl	801a602 <__lo0bits>
 801abea:	e9dd 1200 	ldrd	r1, r2, [sp]
 801abee:	b1d0      	cbz	r0, 801ac26 <__d2b+0x7e>
 801abf0:	f1c0 0320 	rsb	r3, r0, #32
 801abf4:	fa02 f303 	lsl.w	r3, r2, r3
 801abf8:	430b      	orrs	r3, r1
 801abfa:	40c2      	lsrs	r2, r0
 801abfc:	6163      	str	r3, [r4, #20]
 801abfe:	9201      	str	r2, [sp, #4]
 801ac00:	9b01      	ldr	r3, [sp, #4]
 801ac02:	61a3      	str	r3, [r4, #24]
 801ac04:	2b00      	cmp	r3, #0
 801ac06:	bf0c      	ite	eq
 801ac08:	2201      	moveq	r2, #1
 801ac0a:	2202      	movne	r2, #2
 801ac0c:	6122      	str	r2, [r4, #16]
 801ac0e:	b1a5      	cbz	r5, 801ac3a <__d2b+0x92>
 801ac10:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801ac14:	4405      	add	r5, r0
 801ac16:	603d      	str	r5, [r7, #0]
 801ac18:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801ac1c:	6030      	str	r0, [r6, #0]
 801ac1e:	4620      	mov	r0, r4
 801ac20:	b003      	add	sp, #12
 801ac22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ac26:	6161      	str	r1, [r4, #20]
 801ac28:	e7ea      	b.n	801ac00 <__d2b+0x58>
 801ac2a:	a801      	add	r0, sp, #4
 801ac2c:	f7ff fce9 	bl	801a602 <__lo0bits>
 801ac30:	9b01      	ldr	r3, [sp, #4]
 801ac32:	6163      	str	r3, [r4, #20]
 801ac34:	3020      	adds	r0, #32
 801ac36:	2201      	movs	r2, #1
 801ac38:	e7e8      	b.n	801ac0c <__d2b+0x64>
 801ac3a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801ac3e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801ac42:	6038      	str	r0, [r7, #0]
 801ac44:	6918      	ldr	r0, [r3, #16]
 801ac46:	f7ff fcbd 	bl	801a5c4 <__hi0bits>
 801ac4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801ac4e:	e7e5      	b.n	801ac1c <__d2b+0x74>
 801ac50:	0801ecf8 	.word	0x0801ecf8
 801ac54:	0801ed69 	.word	0x0801ed69

0801ac58 <__ratio>:
 801ac58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac5c:	b085      	sub	sp, #20
 801ac5e:	e9cd 1000 	strd	r1, r0, [sp]
 801ac62:	a902      	add	r1, sp, #8
 801ac64:	f7ff ff56 	bl	801ab14 <__b2d>
 801ac68:	9800      	ldr	r0, [sp, #0]
 801ac6a:	a903      	add	r1, sp, #12
 801ac6c:	ec55 4b10 	vmov	r4, r5, d0
 801ac70:	f7ff ff50 	bl	801ab14 <__b2d>
 801ac74:	9b01      	ldr	r3, [sp, #4]
 801ac76:	6919      	ldr	r1, [r3, #16]
 801ac78:	9b00      	ldr	r3, [sp, #0]
 801ac7a:	691b      	ldr	r3, [r3, #16]
 801ac7c:	1ac9      	subs	r1, r1, r3
 801ac7e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801ac82:	1a9b      	subs	r3, r3, r2
 801ac84:	ec5b ab10 	vmov	sl, fp, d0
 801ac88:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801ac8c:	2b00      	cmp	r3, #0
 801ac8e:	bfce      	itee	gt
 801ac90:	462a      	movgt	r2, r5
 801ac92:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801ac96:	465a      	movle	r2, fp
 801ac98:	462f      	mov	r7, r5
 801ac9a:	46d9      	mov	r9, fp
 801ac9c:	bfcc      	ite	gt
 801ac9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801aca2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801aca6:	464b      	mov	r3, r9
 801aca8:	4652      	mov	r2, sl
 801acaa:	4620      	mov	r0, r4
 801acac:	4639      	mov	r1, r7
 801acae:	f7e5 fddd 	bl	800086c <__aeabi_ddiv>
 801acb2:	ec41 0b10 	vmov	d0, r0, r1
 801acb6:	b005      	add	sp, #20
 801acb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801acbc <__copybits>:
 801acbc:	3901      	subs	r1, #1
 801acbe:	b570      	push	{r4, r5, r6, lr}
 801acc0:	1149      	asrs	r1, r1, #5
 801acc2:	6914      	ldr	r4, [r2, #16]
 801acc4:	3101      	adds	r1, #1
 801acc6:	f102 0314 	add.w	r3, r2, #20
 801acca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801acce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801acd2:	1f05      	subs	r5, r0, #4
 801acd4:	42a3      	cmp	r3, r4
 801acd6:	d30c      	bcc.n	801acf2 <__copybits+0x36>
 801acd8:	1aa3      	subs	r3, r4, r2
 801acda:	3b11      	subs	r3, #17
 801acdc:	f023 0303 	bic.w	r3, r3, #3
 801ace0:	3211      	adds	r2, #17
 801ace2:	42a2      	cmp	r2, r4
 801ace4:	bf88      	it	hi
 801ace6:	2300      	movhi	r3, #0
 801ace8:	4418      	add	r0, r3
 801acea:	2300      	movs	r3, #0
 801acec:	4288      	cmp	r0, r1
 801acee:	d305      	bcc.n	801acfc <__copybits+0x40>
 801acf0:	bd70      	pop	{r4, r5, r6, pc}
 801acf2:	f853 6b04 	ldr.w	r6, [r3], #4
 801acf6:	f845 6f04 	str.w	r6, [r5, #4]!
 801acfa:	e7eb      	b.n	801acd4 <__copybits+0x18>
 801acfc:	f840 3b04 	str.w	r3, [r0], #4
 801ad00:	e7f4      	b.n	801acec <__copybits+0x30>

0801ad02 <__any_on>:
 801ad02:	f100 0214 	add.w	r2, r0, #20
 801ad06:	6900      	ldr	r0, [r0, #16]
 801ad08:	114b      	asrs	r3, r1, #5
 801ad0a:	4298      	cmp	r0, r3
 801ad0c:	b510      	push	{r4, lr}
 801ad0e:	db11      	blt.n	801ad34 <__any_on+0x32>
 801ad10:	dd0a      	ble.n	801ad28 <__any_on+0x26>
 801ad12:	f011 011f 	ands.w	r1, r1, #31
 801ad16:	d007      	beq.n	801ad28 <__any_on+0x26>
 801ad18:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801ad1c:	fa24 f001 	lsr.w	r0, r4, r1
 801ad20:	fa00 f101 	lsl.w	r1, r0, r1
 801ad24:	428c      	cmp	r4, r1
 801ad26:	d10b      	bne.n	801ad40 <__any_on+0x3e>
 801ad28:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801ad2c:	4293      	cmp	r3, r2
 801ad2e:	d803      	bhi.n	801ad38 <__any_on+0x36>
 801ad30:	2000      	movs	r0, #0
 801ad32:	bd10      	pop	{r4, pc}
 801ad34:	4603      	mov	r3, r0
 801ad36:	e7f7      	b.n	801ad28 <__any_on+0x26>
 801ad38:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ad3c:	2900      	cmp	r1, #0
 801ad3e:	d0f5      	beq.n	801ad2c <__any_on+0x2a>
 801ad40:	2001      	movs	r0, #1
 801ad42:	e7f6      	b.n	801ad32 <__any_on+0x30>

0801ad44 <__ascii_wctomb>:
 801ad44:	4603      	mov	r3, r0
 801ad46:	4608      	mov	r0, r1
 801ad48:	b141      	cbz	r1, 801ad5c <__ascii_wctomb+0x18>
 801ad4a:	2aff      	cmp	r2, #255	@ 0xff
 801ad4c:	d904      	bls.n	801ad58 <__ascii_wctomb+0x14>
 801ad4e:	228a      	movs	r2, #138	@ 0x8a
 801ad50:	601a      	str	r2, [r3, #0]
 801ad52:	f04f 30ff 	mov.w	r0, #4294967295
 801ad56:	4770      	bx	lr
 801ad58:	700a      	strb	r2, [r1, #0]
 801ad5a:	2001      	movs	r0, #1
 801ad5c:	4770      	bx	lr

0801ad5e <__ssputs_r>:
 801ad5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ad62:	688e      	ldr	r6, [r1, #8]
 801ad64:	461f      	mov	r7, r3
 801ad66:	42be      	cmp	r6, r7
 801ad68:	680b      	ldr	r3, [r1, #0]
 801ad6a:	4682      	mov	sl, r0
 801ad6c:	460c      	mov	r4, r1
 801ad6e:	4690      	mov	r8, r2
 801ad70:	d82d      	bhi.n	801adce <__ssputs_r+0x70>
 801ad72:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ad76:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801ad7a:	d026      	beq.n	801adca <__ssputs_r+0x6c>
 801ad7c:	6965      	ldr	r5, [r4, #20]
 801ad7e:	6909      	ldr	r1, [r1, #16]
 801ad80:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ad84:	eba3 0901 	sub.w	r9, r3, r1
 801ad88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ad8c:	1c7b      	adds	r3, r7, #1
 801ad8e:	444b      	add	r3, r9
 801ad90:	106d      	asrs	r5, r5, #1
 801ad92:	429d      	cmp	r5, r3
 801ad94:	bf38      	it	cc
 801ad96:	461d      	movcc	r5, r3
 801ad98:	0553      	lsls	r3, r2, #21
 801ad9a:	d527      	bpl.n	801adec <__ssputs_r+0x8e>
 801ad9c:	4629      	mov	r1, r5
 801ad9e:	f7ff fa81 	bl	801a2a4 <_malloc_r>
 801ada2:	4606      	mov	r6, r0
 801ada4:	b360      	cbz	r0, 801ae00 <__ssputs_r+0xa2>
 801ada6:	6921      	ldr	r1, [r4, #16]
 801ada8:	464a      	mov	r2, r9
 801adaa:	f7fe f846 	bl	8018e3a <memcpy>
 801adae:	89a3      	ldrh	r3, [r4, #12]
 801adb0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801adb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801adb8:	81a3      	strh	r3, [r4, #12]
 801adba:	6126      	str	r6, [r4, #16]
 801adbc:	6165      	str	r5, [r4, #20]
 801adbe:	444e      	add	r6, r9
 801adc0:	eba5 0509 	sub.w	r5, r5, r9
 801adc4:	6026      	str	r6, [r4, #0]
 801adc6:	60a5      	str	r5, [r4, #8]
 801adc8:	463e      	mov	r6, r7
 801adca:	42be      	cmp	r6, r7
 801adcc:	d900      	bls.n	801add0 <__ssputs_r+0x72>
 801adce:	463e      	mov	r6, r7
 801add0:	6820      	ldr	r0, [r4, #0]
 801add2:	4632      	mov	r2, r6
 801add4:	4641      	mov	r1, r8
 801add6:	f7fd ff15 	bl	8018c04 <memmove>
 801adda:	68a3      	ldr	r3, [r4, #8]
 801addc:	1b9b      	subs	r3, r3, r6
 801adde:	60a3      	str	r3, [r4, #8]
 801ade0:	6823      	ldr	r3, [r4, #0]
 801ade2:	4433      	add	r3, r6
 801ade4:	6023      	str	r3, [r4, #0]
 801ade6:	2000      	movs	r0, #0
 801ade8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801adec:	462a      	mov	r2, r5
 801adee:	f000 fbf0 	bl	801b5d2 <_realloc_r>
 801adf2:	4606      	mov	r6, r0
 801adf4:	2800      	cmp	r0, #0
 801adf6:	d1e0      	bne.n	801adba <__ssputs_r+0x5c>
 801adf8:	6921      	ldr	r1, [r4, #16]
 801adfa:	4650      	mov	r0, sl
 801adfc:	f7fe fea4 	bl	8019b48 <_free_r>
 801ae00:	230c      	movs	r3, #12
 801ae02:	f8ca 3000 	str.w	r3, [sl]
 801ae06:	89a3      	ldrh	r3, [r4, #12]
 801ae08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae0c:	81a3      	strh	r3, [r4, #12]
 801ae0e:	f04f 30ff 	mov.w	r0, #4294967295
 801ae12:	e7e9      	b.n	801ade8 <__ssputs_r+0x8a>

0801ae14 <_svfiprintf_r>:
 801ae14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae18:	4698      	mov	r8, r3
 801ae1a:	898b      	ldrh	r3, [r1, #12]
 801ae1c:	061b      	lsls	r3, r3, #24
 801ae1e:	b09d      	sub	sp, #116	@ 0x74
 801ae20:	4607      	mov	r7, r0
 801ae22:	460d      	mov	r5, r1
 801ae24:	4614      	mov	r4, r2
 801ae26:	d510      	bpl.n	801ae4a <_svfiprintf_r+0x36>
 801ae28:	690b      	ldr	r3, [r1, #16]
 801ae2a:	b973      	cbnz	r3, 801ae4a <_svfiprintf_r+0x36>
 801ae2c:	2140      	movs	r1, #64	@ 0x40
 801ae2e:	f7ff fa39 	bl	801a2a4 <_malloc_r>
 801ae32:	6028      	str	r0, [r5, #0]
 801ae34:	6128      	str	r0, [r5, #16]
 801ae36:	b930      	cbnz	r0, 801ae46 <_svfiprintf_r+0x32>
 801ae38:	230c      	movs	r3, #12
 801ae3a:	603b      	str	r3, [r7, #0]
 801ae3c:	f04f 30ff 	mov.w	r0, #4294967295
 801ae40:	b01d      	add	sp, #116	@ 0x74
 801ae42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae46:	2340      	movs	r3, #64	@ 0x40
 801ae48:	616b      	str	r3, [r5, #20]
 801ae4a:	2300      	movs	r3, #0
 801ae4c:	9309      	str	r3, [sp, #36]	@ 0x24
 801ae4e:	2320      	movs	r3, #32
 801ae50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ae54:	f8cd 800c 	str.w	r8, [sp, #12]
 801ae58:	2330      	movs	r3, #48	@ 0x30
 801ae5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801aff8 <_svfiprintf_r+0x1e4>
 801ae5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ae62:	f04f 0901 	mov.w	r9, #1
 801ae66:	4623      	mov	r3, r4
 801ae68:	469a      	mov	sl, r3
 801ae6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ae6e:	b10a      	cbz	r2, 801ae74 <_svfiprintf_r+0x60>
 801ae70:	2a25      	cmp	r2, #37	@ 0x25
 801ae72:	d1f9      	bne.n	801ae68 <_svfiprintf_r+0x54>
 801ae74:	ebba 0b04 	subs.w	fp, sl, r4
 801ae78:	d00b      	beq.n	801ae92 <_svfiprintf_r+0x7e>
 801ae7a:	465b      	mov	r3, fp
 801ae7c:	4622      	mov	r2, r4
 801ae7e:	4629      	mov	r1, r5
 801ae80:	4638      	mov	r0, r7
 801ae82:	f7ff ff6c 	bl	801ad5e <__ssputs_r>
 801ae86:	3001      	adds	r0, #1
 801ae88:	f000 80a7 	beq.w	801afda <_svfiprintf_r+0x1c6>
 801ae8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ae8e:	445a      	add	r2, fp
 801ae90:	9209      	str	r2, [sp, #36]	@ 0x24
 801ae92:	f89a 3000 	ldrb.w	r3, [sl]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	f000 809f 	beq.w	801afda <_svfiprintf_r+0x1c6>
 801ae9c:	2300      	movs	r3, #0
 801ae9e:	f04f 32ff 	mov.w	r2, #4294967295
 801aea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801aea6:	f10a 0a01 	add.w	sl, sl, #1
 801aeaa:	9304      	str	r3, [sp, #16]
 801aeac:	9307      	str	r3, [sp, #28]
 801aeae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801aeb2:	931a      	str	r3, [sp, #104]	@ 0x68
 801aeb4:	4654      	mov	r4, sl
 801aeb6:	2205      	movs	r2, #5
 801aeb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801aebc:	484e      	ldr	r0, [pc, #312]	@ (801aff8 <_svfiprintf_r+0x1e4>)
 801aebe:	f7e5 f997 	bl	80001f0 <memchr>
 801aec2:	9a04      	ldr	r2, [sp, #16]
 801aec4:	b9d8      	cbnz	r0, 801aefe <_svfiprintf_r+0xea>
 801aec6:	06d0      	lsls	r0, r2, #27
 801aec8:	bf44      	itt	mi
 801aeca:	2320      	movmi	r3, #32
 801aecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aed0:	0711      	lsls	r1, r2, #28
 801aed2:	bf44      	itt	mi
 801aed4:	232b      	movmi	r3, #43	@ 0x2b
 801aed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801aeda:	f89a 3000 	ldrb.w	r3, [sl]
 801aede:	2b2a      	cmp	r3, #42	@ 0x2a
 801aee0:	d015      	beq.n	801af0e <_svfiprintf_r+0xfa>
 801aee2:	9a07      	ldr	r2, [sp, #28]
 801aee4:	4654      	mov	r4, sl
 801aee6:	2000      	movs	r0, #0
 801aee8:	f04f 0c0a 	mov.w	ip, #10
 801aeec:	4621      	mov	r1, r4
 801aeee:	f811 3b01 	ldrb.w	r3, [r1], #1
 801aef2:	3b30      	subs	r3, #48	@ 0x30
 801aef4:	2b09      	cmp	r3, #9
 801aef6:	d94b      	bls.n	801af90 <_svfiprintf_r+0x17c>
 801aef8:	b1b0      	cbz	r0, 801af28 <_svfiprintf_r+0x114>
 801aefa:	9207      	str	r2, [sp, #28]
 801aefc:	e014      	b.n	801af28 <_svfiprintf_r+0x114>
 801aefe:	eba0 0308 	sub.w	r3, r0, r8
 801af02:	fa09 f303 	lsl.w	r3, r9, r3
 801af06:	4313      	orrs	r3, r2
 801af08:	9304      	str	r3, [sp, #16]
 801af0a:	46a2      	mov	sl, r4
 801af0c:	e7d2      	b.n	801aeb4 <_svfiprintf_r+0xa0>
 801af0e:	9b03      	ldr	r3, [sp, #12]
 801af10:	1d19      	adds	r1, r3, #4
 801af12:	681b      	ldr	r3, [r3, #0]
 801af14:	9103      	str	r1, [sp, #12]
 801af16:	2b00      	cmp	r3, #0
 801af18:	bfbb      	ittet	lt
 801af1a:	425b      	neglt	r3, r3
 801af1c:	f042 0202 	orrlt.w	r2, r2, #2
 801af20:	9307      	strge	r3, [sp, #28]
 801af22:	9307      	strlt	r3, [sp, #28]
 801af24:	bfb8      	it	lt
 801af26:	9204      	strlt	r2, [sp, #16]
 801af28:	7823      	ldrb	r3, [r4, #0]
 801af2a:	2b2e      	cmp	r3, #46	@ 0x2e
 801af2c:	d10a      	bne.n	801af44 <_svfiprintf_r+0x130>
 801af2e:	7863      	ldrb	r3, [r4, #1]
 801af30:	2b2a      	cmp	r3, #42	@ 0x2a
 801af32:	d132      	bne.n	801af9a <_svfiprintf_r+0x186>
 801af34:	9b03      	ldr	r3, [sp, #12]
 801af36:	1d1a      	adds	r2, r3, #4
 801af38:	681b      	ldr	r3, [r3, #0]
 801af3a:	9203      	str	r2, [sp, #12]
 801af3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801af40:	3402      	adds	r4, #2
 801af42:	9305      	str	r3, [sp, #20]
 801af44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b008 <_svfiprintf_r+0x1f4>
 801af48:	7821      	ldrb	r1, [r4, #0]
 801af4a:	2203      	movs	r2, #3
 801af4c:	4650      	mov	r0, sl
 801af4e:	f7e5 f94f 	bl	80001f0 <memchr>
 801af52:	b138      	cbz	r0, 801af64 <_svfiprintf_r+0x150>
 801af54:	9b04      	ldr	r3, [sp, #16]
 801af56:	eba0 000a 	sub.w	r0, r0, sl
 801af5a:	2240      	movs	r2, #64	@ 0x40
 801af5c:	4082      	lsls	r2, r0
 801af5e:	4313      	orrs	r3, r2
 801af60:	3401      	adds	r4, #1
 801af62:	9304      	str	r3, [sp, #16]
 801af64:	f814 1b01 	ldrb.w	r1, [r4], #1
 801af68:	4824      	ldr	r0, [pc, #144]	@ (801affc <_svfiprintf_r+0x1e8>)
 801af6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801af6e:	2206      	movs	r2, #6
 801af70:	f7e5 f93e 	bl	80001f0 <memchr>
 801af74:	2800      	cmp	r0, #0
 801af76:	d036      	beq.n	801afe6 <_svfiprintf_r+0x1d2>
 801af78:	4b21      	ldr	r3, [pc, #132]	@ (801b000 <_svfiprintf_r+0x1ec>)
 801af7a:	bb1b      	cbnz	r3, 801afc4 <_svfiprintf_r+0x1b0>
 801af7c:	9b03      	ldr	r3, [sp, #12]
 801af7e:	3307      	adds	r3, #7
 801af80:	f023 0307 	bic.w	r3, r3, #7
 801af84:	3308      	adds	r3, #8
 801af86:	9303      	str	r3, [sp, #12]
 801af88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801af8a:	4433      	add	r3, r6
 801af8c:	9309      	str	r3, [sp, #36]	@ 0x24
 801af8e:	e76a      	b.n	801ae66 <_svfiprintf_r+0x52>
 801af90:	fb0c 3202 	mla	r2, ip, r2, r3
 801af94:	460c      	mov	r4, r1
 801af96:	2001      	movs	r0, #1
 801af98:	e7a8      	b.n	801aeec <_svfiprintf_r+0xd8>
 801af9a:	2300      	movs	r3, #0
 801af9c:	3401      	adds	r4, #1
 801af9e:	9305      	str	r3, [sp, #20]
 801afa0:	4619      	mov	r1, r3
 801afa2:	f04f 0c0a 	mov.w	ip, #10
 801afa6:	4620      	mov	r0, r4
 801afa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801afac:	3a30      	subs	r2, #48	@ 0x30
 801afae:	2a09      	cmp	r2, #9
 801afb0:	d903      	bls.n	801afba <_svfiprintf_r+0x1a6>
 801afb2:	2b00      	cmp	r3, #0
 801afb4:	d0c6      	beq.n	801af44 <_svfiprintf_r+0x130>
 801afb6:	9105      	str	r1, [sp, #20]
 801afb8:	e7c4      	b.n	801af44 <_svfiprintf_r+0x130>
 801afba:	fb0c 2101 	mla	r1, ip, r1, r2
 801afbe:	4604      	mov	r4, r0
 801afc0:	2301      	movs	r3, #1
 801afc2:	e7f0      	b.n	801afa6 <_svfiprintf_r+0x192>
 801afc4:	ab03      	add	r3, sp, #12
 801afc6:	9300      	str	r3, [sp, #0]
 801afc8:	462a      	mov	r2, r5
 801afca:	4b0e      	ldr	r3, [pc, #56]	@ (801b004 <_svfiprintf_r+0x1f0>)
 801afcc:	a904      	add	r1, sp, #16
 801afce:	4638      	mov	r0, r7
 801afd0:	f7fc ff4e 	bl	8017e70 <_printf_float>
 801afd4:	1c42      	adds	r2, r0, #1
 801afd6:	4606      	mov	r6, r0
 801afd8:	d1d6      	bne.n	801af88 <_svfiprintf_r+0x174>
 801afda:	89ab      	ldrh	r3, [r5, #12]
 801afdc:	065b      	lsls	r3, r3, #25
 801afde:	f53f af2d 	bmi.w	801ae3c <_svfiprintf_r+0x28>
 801afe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801afe4:	e72c      	b.n	801ae40 <_svfiprintf_r+0x2c>
 801afe6:	ab03      	add	r3, sp, #12
 801afe8:	9300      	str	r3, [sp, #0]
 801afea:	462a      	mov	r2, r5
 801afec:	4b05      	ldr	r3, [pc, #20]	@ (801b004 <_svfiprintf_r+0x1f0>)
 801afee:	a904      	add	r1, sp, #16
 801aff0:	4638      	mov	r0, r7
 801aff2:	f7fd f9d5 	bl	80183a0 <_printf_i>
 801aff6:	e7ed      	b.n	801afd4 <_svfiprintf_r+0x1c0>
 801aff8:	0801eec0 	.word	0x0801eec0
 801affc:	0801eeca 	.word	0x0801eeca
 801b000:	08017e71 	.word	0x08017e71
 801b004:	0801ad5f 	.word	0x0801ad5f
 801b008:	0801eec6 	.word	0x0801eec6

0801b00c <__sfputc_r>:
 801b00c:	6893      	ldr	r3, [r2, #8]
 801b00e:	3b01      	subs	r3, #1
 801b010:	2b00      	cmp	r3, #0
 801b012:	b410      	push	{r4}
 801b014:	6093      	str	r3, [r2, #8]
 801b016:	da08      	bge.n	801b02a <__sfputc_r+0x1e>
 801b018:	6994      	ldr	r4, [r2, #24]
 801b01a:	42a3      	cmp	r3, r4
 801b01c:	db01      	blt.n	801b022 <__sfputc_r+0x16>
 801b01e:	290a      	cmp	r1, #10
 801b020:	d103      	bne.n	801b02a <__sfputc_r+0x1e>
 801b022:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b026:	f7fd bd48 	b.w	8018aba <__swbuf_r>
 801b02a:	6813      	ldr	r3, [r2, #0]
 801b02c:	1c58      	adds	r0, r3, #1
 801b02e:	6010      	str	r0, [r2, #0]
 801b030:	7019      	strb	r1, [r3, #0]
 801b032:	4608      	mov	r0, r1
 801b034:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b038:	4770      	bx	lr

0801b03a <__sfputs_r>:
 801b03a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b03c:	4606      	mov	r6, r0
 801b03e:	460f      	mov	r7, r1
 801b040:	4614      	mov	r4, r2
 801b042:	18d5      	adds	r5, r2, r3
 801b044:	42ac      	cmp	r4, r5
 801b046:	d101      	bne.n	801b04c <__sfputs_r+0x12>
 801b048:	2000      	movs	r0, #0
 801b04a:	e007      	b.n	801b05c <__sfputs_r+0x22>
 801b04c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b050:	463a      	mov	r2, r7
 801b052:	4630      	mov	r0, r6
 801b054:	f7ff ffda 	bl	801b00c <__sfputc_r>
 801b058:	1c43      	adds	r3, r0, #1
 801b05a:	d1f3      	bne.n	801b044 <__sfputs_r+0xa>
 801b05c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b060 <_vfiprintf_r>:
 801b060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b064:	460d      	mov	r5, r1
 801b066:	b09d      	sub	sp, #116	@ 0x74
 801b068:	4614      	mov	r4, r2
 801b06a:	4698      	mov	r8, r3
 801b06c:	4606      	mov	r6, r0
 801b06e:	b118      	cbz	r0, 801b078 <_vfiprintf_r+0x18>
 801b070:	6a03      	ldr	r3, [r0, #32]
 801b072:	b90b      	cbnz	r3, 801b078 <_vfiprintf_r+0x18>
 801b074:	f7fd fb40 	bl	80186f8 <__sinit>
 801b078:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b07a:	07d9      	lsls	r1, r3, #31
 801b07c:	d405      	bmi.n	801b08a <_vfiprintf_r+0x2a>
 801b07e:	89ab      	ldrh	r3, [r5, #12]
 801b080:	059a      	lsls	r2, r3, #22
 801b082:	d402      	bmi.n	801b08a <_vfiprintf_r+0x2a>
 801b084:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b086:	f7fd fed6 	bl	8018e36 <__retarget_lock_acquire_recursive>
 801b08a:	89ab      	ldrh	r3, [r5, #12]
 801b08c:	071b      	lsls	r3, r3, #28
 801b08e:	d501      	bpl.n	801b094 <_vfiprintf_r+0x34>
 801b090:	692b      	ldr	r3, [r5, #16]
 801b092:	b99b      	cbnz	r3, 801b0bc <_vfiprintf_r+0x5c>
 801b094:	4629      	mov	r1, r5
 801b096:	4630      	mov	r0, r6
 801b098:	f7fd fd4e 	bl	8018b38 <__swsetup_r>
 801b09c:	b170      	cbz	r0, 801b0bc <_vfiprintf_r+0x5c>
 801b09e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b0a0:	07dc      	lsls	r4, r3, #31
 801b0a2:	d504      	bpl.n	801b0ae <_vfiprintf_r+0x4e>
 801b0a4:	f04f 30ff 	mov.w	r0, #4294967295
 801b0a8:	b01d      	add	sp, #116	@ 0x74
 801b0aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0ae:	89ab      	ldrh	r3, [r5, #12]
 801b0b0:	0598      	lsls	r0, r3, #22
 801b0b2:	d4f7      	bmi.n	801b0a4 <_vfiprintf_r+0x44>
 801b0b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b0b6:	f7fd febf 	bl	8018e38 <__retarget_lock_release_recursive>
 801b0ba:	e7f3      	b.n	801b0a4 <_vfiprintf_r+0x44>
 801b0bc:	2300      	movs	r3, #0
 801b0be:	9309      	str	r3, [sp, #36]	@ 0x24
 801b0c0:	2320      	movs	r3, #32
 801b0c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b0c6:	f8cd 800c 	str.w	r8, [sp, #12]
 801b0ca:	2330      	movs	r3, #48	@ 0x30
 801b0cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801b27c <_vfiprintf_r+0x21c>
 801b0d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b0d4:	f04f 0901 	mov.w	r9, #1
 801b0d8:	4623      	mov	r3, r4
 801b0da:	469a      	mov	sl, r3
 801b0dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b0e0:	b10a      	cbz	r2, 801b0e6 <_vfiprintf_r+0x86>
 801b0e2:	2a25      	cmp	r2, #37	@ 0x25
 801b0e4:	d1f9      	bne.n	801b0da <_vfiprintf_r+0x7a>
 801b0e6:	ebba 0b04 	subs.w	fp, sl, r4
 801b0ea:	d00b      	beq.n	801b104 <_vfiprintf_r+0xa4>
 801b0ec:	465b      	mov	r3, fp
 801b0ee:	4622      	mov	r2, r4
 801b0f0:	4629      	mov	r1, r5
 801b0f2:	4630      	mov	r0, r6
 801b0f4:	f7ff ffa1 	bl	801b03a <__sfputs_r>
 801b0f8:	3001      	adds	r0, #1
 801b0fa:	f000 80a7 	beq.w	801b24c <_vfiprintf_r+0x1ec>
 801b0fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b100:	445a      	add	r2, fp
 801b102:	9209      	str	r2, [sp, #36]	@ 0x24
 801b104:	f89a 3000 	ldrb.w	r3, [sl]
 801b108:	2b00      	cmp	r3, #0
 801b10a:	f000 809f 	beq.w	801b24c <_vfiprintf_r+0x1ec>
 801b10e:	2300      	movs	r3, #0
 801b110:	f04f 32ff 	mov.w	r2, #4294967295
 801b114:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b118:	f10a 0a01 	add.w	sl, sl, #1
 801b11c:	9304      	str	r3, [sp, #16]
 801b11e:	9307      	str	r3, [sp, #28]
 801b120:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b124:	931a      	str	r3, [sp, #104]	@ 0x68
 801b126:	4654      	mov	r4, sl
 801b128:	2205      	movs	r2, #5
 801b12a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b12e:	4853      	ldr	r0, [pc, #332]	@ (801b27c <_vfiprintf_r+0x21c>)
 801b130:	f7e5 f85e 	bl	80001f0 <memchr>
 801b134:	9a04      	ldr	r2, [sp, #16]
 801b136:	b9d8      	cbnz	r0, 801b170 <_vfiprintf_r+0x110>
 801b138:	06d1      	lsls	r1, r2, #27
 801b13a:	bf44      	itt	mi
 801b13c:	2320      	movmi	r3, #32
 801b13e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b142:	0713      	lsls	r3, r2, #28
 801b144:	bf44      	itt	mi
 801b146:	232b      	movmi	r3, #43	@ 0x2b
 801b148:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b14c:	f89a 3000 	ldrb.w	r3, [sl]
 801b150:	2b2a      	cmp	r3, #42	@ 0x2a
 801b152:	d015      	beq.n	801b180 <_vfiprintf_r+0x120>
 801b154:	9a07      	ldr	r2, [sp, #28]
 801b156:	4654      	mov	r4, sl
 801b158:	2000      	movs	r0, #0
 801b15a:	f04f 0c0a 	mov.w	ip, #10
 801b15e:	4621      	mov	r1, r4
 801b160:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b164:	3b30      	subs	r3, #48	@ 0x30
 801b166:	2b09      	cmp	r3, #9
 801b168:	d94b      	bls.n	801b202 <_vfiprintf_r+0x1a2>
 801b16a:	b1b0      	cbz	r0, 801b19a <_vfiprintf_r+0x13a>
 801b16c:	9207      	str	r2, [sp, #28]
 801b16e:	e014      	b.n	801b19a <_vfiprintf_r+0x13a>
 801b170:	eba0 0308 	sub.w	r3, r0, r8
 801b174:	fa09 f303 	lsl.w	r3, r9, r3
 801b178:	4313      	orrs	r3, r2
 801b17a:	9304      	str	r3, [sp, #16]
 801b17c:	46a2      	mov	sl, r4
 801b17e:	e7d2      	b.n	801b126 <_vfiprintf_r+0xc6>
 801b180:	9b03      	ldr	r3, [sp, #12]
 801b182:	1d19      	adds	r1, r3, #4
 801b184:	681b      	ldr	r3, [r3, #0]
 801b186:	9103      	str	r1, [sp, #12]
 801b188:	2b00      	cmp	r3, #0
 801b18a:	bfbb      	ittet	lt
 801b18c:	425b      	neglt	r3, r3
 801b18e:	f042 0202 	orrlt.w	r2, r2, #2
 801b192:	9307      	strge	r3, [sp, #28]
 801b194:	9307      	strlt	r3, [sp, #28]
 801b196:	bfb8      	it	lt
 801b198:	9204      	strlt	r2, [sp, #16]
 801b19a:	7823      	ldrb	r3, [r4, #0]
 801b19c:	2b2e      	cmp	r3, #46	@ 0x2e
 801b19e:	d10a      	bne.n	801b1b6 <_vfiprintf_r+0x156>
 801b1a0:	7863      	ldrb	r3, [r4, #1]
 801b1a2:	2b2a      	cmp	r3, #42	@ 0x2a
 801b1a4:	d132      	bne.n	801b20c <_vfiprintf_r+0x1ac>
 801b1a6:	9b03      	ldr	r3, [sp, #12]
 801b1a8:	1d1a      	adds	r2, r3, #4
 801b1aa:	681b      	ldr	r3, [r3, #0]
 801b1ac:	9203      	str	r2, [sp, #12]
 801b1ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b1b2:	3402      	adds	r4, #2
 801b1b4:	9305      	str	r3, [sp, #20]
 801b1b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801b28c <_vfiprintf_r+0x22c>
 801b1ba:	7821      	ldrb	r1, [r4, #0]
 801b1bc:	2203      	movs	r2, #3
 801b1be:	4650      	mov	r0, sl
 801b1c0:	f7e5 f816 	bl	80001f0 <memchr>
 801b1c4:	b138      	cbz	r0, 801b1d6 <_vfiprintf_r+0x176>
 801b1c6:	9b04      	ldr	r3, [sp, #16]
 801b1c8:	eba0 000a 	sub.w	r0, r0, sl
 801b1cc:	2240      	movs	r2, #64	@ 0x40
 801b1ce:	4082      	lsls	r2, r0
 801b1d0:	4313      	orrs	r3, r2
 801b1d2:	3401      	adds	r4, #1
 801b1d4:	9304      	str	r3, [sp, #16]
 801b1d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b1da:	4829      	ldr	r0, [pc, #164]	@ (801b280 <_vfiprintf_r+0x220>)
 801b1dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b1e0:	2206      	movs	r2, #6
 801b1e2:	f7e5 f805 	bl	80001f0 <memchr>
 801b1e6:	2800      	cmp	r0, #0
 801b1e8:	d03f      	beq.n	801b26a <_vfiprintf_r+0x20a>
 801b1ea:	4b26      	ldr	r3, [pc, #152]	@ (801b284 <_vfiprintf_r+0x224>)
 801b1ec:	bb1b      	cbnz	r3, 801b236 <_vfiprintf_r+0x1d6>
 801b1ee:	9b03      	ldr	r3, [sp, #12]
 801b1f0:	3307      	adds	r3, #7
 801b1f2:	f023 0307 	bic.w	r3, r3, #7
 801b1f6:	3308      	adds	r3, #8
 801b1f8:	9303      	str	r3, [sp, #12]
 801b1fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b1fc:	443b      	add	r3, r7
 801b1fe:	9309      	str	r3, [sp, #36]	@ 0x24
 801b200:	e76a      	b.n	801b0d8 <_vfiprintf_r+0x78>
 801b202:	fb0c 3202 	mla	r2, ip, r2, r3
 801b206:	460c      	mov	r4, r1
 801b208:	2001      	movs	r0, #1
 801b20a:	e7a8      	b.n	801b15e <_vfiprintf_r+0xfe>
 801b20c:	2300      	movs	r3, #0
 801b20e:	3401      	adds	r4, #1
 801b210:	9305      	str	r3, [sp, #20]
 801b212:	4619      	mov	r1, r3
 801b214:	f04f 0c0a 	mov.w	ip, #10
 801b218:	4620      	mov	r0, r4
 801b21a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b21e:	3a30      	subs	r2, #48	@ 0x30
 801b220:	2a09      	cmp	r2, #9
 801b222:	d903      	bls.n	801b22c <_vfiprintf_r+0x1cc>
 801b224:	2b00      	cmp	r3, #0
 801b226:	d0c6      	beq.n	801b1b6 <_vfiprintf_r+0x156>
 801b228:	9105      	str	r1, [sp, #20]
 801b22a:	e7c4      	b.n	801b1b6 <_vfiprintf_r+0x156>
 801b22c:	fb0c 2101 	mla	r1, ip, r1, r2
 801b230:	4604      	mov	r4, r0
 801b232:	2301      	movs	r3, #1
 801b234:	e7f0      	b.n	801b218 <_vfiprintf_r+0x1b8>
 801b236:	ab03      	add	r3, sp, #12
 801b238:	9300      	str	r3, [sp, #0]
 801b23a:	462a      	mov	r2, r5
 801b23c:	4b12      	ldr	r3, [pc, #72]	@ (801b288 <_vfiprintf_r+0x228>)
 801b23e:	a904      	add	r1, sp, #16
 801b240:	4630      	mov	r0, r6
 801b242:	f7fc fe15 	bl	8017e70 <_printf_float>
 801b246:	4607      	mov	r7, r0
 801b248:	1c78      	adds	r0, r7, #1
 801b24a:	d1d6      	bne.n	801b1fa <_vfiprintf_r+0x19a>
 801b24c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b24e:	07d9      	lsls	r1, r3, #31
 801b250:	d405      	bmi.n	801b25e <_vfiprintf_r+0x1fe>
 801b252:	89ab      	ldrh	r3, [r5, #12]
 801b254:	059a      	lsls	r2, r3, #22
 801b256:	d402      	bmi.n	801b25e <_vfiprintf_r+0x1fe>
 801b258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b25a:	f7fd fded 	bl	8018e38 <__retarget_lock_release_recursive>
 801b25e:	89ab      	ldrh	r3, [r5, #12]
 801b260:	065b      	lsls	r3, r3, #25
 801b262:	f53f af1f 	bmi.w	801b0a4 <_vfiprintf_r+0x44>
 801b266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b268:	e71e      	b.n	801b0a8 <_vfiprintf_r+0x48>
 801b26a:	ab03      	add	r3, sp, #12
 801b26c:	9300      	str	r3, [sp, #0]
 801b26e:	462a      	mov	r2, r5
 801b270:	4b05      	ldr	r3, [pc, #20]	@ (801b288 <_vfiprintf_r+0x228>)
 801b272:	a904      	add	r1, sp, #16
 801b274:	4630      	mov	r0, r6
 801b276:	f7fd f893 	bl	80183a0 <_printf_i>
 801b27a:	e7e4      	b.n	801b246 <_vfiprintf_r+0x1e6>
 801b27c:	0801eec0 	.word	0x0801eec0
 801b280:	0801eeca 	.word	0x0801eeca
 801b284:	08017e71 	.word	0x08017e71
 801b288:	0801b03b 	.word	0x0801b03b
 801b28c:	0801eec6 	.word	0x0801eec6

0801b290 <__sflush_r>:
 801b290:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b298:	0716      	lsls	r6, r2, #28
 801b29a:	4605      	mov	r5, r0
 801b29c:	460c      	mov	r4, r1
 801b29e:	d454      	bmi.n	801b34a <__sflush_r+0xba>
 801b2a0:	684b      	ldr	r3, [r1, #4]
 801b2a2:	2b00      	cmp	r3, #0
 801b2a4:	dc02      	bgt.n	801b2ac <__sflush_r+0x1c>
 801b2a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b2a8:	2b00      	cmp	r3, #0
 801b2aa:	dd48      	ble.n	801b33e <__sflush_r+0xae>
 801b2ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b2ae:	2e00      	cmp	r6, #0
 801b2b0:	d045      	beq.n	801b33e <__sflush_r+0xae>
 801b2b2:	2300      	movs	r3, #0
 801b2b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b2b8:	682f      	ldr	r7, [r5, #0]
 801b2ba:	6a21      	ldr	r1, [r4, #32]
 801b2bc:	602b      	str	r3, [r5, #0]
 801b2be:	d030      	beq.n	801b322 <__sflush_r+0x92>
 801b2c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b2c2:	89a3      	ldrh	r3, [r4, #12]
 801b2c4:	0759      	lsls	r1, r3, #29
 801b2c6:	d505      	bpl.n	801b2d4 <__sflush_r+0x44>
 801b2c8:	6863      	ldr	r3, [r4, #4]
 801b2ca:	1ad2      	subs	r2, r2, r3
 801b2cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b2ce:	b10b      	cbz	r3, 801b2d4 <__sflush_r+0x44>
 801b2d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b2d2:	1ad2      	subs	r2, r2, r3
 801b2d4:	2300      	movs	r3, #0
 801b2d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b2d8:	6a21      	ldr	r1, [r4, #32]
 801b2da:	4628      	mov	r0, r5
 801b2dc:	47b0      	blx	r6
 801b2de:	1c43      	adds	r3, r0, #1
 801b2e0:	89a3      	ldrh	r3, [r4, #12]
 801b2e2:	d106      	bne.n	801b2f2 <__sflush_r+0x62>
 801b2e4:	6829      	ldr	r1, [r5, #0]
 801b2e6:	291d      	cmp	r1, #29
 801b2e8:	d82b      	bhi.n	801b342 <__sflush_r+0xb2>
 801b2ea:	4a2a      	ldr	r2, [pc, #168]	@ (801b394 <__sflush_r+0x104>)
 801b2ec:	410a      	asrs	r2, r1
 801b2ee:	07d6      	lsls	r6, r2, #31
 801b2f0:	d427      	bmi.n	801b342 <__sflush_r+0xb2>
 801b2f2:	2200      	movs	r2, #0
 801b2f4:	6062      	str	r2, [r4, #4]
 801b2f6:	04d9      	lsls	r1, r3, #19
 801b2f8:	6922      	ldr	r2, [r4, #16]
 801b2fa:	6022      	str	r2, [r4, #0]
 801b2fc:	d504      	bpl.n	801b308 <__sflush_r+0x78>
 801b2fe:	1c42      	adds	r2, r0, #1
 801b300:	d101      	bne.n	801b306 <__sflush_r+0x76>
 801b302:	682b      	ldr	r3, [r5, #0]
 801b304:	b903      	cbnz	r3, 801b308 <__sflush_r+0x78>
 801b306:	6560      	str	r0, [r4, #84]	@ 0x54
 801b308:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b30a:	602f      	str	r7, [r5, #0]
 801b30c:	b1b9      	cbz	r1, 801b33e <__sflush_r+0xae>
 801b30e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b312:	4299      	cmp	r1, r3
 801b314:	d002      	beq.n	801b31c <__sflush_r+0x8c>
 801b316:	4628      	mov	r0, r5
 801b318:	f7fe fc16 	bl	8019b48 <_free_r>
 801b31c:	2300      	movs	r3, #0
 801b31e:	6363      	str	r3, [r4, #52]	@ 0x34
 801b320:	e00d      	b.n	801b33e <__sflush_r+0xae>
 801b322:	2301      	movs	r3, #1
 801b324:	4628      	mov	r0, r5
 801b326:	47b0      	blx	r6
 801b328:	4602      	mov	r2, r0
 801b32a:	1c50      	adds	r0, r2, #1
 801b32c:	d1c9      	bne.n	801b2c2 <__sflush_r+0x32>
 801b32e:	682b      	ldr	r3, [r5, #0]
 801b330:	2b00      	cmp	r3, #0
 801b332:	d0c6      	beq.n	801b2c2 <__sflush_r+0x32>
 801b334:	2b1d      	cmp	r3, #29
 801b336:	d001      	beq.n	801b33c <__sflush_r+0xac>
 801b338:	2b16      	cmp	r3, #22
 801b33a:	d11e      	bne.n	801b37a <__sflush_r+0xea>
 801b33c:	602f      	str	r7, [r5, #0]
 801b33e:	2000      	movs	r0, #0
 801b340:	e022      	b.n	801b388 <__sflush_r+0xf8>
 801b342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b346:	b21b      	sxth	r3, r3
 801b348:	e01b      	b.n	801b382 <__sflush_r+0xf2>
 801b34a:	690f      	ldr	r7, [r1, #16]
 801b34c:	2f00      	cmp	r7, #0
 801b34e:	d0f6      	beq.n	801b33e <__sflush_r+0xae>
 801b350:	0793      	lsls	r3, r2, #30
 801b352:	680e      	ldr	r6, [r1, #0]
 801b354:	bf08      	it	eq
 801b356:	694b      	ldreq	r3, [r1, #20]
 801b358:	600f      	str	r7, [r1, #0]
 801b35a:	bf18      	it	ne
 801b35c:	2300      	movne	r3, #0
 801b35e:	eba6 0807 	sub.w	r8, r6, r7
 801b362:	608b      	str	r3, [r1, #8]
 801b364:	f1b8 0f00 	cmp.w	r8, #0
 801b368:	dde9      	ble.n	801b33e <__sflush_r+0xae>
 801b36a:	6a21      	ldr	r1, [r4, #32]
 801b36c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b36e:	4643      	mov	r3, r8
 801b370:	463a      	mov	r2, r7
 801b372:	4628      	mov	r0, r5
 801b374:	47b0      	blx	r6
 801b376:	2800      	cmp	r0, #0
 801b378:	dc08      	bgt.n	801b38c <__sflush_r+0xfc>
 801b37a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b37e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b382:	81a3      	strh	r3, [r4, #12]
 801b384:	f04f 30ff 	mov.w	r0, #4294967295
 801b388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b38c:	4407      	add	r7, r0
 801b38e:	eba8 0800 	sub.w	r8, r8, r0
 801b392:	e7e7      	b.n	801b364 <__sflush_r+0xd4>
 801b394:	dfbffffe 	.word	0xdfbffffe

0801b398 <_fflush_r>:
 801b398:	b538      	push	{r3, r4, r5, lr}
 801b39a:	690b      	ldr	r3, [r1, #16]
 801b39c:	4605      	mov	r5, r0
 801b39e:	460c      	mov	r4, r1
 801b3a0:	b913      	cbnz	r3, 801b3a8 <_fflush_r+0x10>
 801b3a2:	2500      	movs	r5, #0
 801b3a4:	4628      	mov	r0, r5
 801b3a6:	bd38      	pop	{r3, r4, r5, pc}
 801b3a8:	b118      	cbz	r0, 801b3b2 <_fflush_r+0x1a>
 801b3aa:	6a03      	ldr	r3, [r0, #32]
 801b3ac:	b90b      	cbnz	r3, 801b3b2 <_fflush_r+0x1a>
 801b3ae:	f7fd f9a3 	bl	80186f8 <__sinit>
 801b3b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b3b6:	2b00      	cmp	r3, #0
 801b3b8:	d0f3      	beq.n	801b3a2 <_fflush_r+0xa>
 801b3ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b3bc:	07d0      	lsls	r0, r2, #31
 801b3be:	d404      	bmi.n	801b3ca <_fflush_r+0x32>
 801b3c0:	0599      	lsls	r1, r3, #22
 801b3c2:	d402      	bmi.n	801b3ca <_fflush_r+0x32>
 801b3c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b3c6:	f7fd fd36 	bl	8018e36 <__retarget_lock_acquire_recursive>
 801b3ca:	4628      	mov	r0, r5
 801b3cc:	4621      	mov	r1, r4
 801b3ce:	f7ff ff5f 	bl	801b290 <__sflush_r>
 801b3d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b3d4:	07da      	lsls	r2, r3, #31
 801b3d6:	4605      	mov	r5, r0
 801b3d8:	d4e4      	bmi.n	801b3a4 <_fflush_r+0xc>
 801b3da:	89a3      	ldrh	r3, [r4, #12]
 801b3dc:	059b      	lsls	r3, r3, #22
 801b3de:	d4e1      	bmi.n	801b3a4 <_fflush_r+0xc>
 801b3e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b3e2:	f7fd fd29 	bl	8018e38 <__retarget_lock_release_recursive>
 801b3e6:	e7dd      	b.n	801b3a4 <_fflush_r+0xc>

0801b3e8 <fiprintf>:
 801b3e8:	b40e      	push	{r1, r2, r3}
 801b3ea:	b503      	push	{r0, r1, lr}
 801b3ec:	4601      	mov	r1, r0
 801b3ee:	ab03      	add	r3, sp, #12
 801b3f0:	4805      	ldr	r0, [pc, #20]	@ (801b408 <fiprintf+0x20>)
 801b3f2:	f853 2b04 	ldr.w	r2, [r3], #4
 801b3f6:	6800      	ldr	r0, [r0, #0]
 801b3f8:	9301      	str	r3, [sp, #4]
 801b3fa:	f7ff fe31 	bl	801b060 <_vfiprintf_r>
 801b3fe:	b002      	add	sp, #8
 801b400:	f85d eb04 	ldr.w	lr, [sp], #4
 801b404:	b003      	add	sp, #12
 801b406:	4770      	bx	lr
 801b408:	200001a8 	.word	0x200001a8

0801b40c <__swhatbuf_r>:
 801b40c:	b570      	push	{r4, r5, r6, lr}
 801b40e:	460c      	mov	r4, r1
 801b410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b414:	2900      	cmp	r1, #0
 801b416:	b096      	sub	sp, #88	@ 0x58
 801b418:	4615      	mov	r5, r2
 801b41a:	461e      	mov	r6, r3
 801b41c:	da0d      	bge.n	801b43a <__swhatbuf_r+0x2e>
 801b41e:	89a3      	ldrh	r3, [r4, #12]
 801b420:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b424:	f04f 0100 	mov.w	r1, #0
 801b428:	bf14      	ite	ne
 801b42a:	2340      	movne	r3, #64	@ 0x40
 801b42c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b430:	2000      	movs	r0, #0
 801b432:	6031      	str	r1, [r6, #0]
 801b434:	602b      	str	r3, [r5, #0]
 801b436:	b016      	add	sp, #88	@ 0x58
 801b438:	bd70      	pop	{r4, r5, r6, pc}
 801b43a:	466a      	mov	r2, sp
 801b43c:	f000 f87c 	bl	801b538 <_fstat_r>
 801b440:	2800      	cmp	r0, #0
 801b442:	dbec      	blt.n	801b41e <__swhatbuf_r+0x12>
 801b444:	9901      	ldr	r1, [sp, #4]
 801b446:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b44a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b44e:	4259      	negs	r1, r3
 801b450:	4159      	adcs	r1, r3
 801b452:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b456:	e7eb      	b.n	801b430 <__swhatbuf_r+0x24>

0801b458 <__smakebuf_r>:
 801b458:	898b      	ldrh	r3, [r1, #12]
 801b45a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b45c:	079d      	lsls	r5, r3, #30
 801b45e:	4606      	mov	r6, r0
 801b460:	460c      	mov	r4, r1
 801b462:	d507      	bpl.n	801b474 <__smakebuf_r+0x1c>
 801b464:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b468:	6023      	str	r3, [r4, #0]
 801b46a:	6123      	str	r3, [r4, #16]
 801b46c:	2301      	movs	r3, #1
 801b46e:	6163      	str	r3, [r4, #20]
 801b470:	b003      	add	sp, #12
 801b472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b474:	ab01      	add	r3, sp, #4
 801b476:	466a      	mov	r2, sp
 801b478:	f7ff ffc8 	bl	801b40c <__swhatbuf_r>
 801b47c:	9f00      	ldr	r7, [sp, #0]
 801b47e:	4605      	mov	r5, r0
 801b480:	4639      	mov	r1, r7
 801b482:	4630      	mov	r0, r6
 801b484:	f7fe ff0e 	bl	801a2a4 <_malloc_r>
 801b488:	b948      	cbnz	r0, 801b49e <__smakebuf_r+0x46>
 801b48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b48e:	059a      	lsls	r2, r3, #22
 801b490:	d4ee      	bmi.n	801b470 <__smakebuf_r+0x18>
 801b492:	f023 0303 	bic.w	r3, r3, #3
 801b496:	f043 0302 	orr.w	r3, r3, #2
 801b49a:	81a3      	strh	r3, [r4, #12]
 801b49c:	e7e2      	b.n	801b464 <__smakebuf_r+0xc>
 801b49e:	89a3      	ldrh	r3, [r4, #12]
 801b4a0:	6020      	str	r0, [r4, #0]
 801b4a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b4a6:	81a3      	strh	r3, [r4, #12]
 801b4a8:	9b01      	ldr	r3, [sp, #4]
 801b4aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b4ae:	b15b      	cbz	r3, 801b4c8 <__smakebuf_r+0x70>
 801b4b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b4b4:	4630      	mov	r0, r6
 801b4b6:	f000 f851 	bl	801b55c <_isatty_r>
 801b4ba:	b128      	cbz	r0, 801b4c8 <__smakebuf_r+0x70>
 801b4bc:	89a3      	ldrh	r3, [r4, #12]
 801b4be:	f023 0303 	bic.w	r3, r3, #3
 801b4c2:	f043 0301 	orr.w	r3, r3, #1
 801b4c6:	81a3      	strh	r3, [r4, #12]
 801b4c8:	89a3      	ldrh	r3, [r4, #12]
 801b4ca:	431d      	orrs	r5, r3
 801b4cc:	81a5      	strh	r5, [r4, #12]
 801b4ce:	e7cf      	b.n	801b470 <__smakebuf_r+0x18>

0801b4d0 <_putc_r>:
 801b4d0:	b570      	push	{r4, r5, r6, lr}
 801b4d2:	460d      	mov	r5, r1
 801b4d4:	4614      	mov	r4, r2
 801b4d6:	4606      	mov	r6, r0
 801b4d8:	b118      	cbz	r0, 801b4e2 <_putc_r+0x12>
 801b4da:	6a03      	ldr	r3, [r0, #32]
 801b4dc:	b90b      	cbnz	r3, 801b4e2 <_putc_r+0x12>
 801b4de:	f7fd f90b 	bl	80186f8 <__sinit>
 801b4e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b4e4:	07d8      	lsls	r0, r3, #31
 801b4e6:	d405      	bmi.n	801b4f4 <_putc_r+0x24>
 801b4e8:	89a3      	ldrh	r3, [r4, #12]
 801b4ea:	0599      	lsls	r1, r3, #22
 801b4ec:	d402      	bmi.n	801b4f4 <_putc_r+0x24>
 801b4ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b4f0:	f7fd fca1 	bl	8018e36 <__retarget_lock_acquire_recursive>
 801b4f4:	68a3      	ldr	r3, [r4, #8]
 801b4f6:	3b01      	subs	r3, #1
 801b4f8:	2b00      	cmp	r3, #0
 801b4fa:	60a3      	str	r3, [r4, #8]
 801b4fc:	da05      	bge.n	801b50a <_putc_r+0x3a>
 801b4fe:	69a2      	ldr	r2, [r4, #24]
 801b500:	4293      	cmp	r3, r2
 801b502:	db12      	blt.n	801b52a <_putc_r+0x5a>
 801b504:	b2eb      	uxtb	r3, r5
 801b506:	2b0a      	cmp	r3, #10
 801b508:	d00f      	beq.n	801b52a <_putc_r+0x5a>
 801b50a:	6823      	ldr	r3, [r4, #0]
 801b50c:	1c5a      	adds	r2, r3, #1
 801b50e:	6022      	str	r2, [r4, #0]
 801b510:	701d      	strb	r5, [r3, #0]
 801b512:	b2ed      	uxtb	r5, r5
 801b514:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b516:	07da      	lsls	r2, r3, #31
 801b518:	d405      	bmi.n	801b526 <_putc_r+0x56>
 801b51a:	89a3      	ldrh	r3, [r4, #12]
 801b51c:	059b      	lsls	r3, r3, #22
 801b51e:	d402      	bmi.n	801b526 <_putc_r+0x56>
 801b520:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b522:	f7fd fc89 	bl	8018e38 <__retarget_lock_release_recursive>
 801b526:	4628      	mov	r0, r5
 801b528:	bd70      	pop	{r4, r5, r6, pc}
 801b52a:	4629      	mov	r1, r5
 801b52c:	4622      	mov	r2, r4
 801b52e:	4630      	mov	r0, r6
 801b530:	f7fd fac3 	bl	8018aba <__swbuf_r>
 801b534:	4605      	mov	r5, r0
 801b536:	e7ed      	b.n	801b514 <_putc_r+0x44>

0801b538 <_fstat_r>:
 801b538:	b538      	push	{r3, r4, r5, lr}
 801b53a:	4d07      	ldr	r5, [pc, #28]	@ (801b558 <_fstat_r+0x20>)
 801b53c:	2300      	movs	r3, #0
 801b53e:	4604      	mov	r4, r0
 801b540:	4608      	mov	r0, r1
 801b542:	4611      	mov	r1, r2
 801b544:	602b      	str	r3, [r5, #0]
 801b546:	f7e6 fac3 	bl	8001ad0 <_fstat>
 801b54a:	1c43      	adds	r3, r0, #1
 801b54c:	d102      	bne.n	801b554 <_fstat_r+0x1c>
 801b54e:	682b      	ldr	r3, [r5, #0]
 801b550:	b103      	cbz	r3, 801b554 <_fstat_r+0x1c>
 801b552:	6023      	str	r3, [r4, #0]
 801b554:	bd38      	pop	{r3, r4, r5, pc}
 801b556:	bf00      	nop
 801b558:	20008cf0 	.word	0x20008cf0

0801b55c <_isatty_r>:
 801b55c:	b538      	push	{r3, r4, r5, lr}
 801b55e:	4d06      	ldr	r5, [pc, #24]	@ (801b578 <_isatty_r+0x1c>)
 801b560:	2300      	movs	r3, #0
 801b562:	4604      	mov	r4, r0
 801b564:	4608      	mov	r0, r1
 801b566:	602b      	str	r3, [r5, #0]
 801b568:	f7e6 fac2 	bl	8001af0 <_isatty>
 801b56c:	1c43      	adds	r3, r0, #1
 801b56e:	d102      	bne.n	801b576 <_isatty_r+0x1a>
 801b570:	682b      	ldr	r3, [r5, #0]
 801b572:	b103      	cbz	r3, 801b576 <_isatty_r+0x1a>
 801b574:	6023      	str	r3, [r4, #0]
 801b576:	bd38      	pop	{r3, r4, r5, pc}
 801b578:	20008cf0 	.word	0x20008cf0

0801b57c <_sbrk_r>:
 801b57c:	b538      	push	{r3, r4, r5, lr}
 801b57e:	4d06      	ldr	r5, [pc, #24]	@ (801b598 <_sbrk_r+0x1c>)
 801b580:	2300      	movs	r3, #0
 801b582:	4604      	mov	r4, r0
 801b584:	4608      	mov	r0, r1
 801b586:	602b      	str	r3, [r5, #0]
 801b588:	f7e6 faca 	bl	8001b20 <_sbrk>
 801b58c:	1c43      	adds	r3, r0, #1
 801b58e:	d102      	bne.n	801b596 <_sbrk_r+0x1a>
 801b590:	682b      	ldr	r3, [r5, #0]
 801b592:	b103      	cbz	r3, 801b596 <_sbrk_r+0x1a>
 801b594:	6023      	str	r3, [r4, #0]
 801b596:	bd38      	pop	{r3, r4, r5, pc}
 801b598:	20008cf0 	.word	0x20008cf0

0801b59c <abort>:
 801b59c:	b508      	push	{r3, lr}
 801b59e:	2006      	movs	r0, #6
 801b5a0:	f000 f86e 	bl	801b680 <raise>
 801b5a4:	2001      	movs	r0, #1
 801b5a6:	f7e6 fa5f 	bl	8001a68 <_exit>

0801b5aa <_calloc_r>:
 801b5aa:	b570      	push	{r4, r5, r6, lr}
 801b5ac:	fba1 5402 	umull	r5, r4, r1, r2
 801b5b0:	b93c      	cbnz	r4, 801b5c2 <_calloc_r+0x18>
 801b5b2:	4629      	mov	r1, r5
 801b5b4:	f7fe fe76 	bl	801a2a4 <_malloc_r>
 801b5b8:	4606      	mov	r6, r0
 801b5ba:	b928      	cbnz	r0, 801b5c8 <_calloc_r+0x1e>
 801b5bc:	2600      	movs	r6, #0
 801b5be:	4630      	mov	r0, r6
 801b5c0:	bd70      	pop	{r4, r5, r6, pc}
 801b5c2:	220c      	movs	r2, #12
 801b5c4:	6002      	str	r2, [r0, #0]
 801b5c6:	e7f9      	b.n	801b5bc <_calloc_r+0x12>
 801b5c8:	462a      	mov	r2, r5
 801b5ca:	4621      	mov	r1, r4
 801b5cc:	f7fd fb34 	bl	8018c38 <memset>
 801b5d0:	e7f5      	b.n	801b5be <_calloc_r+0x14>

0801b5d2 <_realloc_r>:
 801b5d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5d6:	4680      	mov	r8, r0
 801b5d8:	4615      	mov	r5, r2
 801b5da:	460c      	mov	r4, r1
 801b5dc:	b921      	cbnz	r1, 801b5e8 <_realloc_r+0x16>
 801b5de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5e2:	4611      	mov	r1, r2
 801b5e4:	f7fe be5e 	b.w	801a2a4 <_malloc_r>
 801b5e8:	b92a      	cbnz	r2, 801b5f6 <_realloc_r+0x24>
 801b5ea:	f7fe faad 	bl	8019b48 <_free_r>
 801b5ee:	2400      	movs	r4, #0
 801b5f0:	4620      	mov	r0, r4
 801b5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b5f6:	f000 f85f 	bl	801b6b8 <_malloc_usable_size_r>
 801b5fa:	4285      	cmp	r5, r0
 801b5fc:	4606      	mov	r6, r0
 801b5fe:	d802      	bhi.n	801b606 <_realloc_r+0x34>
 801b600:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801b604:	d8f4      	bhi.n	801b5f0 <_realloc_r+0x1e>
 801b606:	4629      	mov	r1, r5
 801b608:	4640      	mov	r0, r8
 801b60a:	f7fe fe4b 	bl	801a2a4 <_malloc_r>
 801b60e:	4607      	mov	r7, r0
 801b610:	2800      	cmp	r0, #0
 801b612:	d0ec      	beq.n	801b5ee <_realloc_r+0x1c>
 801b614:	42b5      	cmp	r5, r6
 801b616:	462a      	mov	r2, r5
 801b618:	4621      	mov	r1, r4
 801b61a:	bf28      	it	cs
 801b61c:	4632      	movcs	r2, r6
 801b61e:	f7fd fc0c 	bl	8018e3a <memcpy>
 801b622:	4621      	mov	r1, r4
 801b624:	4640      	mov	r0, r8
 801b626:	f7fe fa8f 	bl	8019b48 <_free_r>
 801b62a:	463c      	mov	r4, r7
 801b62c:	e7e0      	b.n	801b5f0 <_realloc_r+0x1e>

0801b62e <_raise_r>:
 801b62e:	291f      	cmp	r1, #31
 801b630:	b538      	push	{r3, r4, r5, lr}
 801b632:	4605      	mov	r5, r0
 801b634:	460c      	mov	r4, r1
 801b636:	d904      	bls.n	801b642 <_raise_r+0x14>
 801b638:	2316      	movs	r3, #22
 801b63a:	6003      	str	r3, [r0, #0]
 801b63c:	f04f 30ff 	mov.w	r0, #4294967295
 801b640:	bd38      	pop	{r3, r4, r5, pc}
 801b642:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b644:	b112      	cbz	r2, 801b64c <_raise_r+0x1e>
 801b646:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b64a:	b94b      	cbnz	r3, 801b660 <_raise_r+0x32>
 801b64c:	4628      	mov	r0, r5
 801b64e:	f000 f831 	bl	801b6b4 <_getpid_r>
 801b652:	4622      	mov	r2, r4
 801b654:	4601      	mov	r1, r0
 801b656:	4628      	mov	r0, r5
 801b658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b65c:	f000 b818 	b.w	801b690 <_kill_r>
 801b660:	2b01      	cmp	r3, #1
 801b662:	d00a      	beq.n	801b67a <_raise_r+0x4c>
 801b664:	1c59      	adds	r1, r3, #1
 801b666:	d103      	bne.n	801b670 <_raise_r+0x42>
 801b668:	2316      	movs	r3, #22
 801b66a:	6003      	str	r3, [r0, #0]
 801b66c:	2001      	movs	r0, #1
 801b66e:	e7e7      	b.n	801b640 <_raise_r+0x12>
 801b670:	2100      	movs	r1, #0
 801b672:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b676:	4620      	mov	r0, r4
 801b678:	4798      	blx	r3
 801b67a:	2000      	movs	r0, #0
 801b67c:	e7e0      	b.n	801b640 <_raise_r+0x12>
	...

0801b680 <raise>:
 801b680:	4b02      	ldr	r3, [pc, #8]	@ (801b68c <raise+0xc>)
 801b682:	4601      	mov	r1, r0
 801b684:	6818      	ldr	r0, [r3, #0]
 801b686:	f7ff bfd2 	b.w	801b62e <_raise_r>
 801b68a:	bf00      	nop
 801b68c:	200001a8 	.word	0x200001a8

0801b690 <_kill_r>:
 801b690:	b538      	push	{r3, r4, r5, lr}
 801b692:	4d07      	ldr	r5, [pc, #28]	@ (801b6b0 <_kill_r+0x20>)
 801b694:	2300      	movs	r3, #0
 801b696:	4604      	mov	r4, r0
 801b698:	4608      	mov	r0, r1
 801b69a:	4611      	mov	r1, r2
 801b69c:	602b      	str	r3, [r5, #0]
 801b69e:	f7e6 f9d1 	bl	8001a44 <_kill>
 801b6a2:	1c43      	adds	r3, r0, #1
 801b6a4:	d102      	bne.n	801b6ac <_kill_r+0x1c>
 801b6a6:	682b      	ldr	r3, [r5, #0]
 801b6a8:	b103      	cbz	r3, 801b6ac <_kill_r+0x1c>
 801b6aa:	6023      	str	r3, [r4, #0]
 801b6ac:	bd38      	pop	{r3, r4, r5, pc}
 801b6ae:	bf00      	nop
 801b6b0:	20008cf0 	.word	0x20008cf0

0801b6b4 <_getpid_r>:
 801b6b4:	f7e6 b9be 	b.w	8001a34 <_getpid>

0801b6b8 <_malloc_usable_size_r>:
 801b6b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b6bc:	1f18      	subs	r0, r3, #4
 801b6be:	2b00      	cmp	r3, #0
 801b6c0:	bfbc      	itt	lt
 801b6c2:	580b      	ldrlt	r3, [r1, r0]
 801b6c4:	18c0      	addlt	r0, r0, r3
 801b6c6:	4770      	bx	lr

0801b6c8 <_init>:
 801b6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b6ca:	bf00      	nop
 801b6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b6ce:	bc08      	pop	{r3}
 801b6d0:	469e      	mov	lr, r3
 801b6d2:	4770      	bx	lr

0801b6d4 <_fini>:
 801b6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b6d6:	bf00      	nop
 801b6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b6da:	bc08      	pop	{r3}
 801b6dc:	469e      	mov	lr, r3
 801b6de:	4770      	bx	lr
