

================================================================
== Vivado HLS Report for 'Conv1DMac_new403'
================================================================
* Date:           Wed Apr 26 22:20:27 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.551|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten3)
	3  / (!exitcond_flatten3)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1 = alloca i8"   --->   Operation 8 'alloca' 'macRegisters_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1 = alloca i8"   --->   Operation 9 'alloca' 'macRegisters_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1 = alloca i8"   --->   Operation 10 'alloca' 'macRegisters_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1 = alloca i8"   --->   Operation 11 'alloca' 'macRegisters_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 14 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 15 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 16 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 16 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 17 'store' <Predicate = true> <Delay = 1.30>
ST_1 : Operation 18 [1/1] (1.30ns)   --->   "br label %0" [S2/conv1d.h:791]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.30>

State 2 <SV = 1> <Delay = 6.06>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i20 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next3, %._crit_edge ]"   --->   Operation 19 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %.preheader177.preheader ], [ %indvar_flatten_next, %._crit_edge ]"   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%nm = phi i6 [ 0, %.preheader177.preheader ], [ %nm_mid2, %._crit_edge ]" [S2/conv1d.h:793]   --->   Operation 21 'phi' 'nm' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sf = phi i8 [ 0, %.preheader177.preheader ], [ %sf_1, %._crit_edge ]"   --->   Operation 22 'phi' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %nm to i5" [S2/conv1d.h:793]   --->   Operation 23 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp, i7 0)" [S2/conv1d.h:817]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.98ns)   --->   "%exitcond_flatten3 = icmp eq i20 %indvar_flatten3, -524288"   --->   Operation 25 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.85ns)   --->   "%indvar_flatten_next3 = add i20 1, %indvar_flatten3"   --->   Operation 26 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %1, label %.preheader177"   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "%exitcond_flatten = icmp eq i14 %indvar_flatten, 4096"   --->   Operation 28 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 1.76> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%nm_mid = select i1 %exitcond_flatten, i6 0, i6 %nm" [S2/conv1d.h:793]   --->   Operation 29 'select' 'nm_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_90_mid = select i1 %exitcond_flatten, i12 0, i12 %tmp_s" [S2/conv1d.h:817]   --->   Operation 30 'select' 'tmp_90_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node nm_t_mid2)   --->   "%nm_t_mid = select i1 %exitcond_flatten, i5 0, i5 %tmp" [S2/conv1d.h:793]   --->   Operation 31 'select' 'nm_t_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_91_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [S2/conv1d.h:793]   --->   Operation 32 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%tmp_289 = icmp eq i8 %sf, -128" [S2/conv1d.h:793]   --->   Operation 33 'icmp' 'tmp_289' <Predicate = (!exitcond_flatten3)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_91_mid = and i1 %tmp_289, %not_exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 34 'and' 'tmp_91_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%nm_1 = add i6 1, %nm_mid" [S2/conv1d.h:792]   --->   Operation 35 'add' 'nm_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sf_mid2)   --->   "%tmp_270 = or i1 %tmp_91_mid, %exitcond_flatten" [S2/conv1d.h:793]   --->   Operation 36 'or' 'tmp_270' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.80ns) (out node of the LUT)   --->   "%sf_mid2 = select i1 %tmp_270, i8 0, i8 %sf" [S2/conv1d.h:793]   --->   Operation 37 'select' 'sf_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_309 = trunc i6 %nm_1 to i5" [S2/conv1d.h:792]   --->   Operation 38 'trunc' 'tmp_309' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_90_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %tmp_309, i7 0)" [S2/conv1d.h:817]   --->   Operation 39 'bitconcatenate' 'tmp_90_mid1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%tmp_90_mid2 = select i1 %tmp_91_mid, i12 %tmp_90_mid1, i12 %tmp_90_mid" [S2/conv1d.h:817]   --->   Operation 40 'select' 'tmp_90_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%nm_t_mid2 = select i1 %tmp_91_mid, i5 %tmp_309, i5 %nm_t_mid" [S2/conv1d.h:793]   --->   Operation 41 'select' 'nm_t_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.97ns)   --->   "%nm_mid2 = select i1 %tmp_91_mid, i6 %nm_1, i6 %nm_mid" [S2/conv1d.h:793]   --->   Operation 42 'select' 'nm_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_37)   --->   "%sf_cast1 = zext i8 %sf_mid2 to i12" [S2/conv1d.h:793]   --->   Operation 43 'zext' 'sf_cast1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.71ns) (out node of the LUT)   --->   "%tmp_37 = add i12 %tmp_90_mid2, %sf_cast1" [S2/conv1d.h:817]   --->   Operation 44 'add' 'tmp_37' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.28ns)   --->   "%tmp_60 = icmp eq i8 %sf_mid2, 127" [S2/conv1d.h:847]   --->   Operation 45 'icmp' 'tmp_60' <Predicate = (!exitcond_flatten3)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %.preheader.0, label %.preheader177.._crit_edge_crit_edge" [S2/conv1d.h:847]   --->   Operation 46 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.69ns)   --->   "%sf_1 = add i8 %sf_mid2, 1" [S2/conv1d.h:793]   --->   Operation 47 'add' 'sf_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.71ns)   --->   "%indvar_flatten_op = add i14 %indvar_flatten, 1"   --->   Operation 48 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.58ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i14 1, i14 %indvar_flatten_op"   --->   Operation 49 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten3)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_38 = zext i12 %tmp_37 to i64" [S2/conv1d.h:817]   --->   Operation 50 'zext' 'tmp_38' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_4 = getelementptr [4096 x i4]* @weights9_m_weights_V, i64 0, i64 %tmp_38" [S2/conv1d.h:817]   --->   Operation 51 'getelementptr' 'weights9_m_weights_V_4' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_5 = load i4* %weights9_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 52 'load' 'weights9_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_6 = getelementptr [4096 x i4]* @weights9_m_weights_V_1, i64 0, i64 %tmp_38" [S2/conv1d.h:817]   --->   Operation 53 'getelementptr' 'weights9_m_weights_V_6' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_7 = load i4* %weights9_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 54 'load' 'weights9_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_8 = getelementptr [4096 x i4]* @weights9_m_weights_V_2, i64 0, i64 %tmp_38" [S2/conv1d.h:817]   --->   Operation 55 'getelementptr' 'weights9_m_weights_V_8' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_9 = load i4* %weights9_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 56 'load' 'weights9_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%weights9_m_weights_V_10 = getelementptr [4096 x i4]* @weights9_m_weights_V_3, i64 0, i64 %tmp_38" [S2/conv1d.h:817]   --->   Operation 57 'getelementptr' 'weights9_m_weights_V_10' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (2.77ns)   --->   "%weights9_m_weights_V_11 = load i4* %weights9_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 58 'load' 'weights9_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 59 [1/1] (3.40ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [S2/conv1d.h:796]   --->   Operation 59 'read' 'tmp_V' <Predicate = (!exitcond_flatten3)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_5 = load i4* %weights9_m_weights_V_4, align 1" [S2/conv1d.h:817]   --->   Operation 60 'load' 'weights9_m_weights_V_5' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 61 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_7 = load i4* %weights9_m_weights_V_6, align 1" [S2/conv1d.h:817]   --->   Operation 61 'load' 'weights9_m_weights_V_7' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 62 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_9 = load i4* %weights9_m_weights_V_8, align 1" [S2/conv1d.h:817]   --->   Operation 62 'load' 'weights9_m_weights_V_9' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>
ST_4 : Operation 63 [1/2] (2.77ns)   --->   "%weights9_m_weights_V_11 = load i4* %weights9_m_weights_V_10, align 1" [S2/conv1d.h:817]   --->   Operation 63 'load' 'weights9_m_weights_V_11' <Predicate = (!exitcond_flatten3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 4096> <ROM>

State 5 <SV = 4> <Delay = 6.36>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_08_cast_cast = sext i8 %tmp_V to i12" [S2/conv1d.h:823]   --->   Operation 64 'sext' 'p_08_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_0132_cast_cast = sext i4 %weights9_m_weights_V_5 to i12" [S2/conv1d.h:823]   --->   Operation 65 'sext' 'p_0132_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.61ns)   --->   "%p_Val2_s_132 = mul i12 %p_08_cast_cast, %p_0132_cast_cast" [S2/conv1d.h:823]   --->   Operation 66 'mul' 'p_Val2_s_132' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s_132, i32 11)" [S2/conv1d.h:823]   --->   Operation 67 'bitselect' 'tmp_310' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_311 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_s_132, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 68 'partselect' 'tmp_311' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%p_Val2_cast_cast = sext i5 %tmp_311 to i6" [S2/conv1d.h:823]   --->   Operation 69 'sext' 'p_Val2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s_132, i32 6)" [S2/conv1d.h:823]   --->   Operation 70 'bitselect' 'tmp_312' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_313 = trunc i12 %p_Val2_s_132 to i1" [S2/conv1d.h:823]   --->   Operation 71 'trunc' 'tmp_313' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_41 = or i1 %tmp_313, %tmp_310" [S2/conv1d.h:823]   --->   Operation 72 'or' 'tmp_41' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_42 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_s_132, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 73 'partselect' 'tmp_42' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_43 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_42, i1 %tmp_41)" [S2/conv1d.h:823]   --->   Operation 74 'bitconcatenate' 'tmp_43' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_44 = icmp ne i6 %tmp_43, 0" [S2/conv1d.h:823]   --->   Operation 75 'icmp' 'tmp_44' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%qb_assign_2 = and i1 %tmp_44, %tmp_312" [S2/conv1d.h:823]   --->   Operation 76 'and' 'qb_assign_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp_138_cast_cast = zext i1 %qb_assign_2 to i6" [S2/conv1d.h:836]   --->   Operation 77 'zext' 'tmp_138_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp1 = add i6 %p_Val2_cast_cast, %tmp_138_cast_cast" [S2/conv1d.h:836]   --->   Operation 78 'add' 'tmp1' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_0132_1_cast_cast = sext i4 %weights9_m_weights_V_7 to i12" [S2/conv1d.h:823]   --->   Operation 79 'sext' 'p_0132_1_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (3.61ns)   --->   "%p_Val2_1 = mul i12 %p_08_cast_cast, %p_0132_1_cast_cast" [S2/conv1d.h:823]   --->   Operation 80 'mul' 'p_Val2_1' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_1, i32 11)" [S2/conv1d.h:823]   --->   Operation 81 'bitselect' 'tmp_314' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_315 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_1, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 82 'partselect' 'tmp_315' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%p_Val2_81_1_cast_c = sext i5 %tmp_315 to i6" [S2/conv1d.h:823]   --->   Operation 83 'sext' 'p_Val2_81_1_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_1, i32 6)" [S2/conv1d.h:823]   --->   Operation 84 'bitselect' 'tmp_316' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_317 = trunc i12 %p_Val2_1 to i1" [S2/conv1d.h:823]   --->   Operation 85 'trunc' 'tmp_317' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_47 = or i1 %tmp_317, %tmp_314" [S2/conv1d.h:823]   --->   Operation 86 'or' 'tmp_47' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_48 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_1, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 87 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_1)   --->   "%tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_48, i1 %tmp_47)" [S2/conv1d.h:823]   --->   Operation 88 'bitconcatenate' 'tmp_49' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_1 = icmp ne i6 %tmp_49, 0" [S2/conv1d.h:823]   --->   Operation 89 'icmp' 'tmp_227_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%qb_assign_2_1 = and i1 %tmp_227_1, %tmp_316" [S2/conv1d.h:823]   --->   Operation 90 'and' 'qb_assign_2_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp_228_1_cast_cast = zext i1 %qb_assign_2_1 to i6" [S2/conv1d.h:836]   --->   Operation 91 'zext' 'tmp_228_1_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp2 = add i6 %p_Val2_81_1_cast_c, %tmp_228_1_cast_cast" [S2/conv1d.h:836]   --->   Operation 92 'add' 'tmp2' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_0132_2_cast_cast = sext i4 %weights9_m_weights_V_9 to i12" [S2/conv1d.h:823]   --->   Operation 93 'sext' 'p_0132_2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (3.61ns)   --->   "%p_Val2_2 = mul i12 %p_08_cast_cast, %p_0132_2_cast_cast" [S2/conv1d.h:823]   --->   Operation 94 'mul' 'p_Val2_2' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_2, i32 11)" [S2/conv1d.h:823]   --->   Operation 95 'bitselect' 'tmp_318' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_319 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_2, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 96 'partselect' 'tmp_319' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%p_Val2_81_2_cast_c = sext i5 %tmp_319 to i6" [S2/conv1d.h:823]   --->   Operation 97 'sext' 'p_Val2_81_2_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_2, i32 6)" [S2/conv1d.h:823]   --->   Operation 98 'bitselect' 'tmp_320' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_321 = trunc i12 %p_Val2_2 to i1" [S2/conv1d.h:823]   --->   Operation 99 'trunc' 'tmp_321' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_52 = or i1 %tmp_321, %tmp_318" [S2/conv1d.h:823]   --->   Operation 100 'or' 'tmp_52' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_53 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_2, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 101 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_2)   --->   "%tmp_54 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_53, i1 %tmp_52)" [S2/conv1d.h:823]   --->   Operation 102 'bitconcatenate' 'tmp_54' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_2 = icmp ne i6 %tmp_54, 0" [S2/conv1d.h:823]   --->   Operation 103 'icmp' 'tmp_227_2' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%qb_assign_2_2 = and i1 %tmp_227_2, %tmp_320" [S2/conv1d.h:823]   --->   Operation 104 'and' 'qb_assign_2_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%tmp_228_2_cast_cast = zext i1 %qb_assign_2_2 to i6" [S2/conv1d.h:836]   --->   Operation 105 'zext' 'tmp_228_2_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp3 = add i6 %p_Val2_81_2_cast_c, %tmp_228_2_cast_cast" [S2/conv1d.h:836]   --->   Operation 106 'add' 'tmp3' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_0132_3_cast_cast = sext i4 %weights9_m_weights_V_11 to i12" [S2/conv1d.h:823]   --->   Operation 107 'sext' 'p_0132_3_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.61ns)   --->   "%p_Val2_3 = mul i12 %p_08_cast_cast, %p_0132_3_cast_cast" [S2/conv1d.h:823]   --->   Operation 108 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten3)> <Delay = 3.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 11)" [S2/conv1d.h:823]   --->   Operation 109 'bitselect' 'tmp_322' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_323 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_3, i32 7, i32 11)" [S2/conv1d.h:823]   --->   Operation 110 'partselect' 'tmp_323' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%p_Val2_81_3_cast_c = sext i5 %tmp_323 to i6" [S2/conv1d.h:823]   --->   Operation 111 'sext' 'p_Val2_81_3_cast_c' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 6)" [S2/conv1d.h:823]   --->   Operation 112 'bitselect' 'tmp_324' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_325 = trunc i12 %p_Val2_3 to i1" [S2/conv1d.h:823]   --->   Operation 113 'trunc' 'tmp_325' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_57 = or i1 %tmp_325, %tmp_322" [S2/conv1d.h:823]   --->   Operation 114 'or' 'tmp_57' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_58 = call i5 @_ssdm_op_PartSelect.i5.i12.i32.i32(i12 %p_Val2_3, i32 1, i32 5)" [S2/conv1d.h:823]   --->   Operation 115 'partselect' 'tmp_58' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node tmp_227_3)   --->   "%tmp_59 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_58, i1 %tmp_57)" [S2/conv1d.h:823]   --->   Operation 116 'bitconcatenate' 'tmp_59' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.18ns) (out node of the LUT)   --->   "%tmp_227_3 = icmp ne i6 %tmp_59, 0" [S2/conv1d.h:823]   --->   Operation 117 'icmp' 'tmp_227_3' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%qb_assign_2_3 = and i1 %tmp_227_3, %tmp_324" [S2/conv1d.h:823]   --->   Operation 118 'and' 'qb_assign_2_3' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp_228_3_cast_cast = zext i1 %qb_assign_2_3 to i6" [S2/conv1d.h:836]   --->   Operation 119 'zext' 'tmp_228_3_cast_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.56ns) (out node of the LUT)   --->   "%tmp4 = add i6 %p_Val2_81_3_cast_c, %tmp_228_3_cast_cast" [S2/conv1d.h:836]   --->   Operation 120 'add' 'tmp4' <Predicate = (!exitcond_flatten3)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.55>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%macRegisters_0_V_1_s = load i8* %macRegisters_0_V_1" [S2/conv1d.h:836]   --->   Operation 121 'load' 'macRegisters_0_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%macRegisters_1_V_1_s = load i8* %macRegisters_1_V_1" [S2/conv1d.h:836]   --->   Operation 122 'load' 'macRegisters_1_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%macRegisters_2_V_1_s = load i8* %macRegisters_2_V_1" [S2/conv1d.h:836]   --->   Operation 123 'load' 'macRegisters_2_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%macRegisters_3_V_1_s = load i8* %macRegisters_3_V_1" [S2/conv1d.h:836]   --->   Operation 124 'load' 'macRegisters_3_V_1_s' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([50 x i8]* @loop_ofmChannels_loo)"   --->   Operation 125 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @loop_neuronFold_loop)"   --->   Operation 126 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str50) nounwind" [S2/conv1d.h:793]   --->   Operation 127 'specloopname' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str50)" [S2/conv1d.h:793]   --->   Operation 128 'specregionbegin' 'tmp_36' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [S2/conv1d.h:794]   --->   Operation 129 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1 to i8" [S2/conv1d.h:836]   --->   Operation 130 'sext' 'tmp1_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.69ns)   --->   "%macRegisters_0_V = add i8 %tmp1_cast, %macRegisters_0_V_1_s" [S2/conv1d.h:836]   --->   Operation 131 'add' 'macRegisters_0_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i6 %tmp2 to i8" [S2/conv1d.h:836]   --->   Operation 132 'sext' 'tmp2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (1.69ns)   --->   "%macRegisters_1_V = add i8 %tmp2_cast, %macRegisters_1_V_1_s" [S2/conv1d.h:836]   --->   Operation 133 'add' 'macRegisters_1_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp3 to i8" [S2/conv1d.h:836]   --->   Operation 134 'sext' 'tmp3_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.69ns)   --->   "%macRegisters_2_V = add i8 %tmp3_cast, %macRegisters_2_V_1_s" [S2/conv1d.h:836]   --->   Operation 135 'add' 'macRegisters_2_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i6 %tmp4 to i8" [S2/conv1d.h:836]   --->   Operation 136 'sext' 'tmp4_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.69ns)   --->   "%macRegisters_3_V = add i8 %tmp4_cast, %macRegisters_3_V_1_s" [S2/conv1d.h:836]   --->   Operation 137 'add' 'macRegisters_3_V' <Predicate = (!exitcond_flatten3)> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.30ns)   --->   "store i8 %macRegisters_3_V, i8* %macRegisters_3_V_1" [S2/conv1d.h:844]   --->   Operation 138 'store' <Predicate = (!tmp_60)> <Delay = 1.30>
ST_6 : Operation 139 [1/1] (1.30ns)   --->   "store i8 %macRegisters_2_V, i8* %macRegisters_2_V_1" [S2/conv1d.h:844]   --->   Operation 139 'store' <Predicate = (!tmp_60)> <Delay = 1.30>
ST_6 : Operation 140 [1/1] (1.30ns)   --->   "store i8 %macRegisters_1_V, i8* %macRegisters_1_V_1" [S2/conv1d.h:844]   --->   Operation 140 'store' <Predicate = (!tmp_60)> <Delay = 1.30>
ST_6 : Operation 141 [1/1] (1.30ns)   --->   "store i8 %macRegisters_0_V, i8* %macRegisters_0_V_1" [S2/conv1d.h:844]   --->   Operation 141 'store' <Predicate = (!tmp_60)> <Delay = 1.30>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:847]   --->   Operation 142 'br' <Predicate = (!tmp_60)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 7, i8 7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 11, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 7, i8 0, i8 0, i8 0, i8 9, i8 0, i8 0, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 143 'mux' 'tmp_61' <Predicate = (tmp_60)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_s = add i8 %macRegisters_0_V, %tmp_61" [S2/conv1d.h:859]   --->   Operation 144 'add' 'p_Val2_s' <Predicate = (tmp_60)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_1)   --->   "%tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 7, i8 12, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 7, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 145 'mux' 'tmp_62' <Predicate = (tmp_60)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_1 = add i8 %macRegisters_1_V, %tmp_62" [S2/conv1d.h:859]   --->   Operation 146 'add' 'p_Val2_22_1' <Predicate = (tmp_60)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_2)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 4, i8 6, i8 0, i8 0, i8 0, i8 0, i8 0, i8 6, i8 5, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 10, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 147 'mux' 'tmp_63' <Predicate = (tmp_60)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_2 = add i8 %macRegisters_2_V, %tmp_63" [S2/conv1d.h:859]   --->   Operation 148 'add' 'p_Val2_22_2' <Predicate = (tmp_60)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_22_3)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.32i8.i5(i8 0, i8 0, i8 0, i8 0, i8 6, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 12, i8 0, i8 0, i8 0, i8 5, i8 0, i8 0, i8 0, i8 0, i8 7, i8 0, i8 0, i8 0, i8 0, i8 -1, i8 0, i8 0, i5 %nm_t_mid2)" [S2/conv1d.h:793]   --->   Operation 149 'mux' 'tmp_64' <Predicate = (tmp_60)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (2.45ns) (out node of the LUT)   --->   "%p_Val2_22_3 = add i8 %macRegisters_3_V, %tmp_64" [S2/conv1d.h:859]   --->   Operation 150 'add' 'p_Val2_22_3' <Predicate = (tmp_60)> <Delay = 2.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_V_81 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %p_Val2_22_3, i8 %p_Val2_22_2, i8 %p_Val2_22_1, i8 %p_Val2_s)" [S2/conv1d.h:870]   --->   Operation 151 'bitconcatenate' 'tmp_V_81' <Predicate = (tmp_60)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_81)" [S2/conv1d.h:876]   --->   Operation 152 'write' <Predicate = (tmp_60)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 153 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_3_V_1"   --->   Operation 153 'store' <Predicate = (tmp_60)> <Delay = 1.30>
ST_6 : Operation 154 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_2_V_1"   --->   Operation 154 'store' <Predicate = (tmp_60)> <Delay = 1.30>
ST_6 : Operation 155 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_1_V_1"   --->   Operation 155 'store' <Predicate = (tmp_60)> <Delay = 1.30>
ST_6 : Operation 156 [1/1] (1.30ns)   --->   "store i8 0, i8* %macRegisters_0_V_1"   --->   Operation 156 'store' <Predicate = (tmp_60)> <Delay = 1.30>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge" [S2/conv1d.h:877]   --->   Operation 157 'br' <Predicate = (tmp_60)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str50, i32 %tmp_36)" [S2/conv1d.h:878]   --->   Operation 158 'specregionend' 'empty' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 159 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [S2/conv1d.h:884]   --->   Operation 160 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights9_m_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights9_m_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
macRegisters_0_V_1      (alloca         ) [ 01111110]
macRegisters_1_V_1      (alloca         ) [ 01111110]
macRegisters_2_V_1      (alloca         ) [ 01111110]
macRegisters_3_V_1      (alloca         ) [ 01111110]
StgValue_12             (specinterface  ) [ 00000000]
StgValue_13             (specinterface  ) [ 00000000]
StgValue_14             (store          ) [ 00000000]
StgValue_15             (store          ) [ 00000000]
StgValue_16             (store          ) [ 00000000]
StgValue_17             (store          ) [ 00000000]
StgValue_18             (br             ) [ 01111110]
indvar_flatten3         (phi            ) [ 00100000]
indvar_flatten          (phi            ) [ 00100000]
nm                      (phi            ) [ 00100000]
sf                      (phi            ) [ 00100000]
tmp                     (trunc          ) [ 00000000]
tmp_s                   (bitconcatenate ) [ 00000000]
exitcond_flatten3       (icmp           ) [ 00111110]
indvar_flatten_next3    (add            ) [ 01111110]
StgValue_27             (br             ) [ 00000000]
exitcond_flatten        (icmp           ) [ 00000000]
nm_mid                  (select         ) [ 00000000]
tmp_90_mid              (select         ) [ 00000000]
nm_t_mid                (select         ) [ 00000000]
not_exitcond_flatten    (xor            ) [ 00000000]
tmp_289                 (icmp           ) [ 00000000]
tmp_91_mid              (and            ) [ 00000000]
nm_1                    (add            ) [ 00000000]
tmp_270                 (or             ) [ 00000000]
sf_mid2                 (select         ) [ 00000000]
tmp_309                 (trunc          ) [ 00000000]
tmp_90_mid1             (bitconcatenate ) [ 00000000]
tmp_90_mid2             (select         ) [ 00000000]
nm_t_mid2               (select         ) [ 00111110]
nm_mid2                 (select         ) [ 01111110]
sf_cast1                (zext           ) [ 00000000]
tmp_37                  (add            ) [ 00110000]
tmp_60                  (icmp           ) [ 00111110]
StgValue_46             (br             ) [ 00000000]
sf_1                    (add            ) [ 01111110]
indvar_flatten_op       (add            ) [ 00000000]
indvar_flatten_next     (select         ) [ 01111110]
tmp_38                  (zext           ) [ 00000000]
weights9_m_weights_V_4  (getelementptr  ) [ 00101000]
weights9_m_weights_V_6  (getelementptr  ) [ 00101000]
weights9_m_weights_V_8  (getelementptr  ) [ 00101000]
weights9_m_weights_V_10 (getelementptr  ) [ 00101000]
tmp_V                   (read           ) [ 00100100]
weights9_m_weights_V_5  (load           ) [ 00100100]
weights9_m_weights_V_7  (load           ) [ 00100100]
weights9_m_weights_V_9  (load           ) [ 00100100]
weights9_m_weights_V_11 (load           ) [ 00100100]
p_08_cast_cast          (sext           ) [ 00000000]
p_0132_cast_cast        (sext           ) [ 00000000]
p_Val2_s_132            (mul            ) [ 00000000]
tmp_310                 (bitselect      ) [ 00000000]
tmp_311                 (partselect     ) [ 00000000]
p_Val2_cast_cast        (sext           ) [ 00000000]
tmp_312                 (bitselect      ) [ 00000000]
tmp_313                 (trunc          ) [ 00000000]
tmp_41                  (or             ) [ 00000000]
tmp_42                  (partselect     ) [ 00000000]
tmp_43                  (bitconcatenate ) [ 00000000]
tmp_44                  (icmp           ) [ 00000000]
qb_assign_2             (and            ) [ 00000000]
tmp_138_cast_cast       (zext           ) [ 00000000]
tmp1                    (add            ) [ 00100010]
p_0132_1_cast_cast      (sext           ) [ 00000000]
p_Val2_1                (mul            ) [ 00000000]
tmp_314                 (bitselect      ) [ 00000000]
tmp_315                 (partselect     ) [ 00000000]
p_Val2_81_1_cast_c      (sext           ) [ 00000000]
tmp_316                 (bitselect      ) [ 00000000]
tmp_317                 (trunc          ) [ 00000000]
tmp_47                  (or             ) [ 00000000]
tmp_48                  (partselect     ) [ 00000000]
tmp_49                  (bitconcatenate ) [ 00000000]
tmp_227_1               (icmp           ) [ 00000000]
qb_assign_2_1           (and            ) [ 00000000]
tmp_228_1_cast_cast     (zext           ) [ 00000000]
tmp2                    (add            ) [ 00100010]
p_0132_2_cast_cast      (sext           ) [ 00000000]
p_Val2_2                (mul            ) [ 00000000]
tmp_318                 (bitselect      ) [ 00000000]
tmp_319                 (partselect     ) [ 00000000]
p_Val2_81_2_cast_c      (sext           ) [ 00000000]
tmp_320                 (bitselect      ) [ 00000000]
tmp_321                 (trunc          ) [ 00000000]
tmp_52                  (or             ) [ 00000000]
tmp_53                  (partselect     ) [ 00000000]
tmp_54                  (bitconcatenate ) [ 00000000]
tmp_227_2               (icmp           ) [ 00000000]
qb_assign_2_2           (and            ) [ 00000000]
tmp_228_2_cast_cast     (zext           ) [ 00000000]
tmp3                    (add            ) [ 00100010]
p_0132_3_cast_cast      (sext           ) [ 00000000]
p_Val2_3                (mul            ) [ 00000000]
tmp_322                 (bitselect      ) [ 00000000]
tmp_323                 (partselect     ) [ 00000000]
p_Val2_81_3_cast_c      (sext           ) [ 00000000]
tmp_324                 (bitselect      ) [ 00000000]
tmp_325                 (trunc          ) [ 00000000]
tmp_57                  (or             ) [ 00000000]
tmp_58                  (partselect     ) [ 00000000]
tmp_59                  (bitconcatenate ) [ 00000000]
tmp_227_3               (icmp           ) [ 00000000]
qb_assign_2_3           (and            ) [ 00000000]
tmp_228_3_cast_cast     (zext           ) [ 00000000]
tmp4                    (add            ) [ 00100010]
macRegisters_0_V_1_s    (load           ) [ 00000000]
macRegisters_1_V_1_s    (load           ) [ 00000000]
macRegisters_2_V_1_s    (load           ) [ 00000000]
macRegisters_3_V_1_s    (load           ) [ 00000000]
StgValue_125            (specloopname   ) [ 00000000]
StgValue_126            (specloopname   ) [ 00000000]
StgValue_127            (specloopname   ) [ 00000000]
tmp_36                  (specregionbegin) [ 00000000]
StgValue_129            (specpipeline   ) [ 00000000]
tmp1_cast               (sext           ) [ 00000000]
macRegisters_0_V        (add            ) [ 00000000]
tmp2_cast               (sext           ) [ 00000000]
macRegisters_1_V        (add            ) [ 00000000]
tmp3_cast               (sext           ) [ 00000000]
macRegisters_2_V        (add            ) [ 00000000]
tmp4_cast               (sext           ) [ 00000000]
macRegisters_3_V        (add            ) [ 00000000]
StgValue_138            (store          ) [ 00000000]
StgValue_139            (store          ) [ 00000000]
StgValue_140            (store          ) [ 00000000]
StgValue_141            (store          ) [ 00000000]
StgValue_142            (br             ) [ 00000000]
tmp_61                  (mux            ) [ 00000000]
p_Val2_s                (add            ) [ 00000000]
tmp_62                  (mux            ) [ 00000000]
p_Val2_22_1             (add            ) [ 00000000]
tmp_63                  (mux            ) [ 00000000]
p_Val2_22_2             (add            ) [ 00000000]
tmp_64                  (mux            ) [ 00000000]
p_Val2_22_3             (add            ) [ 00000000]
tmp_V_81                (bitconcatenate ) [ 00000000]
StgValue_152            (write          ) [ 00000000]
StgValue_153            (store          ) [ 00000000]
StgValue_154            (store          ) [ 00000000]
StgValue_155            (store          ) [ 00000000]
StgValue_156            (store          ) [ 00000000]
StgValue_157            (br             ) [ 00000000]
empty                   (specregionend  ) [ 00000000]
StgValue_159            (br             ) [ 01111110]
StgValue_160            (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights9_m_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights9_m_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights9_m_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights9_m_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights9_m_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str552"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str553"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str554"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str555"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str556"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str557"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str545"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str546"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str547"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str548"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str550"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_ofmChannels_loo"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_neuronFold_loop"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32i8.i5"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="macRegisters_0_V_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_0_V_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="macRegisters_1_V_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_1_V_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="macRegisters_2_V_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_2_V_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="macRegisters_3_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="macRegisters_3_V_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="StgValue_152_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_152/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="weights9_m_weights_V_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_4/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_5/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weights9_m_weights_V_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_6/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_7/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="weights9_m_weights_V_8_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="12" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_8/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_9/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="weights9_m_weights_V_10_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="12" slack="0"/>
<pin id="212" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights9_m_weights_V_10/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights9_m_weights_V_11/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten3_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="1"/>
<pin id="223" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten3_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="20" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="1"/>
<pin id="234" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="indvar_flatten_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="14" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="nm_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="nm (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="nm_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nm/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="sf_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="1"/>
<pin id="256" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sf (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="sf_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_14/1 StgValue_153/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 StgValue_154/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/1 StgValue_155/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 StgValue_156/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_s_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond_flatten3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="20" slack="0"/>
<pin id="299" dir="0" index="1" bw="20" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvar_flatten_next3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="20" slack="0"/>
<pin id="306" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next3/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond_flatten_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="0" index="1" bw="14" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="nm_mid_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_90_mid_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="12" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="nm_t_mid_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="not_exitcond_flatten_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_289_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_289/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_91_mid_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_91_mid/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="nm_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nm_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_270_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_270/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sf_mid2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sf_mid2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_309_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_309/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_90_mid1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90_mid1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_90_mid2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_90_mid2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="nm_t_mid2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_t_mid2/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="nm_mid2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nm_mid2/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sf_cast1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sf_cast1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_37_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_60_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="8" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sf_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvar_flatten_op_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvar_flatten_next_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="14" slack="0"/>
<pin id="445" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_38_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_08_cast_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="1"/>
<pin id="458" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_08_cast_cast/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_0132_cast_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="1"/>
<pin id="461" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_cast_cast/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Val2_s_132_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_132/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_310_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="12" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_310/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_311_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="5" slack="0"/>
<pin id="481" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_311/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Val2_cast_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_cast_cast/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_312_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="0"/>
<pin id="493" dir="0" index="2" bw="4" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_312/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_313_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="12" slack="0"/>
<pin id="500" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_313/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_41_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_42_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="0" index="3" bw="4" slack="0"/>
<pin id="513" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_43_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="0" index="1" bw="5" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_44_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="qb_assign_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_138_cast_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_cast_cast/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_0132_1_cast_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="1"/>
<pin id="550" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Val2_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_314_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="12" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_314/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_315_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="12" slack="0"/>
<pin id="568" dir="0" index="2" bw="4" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_315/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_Val2_81_1_cast_c_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_1_cast_c/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_316_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="12" slack="0"/>
<pin id="582" dir="0" index="2" bw="4" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_316/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_317_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_317/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_47_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_48_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="0" index="1" bw="12" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="0" index="3" bw="4" slack="0"/>
<pin id="602" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_49_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_227_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_1/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="qb_assign_2_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_1/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_228_1_cast_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_1_cast_cast/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_0132_2_cast_cast_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="1"/>
<pin id="639" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="p_Val2_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="4" slack="0"/>
<pin id="643" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_318_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="12" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_318/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_319_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="0" index="2" bw="4" slack="0"/>
<pin id="658" dir="0" index="3" bw="5" slack="0"/>
<pin id="659" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_319/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Val2_81_2_cast_c_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_2_cast_c/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_320_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="12" slack="0"/>
<pin id="671" dir="0" index="2" bw="4" slack="0"/>
<pin id="672" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_320/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_321_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_321/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_52_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_53_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="0" index="1" bw="12" slack="0"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="0" index="3" bw="4" slack="0"/>
<pin id="691" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_54_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="5" slack="0"/>
<pin id="699" dir="0" index="2" bw="1" slack="0"/>
<pin id="700" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_227_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_2/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="qb_assign_2_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_2/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_228_2_cast_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="5" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_0132_3_cast_cast_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_0132_3_cast_cast/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Val2_3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="0"/>
<pin id="732" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_322_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="0" index="2" bw="5" slack="0"/>
<pin id="739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_322/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_323_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="5" slack="0"/>
<pin id="745" dir="0" index="1" bw="12" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="0" index="3" bw="5" slack="0"/>
<pin id="748" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_323/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="p_Val2_81_3_cast_c_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_81_3_cast_c/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_324_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="12" slack="0"/>
<pin id="760" dir="0" index="2" bw="4" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_324/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_325_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_325/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_57_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_58_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="0" index="1" bw="12" slack="0"/>
<pin id="778" dir="0" index="2" bw="1" slack="0"/>
<pin id="779" dir="0" index="3" bw="4" slack="0"/>
<pin id="780" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_59_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="0"/>
<pin id="787" dir="0" index="1" bw="5" slack="0"/>
<pin id="788" dir="0" index="2" bw="1" slack="0"/>
<pin id="789" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_227_3_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_227_3/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="qb_assign_2_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="qb_assign_2_3/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_228_3_cast_cast_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_228_3_cast_cast/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="macRegisters_0_V_1_s_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="5"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_0_V_1_s/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="macRegisters_1_V_1_s_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="5"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_1_V_1_s/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="macRegisters_2_V_1_s_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="5"/>
<pin id="823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_2_V_1_s/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="macRegisters_3_V_1_s_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="5"/>
<pin id="826" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macRegisters_3_V_1_s/6 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp1_cast_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="6" slack="1"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="macRegisters_0_V_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="6" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_0_V/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp2_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="6" slack="1"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="macRegisters_1_V_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_1_V/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp3_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="1"/>
<pin id="847" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="macRegisters_2_V_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="6" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_2_V/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp4_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="6" slack="1"/>
<pin id="856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="macRegisters_3_V_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="macRegisters_3_V/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="StgValue_138_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="5"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="StgValue_139_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="5"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="StgValue_140_store_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="0"/>
<pin id="875" dir="0" index="1" bw="8" slack="5"/>
<pin id="876" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="StgValue_141_store_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="8" slack="5"/>
<pin id="881" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_61_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="4" slack="0"/>
<pin id="886" dir="0" index="2" bw="4" slack="0"/>
<pin id="887" dir="0" index="3" bw="1" slack="0"/>
<pin id="888" dir="0" index="4" bw="1" slack="0"/>
<pin id="889" dir="0" index="5" bw="1" slack="0"/>
<pin id="890" dir="0" index="6" bw="1" slack="0"/>
<pin id="891" dir="0" index="7" bw="1" slack="0"/>
<pin id="892" dir="0" index="8" bw="5" slack="0"/>
<pin id="893" dir="0" index="9" bw="1" slack="0"/>
<pin id="894" dir="0" index="10" bw="1" slack="0"/>
<pin id="895" dir="0" index="11" bw="1" slack="0"/>
<pin id="896" dir="0" index="12" bw="1" slack="0"/>
<pin id="897" dir="0" index="13" bw="1" slack="0"/>
<pin id="898" dir="0" index="14" bw="1" slack="0"/>
<pin id="899" dir="0" index="15" bw="4" slack="0"/>
<pin id="900" dir="0" index="16" bw="1" slack="0"/>
<pin id="901" dir="0" index="17" bw="4" slack="0"/>
<pin id="902" dir="0" index="18" bw="1" slack="0"/>
<pin id="903" dir="0" index="19" bw="1" slack="0"/>
<pin id="904" dir="0" index="20" bw="1" slack="0"/>
<pin id="905" dir="0" index="21" bw="5" slack="0"/>
<pin id="906" dir="0" index="22" bw="1" slack="0"/>
<pin id="907" dir="0" index="23" bw="1" slack="0"/>
<pin id="908" dir="0" index="24" bw="1" slack="0"/>
<pin id="909" dir="0" index="25" bw="1" slack="0"/>
<pin id="910" dir="0" index="26" bw="1" slack="0"/>
<pin id="911" dir="0" index="27" bw="4" slack="0"/>
<pin id="912" dir="0" index="28" bw="1" slack="0"/>
<pin id="913" dir="0" index="29" bw="1" slack="0"/>
<pin id="914" dir="0" index="30" bw="1" slack="0"/>
<pin id="915" dir="0" index="31" bw="1" slack="0"/>
<pin id="916" dir="0" index="32" bw="1" slack="0"/>
<pin id="917" dir="0" index="33" bw="5" slack="4"/>
<pin id="918" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="952" class="1004" name="p_Val2_s_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_62_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="0" index="3" bw="1" slack="0"/>
<pin id="963" dir="0" index="4" bw="1" slack="0"/>
<pin id="964" dir="0" index="5" bw="1" slack="0"/>
<pin id="965" dir="0" index="6" bw="1" slack="0"/>
<pin id="966" dir="0" index="7" bw="1" slack="0"/>
<pin id="967" dir="0" index="8" bw="4" slack="0"/>
<pin id="968" dir="0" index="9" bw="1" slack="0"/>
<pin id="969" dir="0" index="10" bw="1" slack="0"/>
<pin id="970" dir="0" index="11" bw="1" slack="0"/>
<pin id="971" dir="0" index="12" bw="1" slack="0"/>
<pin id="972" dir="0" index="13" bw="1" slack="0"/>
<pin id="973" dir="0" index="14" bw="1" slack="0"/>
<pin id="974" dir="0" index="15" bw="1" slack="0"/>
<pin id="975" dir="0" index="16" bw="1" slack="0"/>
<pin id="976" dir="0" index="17" bw="1" slack="0"/>
<pin id="977" dir="0" index="18" bw="1" slack="0"/>
<pin id="978" dir="0" index="19" bw="4" slack="0"/>
<pin id="979" dir="0" index="20" bw="1" slack="0"/>
<pin id="980" dir="0" index="21" bw="1" slack="0"/>
<pin id="981" dir="0" index="22" bw="1" slack="0"/>
<pin id="982" dir="0" index="23" bw="1" slack="0"/>
<pin id="983" dir="0" index="24" bw="4" slack="0"/>
<pin id="984" dir="0" index="25" bw="5" slack="0"/>
<pin id="985" dir="0" index="26" bw="1" slack="0"/>
<pin id="986" dir="0" index="27" bw="1" slack="0"/>
<pin id="987" dir="0" index="28" bw="1" slack="0"/>
<pin id="988" dir="0" index="29" bw="1" slack="0"/>
<pin id="989" dir="0" index="30" bw="1" slack="0"/>
<pin id="990" dir="0" index="31" bw="4" slack="0"/>
<pin id="991" dir="0" index="32" bw="1" slack="0"/>
<pin id="992" dir="0" index="33" bw="5" slack="4"/>
<pin id="993" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_Val2_22_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="0"/>
<pin id="1029" dir="0" index="1" bw="8" slack="0"/>
<pin id="1030" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_1/6 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_63_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="0" index="3" bw="1" slack="0"/>
<pin id="1038" dir="0" index="4" bw="1" slack="0"/>
<pin id="1039" dir="0" index="5" bw="1" slack="0"/>
<pin id="1040" dir="0" index="6" bw="1" slack="0"/>
<pin id="1041" dir="0" index="7" bw="4" slack="0"/>
<pin id="1042" dir="0" index="8" bw="1" slack="0"/>
<pin id="1043" dir="0" index="9" bw="4" slack="0"/>
<pin id="1044" dir="0" index="10" bw="4" slack="0"/>
<pin id="1045" dir="0" index="11" bw="1" slack="0"/>
<pin id="1046" dir="0" index="12" bw="1" slack="0"/>
<pin id="1047" dir="0" index="13" bw="1" slack="0"/>
<pin id="1048" dir="0" index="14" bw="1" slack="0"/>
<pin id="1049" dir="0" index="15" bw="1" slack="0"/>
<pin id="1050" dir="0" index="16" bw="4" slack="0"/>
<pin id="1051" dir="0" index="17" bw="4" slack="0"/>
<pin id="1052" dir="0" index="18" bw="1" slack="0"/>
<pin id="1053" dir="0" index="19" bw="1" slack="0"/>
<pin id="1054" dir="0" index="20" bw="1" slack="0"/>
<pin id="1055" dir="0" index="21" bw="1" slack="0"/>
<pin id="1056" dir="0" index="22" bw="1" slack="0"/>
<pin id="1057" dir="0" index="23" bw="1" slack="0"/>
<pin id="1058" dir="0" index="24" bw="5" slack="0"/>
<pin id="1059" dir="0" index="25" bw="1" slack="0"/>
<pin id="1060" dir="0" index="26" bw="1" slack="0"/>
<pin id="1061" dir="0" index="27" bw="1" slack="0"/>
<pin id="1062" dir="0" index="28" bw="1" slack="0"/>
<pin id="1063" dir="0" index="29" bw="1" slack="0"/>
<pin id="1064" dir="0" index="30" bw="1" slack="0"/>
<pin id="1065" dir="0" index="31" bw="1" slack="0"/>
<pin id="1066" dir="0" index="32" bw="1" slack="0"/>
<pin id="1067" dir="0" index="33" bw="5" slack="4"/>
<pin id="1068" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="p_Val2_22_2_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="0"/>
<pin id="1104" dir="0" index="1" bw="8" slack="0"/>
<pin id="1105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_2/6 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_64_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="8" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="0" index="2" bw="1" slack="0"/>
<pin id="1112" dir="0" index="3" bw="1" slack="0"/>
<pin id="1113" dir="0" index="4" bw="1" slack="0"/>
<pin id="1114" dir="0" index="5" bw="4" slack="0"/>
<pin id="1115" dir="0" index="6" bw="1" slack="0"/>
<pin id="1116" dir="0" index="7" bw="1" slack="0"/>
<pin id="1117" dir="0" index="8" bw="1" slack="0"/>
<pin id="1118" dir="0" index="9" bw="1" slack="0"/>
<pin id="1119" dir="0" index="10" bw="1" slack="0"/>
<pin id="1120" dir="0" index="11" bw="1" slack="0"/>
<pin id="1121" dir="0" index="12" bw="4" slack="0"/>
<pin id="1122" dir="0" index="13" bw="1" slack="0"/>
<pin id="1123" dir="0" index="14" bw="1" slack="0"/>
<pin id="1124" dir="0" index="15" bw="1" slack="0"/>
<pin id="1125" dir="0" index="16" bw="5" slack="0"/>
<pin id="1126" dir="0" index="17" bw="1" slack="0"/>
<pin id="1127" dir="0" index="18" bw="1" slack="0"/>
<pin id="1128" dir="0" index="19" bw="1" slack="0"/>
<pin id="1129" dir="0" index="20" bw="4" slack="0"/>
<pin id="1130" dir="0" index="21" bw="1" slack="0"/>
<pin id="1131" dir="0" index="22" bw="1" slack="0"/>
<pin id="1132" dir="0" index="23" bw="1" slack="0"/>
<pin id="1133" dir="0" index="24" bw="1" slack="0"/>
<pin id="1134" dir="0" index="25" bw="4" slack="0"/>
<pin id="1135" dir="0" index="26" bw="1" slack="0"/>
<pin id="1136" dir="0" index="27" bw="1" slack="0"/>
<pin id="1137" dir="0" index="28" bw="1" slack="0"/>
<pin id="1138" dir="0" index="29" bw="1" slack="0"/>
<pin id="1139" dir="0" index="30" bw="1" slack="0"/>
<pin id="1140" dir="0" index="31" bw="1" slack="0"/>
<pin id="1141" dir="0" index="32" bw="1" slack="0"/>
<pin id="1142" dir="0" index="33" bw="5" slack="4"/>
<pin id="1143" dir="1" index="34" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="p_Val2_22_3_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="0"/>
<pin id="1179" dir="0" index="1" bw="8" slack="0"/>
<pin id="1180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22_3/6 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_V_81_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="32" slack="0"/>
<pin id="1185" dir="0" index="1" bw="8" slack="0"/>
<pin id="1186" dir="0" index="2" bw="8" slack="0"/>
<pin id="1187" dir="0" index="3" bw="8" slack="0"/>
<pin id="1188" dir="0" index="4" bw="8" slack="0"/>
<pin id="1189" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_81/6 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="macRegisters_0_V_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="0"/>
<pin id="1198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_0_V_1 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="macRegisters_1_V_1_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_1_V_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="macRegisters_2_V_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="0"/>
<pin id="1212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_2_V_1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="macRegisters_3_V_1_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="0"/>
<pin id="1219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="macRegisters_3_V_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="exitcond_flatten3_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="1"/>
<pin id="1226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten3 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="indvar_flatten_next3_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="20" slack="0"/>
<pin id="1230" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="nm_t_mid2_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="5" slack="4"/>
<pin id="1235" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="nm_t_mid2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="nm_mid2_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="6" slack="0"/>
<pin id="1243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nm_mid2 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_37_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="12" slack="1"/>
<pin id="1248" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_60_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="1" slack="4"/>
<pin id="1253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="sf_1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="8" slack="0"/>
<pin id="1257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="sf_1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="indvar_flatten_next_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="14" slack="0"/>
<pin id="1262" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1265" class="1005" name="weights9_m_weights_V_4_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="12" slack="1"/>
<pin id="1267" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_4 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="weights9_m_weights_V_6_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="12" slack="1"/>
<pin id="1272" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_6 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="weights9_m_weights_V_8_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="12" slack="1"/>
<pin id="1277" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_8 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="weights9_m_weights_V_10_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="12" slack="1"/>
<pin id="1282" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_10 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_V_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="8" slack="1"/>
<pin id="1287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1290" class="1005" name="weights9_m_weights_V_5_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="4" slack="1"/>
<pin id="1292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_5 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="weights9_m_weights_V_7_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="4" slack="1"/>
<pin id="1297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_7 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="weights9_m_weights_V_9_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="4" slack="1"/>
<pin id="1302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_9 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="weights9_m_weights_V_11_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="4" slack="1"/>
<pin id="1307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weights9_m_weights_V_11 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="6" slack="1"/>
<pin id="1312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="tmp2_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="6" slack="1"/>
<pin id="1317" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp3_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="6" slack="1"/>
<pin id="1322" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="tmp4_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="6" slack="1"/>
<pin id="1327" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="136" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="82" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="82" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="247" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="225" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="225" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="236" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="64" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="247" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="309" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="289" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="309" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="68" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="285" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="309" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="70" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="258" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="315" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="351" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="309" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="258" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="357" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="56" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="351" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="323" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="351" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="377" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="331" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="351" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="357" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="315" pin="3"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="369" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="389" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="369" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="76" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="369" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="236" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="309" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="86" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="482"><net_src comp="90" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="462" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="88" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="489"><net_src comp="476" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="462" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="94" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="462" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="468" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="90" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="462" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="12" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="96" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="508" pin="4"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="502" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="54" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="490" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="486" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="456" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="86" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="571"><net_src comp="90" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="551" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="88" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="86" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="551" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="94" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="551" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="557" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="90" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="551" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="12" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="96" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="597" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="591" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="54" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="579" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="575" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="644"><net_src comp="456" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="86" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="640" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="92" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="88" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="667"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="86" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="674"><net_src comp="640" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="675"><net_src comp="94" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="679"><net_src comp="640" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="646" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="90" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="640" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="12" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="96" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="701"><net_src comp="98" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="686" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="680" pin="2"/><net_sink comp="696" pin=2"/></net>

<net id="708"><net_src comp="696" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="54" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="668" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="664" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="733"><net_src comp="456" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="86" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="88" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="749"><net_src comp="90" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="729" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="92" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="743" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="86" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="729" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="94" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="729" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="735" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="90" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="729" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="12" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="96" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="790"><net_src comp="98" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="775" pin="4"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="769" pin="2"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="54" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="757" pin="3"/><net_sink comp="799" pin=1"/></net>

<net id="808"><net_src comp="799" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="753" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="815" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="818" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="821" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="861"><net_src comp="854" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="824" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="872"><net_src comp="848" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="877"><net_src comp="839" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="830" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="919"><net_src comp="114" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="920"><net_src comp="116" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="921"><net_src comp="116" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="922"><net_src comp="48" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="923"><net_src comp="48" pin="0"/><net_sink comp="883" pin=4"/></net>

<net id="924"><net_src comp="48" pin="0"/><net_sink comp="883" pin=5"/></net>

<net id="925"><net_src comp="48" pin="0"/><net_sink comp="883" pin=6"/></net>

<net id="926"><net_src comp="48" pin="0"/><net_sink comp="883" pin=7"/></net>

<net id="927"><net_src comp="118" pin="0"/><net_sink comp="883" pin=8"/></net>

<net id="928"><net_src comp="48" pin="0"/><net_sink comp="883" pin=9"/></net>

<net id="929"><net_src comp="48" pin="0"/><net_sink comp="883" pin=10"/></net>

<net id="930"><net_src comp="48" pin="0"/><net_sink comp="883" pin=11"/></net>

<net id="931"><net_src comp="48" pin="0"/><net_sink comp="883" pin=12"/></net>

<net id="932"><net_src comp="48" pin="0"/><net_sink comp="883" pin=13"/></net>

<net id="933"><net_src comp="48" pin="0"/><net_sink comp="883" pin=14"/></net>

<net id="934"><net_src comp="116" pin="0"/><net_sink comp="883" pin=15"/></net>

<net id="935"><net_src comp="48" pin="0"/><net_sink comp="883" pin=16"/></net>

<net id="936"><net_src comp="116" pin="0"/><net_sink comp="883" pin=17"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="883" pin=18"/></net>

<net id="938"><net_src comp="48" pin="0"/><net_sink comp="883" pin=19"/></net>

<net id="939"><net_src comp="48" pin="0"/><net_sink comp="883" pin=20"/></net>

<net id="940"><net_src comp="120" pin="0"/><net_sink comp="883" pin=21"/></net>

<net id="941"><net_src comp="48" pin="0"/><net_sink comp="883" pin=22"/></net>

<net id="942"><net_src comp="48" pin="0"/><net_sink comp="883" pin=23"/></net>

<net id="943"><net_src comp="48" pin="0"/><net_sink comp="883" pin=24"/></net>

<net id="944"><net_src comp="48" pin="0"/><net_sink comp="883" pin=25"/></net>

<net id="945"><net_src comp="48" pin="0"/><net_sink comp="883" pin=26"/></net>

<net id="946"><net_src comp="122" pin="0"/><net_sink comp="883" pin=27"/></net>

<net id="947"><net_src comp="48" pin="0"/><net_sink comp="883" pin=28"/></net>

<net id="948"><net_src comp="48" pin="0"/><net_sink comp="883" pin=29"/></net>

<net id="949"><net_src comp="48" pin="0"/><net_sink comp="883" pin=30"/></net>

<net id="950"><net_src comp="48" pin="0"/><net_sink comp="883" pin=31"/></net>

<net id="951"><net_src comp="48" pin="0"/><net_sink comp="883" pin=32"/></net>

<net id="956"><net_src comp="830" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="883" pin="34"/><net_sink comp="952" pin=1"/></net>

<net id="994"><net_src comp="114" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="995"><net_src comp="48" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="996"><net_src comp="48" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="997"><net_src comp="48" pin="0"/><net_sink comp="958" pin=3"/></net>

<net id="998"><net_src comp="48" pin="0"/><net_sink comp="958" pin=4"/></net>

<net id="999"><net_src comp="48" pin="0"/><net_sink comp="958" pin=5"/></net>

<net id="1000"><net_src comp="48" pin="0"/><net_sink comp="958" pin=6"/></net>

<net id="1001"><net_src comp="48" pin="0"/><net_sink comp="958" pin=7"/></net>

<net id="1002"><net_src comp="116" pin="0"/><net_sink comp="958" pin=8"/></net>

<net id="1003"><net_src comp="48" pin="0"/><net_sink comp="958" pin=9"/></net>

<net id="1004"><net_src comp="48" pin="0"/><net_sink comp="958" pin=10"/></net>

<net id="1005"><net_src comp="48" pin="0"/><net_sink comp="958" pin=11"/></net>

<net id="1006"><net_src comp="48" pin="0"/><net_sink comp="958" pin=12"/></net>

<net id="1007"><net_src comp="48" pin="0"/><net_sink comp="958" pin=13"/></net>

<net id="1008"><net_src comp="48" pin="0"/><net_sink comp="958" pin=14"/></net>

<net id="1009"><net_src comp="48" pin="0"/><net_sink comp="958" pin=15"/></net>

<net id="1010"><net_src comp="48" pin="0"/><net_sink comp="958" pin=16"/></net>

<net id="1011"><net_src comp="48" pin="0"/><net_sink comp="958" pin=17"/></net>

<net id="1012"><net_src comp="48" pin="0"/><net_sink comp="958" pin=18"/></net>

<net id="1013"><net_src comp="116" pin="0"/><net_sink comp="958" pin=19"/></net>

<net id="1014"><net_src comp="48" pin="0"/><net_sink comp="958" pin=20"/></net>

<net id="1015"><net_src comp="48" pin="0"/><net_sink comp="958" pin=21"/></net>

<net id="1016"><net_src comp="48" pin="0"/><net_sink comp="958" pin=22"/></net>

<net id="1017"><net_src comp="48" pin="0"/><net_sink comp="958" pin=23"/></net>

<net id="1018"><net_src comp="116" pin="0"/><net_sink comp="958" pin=24"/></net>

<net id="1019"><net_src comp="124" pin="0"/><net_sink comp="958" pin=25"/></net>

<net id="1020"><net_src comp="48" pin="0"/><net_sink comp="958" pin=26"/></net>

<net id="1021"><net_src comp="48" pin="0"/><net_sink comp="958" pin=27"/></net>

<net id="1022"><net_src comp="126" pin="0"/><net_sink comp="958" pin=28"/></net>

<net id="1023"><net_src comp="48" pin="0"/><net_sink comp="958" pin=29"/></net>

<net id="1024"><net_src comp="48" pin="0"/><net_sink comp="958" pin=30"/></net>

<net id="1025"><net_src comp="116" pin="0"/><net_sink comp="958" pin=31"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="958" pin=32"/></net>

<net id="1031"><net_src comp="839" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="958" pin="34"/><net_sink comp="1027" pin=1"/></net>

<net id="1069"><net_src comp="114" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1070"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1071"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1072"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=3"/></net>

<net id="1073"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=4"/></net>

<net id="1074"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=5"/></net>

<net id="1075"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=6"/></net>

<net id="1076"><net_src comp="128" pin="0"/><net_sink comp="1033" pin=7"/></net>

<net id="1077"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=8"/></net>

<net id="1078"><net_src comp="130" pin="0"/><net_sink comp="1033" pin=9"/></net>

<net id="1079"><net_src comp="128" pin="0"/><net_sink comp="1033" pin=10"/></net>

<net id="1080"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=11"/></net>

<net id="1081"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=12"/></net>

<net id="1082"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=13"/></net>

<net id="1083"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=14"/></net>

<net id="1084"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=15"/></net>

<net id="1085"><net_src comp="128" pin="0"/><net_sink comp="1033" pin=16"/></net>

<net id="1086"><net_src comp="122" pin="0"/><net_sink comp="1033" pin=17"/></net>

<net id="1087"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=18"/></net>

<net id="1088"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=19"/></net>

<net id="1089"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=20"/></net>

<net id="1090"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=21"/></net>

<net id="1091"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=22"/></net>

<net id="1092"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=23"/></net>

<net id="1093"><net_src comp="132" pin="0"/><net_sink comp="1033" pin=24"/></net>

<net id="1094"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=25"/></net>

<net id="1095"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=26"/></net>

<net id="1096"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=27"/></net>

<net id="1097"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=28"/></net>

<net id="1098"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=29"/></net>

<net id="1099"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=30"/></net>

<net id="1100"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=31"/></net>

<net id="1101"><net_src comp="48" pin="0"/><net_sink comp="1033" pin=32"/></net>

<net id="1106"><net_src comp="848" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="1033" pin="34"/><net_sink comp="1102" pin=1"/></net>

<net id="1144"><net_src comp="114" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1145"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1146"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1147"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1148"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=4"/></net>

<net id="1149"><net_src comp="128" pin="0"/><net_sink comp="1108" pin=5"/></net>

<net id="1150"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=6"/></net>

<net id="1151"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=7"/></net>

<net id="1152"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=8"/></net>

<net id="1153"><net_src comp="126" pin="0"/><net_sink comp="1108" pin=9"/></net>

<net id="1154"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=10"/></net>

<net id="1155"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=11"/></net>

<net id="1156"><net_src comp="122" pin="0"/><net_sink comp="1108" pin=12"/></net>

<net id="1157"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=13"/></net>

<net id="1158"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=14"/></net>

<net id="1159"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=15"/></net>

<net id="1160"><net_src comp="124" pin="0"/><net_sink comp="1108" pin=16"/></net>

<net id="1161"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=17"/></net>

<net id="1162"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=18"/></net>

<net id="1163"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=19"/></net>

<net id="1164"><net_src comp="122" pin="0"/><net_sink comp="1108" pin=20"/></net>

<net id="1165"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=21"/></net>

<net id="1166"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=22"/></net>

<net id="1167"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=23"/></net>

<net id="1168"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=24"/></net>

<net id="1169"><net_src comp="116" pin="0"/><net_sink comp="1108" pin=25"/></net>

<net id="1170"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=26"/></net>

<net id="1171"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=27"/></net>

<net id="1172"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=28"/></net>

<net id="1173"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=29"/></net>

<net id="1174"><net_src comp="126" pin="0"/><net_sink comp="1108" pin=30"/></net>

<net id="1175"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=31"/></net>

<net id="1176"><net_src comp="48" pin="0"/><net_sink comp="1108" pin=32"/></net>

<net id="1181"><net_src comp="857" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1108" pin="34"/><net_sink comp="1177" pin=1"/></net>

<net id="1190"><net_src comp="134" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=1"/></net>

<net id="1192"><net_src comp="1102" pin="2"/><net_sink comp="1183" pin=2"/></net>

<net id="1193"><net_src comp="1027" pin="2"/><net_sink comp="1183" pin=3"/></net>

<net id="1194"><net_src comp="952" pin="2"/><net_sink comp="1183" pin=4"/></net>

<net id="1195"><net_src comp="1183" pin="5"/><net_sink comp="162" pin=2"/></net>

<net id="1199"><net_src comp="140" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1202"><net_src comp="1196" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1206"><net_src comp="144" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1208"><net_src comp="1203" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1209"><net_src comp="1203" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1213"><net_src comp="148" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1220"><net_src comp="152" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1227"><net_src comp="297" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="303" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1236"><net_src comp="397" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="883" pin=33"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="958" pin=33"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="1033" pin=33"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="1108" pin=33"/></net>

<net id="1244"><net_src comp="405" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1249"><net_src comp="417" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1254"><net_src comp="423" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="429" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1263"><net_src comp="441" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1268"><net_src comp="169" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1273"><net_src comp="182" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="1278"><net_src comp="195" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="1283"><net_src comp="208" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1288"><net_src comp="156" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1293"><net_src comp="176" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1298"><net_src comp="189" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1303"><net_src comp="202" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1308"><net_src comp="215" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1313"><net_src comp="542" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1318"><net_src comp="631" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1323"><net_src comp="720" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1328"><net_src comp="809" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="854" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {6 }
 - Input state : 
	Port: Conv1DMac_new403 : in_V_V | {4 }
	Port: Conv1DMac_new403 : weights9_m_weights_V | {3 4 }
	Port: Conv1DMac_new403 : weights9_m_weights_V_1 | {3 4 }
	Port: Conv1DMac_new403 : weights9_m_weights_V_2 | {3 4 }
	Port: Conv1DMac_new403 : weights9_m_weights_V_3 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
		StgValue_16 : 1
		StgValue_17 : 1
	State 2
		tmp : 1
		tmp_s : 2
		exitcond_flatten3 : 1
		indvar_flatten_next3 : 1
		StgValue_27 : 2
		exitcond_flatten : 1
		nm_mid : 2
		tmp_90_mid : 3
		nm_t_mid : 2
		not_exitcond_flatten : 2
		tmp_289 : 1
		tmp_91_mid : 2
		nm_1 : 3
		tmp_270 : 2
		sf_mid2 : 2
		tmp_309 : 4
		tmp_90_mid1 : 5
		tmp_90_mid2 : 6
		nm_t_mid2 : 5
		nm_mid2 : 2
		sf_cast1 : 3
		tmp_37 : 4
		tmp_60 : 3
		StgValue_46 : 4
		sf_1 : 3
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		weights9_m_weights_V_4 : 1
		weights9_m_weights_V_5 : 2
		weights9_m_weights_V_6 : 1
		weights9_m_weights_V_7 : 2
		weights9_m_weights_V_8 : 1
		weights9_m_weights_V_9 : 2
		weights9_m_weights_V_10 : 1
		weights9_m_weights_V_11 : 2
	State 4
	State 5
		p_Val2_s_132 : 1
		tmp_310 : 2
		tmp_311 : 2
		p_Val2_cast_cast : 3
		tmp_312 : 2
		tmp_313 : 2
		tmp_41 : 3
		tmp_42 : 2
		tmp_43 : 3
		tmp_44 : 4
		qb_assign_2 : 5
		tmp_138_cast_cast : 5
		tmp1 : 6
		p_Val2_1 : 1
		tmp_314 : 2
		tmp_315 : 2
		p_Val2_81_1_cast_c : 3
		tmp_316 : 2
		tmp_317 : 2
		tmp_47 : 3
		tmp_48 : 2
		tmp_49 : 3
		tmp_227_1 : 4
		qb_assign_2_1 : 5
		tmp_228_1_cast_cast : 5
		tmp2 : 6
		p_Val2_2 : 1
		tmp_318 : 2
		tmp_319 : 2
		p_Val2_81_2_cast_c : 3
		tmp_320 : 2
		tmp_321 : 2
		tmp_52 : 3
		tmp_53 : 2
		tmp_54 : 3
		tmp_227_2 : 4
		qb_assign_2_2 : 5
		tmp_228_2_cast_cast : 5
		tmp3 : 6
		p_Val2_3 : 1
		tmp_322 : 2
		tmp_323 : 2
		p_Val2_81_3_cast_c : 3
		tmp_324 : 2
		tmp_325 : 2
		tmp_57 : 3
		tmp_58 : 2
		tmp_59 : 3
		tmp_227_3 : 4
		qb_assign_2_3 : 5
		tmp_228_3_cast_cast : 5
		tmp4 : 6
	State 6
		macRegisters_0_V : 1
		macRegisters_1_V : 1
		macRegisters_2_V : 1
		macRegisters_3_V : 1
		StgValue_138 : 2
		StgValue_139 : 2
		StgValue_140 : 2
		StgValue_141 : 2
		p_Val2_s : 2
		p_Val2_22_1 : 2
		p_Val2_22_2 : 2
		p_Val2_22_3 : 2
		tmp_V_81 : 3
		StgValue_152 : 4
		empty : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_61_fu_883        |    0    |    0    |   145   |
|    mux   |        tmp_62_fu_958        |    0    |    0    |   145   |
|          |        tmp_63_fu_1033       |    0    |    0    |   145   |
|          |        tmp_64_fu_1108       |    0    |    0    |   145   |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next3_fu_303 |    0    |    0    |    27   |
|          |         nm_1_fu_357         |    0    |    0    |    15   |
|          |        tmp_37_fu_417        |    0    |    0    |    19   |
|          |         sf_1_fu_429         |    0    |    0    |    15   |
|          |   indvar_flatten_op_fu_435  |    0    |    0    |    21   |
|          |         tmp1_fu_542         |    0    |    0    |    15   |
|          |         tmp2_fu_631         |    0    |    0    |    15   |
|          |         tmp3_fu_720         |    0    |    0    |    15   |
|    add   |         tmp4_fu_809         |    0    |    0    |    15   |
|          |   macRegisters_0_V_fu_830   |    0    |    0    |    15   |
|          |   macRegisters_1_V_fu_839   |    0    |    0    |    15   |
|          |   macRegisters_2_V_fu_848   |    0    |    0    |    15   |
|          |   macRegisters_3_V_fu_857   |    0    |    0    |    15   |
|          |       p_Val2_s_fu_952       |    0    |    0    |    15   |
|          |     p_Val2_22_1_fu_1027     |    0    |    0    |    15   |
|          |     p_Val2_22_2_fu_1102     |    0    |    0    |    15   |
|          |     p_Val2_22_3_fu_1177     |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|
|          |     p_Val2_s_132_fu_462     |    0    |    0    |    41   |
|    mul   |       p_Val2_1_fu_551       |    0    |    0    |    41   |
|          |       p_Val2_2_fu_640       |    0    |    0    |    41   |
|          |       p_Val2_3_fu_729       |    0    |    0    |    41   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten3_fu_297  |    0    |    0    |    18   |
|          |   exitcond_flatten_fu_309   |    0    |    0    |    13   |
|          |        tmp_289_fu_345       |    0    |    0    |    11   |
|   icmp   |        tmp_60_fu_423        |    0    |    0    |    11   |
|          |        tmp_44_fu_526        |    0    |    0    |    11   |
|          |       tmp_227_1_fu_615      |    0    |    0    |    11   |
|          |       tmp_227_2_fu_704      |    0    |    0    |    11   |
|          |       tmp_227_3_fu_793      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        nm_mid_fu_315        |    0    |    0    |    6    |
|          |      tmp_90_mid_fu_323      |    0    |    0    |    12   |
|          |       nm_t_mid_fu_331       |    0    |    0    |    5    |
|  select  |        sf_mid2_fu_369       |    0    |    0    |    8    |
|          |      tmp_90_mid2_fu_389     |    0    |    0    |    12   |
|          |       nm_t_mid2_fu_397      |    0    |    0    |    5    |
|          |        nm_mid2_fu_405       |    0    |    0    |    6    |
|          |  indvar_flatten_next_fu_441 |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_91_mid_fu_351      |    0    |    0    |    2    |
|          |      qb_assign_2_fu_532     |    0    |    0    |    2    |
|    and   |     qb_assign_2_1_fu_621    |    0    |    0    |    2    |
|          |     qb_assign_2_2_fu_710    |    0    |    0    |    2    |
|          |     qb_assign_2_3_fu_799    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_270_fu_363       |    0    |    0    |    2    |
|          |        tmp_41_fu_502        |    0    |    0    |    2    |
|    or    |        tmp_47_fu_591        |    0    |    0    |    2    |
|          |        tmp_52_fu_680        |    0    |    0    |    2    |
|          |        tmp_57_fu_769        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   | not_exitcond_flatten_fu_339 |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_156      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_152_write_fu_162  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_285         |    0    |    0    |    0    |
|          |        tmp_309_fu_377       |    0    |    0    |    0    |
|   trunc  |        tmp_313_fu_498       |    0    |    0    |    0    |
|          |        tmp_317_fu_587       |    0    |    0    |    0    |
|          |        tmp_321_fu_676       |    0    |    0    |    0    |
|          |        tmp_325_fu_765       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_289        |    0    |    0    |    0    |
|          |      tmp_90_mid1_fu_381     |    0    |    0    |    0    |
|          |        tmp_43_fu_518        |    0    |    0    |    0    |
|bitconcatenate|        tmp_49_fu_607        |    0    |    0    |    0    |
|          |        tmp_54_fu_696        |    0    |    0    |    0    |
|          |        tmp_59_fu_785        |    0    |    0    |    0    |
|          |       tmp_V_81_fu_1183      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sf_cast1_fu_413       |    0    |    0    |    0    |
|          |        tmp_38_fu_449        |    0    |    0    |    0    |
|   zext   |   tmp_138_cast_cast_fu_538  |    0    |    0    |    0    |
|          |  tmp_228_1_cast_cast_fu_627 |    0    |    0    |    0    |
|          |  tmp_228_2_cast_cast_fu_716 |    0    |    0    |    0    |
|          |  tmp_228_3_cast_cast_fu_805 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    p_08_cast_cast_fu_456    |    0    |    0    |    0    |
|          |   p_0132_cast_cast_fu_459   |    0    |    0    |    0    |
|          |   p_Val2_cast_cast_fu_486   |    0    |    0    |    0    |
|          |  p_0132_1_cast_cast_fu_548  |    0    |    0    |    0    |
|          |  p_Val2_81_1_cast_c_fu_575  |    0    |    0    |    0    |
|          |  p_0132_2_cast_cast_fu_637  |    0    |    0    |    0    |
|   sext   |  p_Val2_81_2_cast_c_fu_664  |    0    |    0    |    0    |
|          |  p_0132_3_cast_cast_fu_726  |    0    |    0    |    0    |
|          |  p_Val2_81_3_cast_c_fu_753  |    0    |    0    |    0    |
|          |       tmp1_cast_fu_827      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_836      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_845      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_854      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_310_fu_468       |    0    |    0    |    0    |
|          |        tmp_312_fu_490       |    0    |    0    |    0    |
|          |        tmp_314_fu_557       |    0    |    0    |    0    |
| bitselect|        tmp_316_fu_579       |    0    |    0    |    0    |
|          |        tmp_318_fu_646       |    0    |    0    |    0    |
|          |        tmp_320_fu_668       |    0    |    0    |    0    |
|          |        tmp_322_fu_735       |    0    |    0    |    0    |
|          |        tmp_324_fu_757       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_311_fu_476       |    0    |    0    |    0    |
|          |        tmp_42_fu_508        |    0    |    0    |    0    |
|          |        tmp_315_fu_565       |    0    |    0    |    0    |
|partselect|        tmp_48_fu_597        |    0    |    0    |    0    |
|          |        tmp_319_fu_654       |    0    |    0    |    0    |
|          |        tmp_53_fu_686        |    0    |    0    |    0    |
|          |        tmp_323_fu_743       |    0    |    0    |    0    |
|          |        tmp_58_fu_775        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |    0    |   1208  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   exitcond_flatten3_reg_1224   |    1   |
|     indvar_flatten3_reg_221    |   20   |
|  indvar_flatten_next3_reg_1228 |   20   |
|  indvar_flatten_next_reg_1260  |   14   |
|     indvar_flatten_reg_232     |   14   |
|   macRegisters_0_V_1_reg_1196  |    8   |
|   macRegisters_1_V_1_reg_1203  |    8   |
|   macRegisters_2_V_1_reg_1210  |    8   |
|   macRegisters_3_V_1_reg_1217  |    8   |
|        nm_mid2_reg_1241        |    6   |
|           nm_reg_243           |    6   |
|       nm_t_mid2_reg_1233       |    5   |
|          sf_1_reg_1255         |    8   |
|           sf_reg_254           |    8   |
|          tmp1_reg_1310         |    6   |
|          tmp2_reg_1315         |    6   |
|          tmp3_reg_1320         |    6   |
|          tmp4_reg_1325         |    6   |
|         tmp_37_reg_1246        |   12   |
|         tmp_60_reg_1251        |    1   |
|         tmp_V_reg_1285         |    8   |
|weights9_m_weights_V_10_reg_1280|   12   |
|weights9_m_weights_V_11_reg_1305|    4   |
| weights9_m_weights_V_4_reg_1265|   12   |
| weights9_m_weights_V_5_reg_1290|    4   |
| weights9_m_weights_V_6_reg_1270|   12   |
| weights9_m_weights_V_7_reg_1295|    4   |
| weights9_m_weights_V_8_reg_1275|   12   |
| weights9_m_weights_V_9_reg_1300|    4   |
+--------------------------------+--------+
|              Total             |   243  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_215 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  5.216  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1208  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   243  |  1244  |
+-----------+--------+--------+--------+--------+
