{
  "file": "Ficheiro",
  "edit": "Editar",
  "view": "Ver",
  "boards": "Placas",
  "tools": "Ferramentas",
  "help": "Axuda",
  "new_project": "Novo proxecto",
  "open_project": "Abrir proxecto",
  "examples": "Exemplos",
  "templates": "Modelos",
  "save": "Gardar",
  "save_as": "Gardar como",
  "import_block": "Importar bloque",
  "export_as_block": "Exportar como bloque",
  "export": "Exportar",
  "verilog": "Verilog",
  "pcf": "PCF",
  "testbench": "Testbench",
  "gtkwave": "GTKWave",
  "clone_selected": "Clonar seleccionado",
  "remove_selected": "Suprimir seleccionado",
  "clear_all": "Suprimir todo",
  "image_path": "Ruta da imaxe",
  "remote_hostname": "Remote hostname",
  "language": "Idioma",
  "english": "Inglés",
  "spanish": "Castelán",
  "galician": "Galego",
  "basque": "Euskera",
  "reset_view": "Restablecer vista",
  "verify": "Verificar",
  "build": "Sintetizar",
  "upload": "Cargar",
  "sync_remote_files": "Synchronize remote files ...",
  "execute_remote": "Execute remote {{label}} ...",
  "install_toolchain": "Instalar toolchain",
  "upgrade_toolchain": "Actualizar toolchain",
  "remove_toolchain": "Eliminar toolchain",
  "toolchain_not_installed": "Toolchain not updated. Please, install or upgrade the toolchain",
  "enable_drivers": "Enable drivers",
  "drivers_enabled": "Drivers enabled",
  "disable_drivers": "Disable drivers",
  "drivers_disabled": "Drivers disabled",
  "homebrew_required": "Homebrew is required",
  "unplug_and_reconnect": "<b>Unplug</b> and <b>reconnect</b> the board",
  "install_drivers_windows": "<h4>FTDI driver installation instructions</h4><ol><li>Connect the FPGA board</li><li>Replace the <b>(Interface 0)</b> driver of the board by <b>libusbK</b></li><li>Unplug and reconnect the board</li></ol><br><p><i>Note: not fully working with Windows 10 + USB 3.0</i></p>",
  "uninstall_drivers_windows": "<h4>FTDI driver uninstallation instructions</h4><ol><li>Find the FPGA USB Device</li><li>Select the board interface and uninstall the driver</li></ol>",
  "view_license": "Ver licenza",
  "version": "Versión",
  "documentation": "Documentación",
  "source_code": "Código fonte",
  "community_forum": "Foro da comunidade",
  "about_icestudio": "Acerca de Icestudio",
  "basic": "Básico",
  "code": "Código",
  "info": "Info",
  "input": "Entrada",
  "output": "Saída",
  "bit": "Bit",
  "config": "Config",
  "pull_up": "Pull up",
  "pull_up_inv": "Pull up inv",
  "tri_state": "Tri-state",
  "logic": "Lóxica",
  "comb": "Comb",
  "demux_1_2": "Demux 1:2",
  "demux_1_4": "Demux 1:4",
  "demux_1_8": "Demux 1:8",
  "hex_7seg_cc": "Hex 7 Segment CC",
  "hex_7seg_ca": "Hex 7 Segment CA",
  "mux_2_1": "Mux 2:1",
  "mux_4_1": "Mux 4:1",
  "gate": "Gate",
  "and": "And",
  "nand": "Nand",
  "nor": "Nor",
  "not": "Not",
  "or": "Or",
  "xnor": "Xnor",
  "xor": "Xor",
  "sec": "Sec",
  "dff_ar": "Bistable D asinc",
  "dff_sr": "Bistable D",
  "tff_ar": "Bistable T asinc",
  "tff_sr": "Bistable T",
  "1_basic": "1. Básico",
  "1_led_on": "1. Acender led",
  "2_switch_led": "2. Interruptor con led",
  "3_switch_and_gate": "3. Interruptor con porta and",
  "read_only": "Só lectura",
  "untitled": "Sen título",
  "enter_project_title": "Introduza o título do proxecto",
  "load_project_confirmation": "O proxecto actual perderase. ¿Desexa continuar abrindo o proxecto?",
  "enter_project_image_path": "Introduza a ruta da imaxe do proxecto",
  "enter_remote_hostname": "Enter the remote hostname user@host (experimental)",
  "wrong_remote_hostname": "Wrong remote hostname {{name}}",
  "remote_host_not_connected": "Remote host {{name}} not connected",
  "clear_all_confirmation": "¿Desexa borrar todo?",
  "remove_block_confirmation": "¿Desexa eliminar o bloque seleccionado?",
  "change_board_confirmation": "A configuración actual de E/S da FPGA perderase. ¿Desexa cambiar á placa {{name}}?",
  "board_selected": "Placa {{name}} seleccionada",
  "remove_toolchain_confirmation": "Os directorios de configuración de Icestudio e de apio serán eliminado. ¿Desexa continuar?",
  "toolchain_removed": "Toolchain eliminada",
  "project_created": "Novo proxecto {{name}} creado",
  "project_loaded": "Proxecto {{name}} cargado",
  "wrong_project_format": "Formato de proxecto incorrecto: {{name}}",
  "project_saved": "Proxecto {{name}} gardado",
  "block_imported": "Bloque {{name}} importado",
  "block_exported_as": "Bloque exportado como {{name}}",
  "verilog_exported": "Código Verilog exportado",
  "pcf_exported": "Ficheiro PCF exportado",
  "testbench_exported": "Testbench exportado",
  "gtkwave_exported": "GTKWave exportado",
  "enter_block_label": "Introduza a etiqueta para o bloque",
  "label_updated": "Etiqueta actualizada",
  "enter_block_ports": "Introduza os portos para o bloque",
  "wrong_block_format": "Formato de bloque incorrecto: {{type}}",
  "start_verify": "Iniciar a verificación...",
  "start_build": "Iniciar a sintetizado...",
  "start_upload": "Iniciar a carga...",
  "done_verify": "Verificación realizada",
  "done_build": "Sintetizado realizado",
  "done_upload": "Carga realizada",
  "generic_error": "Error: {{error}}",
  "file_does_not_exist": "O ficheiro {{file}} non existe",
  "board_not_detected": "Placa non detectada",
  "unknown_board": "Placa desconocida",
  "fpga_io_not_defined": "Portos E/S da FPGA non definidos",
  "duplicated_fpga_io": "Portos E/S da FPGA duplicados",
  "installing_toolchain": "Instalando a toolchain",
  "internet_connection_required": "Requírese dunha conexión a Internet",
  "installation_completed": "Instalación completada",
  "toolchain_installed": "Toolchain instalada"
}
