
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xczu7ev-ffvf1517-1LV-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23400
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1303.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'i2c_master' [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/i2c_master.v:28]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master' (0#1) [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/i2c_master.v:28]
INFO: [Synth 8-6157] synthesizing module 'SSEG' [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/SSEG.v:9]
INFO: [Synth 8-226] default block is never used [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/SSEG.v:101]
INFO: [Synth 8-6155] done synthesizing module 'SSEG' (0#1) [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/SSEG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/top.v:7]
WARNING: [Synth 8-6014] Unused sequential element temp_data_read_reg was removed.  [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/top.v:80]
WARNING: [Synth 8-7137] Register temp_data_reg in module top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.srcs/sources_1/imports/I2C_Master-master/Nexys_4_Test/top.v:146]
WARNING: [Synth 8-7129] Port TMP_INT in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port TMP_CT in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-1LV-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-1LV-i
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1303.379 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	  13 Input   24 Bit        Muxes := 1     
	  11 Input   24 Bit        Muxes := 2     
	  11 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	  11 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  11 Input    4 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 29    
	  13 Input    1 Bit        Muxes := 28    
	  11 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port anode[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port anode[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port anode[5] driven by constant 1
WARNING: [Synth 8-7129] Port TMP_INT in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port TMP_CT in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    21|
|3     |LUT1   |    33|
|4     |LUT2   |   106|
|5     |LUT3   |    18|
|6     |LUT4   |    49|
|7     |LUT5   |    55|
|8     |LUT6   |   105|
|9     |FDCE   |   198|
|10    |FDPE   |     4|
|11    |FDRE   |    30|
|12    |IBUF   |     2|
|13    |IOBUF  |     1|
|14    |OBUF   |    16|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   640|
|2     |  i_SSEG       |SSEG       |    57|
|3     |  i_i2c_master |i2c_master |   306|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.254 ; gain = 510.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1814.254 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 8dfea3c3
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1874.641 ; gain = 571.262
INFO: [Common 17-1381] The checkpoint 'D:/BOLSAIC_eldorado/Codigos/i2c_project/i2c_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  8 19:06:51 2023...
