Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SIM_behav xil_defaultlib.SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'S' [C:/Users/ranaelgahawy/Downloads/ARCH_LAB6/ARCH_LAB6.srcs/sources_1/new/ALU.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.n_bit_register(n=32)
Compiling module xil_defaultlib.registerFile(n=32)
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ALU_ControlUnit
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA(n=32)
Compiling module xil_defaultlib.N_bit_ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.n_bit_ShiftLeft
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.SINGLE_CYCLE_CPU
Compiling module xil_defaultlib.SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot SIM_behav
