

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Fri Nov 28 08:17:30 2025

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 17/01/2025 GMT
    14                           ; 
    15                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F62                     SPPDATA         equ	3938	;# 
    89   000F63                     SPPCFG          equ	3939	;# 
    90   000F64                     SPPEPS          equ	3940	;# 
    91   000F65                     SPPCON          equ	3941	;# 
    92   000F66                     UFRM            equ	3942	;# 
    93   000F66                     UFRML           equ	3942	;# 
    94   000F67                     UFRMH           equ	3943	;# 
    95   000F68                     UIR             equ	3944	;# 
    96   000F69                     UIE             equ	3945	;# 
    97   000F6A                     UEIR            equ	3946	;# 
    98   000F6B                     UEIE            equ	3947	;# 
    99   000F6C                     USTAT           equ	3948	;# 
   100   000F6D                     UCON            equ	3949	;# 
   101   000F6E                     UADDR           equ	3950	;# 
   102   000F6F                     UCFG            equ	3951	;# 
   103   000F70                     UEP0            equ	3952	;# 
   104   000F71                     UEP1            equ	3953	;# 
   105   000F72                     UEP2            equ	3954	;# 
   106   000F73                     UEP3            equ	3955	;# 
   107   000F74                     UEP4            equ	3956	;# 
   108   000F75                     UEP5            equ	3957	;# 
   109   000F76                     UEP6            equ	3958	;# 
   110   000F77                     UEP7            equ	3959	;# 
   111   000F78                     UEP8            equ	3960	;# 
   112   000F79                     UEP9            equ	3961	;# 
   113   000F7A                     UEP10           equ	3962	;# 
   114   000F7B                     UEP11           equ	3963	;# 
   115   000F7C                     UEP12           equ	3964	;# 
   116   000F7D                     UEP13           equ	3965	;# 
   117   000F7E                     UEP14           equ	3966	;# 
   118   000F7F                     UEP15           equ	3967	;# 
   119   000F80                     PORTA           equ	3968	;# 
   120   000F81                     PORTB           equ	3969	;# 
   121   000F82                     PORTC           equ	3970	;# 
   122   000F83                     PORTD           equ	3971	;# 
   123   000F84                     PORTE           equ	3972	;# 
   124   000F89                     LATA            equ	3977	;# 
   125   000F8A                     LATB            equ	3978	;# 
   126   000F8B                     LATC            equ	3979	;# 
   127   000F8C                     LATD            equ	3980	;# 
   128   000F8D                     LATE            equ	3981	;# 
   129   000F92                     TRISA           equ	3986	;# 
   130   000F92                     DDRA            equ	3986	;# 
   131   000F93                     TRISB           equ	3987	;# 
   132   000F93                     DDRB            equ	3987	;# 
   133   000F94                     TRISC           equ	3988	;# 
   134   000F94                     DDRC            equ	3988	;# 
   135   000F95                     TRISD           equ	3989	;# 
   136   000F95                     DDRD            equ	3989	;# 
   137   000F96                     TRISE           equ	3990	;# 
   138   000F96                     DDRE            equ	3990	;# 
   139   000F9B                     OSCTUNE         equ	3995	;# 
   140   000F9D                     PIE1            equ	3997	;# 
   141   000F9E                     PIR1            equ	3998	;# 
   142   000F9F                     IPR1            equ	3999	;# 
   143   000FA0                     PIE2            equ	4000	;# 
   144   000FA1                     PIR2            equ	4001	;# 
   145   000FA2                     IPR2            equ	4002	;# 
   146   000FA6                     EECON1          equ	4006	;# 
   147   000FA7                     EECON2          equ	4007	;# 
   148   000FA8                     EEDATA          equ	4008	;# 
   149   000FA9                     EEADR           equ	4009	;# 
   150   000FAB                     RCSTA           equ	4011	;# 
   151   000FAB                     RCSTA1          equ	4011	;# 
   152   000FAC                     TXSTA           equ	4012	;# 
   153   000FAC                     TXSTA1          equ	4012	;# 
   154   000FAD                     TXREG           equ	4013	;# 
   155   000FAD                     TXREG1          equ	4013	;# 
   156   000FAE                     RCREG           equ	4014	;# 
   157   000FAE                     RCREG1          equ	4014	;# 
   158   000FAF                     SPBRG           equ	4015	;# 
   159   000FAF                     SPBRG1          equ	4015	;# 
   160   000FB0                     SPBRGH          equ	4016	;# 
   161   000FB1                     T3CON           equ	4017	;# 
   162   000FB2                     TMR3            equ	4018	;# 
   163   000FB2                     TMR3L           equ	4018	;# 
   164   000FB3                     TMR3H           equ	4019	;# 
   165   000FB4                     CMCON           equ	4020	;# 
   166   000FB5                     CVRCON          equ	4021	;# 
   167   000FB6                     ECCP1AS         equ	4022	;# 
   168   000FB6                     CCP1AS          equ	4022	;# 
   169   000FB7                     ECCP1DEL        equ	4023	;# 
   170   000FB7                     CCP1DEL         equ	4023	;# 
   171   000FB8                     BAUDCON         equ	4024	;# 
   172   000FB8                     BAUDCTL         equ	4024	;# 
   173   000FBA                     CCP2CON         equ	4026	;# 
   174   000FBB                     CCPR2           equ	4027	;# 
   175   000FBB                     CCPR2L          equ	4027	;# 
   176   000FBC                     CCPR2H          equ	4028	;# 
   177   000FBD                     CCP1CON         equ	4029	;# 
   178   000FBD                     ECCP1CON        equ	4029	;# 
   179   000FBE                     CCPR1           equ	4030	;# 
   180   000FBE                     CCPR1L          equ	4030	;# 
   181   000FBF                     CCPR1H          equ	4031	;# 
   182   000FC0                     ADCON2          equ	4032	;# 
   183   000FC1                     ADCON1          equ	4033	;# 
   184   000FC2                     ADCON0          equ	4034	;# 
   185   000FC3                     ADRES           equ	4035	;# 
   186   000FC3                     ADRESL          equ	4035	;# 
   187   000FC4                     ADRESH          equ	4036	;# 
   188   000FC5                     SSPCON2         equ	4037	;# 
   189   000FC6                     SSPCON1         equ	4038	;# 
   190   000FC7                     SSPSTAT         equ	4039	;# 
   191   000FC8                     SSPADD          equ	4040	;# 
   192   000FC9                     SSPBUF          equ	4041	;# 
   193   000FCA                     T2CON           equ	4042	;# 
   194   000FCB                     PR2             equ	4043	;# 
   195   000FCB                     MEMCON          equ	4043	;# 
   196   000FCC                     TMR2            equ	4044	;# 
   197   000FCD                     T1CON           equ	4045	;# 
   198   000FCE                     TMR1            equ	4046	;# 
   199   000FCE                     TMR1L           equ	4046	;# 
   200   000FCF                     TMR1H           equ	4047	;# 
   201   000FD0                     RCON            equ	4048	;# 
   202   000FD1                     WDTCON          equ	4049	;# 
   203   000FD2                     HLVDCON         equ	4050	;# 
   204   000FD2                     LVDCON          equ	4050	;# 
   205   000FD3                     OSCCON          equ	4051	;# 
   206   000FD5                     T0CON           equ	4053	;# 
   207   000FD6                     TMR0            equ	4054	;# 
   208   000FD6                     TMR0L           equ	4054	;# 
   209   000FD7                     TMR0H           equ	4055	;# 
   210   000FD8                     STATUS          equ	4056	;# 
   211   000FD9                     FSR2            equ	4057	;# 
   212   000FD9                     FSR2L           equ	4057	;# 
   213   000FDA                     FSR2H           equ	4058	;# 
   214   000FDB                     PLUSW2          equ	4059	;# 
   215   000FDC                     PREINC2         equ	4060	;# 
   216   000FDD                     POSTDEC2        equ	4061	;# 
   217   000FDE                     POSTINC2        equ	4062	;# 
   218   000FDF                     INDF2           equ	4063	;# 
   219   000FE0                     BSR             equ	4064	;# 
   220   000FE1                     FSR1            equ	4065	;# 
   221   000FE1                     FSR1L           equ	4065	;# 
   222   000FE2                     FSR1H           equ	4066	;# 
   223   000FE3                     PLUSW1          equ	4067	;# 
   224   000FE4                     PREINC1         equ	4068	;# 
   225   000FE5                     POSTDEC1        equ	4069	;# 
   226   000FE6                     POSTINC1        equ	4070	;# 
   227   000FE7                     INDF1           equ	4071	;# 
   228   000FE8                     WREG            equ	4072	;# 
   229   000FE9                     FSR0            equ	4073	;# 
   230   000FE9                     FSR0L           equ	4073	;# 
   231   000FEA                     FSR0H           equ	4074	;# 
   232   000FEB                     PLUSW0          equ	4075	;# 
   233   000FEC                     PREINC0         equ	4076	;# 
   234   000FED                     POSTDEC0        equ	4077	;# 
   235   000FEE                     POSTINC0        equ	4078	;# 
   236   000FEF                     INDF0           equ	4079	;# 
   237   000FF0                     INTCON3         equ	4080	;# 
   238   000FF1                     INTCON2         equ	4081	;# 
   239   000FF2                     INTCON          equ	4082	;# 
   240   000FF3                     PROD            equ	4083	;# 
   241   000FF3                     PRODL           equ	4083	;# 
   242   000FF4                     PRODH           equ	4084	;# 
   243   000FF5                     TABLAT          equ	4085	;# 
   244   000FF6                     TBLPTR          equ	4086	;# 
   245   000FF6                     TBLPTRL         equ	4086	;# 
   246   000FF7                     TBLPTRH         equ	4087	;# 
   247   000FF8                     TBLPTRU         equ	4088	;# 
   248   000FF9                     PCLAT           equ	4089	;# 
   249   000FF9                     PC              equ	4089	;# 
   250   000FF9                     PCL             equ	4089	;# 
   251   000FFA                     PCLATH          equ	4090	;# 
   252   000FFB                     PCLATU          equ	4091	;# 
   253   000FFC                     STKPTR          equ	4092	;# 
   254   000FFD                     TOS             equ	4093	;# 
   255   000FFD                     TOSL            equ	4093	;# 
   256   000FFE                     TOSH            equ	4094	;# 
   257   000FFF                     TOSU            equ	4095	;# 
   258   000F80                     _PORTA          set	3968
   259   000F81                     _PORTB          set	3969
   260   000FC1                     _ADCON1         set	4033
   261   000F93                     _TRISB          set	3987
   262   000F92                     _TRISA          set	3986
   263                           
   264                           ; #config settings
   265                           
   266                           	psect	cinit
   267   000816                     __pcinit:
   268                           	callstack 0
   269   000816                     start_initialization:
   270                           	callstack 0
   271   000816                     __initialization:
   272                           	callstack 0
   273   000816                     end_of_initialization:
   274                           	callstack 0
   275   000816                     __end_of__initialization:
   276                           	callstack 0
   277   000816  0100               	movlb	0
   278   000818  EF01  F004         	goto	_main	;jump to C main() function
   279                           
   280                           	psect	cstackCOMRAM
   281   000000                     __pcstackCOMRAM:
   282                           	callstack 0
   283   000000                     
   284                           ; 1 bytes @ 0x0
   285 ;;
   286 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   287 ;;
   288 ;; *************** function _main *****************
   289 ;; Defined at:
   290 ;;		line 4 in file "main.c"
   291 ;; Parameters:    Size  Location     Type
   292 ;;		None
   293 ;; Auto vars:     Size  Location     Type
   294 ;;		None
   295 ;; Return value:  Size  Location     Type
   296 ;;                  1    wreg      void 
   297 ;; Registers used:
   298 ;;		wreg, status,2
   299 ;; Tracked objects:
   300 ;;		On entry : 0/0
   301 ;;		On exit  : 0/0
   302 ;;		Unchanged: 0/0
   303 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   304 ;;      Params:         0       0       0       0       0       0       0       0       0
   305 ;;      Locals:         0       0       0       0       0       0       0       0       0
   306 ;;      Temps:          0       0       0       0       0       0       0       0       0
   307 ;;      Totals:         0       0       0       0       0       0       0       0       0
   308 ;;Total ram usage:        0 bytes
   309 ;; This function calls:
   310 ;;		Nothing
   311 ;; This function is called by:
   312 ;;		Startup code after reset
   313 ;; This function uses a non-reentrant model
   314 ;;
   315                           
   316                           	psect	text0
   317   000802                     __ptext0:
   318                           	callstack 0
   319   000802                     _main:
   320                           	callstack 31
   321   000802                     
   322                           ;main.c: 6:     TRISA=0xFF;
   323   000802  6892               	setf	146,c	;volatile
   324                           
   325                           ;main.c: 7:     TRISB=0x00;
   326   000804  6A93               	clrf	147,c	;volatile
   327   000806                     
   328                           ;main.c: 8:     ADCON1=0x0F;
   329   000806  0E0F               	movlw	15
   330   000808  6EC1               	movwf	193,c	;volatile
   331   00080A                     l808:
   332                           
   333                           ;main.c: 11:         PORTB=PORTA;
   334   00080A  CF80 FF81          	movff	3968,3969	;volatile
   335   00080E  EF05  F004         	goto	l808
   336   000812  EFFE  F03F         	goto	start
   337   000816                     __end_of_main:
   338                           	callstack 0
   339                           
   340                           	psect	smallconst
   341   000800                     __psmallconst:
   342                           	callstack 0
   343   000800  00                 	db	0
   344   000801  00                 	db	0	; dummy byte at the end
   345   000800                     __smallconst    set	__psmallconst
   346   000800                     __mediumconst   set	__psmallconst
   347   000000                     __activetblptr  equ	0
   348                           
   349                           	psect	rparam
   350   000001                     ___rparam_used  equ	1
   351   000000                     ___param_bank   equ	0
   352   000000                     __Lparam        equ	__Lrparam
   353   000000                     __Hparam        equ	__Hrparam
   354                           
   355                           	psect	config
   356                           
   357                           ;Config register CONFIG1L @ 0x300000
   358                           ;	PLL Prescaler Selection bits
   359                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   360                           ;	System Clock Postscaler Selection bits
   361                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   362                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   363                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   364   300000                     	org	3145728
   365   300000  00                 	db	0
   366                           
   367                           ;Config register CONFIG1H @ 0x300001
   368                           ;	Oscillator Selection bits
   369                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   370                           ;	Fail-Safe Clock Monitor Enable bit
   371                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   372                           ;	Internal/External Oscillator Switchover bit
   373                           ;	IESO = OFF, Oscillator Switchover mode disabled
   374   300001                     	org	3145729
   375   300001  08                 	db	8
   376                           
   377                           ;Config register CONFIG2L @ 0x300002
   378                           ;	Power-up Timer Enable bit
   379                           ;	PWRT = OFF, PWRT disabled
   380                           ;	Brown-out Reset Enable bits
   381                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   382                           ;	Brown-out Reset Voltage bits
   383                           ;	BORV = 3, Minimum setting 2.05V
   384                           ;	USB Voltage Regulator Enable bit
   385                           ;	VREGEN = OFF, USB voltage regulator disabled
   386   300002                     	org	3145730
   387   300002  19                 	db	25
   388                           
   389                           ;Config register CONFIG2H @ 0x300003
   390                           ;	Watchdog Timer Enable bit
   391                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   392                           ;	Watchdog Timer Postscale Select bits
   393                           ;	WDTPS = 32768, 1:32768
   394   300003                     	org	3145731
   395   300003  1E                 	db	30
   396                           
   397                           ; Padding undefined space
   398   300004                     	org	3145732
   399   300004  FF                 	db	255
   400                           
   401                           ;Config register CONFIG3H @ 0x300005
   402                           ;	CCP2 MUX bit
   403                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   404                           ;	PORTB A/D Enable bit
   405                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   406                           ;	Low-Power Timer 1 Oscillator Enable bit
   407                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   408                           ;	MCLR Pin Enable bit
   409                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   410   300005                     	org	3145733
   411   300005  80                 	db	128
   412                           
   413                           ;Config register CONFIG4L @ 0x300006
   414                           ;	Stack Full/Underflow Reset Enable bit
   415                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   416                           ;	Single-Supply ICSP Enable bit
   417                           ;	LVP = OFF, Single-Supply ICSP disabled
   418                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   419                           ;	ICPRT = OFF, ICPORT disabled
   420                           ;	Extended Instruction Set Enable bit
   421                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   422                           ;	Background Debugger Enable bit
   423                           ;	DEBUG = 0x1, unprogrammed default
   424   300006                     	org	3145734
   425   300006  80                 	db	128
   426                           
   427                           ; Padding undefined space
   428   300007                     	org	3145735
   429   300007  FF                 	db	255
   430                           
   431                           ;Config register CONFIG5L @ 0x300008
   432                           ;	Code Protection bit
   433                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   434                           ;	Code Protection bit
   435                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   436                           ;	Code Protection bit
   437                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   438                           ;	Code Protection bit
   439                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   440   300008                     	org	3145736
   441   300008  0F                 	db	15
   442                           
   443                           ;Config register CONFIG5H @ 0x300009
   444                           ;	Boot Block Code Protection bit
   445                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   446                           ;	Data EEPROM Code Protection bit
   447                           ;	CPD = OFF, Data EEPROM is not code-protected
   448   300009                     	org	3145737
   449   300009  C0                 	db	192
   450                           
   451                           ;Config register CONFIG6L @ 0x30000A
   452                           ;	Write Protection bit
   453                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   454                           ;	Write Protection bit
   455                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   456                           ;	Write Protection bit
   457                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   458                           ;	Write Protection bit
   459                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   460   30000A                     	org	3145738
   461   30000A  0F                 	db	15
   462                           
   463                           ;Config register CONFIG6H @ 0x30000B
   464                           ;	Configuration Register Write Protection bit
   465                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   466                           ;	Boot Block Write Protection bit
   467                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   468                           ;	Data EEPROM Write Protection bit
   469                           ;	WRTD = OFF, Data EEPROM is not write-protected
   470   30000B                     	org	3145739
   471   30000B  E0                 	db	224
   472                           
   473                           ;Config register CONFIG7L @ 0x30000C
   474                           ;	Table Read Protection bit
   475                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   476                           ;	Table Read Protection bit
   477                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   478                           ;	Table Read Protection bit
   479                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   480                           ;	Table Read Protection bit
   481                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   482   30000C                     	org	3145740
   483   30000C  0F                 	db	15
   484                           
   485                           ;Config register CONFIG7H @ 0x30000D
   486                           ;	Boot Block Table Read Protection bit
   487                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   488   30000D                     	org	3145741
   489   30000D  40                 	db	64
   490                           tosu	equ	0xFFF
   491                           tosh	equ	0xFFE
   492                           tosl	equ	0xFFD
   493                           stkptr	equ	0xFFC
   494                           pclatu	equ	0xFFB
   495                           pclath	equ	0xFFA
   496                           pcl	equ	0xFF9
   497                           tblptru	equ	0xFF8
   498                           tblptrh	equ	0xFF7
   499                           tblptrl	equ	0xFF6
   500                           tablat	equ	0xFF5
   501                           prodh	equ	0xFF4
   502                           prodl	equ	0xFF3
   503                           indf0	equ	0xFEF
   504                           postinc0	equ	0xFEE
   505                           postdec0	equ	0xFED
   506                           preinc0	equ	0xFEC
   507                           plusw0	equ	0xFEB
   508                           fsr0h	equ	0xFEA
   509                           fsr0l	equ	0xFE9
   510                           wreg	equ	0xFE8
   511                           indf1	equ	0xFE7
   512                           postinc1	equ	0xFE6
   513                           postdec1	equ	0xFE5
   514                           preinc1	equ	0xFE4
   515                           plusw1	equ	0xFE3
   516                           fsr1h	equ	0xFE2
   517                           fsr1l	equ	0xFE1
   518                           bsr	equ	0xFE0
   519                           indf2	equ	0xFDF
   520                           postinc2	equ	0xFDE
   521                           postdec2	equ	0xFDD
   522                           preinc2	equ	0xFDC
   523                           plusw2	equ	0xFDB
   524                           fsr2h	equ	0xFDA
   525                           fsr2l	equ	0xFD9
   526                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh         127      0       0      0.0%
BITBIGSFRl          32      0       0      0.0%
COMRAM              95      0       0      0.0%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Fri Nov 28 08:17:30 2025

                    l804 0802                      l806 0806                      l808 080A  
                   _main 0802                     start 7FFC             ___param_bank 0000  
                  ?_main 0000                    _PORTA 0F80                    _PORTB 0F81  
                  _TRISA 0F92                    _TRISB 0F93          __initialization 0816  
           __end_of_main 0816                   ??_main 0000            __activetblptr 0000  
                 _ADCON1 0FC1                   isa$std 0001             __mediumconst 0800  
             __accesstop 0060  __end_of__initialization 0816            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0816                  __ramtop 0800  
                __ptext0 0802     end_of_initialization 0816      start_initialization 0816  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
