

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c31c93721e023652a20c610afeebf46a  /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG > _cuobjdump_complete_output_t0lZqo"
Parsing file _cuobjdump_complete_output_t0lZqo
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x406eac, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43293_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43423_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43956_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44098_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_nm690S"
Running: cat _ptx_nm690S | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_G2I2Kn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_G2I2Kn --output-file  /dev/null 2> _ptx_nm690Sinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_nm690S _ptx2_G2I2Kn _ptx_nm690Sinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x406e1c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x406d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x406cfc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x406c6c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x406bdc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x406b3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x406a4e, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x637e60; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638160; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638164; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638168; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63816c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638170; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638174; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638178; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638180; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x406c6c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=38400 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:48:48 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 286240 (ipc=114.5) sim_rate=95413 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:48:49 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 410432 (ipc=102.6) sim_rate=102608 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:48:50 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,3,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 500288 (ipc=111.2) sim_rate=100057 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:48:51 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(10,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,2,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1001376 (ipc=166.9) sim_rate=166896 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:48:52 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1174848 (ipc=180.7) sim_rate=167835 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:48:53 2019
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(14,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,5,0) tid=(7,3,1)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(14,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1631072 (ipc=203.9) sim_rate=203884 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:48:54 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8820,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8820,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8821,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8821,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8832,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8833,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8844,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8856,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8857,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8868,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8880,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8881,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8881,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8882,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8892,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8904,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8905,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8916,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8918,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8922,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8922,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8923,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8934,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8946,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8946,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8947,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8947,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8952,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8952,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8953,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8953,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8958,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8958,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8959,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8959,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8959,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8959,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8960,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8960,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8970,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8971,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8983,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8984,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8988,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8989,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8990,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8991,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9012,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9013,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9018,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9019,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9030,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9031,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9032,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,8,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9043,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9048,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9049,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9054,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9055,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9067,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9072,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9073,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9090,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9090,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9091,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9091,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9096,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9120,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9120,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9120,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9121,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9121,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9121,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9132,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9133,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9144,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9150,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9151,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9156,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9156,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9157,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9157,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9174,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9174,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9175,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9175,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9186,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9187,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9192,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9193,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9198,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9198,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9198,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9199,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9199,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9199,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9200,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9204,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9204,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9205,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9205,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9210,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9210,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9211,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9211,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9211,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9216,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9216,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9217,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9217,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9222,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9223,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9223,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9224,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9235,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9235,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9236,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9236,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9236,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9237,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9241,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9248,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9254,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9255,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9260,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9261,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9266,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9268,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9272,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9273,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9273,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9274,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9274,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9275,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9276,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9277,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9278,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9284,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9284,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9285,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9294,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9295,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9298,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9302,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9302,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9303,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9303,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(7,12,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9308,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9310,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9310,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9311,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9311,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9312,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9313,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9317,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9322,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9323,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9334,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9335,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9336,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9336,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9337,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9337,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9352,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9354,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9360,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9360,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9361,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9361,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9361,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9364,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9365,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9370,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9371,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9378,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9389,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9390,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9396,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9397,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9403,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9404,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9407,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9407,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9408,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9408,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (9421,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(9422,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9422,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (9432,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(9433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9452,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9453,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (9466,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(9467,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9467,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9481,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9482,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9489,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9490,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1969568 (ipc=207.3) sim_rate=218840 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:48:55 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,9,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2068160 (ipc=197.0) sim_rate=206816 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:48:56 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(15,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2509120 (ipc=209.1) sim_rate=228101 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:48:57 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,13,0) tid=(7,3,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(9,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,10,0) tid=(7,3,1)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,7,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2932672 (ipc=234.6) sim_rate=244389 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:48:58 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(9,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(15,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12830,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12831,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12863,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12864,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12904,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12905,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12965,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12966,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3284992 (ipc=252.7) sim_rate=252691 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:48:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13004,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13005,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13016,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13017,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13056,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13057,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13068,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13074,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13075,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13080,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13082,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13083,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13098,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13099,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13111,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13112,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13116,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13117,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13128,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13128,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13129,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13129,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13134,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13136,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13137,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13152,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13153,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13158,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13159,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13182,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13184,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13200,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13201,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13212,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13213,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13224,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13225,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13236,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13244,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13245,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13254,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13266,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13278,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13278,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13279,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13284,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13284,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13285,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13285,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13320,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13321,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13334,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13335,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13338,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13339,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13350,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13351,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13381,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13382,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13393,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13394,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13405,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13422,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13423,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13428,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13429,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,15,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13446,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13447,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13452,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13453,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13459,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13459,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13460,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13460,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13465,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13466,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13483,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13484,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3523840 (ipc=261.0) sim_rate=251702 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:49:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13500,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13512,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13512,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13513,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13513,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13522,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13523,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13532,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13533,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13580,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13581,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13584,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13592,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13593,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13602,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13602,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13603,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13603,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13610,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13611,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13657,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13658,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13674,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13675,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13679,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13680,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13681,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13704,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13705,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13710,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13711,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13714,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13715,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13715,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13716,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13719,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13722,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13726,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13727,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13731,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13732,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13770,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13771,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13810,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13811,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13821,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13822,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (13831,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(13832,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (13834,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(13835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13868,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13892,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13893,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13894,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13898,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13908,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13918,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13920,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13921,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13921,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13922,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13923,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13924,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13936,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13937,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13983,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13984,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13985,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13985,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13986,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3681152 (ipc=262.9) sim_rate=245410 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:49:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #6 (14003,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(14004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14033,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14034,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14037,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(14038,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (14041,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(14042,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,15,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14053,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14054,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (14065,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(14066,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (14067,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(14068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14106,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14107,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14120,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (14123,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(14124,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14133,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14134,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (14140,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(14141,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14141,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14142,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (14145,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(14146,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (14150,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(14151,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14240,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14241,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (14290,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(14291,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (14293,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(14294,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14307,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14308,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (14332,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(14333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (14348,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(14349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14371,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(14372,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (14380,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(14381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (14391,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(14392,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (14399,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(14400,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (14429,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(14430,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (14452,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(14453,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14482,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14483,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (14491,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(14492,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (14542,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(14543,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (14621,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(14622,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3870656 (ipc=249.7) sim_rate=241916 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:02 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(9,20,0) tid=(7,3,1)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,16,0) tid=(7,3,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,19,0) tid=(7,3,1)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(8,19,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4210688 (ipc=255.2) sim_rate=247687 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:49:03 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(7,16,0) tid=(7,3,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(14,18,0) tid=(7,3,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,16,0) tid=(7,3,1)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(13,20,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4606528 (ipc=271.0) sim_rate=255918 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:49:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17089,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17090,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(14,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17179,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17180,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17224,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17225,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(13,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17276,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17277,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17320,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17321,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17326,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17327,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(13,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17361,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17362,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17401,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17402,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17409,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17410,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17426,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17427,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17438,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17439,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17442,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17443,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17475,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17476,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17478,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17479,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17485,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17486,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17490,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17491,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,23,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4996192 (ipc=285.5) sim_rate=262957 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:05 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17541,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17542,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17550,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17551,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17557,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17558,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17570,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17571,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17574,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17575,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17581,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17582,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17610,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17611,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17611,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17612,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17617,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17618,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17642,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17643,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17647,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17648,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17648,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17649,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17667,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17668,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17700,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17701,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17706,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17707,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17712,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17712,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17713,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17713,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17724,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17725,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17738,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17739,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17742,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17743,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17748,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17749,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17754,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17760,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17761,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17766,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17767,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17784,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17785,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17790,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17791,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17792,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17793,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17796,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17797,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(6,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17808,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17809,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17833,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17834,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17834,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17835,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17848,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17849,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17888,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17888,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17889,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17889,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17895,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17928,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17929,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17938,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17938,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17939,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17939,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17939,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17944,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17945,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17946,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17947,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17956,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17957,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17962,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17962,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17963,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17963,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17963,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17964,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17988,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17989,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5306816 (ipc=294.8) sim_rate=265340 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:06 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18008,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(18009,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18010,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18072,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18073,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (18074,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(18075,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18078,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18079,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18086,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18087,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18102,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18103,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18105,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(18106,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18140,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18141,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18146,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18147,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18147,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18148,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18153,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18154,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (18168,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18168,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18169,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(18169,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18179,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18180,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18186,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18187,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18188,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18189,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(9,20,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18233,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18233,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18234,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18234,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18264,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18265,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18275,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (18277,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(18278,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18306,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18307,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18326,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(18327,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18336,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18337,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18346,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(18347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18354,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18355,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18400,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18401,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18406,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18407,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18421,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18422,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18440,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18441,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18444,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(18445,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18454,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(18455,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18466,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(18467,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18488,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18489,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18490,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(18491,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (18499,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(18500,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (18500,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(18501,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18506,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18507,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (18517,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(18518,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18521,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18522,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(10,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18570,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18571,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18584,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(18585,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18593,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(18594,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18705,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18706,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (18753,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(18754,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (18775,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(18776,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18819,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18820,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18887,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(18888,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18908,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(18909,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18920,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(18921,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18930,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(18931,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18960,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(18961,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5558912 (ipc=292.6) sim_rate=264710 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19055,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19056,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (19271,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(19272,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,22,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (19487,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(19488,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19635,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(19636,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (19651,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(19652,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(12,28,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5750016 (ipc=280.5) sim_rate=261364 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:49:08 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,24,0) tid=(7,3,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,26,0) tid=(7,3,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(8,22,0) tid=(7,3,1)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21273,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21274,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21298,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21299,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21383,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21384,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21443,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21444,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21484,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21485,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6368256 (ipc=296.2) sim_rate=276880 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:09 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,25,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21595,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21596,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21623,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21624,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21625,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21626,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(9,26,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21680,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21690,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21691,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21712,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21713,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21774,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21775,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21781,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21782,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(4,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21813,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21814,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21814,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21815,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21823,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21824,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21828,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21829,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21837,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21838,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21853,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21854,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21866,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21888,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21889,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21897,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21898,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21903,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21904,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21923,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21924,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21936,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21937,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21962,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21963,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21968,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21969,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21979,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21980,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21991,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21992,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6747616 (ipc=306.7) sim_rate=281150 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22015,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22016,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22027,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22027,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22028,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22028,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22042,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22055,0), 7 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(6,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22101,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22124,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22206,0), 7 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(15,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22272,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22279,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22291,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22322,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22328,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22330,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22334,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22360,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (22385,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22416,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22416,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22419,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22436,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22448,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22456,0), 7 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22462,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22465,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22469,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22479,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7011104 (ipc=311.6) sim_rate=280444 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22504,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22517,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22526,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22536,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22538,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22541,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22570,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22579,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22614,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22625,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22630,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (22632,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22634,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22638,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22652,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22661,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22667,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22682,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22684,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22718,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22741,0), 4 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22773,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22785,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (22787,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22791,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22818,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22834,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22853,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22853,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22861,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (22863,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22865,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (22881,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (22884,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (22896,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22897,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (22900,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (22913,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22934,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22940,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22972,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (22984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22991,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (22993,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7137312 (ipc=310.3) sim_rate=274512 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23023,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (23096,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23130,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23164,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (23180,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (23182,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (23187,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (23204,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (23221,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (23262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (23294,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (23310,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23310,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23458,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (23598,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (23692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (23720,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #7 (23922,0), 1 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,30,0) tid=(7,3,1)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,31,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7364128 (ipc=294.6) sim_rate=272745 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:13 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(6,30,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25337,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25440,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25453,0), 3 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(4,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25517,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25526,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25636,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25693,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25753,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25775,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25778,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25811,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25824,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25848,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25870,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25878,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25884,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25925,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25963,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25971,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25973,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25985,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7569088 (ipc=291.1) sim_rate=270324 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:14 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26013,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26015,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26039,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26039,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26081,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26111,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26129,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 6.
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 26181
gpu_sim_insn = 7569408
gpu_ipc =     289.1184
gpu_tot_sim_cycle = 26181
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     289.1184
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1183
gpu_stall_icnt2sh    = 8017
gpu_total_sim_rate=270336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 122245
	L1I_total_cache_misses = 3461
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 806, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 2387
	L1D_cache_core[1]: Access = 1024, Miss = 791, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 3275
	L1D_cache_core[2]: Access = 1120, Miss = 831, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 2097
	L1D_cache_core[3]: Access = 1088, Miss = 825, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 3126
	L1D_cache_core[4]: Access = 1120, Miss = 871, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 3244
	L1D_cache_core[5]: Access = 1152, Miss = 933, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 2587
	L1D_cache_core[6]: Access = 1120, Miss = 891, Miss_rate = 0.796, Pending_hits = 0, Reservation_fails = 2140
	L1D_cache_core[7]: Access = 1056, Miss = 840, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 3712
	L1D_cache_core[8]: Access = 1120, Miss = 876, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 2308
	L1D_cache_core[9]: Access = 1088, Miss = 805, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 2733
	L1D_cache_core[10]: Access = 1120, Miss = 860, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 2474
	L1D_cache_core[11]: Access = 1120, Miss = 854, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 1724
	L1D_cache_core[12]: Access = 1024, Miss = 823, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 2791
	L1D_cache_core[13]: Access = 1120, Miss = 877, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 2346
	L1D_cache_core[14]: Access = 1056, Miss = 790, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 2681
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 12673
	L1D_total_cache_miss_rate = 0.7735
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 39625
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 720
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12944
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 26681
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3461
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
924, 924, 1155, 1155, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 39625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39625
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:63462	W0_Idle:92926	W0_Scoreboard:376922	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 167 
maxdqlatency = 0 
maxmflatency = 459 
averagemflatency = 241 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 26180 
mrq_lat_table:6982 	297 	225 	402 	1194 	878 	268 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7086 	9328 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8909 	2017 	1326 	3323 	1055 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3991 	3438 	768 	25 	0 	0 	0 	0 	0 	309 	3531 	4352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8126      7716      9468      9452      8327      8389      8478      8515      8678      8606     12077     12175     12229     12329     12395     12541 
dram[1]:      4980      9379      9447      9475      8395      8440      8472      8501      8384      8624     12024     12144     12288     12296     12336     12600 
dram[2]:      4912      9444      9394      9494      8384      8404      8464      8532      8584      8725     12141     12175     12274     12431     12542     12506 
dram[3]:      5438      9435      9402      9485      8407      8437      8535      8600      8604      8267     12217     12232     12281     12393     12416     12497 
dram[4]:      6227      9394      9427      9493      8407      8424      8542      8616      8684      8648     12118     12244     12304     12341     12449     12539 
dram[5]:      6925      9128      9432      9510      8436      8413      8566      8578      8537      8658     12128     12156     12372     12448     12536     12607 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 32.000000  4.000000  5.250000  3.764706  3.368421  3.200000  4.000000  4.000000  3.764706  2.782609  2.285714  2.723404  3.368421 
dram[1]: 16.750000 32.000000 32.000000 32.000000  6.000000  4.666667  3.555556  3.282051  3.282051  3.368421  3.555556  4.000000  3.200000  2.723404  2.723404  2.909091 
dram[2]: 22.000000 32.000000 32.000000 32.000000  4.421052  3.384615  3.200000  4.129032  4.000000  3.200000  3.555556  3.764706  2.666667  3.200000  3.047619  2.560000 
dram[3]: 22.000000 32.000000 32.000000 32.000000  4.000000  4.888889  3.200000  3.764706  3.368421  4.000000  4.000000  3.368421  2.782609  3.047619  3.555556  3.047619 
dram[4]: 22.000000 32.000000 32.000000 32.000000  4.000000  4.000000  3.368421  3.047619  2.782609  3.878788  3.368421  3.368421  3.459460  2.415094  2.612245  3.047619 
dram[5]: 22.000000 21.666666 32.000000 32.000000  4.421052  4.400000  4.266667  3.368421  3.764706  3.200000  4.129032  4.923077  3.047619  2.976744  2.723404  3.047619 
average row locality = 10257/2651 = 3.869106
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        500       456       472       462       421       427       369       368       367       374       368       376       363       365       358       362
dram[1]:        504       461       477       469       428       427       368       364       363       358       369       368       364       360       361       358
dram[2]:        454       462       459       472       423       412       362       369       368       366       369       367       361       365       363       356
dram[3]:        447       466       472       480       429       420       367       372       356       368       366       370       365       363       362       360
dram[4]:        453       469       470       464       425       413       370       365       367       368       369       370       367       365       360       364
dram[5]:        455       456       473       478       431       414       372       369       366       358       368       366       361       359       362       362
maximum mf latency per bank:
dram[0]:        375       345       363       321       360       382       384       398       404       381       399       388       408       413       451       401
dram[1]:        361       369       358       328       376       351       373       385       364       397       384       386       434       399       405       379
dram[2]:        345       348       341       367       375       375       362       379       382       405       366       387       398       406       398       409
dram[3]:        347       330       384       342       364       421       409       402       385       394       417       387       416       370       424       386
dram[4]:        370       347       388       346       388       347       415       394       365       385       406       373       425       382       422       392
dram[5]:        357       341       344       371       353       377       439       395       380       396       366       393       419       459       416       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30264 n_act=446 n_pre=430 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1978
n_activity=16599 dram_eff=0.4118
bk0: 134a 34028i bk1: 132a 34143i bk2: 128a 34141i bk3: 128a 34150i bk4: 148a 33347i bk5: 148a 33216i bk6: 192a 32429i bk7: 192a 32174i bk8: 192a 31954i bk9: 192a 32286i bk10: 192a 32251i bk11: 192a 31970i bk12: 192a 31877i bk13: 192a 31623i bk14: 192a 32148i bk15: 192a 32530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.590341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30280 n_act=440 n_pre=424 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1976
n_activity=16446 dram_eff=0.4152
bk0: 134a 34036i bk1: 128a 34141i bk2: 128a 34153i bk3: 128a 34134i bk4: 148a 33309i bk5: 148a 33355i bk6: 192a 32336i bk7: 192a 31929i bk8: 192a 32208i bk9: 192a 32174i bk10: 192a 32269i bk11: 192a 32146i bk12: 192a 31988i bk13: 192a 31964i bk14: 192a 32285i bk15: 192a 32298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.600498
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30260 n_act=447 n_pre=431 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1979
n_activity=16555 dram_eff=0.4132
bk0: 132a 34040i bk1: 128a 34178i bk2: 128a 34214i bk3: 128a 34066i bk4: 148a 33496i bk5: 152a 32956i bk6: 192a 32133i bk7: 192a 32353i bk8: 192a 32382i bk9: 192a 31730i bk10: 192a 32149i bk11: 192a 32014i bk12: 192a 31828i bk13: 192a 32070i bk14: 192a 32537i bk15: 192a 32240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.605533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30298 n_act=428 n_pre=412 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1979
n_activity=16364 dram_eff=0.418
bk0: 132a 34069i bk1: 128a 34196i bk2: 128a 34103i bk3: 128a 34125i bk4: 148a 33173i bk5: 152a 33067i bk6: 192a 31929i bk7: 192a 31940i bk8: 192a 32307i bk9: 192a 32110i bk10: 192a 32456i bk11: 192a 32096i bk12: 192a 31843i bk13: 192a 31684i bk14: 192a 32631i bk15: 192a 32348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.634527
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30218 n_act=468 n_pre=452 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1979
n_activity=16369 dram_eff=0.4179
bk0: 132a 34078i bk1: 128a 34184i bk2: 128a 34107i bk3: 128a 34120i bk4: 148a 33178i bk5: 152a 33085i bk6: 192a 32512i bk7: 192a 32152i bk8: 192a 31958i bk9: 192a 32229i bk10: 192a 31937i bk11: 192a 31906i bk12: 192a 32087i bk13: 192a 31754i bk14: 192a 32167i bk15: 192a 32472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.582094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34558 n_nop=30308 n_act=422 n_pre=406 n_req=1711 n_rd=2738 n_write=684 bw_util=0.198
n_activity=16497 dram_eff=0.4149
bk0: 132a 34095i bk1: 130a 34187i bk2: 128a 34212i bk3: 128a 34056i bk4: 148a 33290i bk5: 152a 33147i bk6: 192a 32242i bk7: 192a 32044i bk8: 192a 32061i bk9: 192a 31971i bk10: 192a 32277i bk11: 192a 32417i bk12: 192a 32084i bk13: 192a 32034i bk14: 192a 32155i bk15: 192a 32380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.578101

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 266
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 206
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 184
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 184
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1439
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6436
	minimum = 6
	maximum = 154
Network latency average = 12.3618
	minimum = 6
	maximum = 141
Slowest packet = 4801
Flit latency average = 11.6897
	minimum = 6
	maximum = 137
Slowest flit = 15256
Fragmentation average = 0.00270449
	minimum = 0
	maximum = 90
Injected packet rate average = 0.0470768
	minimum = 0.0397617 (at node 1)
	maximum = 0.0538177 (at node 15)
Accepted packet rate average = 0.0470768
	minimum = 0.0397617 (at node 1)
	maximum = 0.0538177 (at node 15)
Injected flit rate average = 0.141146
	minimum = 0.117986 (at node 1)
	maximum = 0.163745 (at node 15)
Accepted flit rate average= 0.141146
	minimum = 0.120431 (at node 1)
	maximum = 0.158015 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6436 (1 samples)
	minimum = 6 (1 samples)
	maximum = 154 (1 samples)
Network latency average = 12.3618 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Flit latency average = 11.6897 (1 samples)
	minimum = 6 (1 samples)
	maximum = 137 (1 samples)
Fragmentation average = 0.00270449 (1 samples)
	minimum = 0 (1 samples)
	maximum = 90 (1 samples)
Injected packet rate average = 0.0470768 (1 samples)
	minimum = 0.0397617 (1 samples)
	maximum = 0.0538177 (1 samples)
Accepted packet rate average = 0.0470768 (1 samples)
	minimum = 0.0397617 (1 samples)
	maximum = 0.0538177 (1 samples)
Injected flit rate average = 0.141146 (1 samples)
	minimum = 0.117986 (1 samples)
	maximum = 0.163745 (1 samples)
Accepted flit rate average = 0.141146 (1 samples)
	minimum = 0.120431 (1 samples)
	maximum = 0.158015 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 270336 (inst/sec)
gpgpu_simulation_rate = 935 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
26477.085938
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
