{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624729410112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729410112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:13:30 2021 " "Processing started: Sat Jun 26 22:13:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729410112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729410112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729410113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624729410417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624729410417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saeed/desktop/logiccircuitdesign/projects/project6/fpmult2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saeed/desktop/logiccircuitdesign/projects/project6/fpmult2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPMULT2 " "Found entity 1: FPMULT2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624729416287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPMULT2 " "Elaborating entity \"FPMULT2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624729416322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(79) " "Verilog HDL assignment warning at FPMULT2.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(80) " "Verilog HDL assignment warning at FPMULT2.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(130) " "Verilog HDL assignment warning at FPMULT2.v(130): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(136) " "Verilog HDL assignment warning at FPMULT2.v(136): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(150) " "Verilog HDL assignment warning at FPMULT2.v(150): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(159) " "Verilog HDL assignment warning at FPMULT2.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(165) " "Verilog HDL assignment warning at FPMULT2.v(165): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(180) " "Verilog HDL assignment warning at FPMULT2.v(180): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(192) " "Verilog HDL assignment warning at FPMULT2.v(192): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 FPMULT2.v(203) " "Verilog HDL assignment warning at FPMULT2.v(203): truncated value with size 32 to match size of target (24)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPMULT2.v(205) " "Verilog HDL assignment warning at FPMULT2.v(205): truncated value with size 32 to match size of target (10)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPMULT2.v(213) " "Verilog HDL assignment warning at FPMULT2.v(213): truncated value with size 32 to match size of target (8)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FPMULT2.v(60) " "Verilog HDL Case Statement warning at FPMULT2.v(60): incomplete case statement has no default case item" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FPMULT2.v(60) " "Verilog HDL Case Statement information at FPMULT2.v(60): all case item expressions in this case statement are onehot" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Areg FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"Areg\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Breg FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"Breg\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"a_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"b_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416325 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_s FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_s\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_e FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_e\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "product FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"product\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z_m FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"z_m\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guard FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"guard\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "round_bit FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"round_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sticky FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"sticky\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_output_z FPMULT2.v(59) " "Verilog HDL Always Construct warning at FPMULT2.v(59): inferring latch(es) for variable \"s_output_z\", which holds its previous value in one or more paths through the always construct" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[0\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[1\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[2\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[3\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[4\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[5\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[6\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[7\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[8\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[9\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[10\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[11\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[12\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[13\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[14\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[15\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[16\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[17\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[18\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[19\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[20\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[21\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[22\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[23\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[24\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[25\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[26\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[27\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[28\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416326 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[29\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[30\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_output_z\[31\] FPMULT2.v(59) " "Inferred latch for \"s_output_z\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sticky FPMULT2.v(59) " "Inferred latch for \"sticky\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "round_bit FPMULT2.v(59) " "Inferred latch for \"round_bit\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guard FPMULT2.v(59) " "Inferred latch for \"guard\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[0\] FPMULT2.v(59) " "Inferred latch for \"z_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[1\] FPMULT2.v(59) " "Inferred latch for \"z_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[2\] FPMULT2.v(59) " "Inferred latch for \"z_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[3\] FPMULT2.v(59) " "Inferred latch for \"z_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[4\] FPMULT2.v(59) " "Inferred latch for \"z_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[5\] FPMULT2.v(59) " "Inferred latch for \"z_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[6\] FPMULT2.v(59) " "Inferred latch for \"z_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[7\] FPMULT2.v(59) " "Inferred latch for \"z_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[8\] FPMULT2.v(59) " "Inferred latch for \"z_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[9\] FPMULT2.v(59) " "Inferred latch for \"z_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[10\] FPMULT2.v(59) " "Inferred latch for \"z_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[11\] FPMULT2.v(59) " "Inferred latch for \"z_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[12\] FPMULT2.v(59) " "Inferred latch for \"z_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[13\] FPMULT2.v(59) " "Inferred latch for \"z_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[14\] FPMULT2.v(59) " "Inferred latch for \"z_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[15\] FPMULT2.v(59) " "Inferred latch for \"z_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[16\] FPMULT2.v(59) " "Inferred latch for \"z_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[17\] FPMULT2.v(59) " "Inferred latch for \"z_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[18\] FPMULT2.v(59) " "Inferred latch for \"z_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[19\] FPMULT2.v(59) " "Inferred latch for \"z_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[20\] FPMULT2.v(59) " "Inferred latch for \"z_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[21\] FPMULT2.v(59) " "Inferred latch for \"z_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[22\] FPMULT2.v(59) " "Inferred latch for \"z_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_m\[23\] FPMULT2.v(59) " "Inferred latch for \"z_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[0\] FPMULT2.v(59) " "Inferred latch for \"product\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[1\] FPMULT2.v(59) " "Inferred latch for \"product\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[2\] FPMULT2.v(59) " "Inferred latch for \"product\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[3\] FPMULT2.v(59) " "Inferred latch for \"product\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[4\] FPMULT2.v(59) " "Inferred latch for \"product\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[5\] FPMULT2.v(59) " "Inferred latch for \"product\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[6\] FPMULT2.v(59) " "Inferred latch for \"product\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[7\] FPMULT2.v(59) " "Inferred latch for \"product\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[8\] FPMULT2.v(59) " "Inferred latch for \"product\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[9\] FPMULT2.v(59) " "Inferred latch for \"product\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[10\] FPMULT2.v(59) " "Inferred latch for \"product\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[11\] FPMULT2.v(59) " "Inferred latch for \"product\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416327 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[12\] FPMULT2.v(59) " "Inferred latch for \"product\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[13\] FPMULT2.v(59) " "Inferred latch for \"product\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[14\] FPMULT2.v(59) " "Inferred latch for \"product\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[15\] FPMULT2.v(59) " "Inferred latch for \"product\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[16\] FPMULT2.v(59) " "Inferred latch for \"product\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[17\] FPMULT2.v(59) " "Inferred latch for \"product\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[18\] FPMULT2.v(59) " "Inferred latch for \"product\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[19\] FPMULT2.v(59) " "Inferred latch for \"product\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[20\] FPMULT2.v(59) " "Inferred latch for \"product\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[21\] FPMULT2.v(59) " "Inferred latch for \"product\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[22\] FPMULT2.v(59) " "Inferred latch for \"product\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[23\] FPMULT2.v(59) " "Inferred latch for \"product\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[24\] FPMULT2.v(59) " "Inferred latch for \"product\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[25\] FPMULT2.v(59) " "Inferred latch for \"product\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[26\] FPMULT2.v(59) " "Inferred latch for \"product\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[27\] FPMULT2.v(59) " "Inferred latch for \"product\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[28\] FPMULT2.v(59) " "Inferred latch for \"product\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[29\] FPMULT2.v(59) " "Inferred latch for \"product\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[30\] FPMULT2.v(59) " "Inferred latch for \"product\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[31\] FPMULT2.v(59) " "Inferred latch for \"product\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[32\] FPMULT2.v(59) " "Inferred latch for \"product\[32\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[33\] FPMULT2.v(59) " "Inferred latch for \"product\[33\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[34\] FPMULT2.v(59) " "Inferred latch for \"product\[34\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[35\] FPMULT2.v(59) " "Inferred latch for \"product\[35\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[36\] FPMULT2.v(59) " "Inferred latch for \"product\[36\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[37\] FPMULT2.v(59) " "Inferred latch for \"product\[37\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[38\] FPMULT2.v(59) " "Inferred latch for \"product\[38\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[39\] FPMULT2.v(59) " "Inferred latch for \"product\[39\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[40\] FPMULT2.v(59) " "Inferred latch for \"product\[40\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[41\] FPMULT2.v(59) " "Inferred latch for \"product\[41\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[42\] FPMULT2.v(59) " "Inferred latch for \"product\[42\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[43\] FPMULT2.v(59) " "Inferred latch for \"product\[43\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[44\] FPMULT2.v(59) " "Inferred latch for \"product\[44\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[45\] FPMULT2.v(59) " "Inferred latch for \"product\[45\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[46\] FPMULT2.v(59) " "Inferred latch for \"product\[46\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "product\[47\] FPMULT2.v(59) " "Inferred latch for \"product\[47\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[0\] FPMULT2.v(59) " "Inferred latch for \"z_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[1\] FPMULT2.v(59) " "Inferred latch for \"z_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[2\] FPMULT2.v(59) " "Inferred latch for \"z_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[3\] FPMULT2.v(59) " "Inferred latch for \"z_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[4\] FPMULT2.v(59) " "Inferred latch for \"z_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[5\] FPMULT2.v(59) " "Inferred latch for \"z_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[6\] FPMULT2.v(59) " "Inferred latch for \"z_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[7\] FPMULT2.v(59) " "Inferred latch for \"z_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[8\] FPMULT2.v(59) " "Inferred latch for \"z_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_e\[9\] FPMULT2.v(59) " "Inferred latch for \"z_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_s FPMULT2.v(59) " "Inferred latch for \"z_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] FPMULT2.v(59) " "Inferred latch for \"z\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] FPMULT2.v(59) " "Inferred latch for \"z\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] FPMULT2.v(59) " "Inferred latch for \"z\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] FPMULT2.v(59) " "Inferred latch for \"z\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] FPMULT2.v(59) " "Inferred latch for \"z\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] FPMULT2.v(59) " "Inferred latch for \"z\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] FPMULT2.v(59) " "Inferred latch for \"z\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] FPMULT2.v(59) " "Inferred latch for \"z\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] FPMULT2.v(59) " "Inferred latch for \"z\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] FPMULT2.v(59) " "Inferred latch for \"z\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] FPMULT2.v(59) " "Inferred latch for \"z\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] FPMULT2.v(59) " "Inferred latch for \"z\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] FPMULT2.v(59) " "Inferred latch for \"z\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] FPMULT2.v(59) " "Inferred latch for \"z\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] FPMULT2.v(59) " "Inferred latch for \"z\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] FPMULT2.v(59) " "Inferred latch for \"z\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[16\] FPMULT2.v(59) " "Inferred latch for \"z\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[17\] FPMULT2.v(59) " "Inferred latch for \"z\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[18\] FPMULT2.v(59) " "Inferred latch for \"z\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[19\] FPMULT2.v(59) " "Inferred latch for \"z\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[20\] FPMULT2.v(59) " "Inferred latch for \"z\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[21\] FPMULT2.v(59) " "Inferred latch for \"z\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[22\] FPMULT2.v(59) " "Inferred latch for \"z\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[23\] FPMULT2.v(59) " "Inferred latch for \"z\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[24\] FPMULT2.v(59) " "Inferred latch for \"z\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[25\] FPMULT2.v(59) " "Inferred latch for \"z\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[26\] FPMULT2.v(59) " "Inferred latch for \"z\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[27\] FPMULT2.v(59) " "Inferred latch for \"z\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[28\] FPMULT2.v(59) " "Inferred latch for \"z\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[29\] FPMULT2.v(59) " "Inferred latch for \"z\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[30\] FPMULT2.v(59) " "Inferred latch for \"z\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[31\] FPMULT2.v(59) " "Inferred latch for \"z\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_s FPMULT2.v(59) " "Inferred latch for \"b_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416328 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_s FPMULT2.v(59) " "Inferred latch for \"a_s\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[0\] FPMULT2.v(59) " "Inferred latch for \"b_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[1\] FPMULT2.v(59) " "Inferred latch for \"b_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[2\] FPMULT2.v(59) " "Inferred latch for \"b_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[3\] FPMULT2.v(59) " "Inferred latch for \"b_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[4\] FPMULT2.v(59) " "Inferred latch for \"b_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[5\] FPMULT2.v(59) " "Inferred latch for \"b_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[6\] FPMULT2.v(59) " "Inferred latch for \"b_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[7\] FPMULT2.v(59) " "Inferred latch for \"b_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[8\] FPMULT2.v(59) " "Inferred latch for \"b_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_e\[9\] FPMULT2.v(59) " "Inferred latch for \"b_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[0\] FPMULT2.v(59) " "Inferred latch for \"a_e\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[1\] FPMULT2.v(59) " "Inferred latch for \"a_e\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[2\] FPMULT2.v(59) " "Inferred latch for \"a_e\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[3\] FPMULT2.v(59) " "Inferred latch for \"a_e\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[4\] FPMULT2.v(59) " "Inferred latch for \"a_e\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[5\] FPMULT2.v(59) " "Inferred latch for \"a_e\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[6\] FPMULT2.v(59) " "Inferred latch for \"a_e\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[7\] FPMULT2.v(59) " "Inferred latch for \"a_e\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[8\] FPMULT2.v(59) " "Inferred latch for \"a_e\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_e\[9\] FPMULT2.v(59) " "Inferred latch for \"a_e\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[0\] FPMULT2.v(59) " "Inferred latch for \"b_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[1\] FPMULT2.v(59) " "Inferred latch for \"b_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[2\] FPMULT2.v(59) " "Inferred latch for \"b_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[3\] FPMULT2.v(59) " "Inferred latch for \"b_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[4\] FPMULT2.v(59) " "Inferred latch for \"b_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[5\] FPMULT2.v(59) " "Inferred latch for \"b_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[6\] FPMULT2.v(59) " "Inferred latch for \"b_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[7\] FPMULT2.v(59) " "Inferred latch for \"b_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[8\] FPMULT2.v(59) " "Inferred latch for \"b_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[9\] FPMULT2.v(59) " "Inferred latch for \"b_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[10\] FPMULT2.v(59) " "Inferred latch for \"b_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[11\] FPMULT2.v(59) " "Inferred latch for \"b_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[12\] FPMULT2.v(59) " "Inferred latch for \"b_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[13\] FPMULT2.v(59) " "Inferred latch for \"b_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[14\] FPMULT2.v(59) " "Inferred latch for \"b_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[15\] FPMULT2.v(59) " "Inferred latch for \"b_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[16\] FPMULT2.v(59) " "Inferred latch for \"b_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[17\] FPMULT2.v(59) " "Inferred latch for \"b_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[18\] FPMULT2.v(59) " "Inferred latch for \"b_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[19\] FPMULT2.v(59) " "Inferred latch for \"b_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[20\] FPMULT2.v(59) " "Inferred latch for \"b_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[21\] FPMULT2.v(59) " "Inferred latch for \"b_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416329 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[22\] FPMULT2.v(59) " "Inferred latch for \"b_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_m\[23\] FPMULT2.v(59) " "Inferred latch for \"b_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[0\] FPMULT2.v(59) " "Inferred latch for \"a_m\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[1\] FPMULT2.v(59) " "Inferred latch for \"a_m\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[2\] FPMULT2.v(59) " "Inferred latch for \"a_m\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[3\] FPMULT2.v(59) " "Inferred latch for \"a_m\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[4\] FPMULT2.v(59) " "Inferred latch for \"a_m\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[5\] FPMULT2.v(59) " "Inferred latch for \"a_m\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[6\] FPMULT2.v(59) " "Inferred latch for \"a_m\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[7\] FPMULT2.v(59) " "Inferred latch for \"a_m\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[8\] FPMULT2.v(59) " "Inferred latch for \"a_m\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[9\] FPMULT2.v(59) " "Inferred latch for \"a_m\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[10\] FPMULT2.v(59) " "Inferred latch for \"a_m\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[11\] FPMULT2.v(59) " "Inferred latch for \"a_m\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[12\] FPMULT2.v(59) " "Inferred latch for \"a_m\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[13\] FPMULT2.v(59) " "Inferred latch for \"a_m\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[14\] FPMULT2.v(59) " "Inferred latch for \"a_m\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[15\] FPMULT2.v(59) " "Inferred latch for \"a_m\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[16\] FPMULT2.v(59) " "Inferred latch for \"a_m\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[17\] FPMULT2.v(59) " "Inferred latch for \"a_m\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[18\] FPMULT2.v(59) " "Inferred latch for \"a_m\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[19\] FPMULT2.v(59) " "Inferred latch for \"a_m\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[20\] FPMULT2.v(59) " "Inferred latch for \"a_m\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[21\] FPMULT2.v(59) " "Inferred latch for \"a_m\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[22\] FPMULT2.v(59) " "Inferred latch for \"a_m\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_m\[23\] FPMULT2.v(59) " "Inferred latch for \"a_m\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[0\] FPMULT2.v(59) " "Inferred latch for \"Breg\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[1\] FPMULT2.v(59) " "Inferred latch for \"Breg\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[2\] FPMULT2.v(59) " "Inferred latch for \"Breg\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[3\] FPMULT2.v(59) " "Inferred latch for \"Breg\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[4\] FPMULT2.v(59) " "Inferred latch for \"Breg\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[5\] FPMULT2.v(59) " "Inferred latch for \"Breg\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[6\] FPMULT2.v(59) " "Inferred latch for \"Breg\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[7\] FPMULT2.v(59) " "Inferred latch for \"Breg\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[8\] FPMULT2.v(59) " "Inferred latch for \"Breg\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[9\] FPMULT2.v(59) " "Inferred latch for \"Breg\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[10\] FPMULT2.v(59) " "Inferred latch for \"Breg\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[11\] FPMULT2.v(59) " "Inferred latch for \"Breg\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[12\] FPMULT2.v(59) " "Inferred latch for \"Breg\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[13\] FPMULT2.v(59) " "Inferred latch for \"Breg\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[14\] FPMULT2.v(59) " "Inferred latch for \"Breg\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[15\] FPMULT2.v(59) " "Inferred latch for \"Breg\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[16\] FPMULT2.v(59) " "Inferred latch for \"Breg\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[17\] FPMULT2.v(59) " "Inferred latch for \"Breg\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416330 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[18\] FPMULT2.v(59) " "Inferred latch for \"Breg\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[19\] FPMULT2.v(59) " "Inferred latch for \"Breg\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[20\] FPMULT2.v(59) " "Inferred latch for \"Breg\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[21\] FPMULT2.v(59) " "Inferred latch for \"Breg\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[22\] FPMULT2.v(59) " "Inferred latch for \"Breg\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[23\] FPMULT2.v(59) " "Inferred latch for \"Breg\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[24\] FPMULT2.v(59) " "Inferred latch for \"Breg\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[25\] FPMULT2.v(59) " "Inferred latch for \"Breg\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[26\] FPMULT2.v(59) " "Inferred latch for \"Breg\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[27\] FPMULT2.v(59) " "Inferred latch for \"Breg\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[28\] FPMULT2.v(59) " "Inferred latch for \"Breg\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[29\] FPMULT2.v(59) " "Inferred latch for \"Breg\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[30\] FPMULT2.v(59) " "Inferred latch for \"Breg\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Breg\[31\] FPMULT2.v(59) " "Inferred latch for \"Breg\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[0\] FPMULT2.v(59) " "Inferred latch for \"Areg\[0\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[1\] FPMULT2.v(59) " "Inferred latch for \"Areg\[1\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[2\] FPMULT2.v(59) " "Inferred latch for \"Areg\[2\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[3\] FPMULT2.v(59) " "Inferred latch for \"Areg\[3\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[4\] FPMULT2.v(59) " "Inferred latch for \"Areg\[4\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[5\] FPMULT2.v(59) " "Inferred latch for \"Areg\[5\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[6\] FPMULT2.v(59) " "Inferred latch for \"Areg\[6\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[7\] FPMULT2.v(59) " "Inferred latch for \"Areg\[7\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[8\] FPMULT2.v(59) " "Inferred latch for \"Areg\[8\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[9\] FPMULT2.v(59) " "Inferred latch for \"Areg\[9\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[10\] FPMULT2.v(59) " "Inferred latch for \"Areg\[10\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[11\] FPMULT2.v(59) " "Inferred latch for \"Areg\[11\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[12\] FPMULT2.v(59) " "Inferred latch for \"Areg\[12\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[13\] FPMULT2.v(59) " "Inferred latch for \"Areg\[13\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[14\] FPMULT2.v(59) " "Inferred latch for \"Areg\[14\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[15\] FPMULT2.v(59) " "Inferred latch for \"Areg\[15\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[16\] FPMULT2.v(59) " "Inferred latch for \"Areg\[16\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[17\] FPMULT2.v(59) " "Inferred latch for \"Areg\[17\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[18\] FPMULT2.v(59) " "Inferred latch for \"Areg\[18\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[19\] FPMULT2.v(59) " "Inferred latch for \"Areg\[19\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[20\] FPMULT2.v(59) " "Inferred latch for \"Areg\[20\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[21\] FPMULT2.v(59) " "Inferred latch for \"Areg\[21\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[22\] FPMULT2.v(59) " "Inferred latch for \"Areg\[22\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416331 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[23\] FPMULT2.v(59) " "Inferred latch for \"Areg\[23\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[24\] FPMULT2.v(59) " "Inferred latch for \"Areg\[24\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[25\] FPMULT2.v(59) " "Inferred latch for \"Areg\[25\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[26\] FPMULT2.v(59) " "Inferred latch for \"Areg\[26\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[27\] FPMULT2.v(59) " "Inferred latch for \"Areg\[27\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[28\] FPMULT2.v(59) " "Inferred latch for \"Areg\[28\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[29\] FPMULT2.v(59) " "Inferred latch for \"Areg\[29\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[30\] FPMULT2.v(59) " "Inferred latch for \"Areg\[30\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Areg\[31\] FPMULT2.v(59) " "Inferred latch for \"Areg\[31\]\" at FPMULT2.v(59)" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416332 "|FPMULT2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../FPMULT2.v" "Mult0" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624729416605 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624729416605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624729416640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624729416640 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624729416640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624729416677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729416677 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1624729416829 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1624729416829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[0\] " "Latch z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[1\] " "Latch z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[2\] " "Latch z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[3\] " "Latch z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[4\] " "Latch z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[5\] " "Latch z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[6\] " "Latch z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[7\] " "Latch z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[8\] " "Latch z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[9\] " "Latch z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[10\] " "Latch z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[11\] " "Latch z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[12\] " "Latch z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[13\] " "Latch z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[14\] " "Latch z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416831 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[15\] " "Latch z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[16\] " "Latch z\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[17\] " "Latch z\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[18\] " "Latch z\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[19\] " "Latch z\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[20\] " "Latch z\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[21\] " "Latch z\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[22\] " "Latch z\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[23\] " "Latch z\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[24\] " "Latch z\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[25\] " "Latch z\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[26\] " "Latch z\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[27\] " "Latch z\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[28\] " "Latch z\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[29\] " "Latch z\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[30\] " "Latch z\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416832 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416832 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\[31\] " "Latch z\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.pack " "Ports D and ENA on the latch are fed by the same signal ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[23\] " "Latch a_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.special_cases " "Ports D and ENA on the latch are fed by the same signal ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[0\] " "Latch a_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[1\] " "Latch a_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[2\] " "Latch a_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[3\] " "Latch a_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[4\] " "Latch a_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[5\] " "Latch a_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[6\] " "Latch a_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[7\] " "Latch a_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[8\] " "Latch a_e\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_e\[9\] " "Latch a_e\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[0\] " "Latch a_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[1\] " "Latch a_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[2\] " "Latch a_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[3\] " "Latch a_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[4\] " "Latch a_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416833 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416833 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[5\] " "Latch a_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[6\] " "Latch a_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[7\] " "Latch a_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[8\] " "Latch a_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[9\] " "Latch a_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[10\] " "Latch a_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[11\] " "Latch a_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[12\] " "Latch a_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[13\] " "Latch a_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[14\] " "Latch a_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[15\] " "Latch a_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[16\] " "Latch a_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[17\] " "Latch a_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[18\] " "Latch a_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[19\] " "Latch a_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[20\] " "Latch a_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[21\] " "Latch a_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416834 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_m\[22\] " "Latch a_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_a " "Ports D and ENA on the latch are fed by the same signal ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[0\] " "Latch b_e\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[1\] " "Latch b_e\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[2\] " "Latch b_e\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[3\] " "Latch b_e\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[4\] " "Latch b_e\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[5\] " "Latch b_e\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[6\] " "Latch b_e\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[7\] " "Latch b_e\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[8\] " "Latch b_e\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_e\[9\] " "Latch b_e\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[0\] " "Latch b_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[1\] " "Latch b_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[2\] " "Latch b_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[3\] " "Latch b_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[4\] " "Latch b_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[5\] " "Latch b_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416835 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[6\] " "Latch b_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[7\] " "Latch b_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[8\] " "Latch b_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[9\] " "Latch b_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[10\] " "Latch b_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[11\] " "Latch b_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[12\] " "Latch b_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[13\] " "Latch b_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[14\] " "Latch b_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[15\] " "Latch b_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[16\] " "Latch b_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[17\] " "Latch b_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[18\] " "Latch b_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[19\] " "Latch b_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[20\] " "Latch b_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[21\] " "Latch b_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[22\] " "Latch b_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_b " "Ports D and ENA on the latch are fed by the same signal ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416836 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416836 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_m\[23\] " "Latch b_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.special_cases " "Ports D and ENA on the latch are fed by the same signal ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[0\] " "Latch z_m\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[1\] " "Latch z_m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z_m\[0\] " "Ports D and ENA on the latch are fed by the same signal z_m\[0\]" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[2\] " "Latch z_m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[3\] " "Latch z_m\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[4\] " "Latch z_m\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[5\] " "Latch z_m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[6\] " "Latch z_m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[7\] " "Latch z_m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[8\] " "Latch z_m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[9\] " "Latch z_m\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[10\] " "Latch z_m\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[11\] " "Latch z_m\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[12\] " "Latch z_m\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[13\] " "Latch z_m\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[14\] " "Latch z_m\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416837 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[15\] " "Latch z_m\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[16\] " "Latch z_m\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[17\] " "Latch z_m\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[18\] " "Latch z_m\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[19\] " "Latch z_m\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[20\] " "Latch z_m\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[21\] " "Latch z_m\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[22\] " "Latch z_m\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA z_m\[23\] " "Ports D and ENA on the latch are fed by the same signal z_m\[23\]" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z_m\[23\] " "Latch z_m\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.round " "Ports D and ENA on the latch are fed by the same signal ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "guard " "Latch guard has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "round_bit " "Latch round_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sticky " "Latch sticky has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps.normalise_2 " "Ports D and ENA on the latch are fed by the same signal ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1624729416838 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1624729416838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624729417005 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624729417388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624729417623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624729417623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "773 " "Implemented 773 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624729417672 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624729417672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624729417672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624729417672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624729417672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729417701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:13:37 2021 " "Processing ended: Sat Jun 26 22:13:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729417701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729417701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729417701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624729417701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624729418804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729418804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:13:38 2021 " "Processing started: Sat Jun 26 22:13:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729418804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624729418804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624729418804 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624729418891 ""}
{ "Info" "0" "" "Project  = FPMULT2" {  } {  } 0 0 "Project  = FPMULT2" 0 0 "Fitter" 0 0 1624729418892 ""}
{ "Info" "0" "" "Revision = FPMULT2" {  } {  } 0 0 "Revision = FPMULT2" 0 0 "Fitter" 0 0 1624729418892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624729418945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624729418946 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPMULT2 EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"FPMULT2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624729418955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624729418991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624729418991 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624729419072 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624729419077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624729419185 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624729419185 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624729419188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624729419188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624729419188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624729419188 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624729419188 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624729419188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624729419189 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 68 " "No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1624729419362 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "284 " "The Timing Analyzer is analyzing 284 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1624729419537 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPMULT2.sdc " "Synopsys Design Constraints File file not found: 'FPMULT2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1624729419538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1624729419538 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_m\[23\] a_m\[23\] " "Clock target a_m\[23\] of clock a_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1624729419541 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "b_m\[23\] b_m\[23\] " "Clock target b_m\[23\] of clock b_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1624729419542 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1624729419545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624729419546 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1624729419547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.special_cases " "Destination node ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.normalise_a " "Destination node ps.normalise_a" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.pack " "Destination node ps.pack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.normalise_b " "Destination node ps.normalise_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.round " "Destination node ps.round" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.normalise_2 " "Destination node ps.normalise_2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.normalise_1 " "Destination node ps.normalise_1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419591 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.multiply_add_0  " "Automatically promoted node ps.multiply_add_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.multiply_1 " "Destination node ps.multiply_1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~22 " "Destination node Add7~22" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr13~1 " "Destination node WideOr13~1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~0 " "Destination node Add7~0" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~1 " "Destination node Add7~1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~2 " "Destination node Add7~2" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~3 " "Destination node Add7~3" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~4 " "Destination node Add7~4" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~5 " "Destination node Add7~5" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add7~6 " "Destination node Add7~6" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624729419592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419592 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.get_a  " "Automatically promoted node ps.get_a " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.get_b " "Destination node ps.get_b" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419592 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.get_b  " "Automatically promoted node ps.get_b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419592 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.unpack " "Destination node ps.unpack" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419592 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419592 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419592 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.result  " "Automatically promoted node ps.result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr7~0 " "Destination node WideOr7~0" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419593 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector8~1  " "Automatically promoted node Selector8~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.result " "Destination node ps.result" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419593 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector105~2  " "Automatically promoted node Selector105~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_e\[9\] " "Destination node b_e\[9\]" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419593 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.unpack  " "Automatically promoted node ps.unpack " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.special_cases " "Destination node ps.special_cases" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector154~1 " "Destination node Selector154~1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector77~0 " "Destination node Selector77~0" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector105~1 " "Destination node Selector105~1" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector78~0 " "Destination node Selector78~0" {  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624729419593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624729419593 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 89 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst~input (placed in PIN 89 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624729419593 ""}  } { { "../FPMULT2.v" "" { Text "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624729419593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624729419786 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624729419786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624729419786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624729419787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624729419787 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624729419788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624729419788 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624729419788 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624729419788 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "66 unused 2.5V 33 33 0 " "Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 33 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1624729419790 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1624729419790 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1624729419790 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1624729419791 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1624729419791 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1624729419791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624729419838 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624729419841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624729420205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624729420401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624729420413 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624729423075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624729423075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624729423327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+02 ns 1.7% " "4e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1624729424786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624729425068 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624729425068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624729428331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624729428331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624729428334 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.19 " "Total time spent on timing analysis during the Fitter is 2.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624729428433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624729428440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624729428591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624729428591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624729428803 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624729429139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/output_files/FPMULT2.fit.smsg " "Generated suppressed messages file C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/output_files/FPMULT2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624729429355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5626 " "Peak virtual memory: 5626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729429715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:13:49 2021 " "Processing ended: Sat Jun 26 22:13:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729429715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729429715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729429715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624729429715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1624729430678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729430679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:13:50 2021 " "Processing started: Sat Jun 26 22:13:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729430679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1624729430679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1624729430679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1624729430903 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1624729431122 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1624729431134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729431242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:13:51 2021 " "Processing ended: Sat Jun 26 22:13:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729431242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729431242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729431242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1624729431242 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1624729431841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1624729432335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729432336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:13:52 2021 " "Processing started: Sat Jun 26 22:13:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729432336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1624729432336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPMULT2 -c FPMULT2 " "Command: quartus_sta FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1624729432336 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1624729432430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1624729432592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1624729432592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432629 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "284 " "The Timing Analyzer is analyzing 284 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1624729432747 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPMULT2.sdc " "Synopsys Design Constraints File file not found: 'FPMULT2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1624729432766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432766 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name guard guard " "create_clock -period 1.000 -name guard guard" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a_e\[0\] a_e\[0\] " "create_clock -period 1.000 -name a_e\[0\] a_e\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a_m\[23\] a_m\[23\] " "create_clock -period 1.000 -name a_m\[23\] a_m\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.get_a ps.get_a " "create_clock -period 1.000 -name ps.get_a ps.get_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.get_b ps.get_b " "create_clock -period 1.000 -name ps.get_b ps.get_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name b_m\[23\] b_m\[23\] " "create_clock -period 1.000 -name b_m\[23\] b_m\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.multiply_1 ps.multiply_1 " "create_clock -period 1.000 -name ps.multiply_1 ps.multiply_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.multiply_add_0 ps.multiply_add_0 " "create_clock -period 1.000 -name ps.multiply_add_0 ps.multiply_add_0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.unpack ps.unpack " "create_clock -period 1.000 -name ps.unpack ps.unpack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.result ps.result " "create_clock -period 1.000 -name ps.result ps.result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1624729432768 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624729432768 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729432770 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729432770 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_m\[23\] a_m\[23\] " "Clock target a_m\[23\] of clock a_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729432770 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "b_m\[23\] b_m\[23\] " "Clock target b_m\[23\] of clock b_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729432771 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1624729432772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624729432776 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1624729432778 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Timing Analyzer" 0 0 1624729432785 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624729432906 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624729432906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.375 " "Worst-case setup slack is -12.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.375            -524.969 ps.multiply_add_0  " "  -12.375            -524.969 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.076             -36.256 clk  " "   -9.076             -36.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.032            -379.331 a_m\[23\]  " "   -9.032            -379.331 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.853            -312.458 b_m\[23\]  " "   -7.853            -312.458 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.840            -272.365 a_e\[0\]  " "   -7.840            -272.365 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.503            -209.144 guard  " "   -7.503            -209.144 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.120            -266.117 ps.unpack  " "   -7.120            -266.117 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.342            -117.936 ps.multiply_1  " "   -5.342            -117.936 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.966            -119.128 ps.result  " "   -3.966            -119.128 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.798 " "Worst-case hold slack is -1.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.798             -17.809 a_e\[0\]  " "   -1.798             -17.809 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -27.166 b_m\[23\]  " "   -1.702             -27.166 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500              -1.956 guard  " "   -0.500              -1.956 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 clk  " "   -0.470              -0.470 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -3.079 a_m\[23\]  " "   -0.455              -3.079 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.149 ps.multiply_1  " "   -0.077              -0.149 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 ps.unpack  " "    0.527               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 ps.multiply_add_0  " "    0.825               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.972               0.000 ps.result  " "    1.972               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729432937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729432939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.305 clk  " "   -3.000             -25.305 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 ps.multiply_add_0  " "    0.342               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 guard  " "    0.353               0.000 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 ps.get_a  " "    0.357               0.000 ps.get_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 ps.unpack  " "    0.367               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 ps.get_b  " "    0.386               0.000 ps.get_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 a_e\[0\]  " "    0.407               0.000 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 b_m\[23\]  " "    0.418               0.000 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 ps.multiply_1  " "    0.419               0.000 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 a_m\[23\]  " "    0.428               0.000 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 ps.result  " "    0.438               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729432943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729432943 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1624729433196 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1624729433211 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1624729433434 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433498 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433498 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_m\[23\] a_m\[23\] " "Clock target a_m\[23\] of clock a_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433498 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "b_m\[23\] b_m\[23\] " "Clock target b_m\[23\] of clock b_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624729433503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624729433538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624729433538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.659 " "Worst-case setup slack is -10.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.659            -457.243 ps.multiply_add_0  " "  -10.659            -457.243 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.115            -327.341 a_m\[23\]  " "   -8.115            -327.341 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.065             -29.904 clk  " "   -8.065             -29.904 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.120            -271.674 b_m\[23\]  " "   -7.120            -271.674 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.079            -240.678 a_e\[0\]  " "   -7.079            -240.678 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.475            -178.462 guard  " "   -6.475            -178.462 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.233            -229.453 ps.unpack  " "   -6.233            -229.453 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509             -98.453 ps.multiply_1  " "   -4.509             -98.453 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.317             -99.180 ps.result  " "   -3.317             -99.180 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729433542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.389 " "Worst-case hold slack is -1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.389             -13.005 a_e\[0\]  " "   -1.389             -13.005 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.383             -24.502 b_m\[23\]  " "   -1.383             -24.502 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -2.343 guard  " "   -0.462              -2.343 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.395 clk  " "   -0.395              -0.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -1.956 a_m\[23\]  " "   -0.317              -1.956 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -0.393 ps.multiply_1  " "   -0.186              -0.393 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 ps.unpack  " "    0.415               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 ps.multiply_add_0  " "    0.730               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 ps.result  " "    1.727               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729433566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729433571 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729433577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -22.275 clk  " "   -3.000             -22.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 a_e\[0\]  " "    0.057               0.000 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 b_m\[23\]  " "    0.133               0.000 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 guard  " "    0.143               0.000 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 a_m\[23\]  " "    0.185               0.000 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 ps.result  " "    0.330               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 ps.unpack  " "    0.343               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 ps.multiply_add_0  " "    0.359               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 ps.multiply_1  " "    0.395               0.000 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 ps.get_a  " "    0.446               0.000 ps.get_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 ps.get_b  " "    0.452               0.000 ps.get_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729433582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729433582 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1624729433869 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433971 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_e\[0\] a_e\[0\] " "Clock target a_e\[0\] of clock a_e\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433971 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "a_m\[23\] a_m\[23\] " "Clock target a_m\[23\] of clock a_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433971 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "b_m\[23\] b_m\[23\] " "Clock target b_m\[23\] of clock b_m\[23\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1624729433971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1624729433976 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1624729433995 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1624729433995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.470 " "Worst-case setup slack is -5.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.470            -226.669 ps.multiply_add_0  " "   -5.470            -226.669 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.954            -157.853 a_m\[23\]  " "   -3.954            -157.853 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.875             -14.442 clk  " "   -3.875             -14.442 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.356            -124.193 b_m\[23\]  " "   -3.356            -124.193 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.343            -112.859 a_e\[0\]  " "   -3.343            -112.859 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -81.031 guard  " "   -3.020             -81.031 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.829            -102.641 ps.unpack  " "   -2.829            -102.641 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085             -41.329 ps.multiply_1  " "   -2.085             -41.329 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.605             -47.156 ps.result  " "   -1.605             -47.156 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729434003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.040 " "Worst-case hold slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040             -11.943 a_e\[0\]  " "   -1.040             -11.943 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945             -14.109 b_m\[23\]  " "   -0.945             -14.109 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -2.585 guard  " "   -0.370              -2.585 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -0.368 clk  " "   -0.368              -0.368 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -2.439 a_m\[23\]  " "   -0.322              -2.439 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.170 ps.multiply_1  " "   -0.075              -0.170 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 ps.unpack  " "    0.160               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 ps.multiply_add_0  " "    0.384               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 ps.result  " "    1.141               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729434030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729434038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1624729434047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -18.493 clk  " "   -3.000             -18.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 guard  " "    0.258               0.000 guard " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 a_e\[0\]  " "    0.263               0.000 a_e\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 b_m\[23\]  " "    0.302               0.000 b_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 ps.unpack  " "    0.320               0.000 ps.unpack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 ps.multiply_1  " "    0.335               0.000 ps.multiply_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 ps.get_a  " "    0.343               0.000 ps.get_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 ps.multiply_add_0  " "    0.356               0.000 ps.multiply_add_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 ps.result  " "    0.364               0.000 ps.result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 a_m\[23\]  " "    0.368               0.000 a_m\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 ps.get_b  " "    0.415               0.000 ps.get_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1624729434055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1624729434055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624729434729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1624729434730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729434870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:13:54 2021 " "Processing ended: Sat Jun 26 22:13:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729434870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729434870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729434870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1624729434870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1624729435890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624729435891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:13:55 2021 " "Processing started: Sat Jun 26 22:13:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624729435891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729435891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPMULT2 -c FPMULT2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729435891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1624729436275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_125c_slow.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_125c_slow.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_-40c_slow.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_-40c_slow.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436502 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_min_1200mv_-40c_fast.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_min_1200mv_-40c_fast.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2.vo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2.vo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_125c_v_slow.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436690 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_7_1200mv_-40c_v_slow.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436741 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_min_1200mv_-40c_v_fast.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436792 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPMULT2_v.sdo C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/ simulation " "Generated file FPMULT2_v.sdo in folder \"C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/FPMULT2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1624729436857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624729436895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:13:56 2021 " "Processing ended: Sat Jun 26 22:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624729436895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624729436895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624729436895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729436895 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 313 s " "Quartus Prime Full Compilation was successful. 0 errors, 313 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1624729437564 ""}
