---
{"dg-publish":true,"permalink":"/61-archive/20220318120314-nand-gate/","dgHomeLink":true,"dgPassFrontmatter":false}
---


# NAND Gate

> [!word] NAND Gate
> Inverse [[61-Archive/20220314165202-and-gate|AND Gate]] = Not AND

![[20220318120314-NAND-Gate-image-1.png|200]]

$$\text{Output}=(A\cdot B)'$$
| A | B | Output |
| --- | --- | ------ |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## NAND Gate From NPN

This shows NAND Gate created using [[61-Archive/20220421150047-npn-transistor|NPN]] in **series**
![[Pasted-image-20220421192036.png|Pasted image 20220421192036]]

---

NAND Gate can also be constructed using [[61-Archive/20220421151119-pnp-transistor|PNP]] in **parallel**
![[tmp_20220318120314-NAND-Gate-image-2.png|tmp_20220318120314 NAND Gate image 2]]
