#ifndef NORFLASH_GD25Q80C_H
#define NORFLASH_GD25Q80C_H

#include "plat_types.h"

/* bytes */
#define GD25Q80C_PAGE_SIZE (256)
#define GD25Q80C_SECTOR_SIZE (4096)
#define GD25Q80C_BLOCK_SIZE (32*1024)
#define GD25Q80C_TOTAL_SIZE (1*1024*1024)

/* device cmd : FIXME fixed for GD25Q80C */
#define GD25Q80C_CMD_ID 0x9F
#define GD25Q80C_CMD_WRITE_ENABLE 0x06
#define GD25Q80C_CMD_PAGE_PROGRAM 0x02
#define GD25Q80C_CMD_QUAD_PAGE_PROGRAM 0x32
#define GD25Q80C_CMD_BLOCK_ERASE_32K 0x52
#define GD25Q80C_CMD_BLOCK_ERASE_64K 0xD8
#define GD25Q80C_CMD_BLOCK_ERASE GD25Q80C_CMD_BLOCK_ERASE_32K
#define GD25Q80C_CMD_SECTOR_ERASE 0x20
#define GD25Q80C_CMD_CHIP_ERASE 0x60
#define GD25Q80C_CMD_READ_STATUS_S0_S7 0x05
#define GD25Q80C_CMD_READ_STATUS_S8_S15 0x35
#define GD25Q80C_CMD_WRITE_STATUS 0x01
#define GD25Q80C_CMD_WRITE_STATUS_S0_S7 0x01
#define GD25Q80C_CMD_WRITE_STATUS_S8_S15 0x31
#define GD25Q80C_CMD_FAST_QUAD_READ 0xEB
#define GD25Q80C_CMD_FAST_DUAL_READ 0xBB
#define GD25Q80C_CMD_STANDARD_READ 0x03
#define GD25Q80C_CMD_STANDARD_FAST_READ 0x0B
#define GD25Q80C_CMD_DEEP_POWER_DOWN 0xB9
#define GD25Q80C_CMD_RELEASE_FROM_DP 0xAB
#define GD25Q80C_CMD_HIGH_PERFORMANCE 0xA3

/* device register */
/* status register */
#define GD25Q80C_WIP_BIT_SHIFT 0
#define GD25Q80C_WIP_BIT_MASK ((0x1)<<GD25Q80C_WIP_BIT_SHIFT)
#define GD25Q80C_WEL_BIT_SHIFT 1
#define GD25Q80C_WEL_BIT_MASK ((0x1)<<GD25Q80C_WEL_BIT_SHIFT)
#define GD25Q80C_QE_BIT_SHIFT 9
#define GD25Q80C_QE_BIT_MASK ((0x1)<<GD25Q80C_QE_BIT_SHIFT)


#endif /* NORFLASH_GD25Q80C_H */
