# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 520 \
    name edge_attr_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_0_V \
    op interface \
    ports { edge_attr_0_0_V_address0 { O 7 vector } edge_attr_0_0_V_ce0 { O 1 bit } edge_attr_0_0_V_q0 { I 14 vector } edge_attr_0_0_V_address1 { O 7 vector } edge_attr_0_0_V_ce1 { O 1 bit } edge_attr_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 521 \
    name edge_attr_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_1_V \
    op interface \
    ports { edge_attr_0_1_V_address0 { O 7 vector } edge_attr_0_1_V_ce0 { O 1 bit } edge_attr_0_1_V_q0 { I 14 vector } edge_attr_0_1_V_address1 { O 7 vector } edge_attr_0_1_V_ce1 { O 1 bit } edge_attr_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 522 \
    name edge_attr_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_2_V \
    op interface \
    ports { edge_attr_0_2_V_address0 { O 7 vector } edge_attr_0_2_V_ce0 { O 1 bit } edge_attr_0_2_V_q0 { I 14 vector } edge_attr_0_2_V_address1 { O 7 vector } edge_attr_0_2_V_ce1 { O 1 bit } edge_attr_0_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 523 \
    name edge_attr_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_0_3_V \
    op interface \
    ports { edge_attr_0_3_V_address0 { O 7 vector } edge_attr_0_3_V_ce0 { O 1 bit } edge_attr_0_3_V_q0 { I 14 vector } edge_attr_0_3_V_address1 { O 7 vector } edge_attr_0_3_V_ce1 { O 1 bit } edge_attr_0_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 524 \
    name edge_index_cpy2_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_0_0 \
    op interface \
    ports { edge_index_cpy2_V_0_0_address0 { O 7 vector } edge_index_cpy2_V_0_0_ce0 { O 1 bit } edge_index_cpy2_V_0_0_q0 { I 14 vector } edge_index_cpy2_V_0_0_address1 { O 7 vector } edge_index_cpy2_V_0_0_ce1 { O 1 bit } edge_index_cpy2_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 525 \
    name edge_index_cpy2_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_0_1 \
    op interface \
    ports { edge_index_cpy2_V_0_1_address0 { O 7 vector } edge_index_cpy2_V_0_1_ce0 { O 1 bit } edge_index_cpy2_V_0_1_q0 { I 14 vector } edge_index_cpy2_V_0_1_address1 { O 7 vector } edge_index_cpy2_V_0_1_ce1 { O 1 bit } edge_index_cpy2_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 526 \
    name node_attr_1D_s_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 527 \
    name node_attr_1D_r_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 528 \
    name node_attr_1D_s_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 529 \
    name node_attr_1D_r_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 530 \
    name node_attr_1D_s_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 531 \
    name node_attr_1D_r_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 532 \
    name layer7_out_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_0_V \
    op interface \
    ports { layer7_out_0_0_V_address0 { O 7 vector } layer7_out_0_0_V_ce0 { O 1 bit } layer7_out_0_0_V_we0 { O 1 bit } layer7_out_0_0_V_d0 { O 14 vector } layer7_out_0_0_V_address1 { O 7 vector } layer7_out_0_0_V_ce1 { O 1 bit } layer7_out_0_0_V_we1 { O 1 bit } layer7_out_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 533 \
    name layer7_out_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_1_V \
    op interface \
    ports { layer7_out_0_1_V_address0 { O 7 vector } layer7_out_0_1_V_ce0 { O 1 bit } layer7_out_0_1_V_we0 { O 1 bit } layer7_out_0_1_V_d0 { O 14 vector } layer7_out_0_1_V_address1 { O 7 vector } layer7_out_0_1_V_ce1 { O 1 bit } layer7_out_0_1_V_we1 { O 1 bit } layer7_out_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 534 \
    name layer7_out_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_2_V \
    op interface \
    ports { layer7_out_0_2_V_address0 { O 7 vector } layer7_out_0_2_V_ce0 { O 1 bit } layer7_out_0_2_V_we0 { O 1 bit } layer7_out_0_2_V_d0 { O 14 vector } layer7_out_0_2_V_address1 { O 7 vector } layer7_out_0_2_V_ce1 { O 1 bit } layer7_out_0_2_V_we1 { O 1 bit } layer7_out_0_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 535 \
    name layer7_out_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_0_3_V \
    op interface \
    ports { layer7_out_0_3_V_address0 { O 7 vector } layer7_out_0_3_V_ce0 { O 1 bit } layer7_out_0_3_V_we0 { O 1 bit } layer7_out_0_3_V_d0 { O 14 vector } layer7_out_0_3_V_address1 { O 7 vector } layer7_out_0_3_V_ce1 { O 1 bit } layer7_out_0_3_V_we1 { O 1 bit } layer7_out_0_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 536 \
    name edge_attr_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_0_V \
    op interface \
    ports { edge_attr_1_0_V_address0 { O 7 vector } edge_attr_1_0_V_ce0 { O 1 bit } edge_attr_1_0_V_q0 { I 14 vector } edge_attr_1_0_V_address1 { O 7 vector } edge_attr_1_0_V_ce1 { O 1 bit } edge_attr_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 537 \
    name edge_attr_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_1_V \
    op interface \
    ports { edge_attr_1_1_V_address0 { O 7 vector } edge_attr_1_1_V_ce0 { O 1 bit } edge_attr_1_1_V_q0 { I 14 vector } edge_attr_1_1_V_address1 { O 7 vector } edge_attr_1_1_V_ce1 { O 1 bit } edge_attr_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 538 \
    name edge_attr_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_2_V \
    op interface \
    ports { edge_attr_1_2_V_address0 { O 7 vector } edge_attr_1_2_V_ce0 { O 1 bit } edge_attr_1_2_V_q0 { I 14 vector } edge_attr_1_2_V_address1 { O 7 vector } edge_attr_1_2_V_ce1 { O 1 bit } edge_attr_1_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 539 \
    name edge_attr_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_1_3_V \
    op interface \
    ports { edge_attr_1_3_V_address0 { O 7 vector } edge_attr_1_3_V_ce0 { O 1 bit } edge_attr_1_3_V_q0 { I 14 vector } edge_attr_1_3_V_address1 { O 7 vector } edge_attr_1_3_V_ce1 { O 1 bit } edge_attr_1_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 540 \
    name edge_index_cpy2_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_1_0 \
    op interface \
    ports { edge_index_cpy2_V_1_0_address0 { O 7 vector } edge_index_cpy2_V_1_0_ce0 { O 1 bit } edge_index_cpy2_V_1_0_q0 { I 14 vector } edge_index_cpy2_V_1_0_address1 { O 7 vector } edge_index_cpy2_V_1_0_ce1 { O 1 bit } edge_index_cpy2_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 541 \
    name edge_index_cpy2_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_1_1 \
    op interface \
    ports { edge_index_cpy2_V_1_1_address0 { O 7 vector } edge_index_cpy2_V_1_1_ce0 { O 1 bit } edge_index_cpy2_V_1_1_q0 { I 14 vector } edge_index_cpy2_V_1_1_address1 { O 7 vector } edge_index_cpy2_V_1_1_ce1 { O 1 bit } edge_index_cpy2_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 542 \
    name node_attr_1D_s_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 543 \
    name node_attr_1D_r_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 544 \
    name node_attr_1D_s_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 545 \
    name node_attr_1D_r_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 546 \
    name node_attr_1D_s_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 547 \
    name node_attr_1D_r_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 548 \
    name layer7_out_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_0_V \
    op interface \
    ports { layer7_out_1_0_V_address0 { O 7 vector } layer7_out_1_0_V_ce0 { O 1 bit } layer7_out_1_0_V_we0 { O 1 bit } layer7_out_1_0_V_d0 { O 14 vector } layer7_out_1_0_V_address1 { O 7 vector } layer7_out_1_0_V_ce1 { O 1 bit } layer7_out_1_0_V_we1 { O 1 bit } layer7_out_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 549 \
    name layer7_out_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_1_V \
    op interface \
    ports { layer7_out_1_1_V_address0 { O 7 vector } layer7_out_1_1_V_ce0 { O 1 bit } layer7_out_1_1_V_we0 { O 1 bit } layer7_out_1_1_V_d0 { O 14 vector } layer7_out_1_1_V_address1 { O 7 vector } layer7_out_1_1_V_ce1 { O 1 bit } layer7_out_1_1_V_we1 { O 1 bit } layer7_out_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 550 \
    name layer7_out_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_2_V \
    op interface \
    ports { layer7_out_1_2_V_address0 { O 7 vector } layer7_out_1_2_V_ce0 { O 1 bit } layer7_out_1_2_V_we0 { O 1 bit } layer7_out_1_2_V_d0 { O 14 vector } layer7_out_1_2_V_address1 { O 7 vector } layer7_out_1_2_V_ce1 { O 1 bit } layer7_out_1_2_V_we1 { O 1 bit } layer7_out_1_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 551 \
    name layer7_out_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_1_3_V \
    op interface \
    ports { layer7_out_1_3_V_address0 { O 7 vector } layer7_out_1_3_V_ce0 { O 1 bit } layer7_out_1_3_V_we0 { O 1 bit } layer7_out_1_3_V_d0 { O 14 vector } layer7_out_1_3_V_address1 { O 7 vector } layer7_out_1_3_V_ce1 { O 1 bit } layer7_out_1_3_V_we1 { O 1 bit } layer7_out_1_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 552 \
    name edge_attr_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_0_V \
    op interface \
    ports { edge_attr_2_0_V_address0 { O 7 vector } edge_attr_2_0_V_ce0 { O 1 bit } edge_attr_2_0_V_q0 { I 14 vector } edge_attr_2_0_V_address1 { O 7 vector } edge_attr_2_0_V_ce1 { O 1 bit } edge_attr_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 553 \
    name edge_attr_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_1_V \
    op interface \
    ports { edge_attr_2_1_V_address0 { O 7 vector } edge_attr_2_1_V_ce0 { O 1 bit } edge_attr_2_1_V_q0 { I 14 vector } edge_attr_2_1_V_address1 { O 7 vector } edge_attr_2_1_V_ce1 { O 1 bit } edge_attr_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 554 \
    name edge_attr_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_2_V \
    op interface \
    ports { edge_attr_2_2_V_address0 { O 7 vector } edge_attr_2_2_V_ce0 { O 1 bit } edge_attr_2_2_V_q0 { I 14 vector } edge_attr_2_2_V_address1 { O 7 vector } edge_attr_2_2_V_ce1 { O 1 bit } edge_attr_2_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 555 \
    name edge_attr_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_2_3_V \
    op interface \
    ports { edge_attr_2_3_V_address0 { O 7 vector } edge_attr_2_3_V_ce0 { O 1 bit } edge_attr_2_3_V_q0 { I 14 vector } edge_attr_2_3_V_address1 { O 7 vector } edge_attr_2_3_V_ce1 { O 1 bit } edge_attr_2_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 556 \
    name edge_index_cpy2_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_2_0 \
    op interface \
    ports { edge_index_cpy2_V_2_0_address0 { O 7 vector } edge_index_cpy2_V_2_0_ce0 { O 1 bit } edge_index_cpy2_V_2_0_q0 { I 14 vector } edge_index_cpy2_V_2_0_address1 { O 7 vector } edge_index_cpy2_V_2_0_ce1 { O 1 bit } edge_index_cpy2_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 557 \
    name edge_index_cpy2_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_2_1 \
    op interface \
    ports { edge_index_cpy2_V_2_1_address0 { O 7 vector } edge_index_cpy2_V_2_1_ce0 { O 1 bit } edge_index_cpy2_V_2_1_q0 { I 14 vector } edge_index_cpy2_V_2_1_address1 { O 7 vector } edge_index_cpy2_V_2_1_ce1 { O 1 bit } edge_index_cpy2_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 558 \
    name node_attr_1D_s_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 559 \
    name node_attr_1D_r_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 560 \
    name node_attr_1D_s_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 561 \
    name node_attr_1D_r_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 562 \
    name node_attr_1D_s_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 563 \
    name node_attr_1D_r_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 564 \
    name layer7_out_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_0_V \
    op interface \
    ports { layer7_out_2_0_V_address0 { O 7 vector } layer7_out_2_0_V_ce0 { O 1 bit } layer7_out_2_0_V_we0 { O 1 bit } layer7_out_2_0_V_d0 { O 14 vector } layer7_out_2_0_V_address1 { O 7 vector } layer7_out_2_0_V_ce1 { O 1 bit } layer7_out_2_0_V_we1 { O 1 bit } layer7_out_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 565 \
    name layer7_out_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_1_V \
    op interface \
    ports { layer7_out_2_1_V_address0 { O 7 vector } layer7_out_2_1_V_ce0 { O 1 bit } layer7_out_2_1_V_we0 { O 1 bit } layer7_out_2_1_V_d0 { O 14 vector } layer7_out_2_1_V_address1 { O 7 vector } layer7_out_2_1_V_ce1 { O 1 bit } layer7_out_2_1_V_we1 { O 1 bit } layer7_out_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 566 \
    name layer7_out_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_2_V \
    op interface \
    ports { layer7_out_2_2_V_address0 { O 7 vector } layer7_out_2_2_V_ce0 { O 1 bit } layer7_out_2_2_V_we0 { O 1 bit } layer7_out_2_2_V_d0 { O 14 vector } layer7_out_2_2_V_address1 { O 7 vector } layer7_out_2_2_V_ce1 { O 1 bit } layer7_out_2_2_V_we1 { O 1 bit } layer7_out_2_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 567 \
    name layer7_out_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_2_3_V \
    op interface \
    ports { layer7_out_2_3_V_address0 { O 7 vector } layer7_out_2_3_V_ce0 { O 1 bit } layer7_out_2_3_V_we0 { O 1 bit } layer7_out_2_3_V_d0 { O 14 vector } layer7_out_2_3_V_address1 { O 7 vector } layer7_out_2_3_V_ce1 { O 1 bit } layer7_out_2_3_V_we1 { O 1 bit } layer7_out_2_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 568 \
    name edge_attr_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_0_V \
    op interface \
    ports { edge_attr_3_0_V_address0 { O 7 vector } edge_attr_3_0_V_ce0 { O 1 bit } edge_attr_3_0_V_q0 { I 14 vector } edge_attr_3_0_V_address1 { O 7 vector } edge_attr_3_0_V_ce1 { O 1 bit } edge_attr_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 569 \
    name edge_attr_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_1_V \
    op interface \
    ports { edge_attr_3_1_V_address0 { O 7 vector } edge_attr_3_1_V_ce0 { O 1 bit } edge_attr_3_1_V_q0 { I 14 vector } edge_attr_3_1_V_address1 { O 7 vector } edge_attr_3_1_V_ce1 { O 1 bit } edge_attr_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 570 \
    name edge_attr_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_2_V \
    op interface \
    ports { edge_attr_3_2_V_address0 { O 7 vector } edge_attr_3_2_V_ce0 { O 1 bit } edge_attr_3_2_V_q0 { I 14 vector } edge_attr_3_2_V_address1 { O 7 vector } edge_attr_3_2_V_ce1 { O 1 bit } edge_attr_3_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 571 \
    name edge_attr_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_3_3_V \
    op interface \
    ports { edge_attr_3_3_V_address0 { O 7 vector } edge_attr_3_3_V_ce0 { O 1 bit } edge_attr_3_3_V_q0 { I 14 vector } edge_attr_3_3_V_address1 { O 7 vector } edge_attr_3_3_V_ce1 { O 1 bit } edge_attr_3_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 572 \
    name edge_index_cpy2_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_3_0 \
    op interface \
    ports { edge_index_cpy2_V_3_0_address0 { O 7 vector } edge_index_cpy2_V_3_0_ce0 { O 1 bit } edge_index_cpy2_V_3_0_q0 { I 14 vector } edge_index_cpy2_V_3_0_address1 { O 7 vector } edge_index_cpy2_V_3_0_ce1 { O 1 bit } edge_index_cpy2_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 573 \
    name edge_index_cpy2_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_3_1 \
    op interface \
    ports { edge_index_cpy2_V_3_1_address0 { O 7 vector } edge_index_cpy2_V_3_1_ce0 { O 1 bit } edge_index_cpy2_V_3_1_q0 { I 14 vector } edge_index_cpy2_V_3_1_address1 { O 7 vector } edge_index_cpy2_V_3_1_ce1 { O 1 bit } edge_index_cpy2_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 574 \
    name node_attr_1D_s_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 575 \
    name node_attr_1D_r_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 576 \
    name node_attr_1D_s_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 577 \
    name node_attr_1D_r_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 578 \
    name node_attr_1D_s_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 579 \
    name node_attr_1D_r_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 580 \
    name layer7_out_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_0_V \
    op interface \
    ports { layer7_out_3_0_V_address0 { O 7 vector } layer7_out_3_0_V_ce0 { O 1 bit } layer7_out_3_0_V_we0 { O 1 bit } layer7_out_3_0_V_d0 { O 14 vector } layer7_out_3_0_V_address1 { O 7 vector } layer7_out_3_0_V_ce1 { O 1 bit } layer7_out_3_0_V_we1 { O 1 bit } layer7_out_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 581 \
    name layer7_out_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_1_V \
    op interface \
    ports { layer7_out_3_1_V_address0 { O 7 vector } layer7_out_3_1_V_ce0 { O 1 bit } layer7_out_3_1_V_we0 { O 1 bit } layer7_out_3_1_V_d0 { O 14 vector } layer7_out_3_1_V_address1 { O 7 vector } layer7_out_3_1_V_ce1 { O 1 bit } layer7_out_3_1_V_we1 { O 1 bit } layer7_out_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 582 \
    name layer7_out_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_2_V \
    op interface \
    ports { layer7_out_3_2_V_address0 { O 7 vector } layer7_out_3_2_V_ce0 { O 1 bit } layer7_out_3_2_V_we0 { O 1 bit } layer7_out_3_2_V_d0 { O 14 vector } layer7_out_3_2_V_address1 { O 7 vector } layer7_out_3_2_V_ce1 { O 1 bit } layer7_out_3_2_V_we1 { O 1 bit } layer7_out_3_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 583 \
    name layer7_out_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_3_3_V \
    op interface \
    ports { layer7_out_3_3_V_address0 { O 7 vector } layer7_out_3_3_V_ce0 { O 1 bit } layer7_out_3_3_V_we0 { O 1 bit } layer7_out_3_3_V_d0 { O 14 vector } layer7_out_3_3_V_address1 { O 7 vector } layer7_out_3_3_V_ce1 { O 1 bit } layer7_out_3_3_V_we1 { O 1 bit } layer7_out_3_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 584 \
    name edge_attr_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_0_V \
    op interface \
    ports { edge_attr_4_0_V_address0 { O 7 vector } edge_attr_4_0_V_ce0 { O 1 bit } edge_attr_4_0_V_q0 { I 14 vector } edge_attr_4_0_V_address1 { O 7 vector } edge_attr_4_0_V_ce1 { O 1 bit } edge_attr_4_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 585 \
    name edge_attr_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_1_V \
    op interface \
    ports { edge_attr_4_1_V_address0 { O 7 vector } edge_attr_4_1_V_ce0 { O 1 bit } edge_attr_4_1_V_q0 { I 14 vector } edge_attr_4_1_V_address1 { O 7 vector } edge_attr_4_1_V_ce1 { O 1 bit } edge_attr_4_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 586 \
    name edge_attr_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_2_V \
    op interface \
    ports { edge_attr_4_2_V_address0 { O 7 vector } edge_attr_4_2_V_ce0 { O 1 bit } edge_attr_4_2_V_q0 { I 14 vector } edge_attr_4_2_V_address1 { O 7 vector } edge_attr_4_2_V_ce1 { O 1 bit } edge_attr_4_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 587 \
    name edge_attr_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_4_3_V \
    op interface \
    ports { edge_attr_4_3_V_address0 { O 7 vector } edge_attr_4_3_V_ce0 { O 1 bit } edge_attr_4_3_V_q0 { I 14 vector } edge_attr_4_3_V_address1 { O 7 vector } edge_attr_4_3_V_ce1 { O 1 bit } edge_attr_4_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 588 \
    name edge_index_cpy2_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_4_0 \
    op interface \
    ports { edge_index_cpy2_V_4_0_address0 { O 7 vector } edge_index_cpy2_V_4_0_ce0 { O 1 bit } edge_index_cpy2_V_4_0_q0 { I 14 vector } edge_index_cpy2_V_4_0_address1 { O 7 vector } edge_index_cpy2_V_4_0_ce1 { O 1 bit } edge_index_cpy2_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 589 \
    name edge_index_cpy2_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_4_1 \
    op interface \
    ports { edge_index_cpy2_V_4_1_address0 { O 7 vector } edge_index_cpy2_V_4_1_ce0 { O 1 bit } edge_index_cpy2_V_4_1_q0 { I 14 vector } edge_index_cpy2_V_4_1_address1 { O 7 vector } edge_index_cpy2_V_4_1_ce1 { O 1 bit } edge_index_cpy2_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 590 \
    name node_attr_1D_s_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 591 \
    name node_attr_1D_r_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 592 \
    name node_attr_1D_s_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 593 \
    name node_attr_1D_r_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 594 \
    name node_attr_1D_s_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 595 \
    name node_attr_1D_r_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 596 \
    name layer7_out_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_0_V \
    op interface \
    ports { layer7_out_4_0_V_address0 { O 7 vector } layer7_out_4_0_V_ce0 { O 1 bit } layer7_out_4_0_V_we0 { O 1 bit } layer7_out_4_0_V_d0 { O 14 vector } layer7_out_4_0_V_address1 { O 7 vector } layer7_out_4_0_V_ce1 { O 1 bit } layer7_out_4_0_V_we1 { O 1 bit } layer7_out_4_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 597 \
    name layer7_out_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_1_V \
    op interface \
    ports { layer7_out_4_1_V_address0 { O 7 vector } layer7_out_4_1_V_ce0 { O 1 bit } layer7_out_4_1_V_we0 { O 1 bit } layer7_out_4_1_V_d0 { O 14 vector } layer7_out_4_1_V_address1 { O 7 vector } layer7_out_4_1_V_ce1 { O 1 bit } layer7_out_4_1_V_we1 { O 1 bit } layer7_out_4_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 598 \
    name layer7_out_4_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_2_V \
    op interface \
    ports { layer7_out_4_2_V_address0 { O 7 vector } layer7_out_4_2_V_ce0 { O 1 bit } layer7_out_4_2_V_we0 { O 1 bit } layer7_out_4_2_V_d0 { O 14 vector } layer7_out_4_2_V_address1 { O 7 vector } layer7_out_4_2_V_ce1 { O 1 bit } layer7_out_4_2_V_we1 { O 1 bit } layer7_out_4_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 599 \
    name layer7_out_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_4_3_V \
    op interface \
    ports { layer7_out_4_3_V_address0 { O 7 vector } layer7_out_4_3_V_ce0 { O 1 bit } layer7_out_4_3_V_we0 { O 1 bit } layer7_out_4_3_V_d0 { O 14 vector } layer7_out_4_3_V_address1 { O 7 vector } layer7_out_4_3_V_ce1 { O 1 bit } layer7_out_4_3_V_we1 { O 1 bit } layer7_out_4_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 600 \
    name edge_attr_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_0_V \
    op interface \
    ports { edge_attr_5_0_V_address0 { O 7 vector } edge_attr_5_0_V_ce0 { O 1 bit } edge_attr_5_0_V_q0 { I 14 vector } edge_attr_5_0_V_address1 { O 7 vector } edge_attr_5_0_V_ce1 { O 1 bit } edge_attr_5_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 601 \
    name edge_attr_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_1_V \
    op interface \
    ports { edge_attr_5_1_V_address0 { O 7 vector } edge_attr_5_1_V_ce0 { O 1 bit } edge_attr_5_1_V_q0 { I 14 vector } edge_attr_5_1_V_address1 { O 7 vector } edge_attr_5_1_V_ce1 { O 1 bit } edge_attr_5_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 602 \
    name edge_attr_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_2_V \
    op interface \
    ports { edge_attr_5_2_V_address0 { O 7 vector } edge_attr_5_2_V_ce0 { O 1 bit } edge_attr_5_2_V_q0 { I 14 vector } edge_attr_5_2_V_address1 { O 7 vector } edge_attr_5_2_V_ce1 { O 1 bit } edge_attr_5_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 603 \
    name edge_attr_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_5_3_V \
    op interface \
    ports { edge_attr_5_3_V_address0 { O 7 vector } edge_attr_5_3_V_ce0 { O 1 bit } edge_attr_5_3_V_q0 { I 14 vector } edge_attr_5_3_V_address1 { O 7 vector } edge_attr_5_3_V_ce1 { O 1 bit } edge_attr_5_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 604 \
    name edge_index_cpy2_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_5_0 \
    op interface \
    ports { edge_index_cpy2_V_5_0_address0 { O 7 vector } edge_index_cpy2_V_5_0_ce0 { O 1 bit } edge_index_cpy2_V_5_0_q0 { I 14 vector } edge_index_cpy2_V_5_0_address1 { O 7 vector } edge_index_cpy2_V_5_0_ce1 { O 1 bit } edge_index_cpy2_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 605 \
    name edge_index_cpy2_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_5_1 \
    op interface \
    ports { edge_index_cpy2_V_5_1_address0 { O 7 vector } edge_index_cpy2_V_5_1_ce0 { O 1 bit } edge_index_cpy2_V_5_1_q0 { I 14 vector } edge_index_cpy2_V_5_1_address1 { O 7 vector } edge_index_cpy2_V_5_1_ce1 { O 1 bit } edge_index_cpy2_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 606 \
    name node_attr_1D_s_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 607 \
    name node_attr_1D_r_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 608 \
    name node_attr_1D_s_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 609 \
    name node_attr_1D_r_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 610 \
    name node_attr_1D_s_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 611 \
    name node_attr_1D_r_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 612 \
    name layer7_out_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_0_V \
    op interface \
    ports { layer7_out_5_0_V_address0 { O 7 vector } layer7_out_5_0_V_ce0 { O 1 bit } layer7_out_5_0_V_we0 { O 1 bit } layer7_out_5_0_V_d0 { O 14 vector } layer7_out_5_0_V_address1 { O 7 vector } layer7_out_5_0_V_ce1 { O 1 bit } layer7_out_5_0_V_we1 { O 1 bit } layer7_out_5_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 613 \
    name layer7_out_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_1_V \
    op interface \
    ports { layer7_out_5_1_V_address0 { O 7 vector } layer7_out_5_1_V_ce0 { O 1 bit } layer7_out_5_1_V_we0 { O 1 bit } layer7_out_5_1_V_d0 { O 14 vector } layer7_out_5_1_V_address1 { O 7 vector } layer7_out_5_1_V_ce1 { O 1 bit } layer7_out_5_1_V_we1 { O 1 bit } layer7_out_5_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 614 \
    name layer7_out_5_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_2_V \
    op interface \
    ports { layer7_out_5_2_V_address0 { O 7 vector } layer7_out_5_2_V_ce0 { O 1 bit } layer7_out_5_2_V_we0 { O 1 bit } layer7_out_5_2_V_d0 { O 14 vector } layer7_out_5_2_V_address1 { O 7 vector } layer7_out_5_2_V_ce1 { O 1 bit } layer7_out_5_2_V_we1 { O 1 bit } layer7_out_5_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 615 \
    name layer7_out_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_5_3_V \
    op interface \
    ports { layer7_out_5_3_V_address0 { O 7 vector } layer7_out_5_3_V_ce0 { O 1 bit } layer7_out_5_3_V_we0 { O 1 bit } layer7_out_5_3_V_d0 { O 14 vector } layer7_out_5_3_V_address1 { O 7 vector } layer7_out_5_3_V_ce1 { O 1 bit } layer7_out_5_3_V_we1 { O 1 bit } layer7_out_5_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 616 \
    name edge_attr_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_0_V \
    op interface \
    ports { edge_attr_6_0_V_address0 { O 7 vector } edge_attr_6_0_V_ce0 { O 1 bit } edge_attr_6_0_V_q0 { I 14 vector } edge_attr_6_0_V_address1 { O 7 vector } edge_attr_6_0_V_ce1 { O 1 bit } edge_attr_6_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 617 \
    name edge_attr_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_1_V \
    op interface \
    ports { edge_attr_6_1_V_address0 { O 7 vector } edge_attr_6_1_V_ce0 { O 1 bit } edge_attr_6_1_V_q0 { I 14 vector } edge_attr_6_1_V_address1 { O 7 vector } edge_attr_6_1_V_ce1 { O 1 bit } edge_attr_6_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 618 \
    name edge_attr_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_2_V \
    op interface \
    ports { edge_attr_6_2_V_address0 { O 7 vector } edge_attr_6_2_V_ce0 { O 1 bit } edge_attr_6_2_V_q0 { I 14 vector } edge_attr_6_2_V_address1 { O 7 vector } edge_attr_6_2_V_ce1 { O 1 bit } edge_attr_6_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 619 \
    name edge_attr_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_6_3_V \
    op interface \
    ports { edge_attr_6_3_V_address0 { O 7 vector } edge_attr_6_3_V_ce0 { O 1 bit } edge_attr_6_3_V_q0 { I 14 vector } edge_attr_6_3_V_address1 { O 7 vector } edge_attr_6_3_V_ce1 { O 1 bit } edge_attr_6_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 620 \
    name edge_index_cpy2_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_6_0 \
    op interface \
    ports { edge_index_cpy2_V_6_0_address0 { O 7 vector } edge_index_cpy2_V_6_0_ce0 { O 1 bit } edge_index_cpy2_V_6_0_q0 { I 14 vector } edge_index_cpy2_V_6_0_address1 { O 7 vector } edge_index_cpy2_V_6_0_ce1 { O 1 bit } edge_index_cpy2_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 621 \
    name edge_index_cpy2_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_6_1 \
    op interface \
    ports { edge_index_cpy2_V_6_1_address0 { O 7 vector } edge_index_cpy2_V_6_1_ce0 { O 1 bit } edge_index_cpy2_V_6_1_q0 { I 14 vector } edge_index_cpy2_V_6_1_address1 { O 7 vector } edge_index_cpy2_V_6_1_ce1 { O 1 bit } edge_index_cpy2_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 622 \
    name node_attr_1D_s_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 623 \
    name node_attr_1D_r_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 624 \
    name node_attr_1D_s_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 625 \
    name node_attr_1D_r_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 626 \
    name node_attr_1D_s_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 627 \
    name node_attr_1D_r_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 628 \
    name layer7_out_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_0_V \
    op interface \
    ports { layer7_out_6_0_V_address0 { O 7 vector } layer7_out_6_0_V_ce0 { O 1 bit } layer7_out_6_0_V_we0 { O 1 bit } layer7_out_6_0_V_d0 { O 14 vector } layer7_out_6_0_V_address1 { O 7 vector } layer7_out_6_0_V_ce1 { O 1 bit } layer7_out_6_0_V_we1 { O 1 bit } layer7_out_6_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 629 \
    name layer7_out_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_1_V \
    op interface \
    ports { layer7_out_6_1_V_address0 { O 7 vector } layer7_out_6_1_V_ce0 { O 1 bit } layer7_out_6_1_V_we0 { O 1 bit } layer7_out_6_1_V_d0 { O 14 vector } layer7_out_6_1_V_address1 { O 7 vector } layer7_out_6_1_V_ce1 { O 1 bit } layer7_out_6_1_V_we1 { O 1 bit } layer7_out_6_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 630 \
    name layer7_out_6_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_2_V \
    op interface \
    ports { layer7_out_6_2_V_address0 { O 7 vector } layer7_out_6_2_V_ce0 { O 1 bit } layer7_out_6_2_V_we0 { O 1 bit } layer7_out_6_2_V_d0 { O 14 vector } layer7_out_6_2_V_address1 { O 7 vector } layer7_out_6_2_V_ce1 { O 1 bit } layer7_out_6_2_V_we1 { O 1 bit } layer7_out_6_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 631 \
    name layer7_out_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_6_3_V \
    op interface \
    ports { layer7_out_6_3_V_address0 { O 7 vector } layer7_out_6_3_V_ce0 { O 1 bit } layer7_out_6_3_V_we0 { O 1 bit } layer7_out_6_3_V_d0 { O 14 vector } layer7_out_6_3_V_address1 { O 7 vector } layer7_out_6_3_V_ce1 { O 1 bit } layer7_out_6_3_V_we1 { O 1 bit } layer7_out_6_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 632 \
    name edge_attr_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_0_V \
    op interface \
    ports { edge_attr_7_0_V_address0 { O 7 vector } edge_attr_7_0_V_ce0 { O 1 bit } edge_attr_7_0_V_q0 { I 14 vector } edge_attr_7_0_V_address1 { O 7 vector } edge_attr_7_0_V_ce1 { O 1 bit } edge_attr_7_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 633 \
    name edge_attr_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_1_V \
    op interface \
    ports { edge_attr_7_1_V_address0 { O 7 vector } edge_attr_7_1_V_ce0 { O 1 bit } edge_attr_7_1_V_q0 { I 14 vector } edge_attr_7_1_V_address1 { O 7 vector } edge_attr_7_1_V_ce1 { O 1 bit } edge_attr_7_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 634 \
    name edge_attr_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_2_V \
    op interface \
    ports { edge_attr_7_2_V_address0 { O 7 vector } edge_attr_7_2_V_ce0 { O 1 bit } edge_attr_7_2_V_q0 { I 14 vector } edge_attr_7_2_V_address1 { O 7 vector } edge_attr_7_2_V_ce1 { O 1 bit } edge_attr_7_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 635 \
    name edge_attr_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_7_3_V \
    op interface \
    ports { edge_attr_7_3_V_address0 { O 7 vector } edge_attr_7_3_V_ce0 { O 1 bit } edge_attr_7_3_V_q0 { I 14 vector } edge_attr_7_3_V_address1 { O 7 vector } edge_attr_7_3_V_ce1 { O 1 bit } edge_attr_7_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 636 \
    name edge_index_cpy2_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_7_0 \
    op interface \
    ports { edge_index_cpy2_V_7_0_address0 { O 7 vector } edge_index_cpy2_V_7_0_ce0 { O 1 bit } edge_index_cpy2_V_7_0_q0 { I 14 vector } edge_index_cpy2_V_7_0_address1 { O 7 vector } edge_index_cpy2_V_7_0_ce1 { O 1 bit } edge_index_cpy2_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 637 \
    name edge_index_cpy2_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_7_1 \
    op interface \
    ports { edge_index_cpy2_V_7_1_address0 { O 7 vector } edge_index_cpy2_V_7_1_ce0 { O 1 bit } edge_index_cpy2_V_7_1_q0 { I 14 vector } edge_index_cpy2_V_7_1_address1 { O 7 vector } edge_index_cpy2_V_7_1_ce1 { O 1 bit } edge_index_cpy2_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 638 \
    name node_attr_1D_s_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 639 \
    name node_attr_1D_r_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 640 \
    name node_attr_1D_s_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 641 \
    name node_attr_1D_r_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 642 \
    name node_attr_1D_s_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 643 \
    name node_attr_1D_r_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 644 \
    name layer7_out_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_0_V \
    op interface \
    ports { layer7_out_7_0_V_address0 { O 7 vector } layer7_out_7_0_V_ce0 { O 1 bit } layer7_out_7_0_V_we0 { O 1 bit } layer7_out_7_0_V_d0 { O 14 vector } layer7_out_7_0_V_address1 { O 7 vector } layer7_out_7_0_V_ce1 { O 1 bit } layer7_out_7_0_V_we1 { O 1 bit } layer7_out_7_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 645 \
    name layer7_out_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_1_V \
    op interface \
    ports { layer7_out_7_1_V_address0 { O 7 vector } layer7_out_7_1_V_ce0 { O 1 bit } layer7_out_7_1_V_we0 { O 1 bit } layer7_out_7_1_V_d0 { O 14 vector } layer7_out_7_1_V_address1 { O 7 vector } layer7_out_7_1_V_ce1 { O 1 bit } layer7_out_7_1_V_we1 { O 1 bit } layer7_out_7_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 646 \
    name layer7_out_7_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_2_V \
    op interface \
    ports { layer7_out_7_2_V_address0 { O 7 vector } layer7_out_7_2_V_ce0 { O 1 bit } layer7_out_7_2_V_we0 { O 1 bit } layer7_out_7_2_V_d0 { O 14 vector } layer7_out_7_2_V_address1 { O 7 vector } layer7_out_7_2_V_ce1 { O 1 bit } layer7_out_7_2_V_we1 { O 1 bit } layer7_out_7_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 647 \
    name layer7_out_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_7_3_V \
    op interface \
    ports { layer7_out_7_3_V_address0 { O 7 vector } layer7_out_7_3_V_ce0 { O 1 bit } layer7_out_7_3_V_we0 { O 1 bit } layer7_out_7_3_V_d0 { O 14 vector } layer7_out_7_3_V_address1 { O 7 vector } layer7_out_7_3_V_ce1 { O 1 bit } layer7_out_7_3_V_we1 { O 1 bit } layer7_out_7_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 648 \
    name edge_attr_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_0_V \
    op interface \
    ports { edge_attr_8_0_V_address0 { O 7 vector } edge_attr_8_0_V_ce0 { O 1 bit } edge_attr_8_0_V_q0 { I 14 vector } edge_attr_8_0_V_address1 { O 7 vector } edge_attr_8_0_V_ce1 { O 1 bit } edge_attr_8_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 649 \
    name edge_attr_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_1_V \
    op interface \
    ports { edge_attr_8_1_V_address0 { O 7 vector } edge_attr_8_1_V_ce0 { O 1 bit } edge_attr_8_1_V_q0 { I 14 vector } edge_attr_8_1_V_address1 { O 7 vector } edge_attr_8_1_V_ce1 { O 1 bit } edge_attr_8_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 650 \
    name edge_attr_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_2_V \
    op interface \
    ports { edge_attr_8_2_V_address0 { O 7 vector } edge_attr_8_2_V_ce0 { O 1 bit } edge_attr_8_2_V_q0 { I 14 vector } edge_attr_8_2_V_address1 { O 7 vector } edge_attr_8_2_V_ce1 { O 1 bit } edge_attr_8_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 651 \
    name edge_attr_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_8_3_V \
    op interface \
    ports { edge_attr_8_3_V_address0 { O 7 vector } edge_attr_8_3_V_ce0 { O 1 bit } edge_attr_8_3_V_q0 { I 14 vector } edge_attr_8_3_V_address1 { O 7 vector } edge_attr_8_3_V_ce1 { O 1 bit } edge_attr_8_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 652 \
    name edge_index_cpy2_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_8_0 \
    op interface \
    ports { edge_index_cpy2_V_8_0_address0 { O 7 vector } edge_index_cpy2_V_8_0_ce0 { O 1 bit } edge_index_cpy2_V_8_0_q0 { I 14 vector } edge_index_cpy2_V_8_0_address1 { O 7 vector } edge_index_cpy2_V_8_0_ce1 { O 1 bit } edge_index_cpy2_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 653 \
    name edge_index_cpy2_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_8_1 \
    op interface \
    ports { edge_index_cpy2_V_8_1_address0 { O 7 vector } edge_index_cpy2_V_8_1_ce0 { O 1 bit } edge_index_cpy2_V_8_1_q0 { I 14 vector } edge_index_cpy2_V_8_1_address1 { O 7 vector } edge_index_cpy2_V_8_1_ce1 { O 1 bit } edge_index_cpy2_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 654 \
    name node_attr_1D_s_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 655 \
    name node_attr_1D_r_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 656 \
    name node_attr_1D_s_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 657 \
    name node_attr_1D_r_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 658 \
    name node_attr_1D_s_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 659 \
    name node_attr_1D_r_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 660 \
    name layer7_out_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_0_V \
    op interface \
    ports { layer7_out_8_0_V_address0 { O 7 vector } layer7_out_8_0_V_ce0 { O 1 bit } layer7_out_8_0_V_we0 { O 1 bit } layer7_out_8_0_V_d0 { O 14 vector } layer7_out_8_0_V_address1 { O 7 vector } layer7_out_8_0_V_ce1 { O 1 bit } layer7_out_8_0_V_we1 { O 1 bit } layer7_out_8_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 661 \
    name layer7_out_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_1_V \
    op interface \
    ports { layer7_out_8_1_V_address0 { O 7 vector } layer7_out_8_1_V_ce0 { O 1 bit } layer7_out_8_1_V_we0 { O 1 bit } layer7_out_8_1_V_d0 { O 14 vector } layer7_out_8_1_V_address1 { O 7 vector } layer7_out_8_1_V_ce1 { O 1 bit } layer7_out_8_1_V_we1 { O 1 bit } layer7_out_8_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 662 \
    name layer7_out_8_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_2_V \
    op interface \
    ports { layer7_out_8_2_V_address0 { O 7 vector } layer7_out_8_2_V_ce0 { O 1 bit } layer7_out_8_2_V_we0 { O 1 bit } layer7_out_8_2_V_d0 { O 14 vector } layer7_out_8_2_V_address1 { O 7 vector } layer7_out_8_2_V_ce1 { O 1 bit } layer7_out_8_2_V_we1 { O 1 bit } layer7_out_8_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 663 \
    name layer7_out_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_8_3_V \
    op interface \
    ports { layer7_out_8_3_V_address0 { O 7 vector } layer7_out_8_3_V_ce0 { O 1 bit } layer7_out_8_3_V_we0 { O 1 bit } layer7_out_8_3_V_d0 { O 14 vector } layer7_out_8_3_V_address1 { O 7 vector } layer7_out_8_3_V_ce1 { O 1 bit } layer7_out_8_3_V_we1 { O 1 bit } layer7_out_8_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 664 \
    name edge_attr_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_0_V \
    op interface \
    ports { edge_attr_9_0_V_address0 { O 7 vector } edge_attr_9_0_V_ce0 { O 1 bit } edge_attr_9_0_V_q0 { I 14 vector } edge_attr_9_0_V_address1 { O 7 vector } edge_attr_9_0_V_ce1 { O 1 bit } edge_attr_9_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 665 \
    name edge_attr_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_1_V \
    op interface \
    ports { edge_attr_9_1_V_address0 { O 7 vector } edge_attr_9_1_V_ce0 { O 1 bit } edge_attr_9_1_V_q0 { I 14 vector } edge_attr_9_1_V_address1 { O 7 vector } edge_attr_9_1_V_ce1 { O 1 bit } edge_attr_9_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 666 \
    name edge_attr_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_2_V \
    op interface \
    ports { edge_attr_9_2_V_address0 { O 7 vector } edge_attr_9_2_V_ce0 { O 1 bit } edge_attr_9_2_V_q0 { I 14 vector } edge_attr_9_2_V_address1 { O 7 vector } edge_attr_9_2_V_ce1 { O 1 bit } edge_attr_9_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 667 \
    name edge_attr_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_9_3_V \
    op interface \
    ports { edge_attr_9_3_V_address0 { O 7 vector } edge_attr_9_3_V_ce0 { O 1 bit } edge_attr_9_3_V_q0 { I 14 vector } edge_attr_9_3_V_address1 { O 7 vector } edge_attr_9_3_V_ce1 { O 1 bit } edge_attr_9_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 668 \
    name edge_index_cpy2_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_9_0 \
    op interface \
    ports { edge_index_cpy2_V_9_0_address0 { O 7 vector } edge_index_cpy2_V_9_0_ce0 { O 1 bit } edge_index_cpy2_V_9_0_q0 { I 14 vector } edge_index_cpy2_V_9_0_address1 { O 7 vector } edge_index_cpy2_V_9_0_ce1 { O 1 bit } edge_index_cpy2_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 669 \
    name edge_index_cpy2_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_9_1 \
    op interface \
    ports { edge_index_cpy2_V_9_1_address0 { O 7 vector } edge_index_cpy2_V_9_1_ce0 { O 1 bit } edge_index_cpy2_V_9_1_q0 { I 14 vector } edge_index_cpy2_V_9_1_address1 { O 7 vector } edge_index_cpy2_V_9_1_ce1 { O 1 bit } edge_index_cpy2_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 670 \
    name node_attr_1D_s_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 671 \
    name node_attr_1D_r_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 672 \
    name node_attr_1D_s_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 673 \
    name node_attr_1D_r_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 674 \
    name node_attr_1D_s_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 675 \
    name node_attr_1D_r_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 676 \
    name layer7_out_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_0_V \
    op interface \
    ports { layer7_out_9_0_V_address0 { O 7 vector } layer7_out_9_0_V_ce0 { O 1 bit } layer7_out_9_0_V_we0 { O 1 bit } layer7_out_9_0_V_d0 { O 14 vector } layer7_out_9_0_V_address1 { O 7 vector } layer7_out_9_0_V_ce1 { O 1 bit } layer7_out_9_0_V_we1 { O 1 bit } layer7_out_9_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 677 \
    name layer7_out_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_1_V \
    op interface \
    ports { layer7_out_9_1_V_address0 { O 7 vector } layer7_out_9_1_V_ce0 { O 1 bit } layer7_out_9_1_V_we0 { O 1 bit } layer7_out_9_1_V_d0 { O 14 vector } layer7_out_9_1_V_address1 { O 7 vector } layer7_out_9_1_V_ce1 { O 1 bit } layer7_out_9_1_V_we1 { O 1 bit } layer7_out_9_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 678 \
    name layer7_out_9_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_2_V \
    op interface \
    ports { layer7_out_9_2_V_address0 { O 7 vector } layer7_out_9_2_V_ce0 { O 1 bit } layer7_out_9_2_V_we0 { O 1 bit } layer7_out_9_2_V_d0 { O 14 vector } layer7_out_9_2_V_address1 { O 7 vector } layer7_out_9_2_V_ce1 { O 1 bit } layer7_out_9_2_V_we1 { O 1 bit } layer7_out_9_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 679 \
    name layer7_out_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_9_3_V \
    op interface \
    ports { layer7_out_9_3_V_address0 { O 7 vector } layer7_out_9_3_V_ce0 { O 1 bit } layer7_out_9_3_V_we0 { O 1 bit } layer7_out_9_3_V_d0 { O 14 vector } layer7_out_9_3_V_address1 { O 7 vector } layer7_out_9_3_V_ce1 { O 1 bit } layer7_out_9_3_V_we1 { O 1 bit } layer7_out_9_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 680 \
    name edge_attr_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_0_V \
    op interface \
    ports { edge_attr_10_0_V_address0 { O 7 vector } edge_attr_10_0_V_ce0 { O 1 bit } edge_attr_10_0_V_q0 { I 14 vector } edge_attr_10_0_V_address1 { O 7 vector } edge_attr_10_0_V_ce1 { O 1 bit } edge_attr_10_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 681 \
    name edge_attr_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_1_V \
    op interface \
    ports { edge_attr_10_1_V_address0 { O 7 vector } edge_attr_10_1_V_ce0 { O 1 bit } edge_attr_10_1_V_q0 { I 14 vector } edge_attr_10_1_V_address1 { O 7 vector } edge_attr_10_1_V_ce1 { O 1 bit } edge_attr_10_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 682 \
    name edge_attr_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_2_V \
    op interface \
    ports { edge_attr_10_2_V_address0 { O 7 vector } edge_attr_10_2_V_ce0 { O 1 bit } edge_attr_10_2_V_q0 { I 14 vector } edge_attr_10_2_V_address1 { O 7 vector } edge_attr_10_2_V_ce1 { O 1 bit } edge_attr_10_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 683 \
    name edge_attr_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_10_3_V \
    op interface \
    ports { edge_attr_10_3_V_address0 { O 7 vector } edge_attr_10_3_V_ce0 { O 1 bit } edge_attr_10_3_V_q0 { I 14 vector } edge_attr_10_3_V_address1 { O 7 vector } edge_attr_10_3_V_ce1 { O 1 bit } edge_attr_10_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 684 \
    name edge_index_cpy2_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_10_0 \
    op interface \
    ports { edge_index_cpy2_V_10_0_address0 { O 7 vector } edge_index_cpy2_V_10_0_ce0 { O 1 bit } edge_index_cpy2_V_10_0_q0 { I 14 vector } edge_index_cpy2_V_10_0_address1 { O 7 vector } edge_index_cpy2_V_10_0_ce1 { O 1 bit } edge_index_cpy2_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 685 \
    name edge_index_cpy2_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_10_1 \
    op interface \
    ports { edge_index_cpy2_V_10_1_address0 { O 7 vector } edge_index_cpy2_V_10_1_ce0 { O 1 bit } edge_index_cpy2_V_10_1_q0 { I 14 vector } edge_index_cpy2_V_10_1_address1 { O 7 vector } edge_index_cpy2_V_10_1_ce1 { O 1 bit } edge_index_cpy2_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 686 \
    name node_attr_1D_s_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 687 \
    name node_attr_1D_r_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 688 \
    name node_attr_1D_s_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 689 \
    name node_attr_1D_r_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 690 \
    name node_attr_1D_s_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 691 \
    name node_attr_1D_r_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 692 \
    name layer7_out_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_0_V \
    op interface \
    ports { layer7_out_10_0_V_address0 { O 7 vector } layer7_out_10_0_V_ce0 { O 1 bit } layer7_out_10_0_V_we0 { O 1 bit } layer7_out_10_0_V_d0 { O 14 vector } layer7_out_10_0_V_address1 { O 7 vector } layer7_out_10_0_V_ce1 { O 1 bit } layer7_out_10_0_V_we1 { O 1 bit } layer7_out_10_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 693 \
    name layer7_out_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_1_V \
    op interface \
    ports { layer7_out_10_1_V_address0 { O 7 vector } layer7_out_10_1_V_ce0 { O 1 bit } layer7_out_10_1_V_we0 { O 1 bit } layer7_out_10_1_V_d0 { O 14 vector } layer7_out_10_1_V_address1 { O 7 vector } layer7_out_10_1_V_ce1 { O 1 bit } layer7_out_10_1_V_we1 { O 1 bit } layer7_out_10_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 694 \
    name layer7_out_10_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_2_V \
    op interface \
    ports { layer7_out_10_2_V_address0 { O 7 vector } layer7_out_10_2_V_ce0 { O 1 bit } layer7_out_10_2_V_we0 { O 1 bit } layer7_out_10_2_V_d0 { O 14 vector } layer7_out_10_2_V_address1 { O 7 vector } layer7_out_10_2_V_ce1 { O 1 bit } layer7_out_10_2_V_we1 { O 1 bit } layer7_out_10_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 695 \
    name layer7_out_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_10_3_V \
    op interface \
    ports { layer7_out_10_3_V_address0 { O 7 vector } layer7_out_10_3_V_ce0 { O 1 bit } layer7_out_10_3_V_we0 { O 1 bit } layer7_out_10_3_V_d0 { O 14 vector } layer7_out_10_3_V_address1 { O 7 vector } layer7_out_10_3_V_ce1 { O 1 bit } layer7_out_10_3_V_we1 { O 1 bit } layer7_out_10_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 696 \
    name edge_attr_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_0_V \
    op interface \
    ports { edge_attr_11_0_V_address0 { O 7 vector } edge_attr_11_0_V_ce0 { O 1 bit } edge_attr_11_0_V_q0 { I 14 vector } edge_attr_11_0_V_address1 { O 7 vector } edge_attr_11_0_V_ce1 { O 1 bit } edge_attr_11_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 697 \
    name edge_attr_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_1_V \
    op interface \
    ports { edge_attr_11_1_V_address0 { O 7 vector } edge_attr_11_1_V_ce0 { O 1 bit } edge_attr_11_1_V_q0 { I 14 vector } edge_attr_11_1_V_address1 { O 7 vector } edge_attr_11_1_V_ce1 { O 1 bit } edge_attr_11_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 698 \
    name edge_attr_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_2_V \
    op interface \
    ports { edge_attr_11_2_V_address0 { O 7 vector } edge_attr_11_2_V_ce0 { O 1 bit } edge_attr_11_2_V_q0 { I 14 vector } edge_attr_11_2_V_address1 { O 7 vector } edge_attr_11_2_V_ce1 { O 1 bit } edge_attr_11_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 699 \
    name edge_attr_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_11_3_V \
    op interface \
    ports { edge_attr_11_3_V_address0 { O 7 vector } edge_attr_11_3_V_ce0 { O 1 bit } edge_attr_11_3_V_q0 { I 14 vector } edge_attr_11_3_V_address1 { O 7 vector } edge_attr_11_3_V_ce1 { O 1 bit } edge_attr_11_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 700 \
    name edge_index_cpy2_V_11_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_11_0 \
    op interface \
    ports { edge_index_cpy2_V_11_0_address0 { O 7 vector } edge_index_cpy2_V_11_0_ce0 { O 1 bit } edge_index_cpy2_V_11_0_q0 { I 14 vector } edge_index_cpy2_V_11_0_address1 { O 7 vector } edge_index_cpy2_V_11_0_ce1 { O 1 bit } edge_index_cpy2_V_11_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_11_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 701 \
    name edge_index_cpy2_V_11_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_11_1 \
    op interface \
    ports { edge_index_cpy2_V_11_1_address0 { O 7 vector } edge_index_cpy2_V_11_1_ce0 { O 1 bit } edge_index_cpy2_V_11_1_q0 { I 14 vector } edge_index_cpy2_V_11_1_address1 { O 7 vector } edge_index_cpy2_V_11_1_ce1 { O 1 bit } edge_index_cpy2_V_11_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_11_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 702 \
    name node_attr_1D_s_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 703 \
    name node_attr_1D_r_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 704 \
    name node_attr_1D_s_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 705 \
    name node_attr_1D_r_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 706 \
    name node_attr_1D_s_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 707 \
    name node_attr_1D_r_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 708 \
    name layer7_out_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_0_V \
    op interface \
    ports { layer7_out_11_0_V_address0 { O 7 vector } layer7_out_11_0_V_ce0 { O 1 bit } layer7_out_11_0_V_we0 { O 1 bit } layer7_out_11_0_V_d0 { O 14 vector } layer7_out_11_0_V_address1 { O 7 vector } layer7_out_11_0_V_ce1 { O 1 bit } layer7_out_11_0_V_we1 { O 1 bit } layer7_out_11_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 709 \
    name layer7_out_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_1_V \
    op interface \
    ports { layer7_out_11_1_V_address0 { O 7 vector } layer7_out_11_1_V_ce0 { O 1 bit } layer7_out_11_1_V_we0 { O 1 bit } layer7_out_11_1_V_d0 { O 14 vector } layer7_out_11_1_V_address1 { O 7 vector } layer7_out_11_1_V_ce1 { O 1 bit } layer7_out_11_1_V_we1 { O 1 bit } layer7_out_11_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 710 \
    name layer7_out_11_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_2_V \
    op interface \
    ports { layer7_out_11_2_V_address0 { O 7 vector } layer7_out_11_2_V_ce0 { O 1 bit } layer7_out_11_2_V_we0 { O 1 bit } layer7_out_11_2_V_d0 { O 14 vector } layer7_out_11_2_V_address1 { O 7 vector } layer7_out_11_2_V_ce1 { O 1 bit } layer7_out_11_2_V_we1 { O 1 bit } layer7_out_11_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 711 \
    name layer7_out_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_11_3_V \
    op interface \
    ports { layer7_out_11_3_V_address0 { O 7 vector } layer7_out_11_3_V_ce0 { O 1 bit } layer7_out_11_3_V_we0 { O 1 bit } layer7_out_11_3_V_d0 { O 14 vector } layer7_out_11_3_V_address1 { O 7 vector } layer7_out_11_3_V_ce1 { O 1 bit } layer7_out_11_3_V_we1 { O 1 bit } layer7_out_11_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 712 \
    name edge_attr_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_0_V \
    op interface \
    ports { edge_attr_12_0_V_address0 { O 7 vector } edge_attr_12_0_V_ce0 { O 1 bit } edge_attr_12_0_V_q0 { I 14 vector } edge_attr_12_0_V_address1 { O 7 vector } edge_attr_12_0_V_ce1 { O 1 bit } edge_attr_12_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 713 \
    name edge_attr_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_1_V \
    op interface \
    ports { edge_attr_12_1_V_address0 { O 7 vector } edge_attr_12_1_V_ce0 { O 1 bit } edge_attr_12_1_V_q0 { I 14 vector } edge_attr_12_1_V_address1 { O 7 vector } edge_attr_12_1_V_ce1 { O 1 bit } edge_attr_12_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 714 \
    name edge_attr_12_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_2_V \
    op interface \
    ports { edge_attr_12_2_V_address0 { O 7 vector } edge_attr_12_2_V_ce0 { O 1 bit } edge_attr_12_2_V_q0 { I 14 vector } edge_attr_12_2_V_address1 { O 7 vector } edge_attr_12_2_V_ce1 { O 1 bit } edge_attr_12_2_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 715 \
    name edge_attr_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attr_12_3_V \
    op interface \
    ports { edge_attr_12_3_V_address0 { O 7 vector } edge_attr_12_3_V_ce0 { O 1 bit } edge_attr_12_3_V_q0 { I 14 vector } edge_attr_12_3_V_address1 { O 7 vector } edge_attr_12_3_V_ce1 { O 1 bit } edge_attr_12_3_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attr_12_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 716 \
    name edge_index_cpy2_V_12_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_12_0 \
    op interface \
    ports { edge_index_cpy2_V_12_0_address0 { O 7 vector } edge_index_cpy2_V_12_0_ce0 { O 1 bit } edge_index_cpy2_V_12_0_q0 { I 14 vector } edge_index_cpy2_V_12_0_address1 { O 7 vector } edge_index_cpy2_V_12_0_ce1 { O 1 bit } edge_index_cpy2_V_12_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_12_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 717 \
    name edge_index_cpy2_V_12_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_index_cpy2_V_12_1 \
    op interface \
    ports { edge_index_cpy2_V_12_1_address0 { O 7 vector } edge_index_cpy2_V_12_1_ce0 { O 1 bit } edge_index_cpy2_V_12_1_q0 { I 14 vector } edge_index_cpy2_V_12_1_address1 { O 7 vector } edge_index_cpy2_V_12_1_ce1 { O 1 bit } edge_index_cpy2_V_12_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_index_cpy2_V_12_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 718 \
    name node_attr_1D_s_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 719 \
    name node_attr_1D_r_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 720 \
    name node_attr_1D_s_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 721 \
    name node_attr_1D_r_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 722 \
    name node_attr_1D_s_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_s_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_q0 { I 14 vector } node_attr_1D_s_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 723 \
    name node_attr_1D_r_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_1D_r_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_q0 { I 14 vector } node_attr_1D_r_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 724 \
    name layer7_out_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_0_V \
    op interface \
    ports { layer7_out_12_0_V_address0 { O 7 vector } layer7_out_12_0_V_ce0 { O 1 bit } layer7_out_12_0_V_we0 { O 1 bit } layer7_out_12_0_V_d0 { O 14 vector } layer7_out_12_0_V_address1 { O 7 vector } layer7_out_12_0_V_ce1 { O 1 bit } layer7_out_12_0_V_we1 { O 1 bit } layer7_out_12_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 725 \
    name layer7_out_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_1_V \
    op interface \
    ports { layer7_out_12_1_V_address0 { O 7 vector } layer7_out_12_1_V_ce0 { O 1 bit } layer7_out_12_1_V_we0 { O 1 bit } layer7_out_12_1_V_d0 { O 14 vector } layer7_out_12_1_V_address1 { O 7 vector } layer7_out_12_1_V_ce1 { O 1 bit } layer7_out_12_1_V_we1 { O 1 bit } layer7_out_12_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 726 \
    name layer7_out_12_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_2_V \
    op interface \
    ports { layer7_out_12_2_V_address0 { O 7 vector } layer7_out_12_2_V_ce0 { O 1 bit } layer7_out_12_2_V_we0 { O 1 bit } layer7_out_12_2_V_d0 { O 14 vector } layer7_out_12_2_V_address1 { O 7 vector } layer7_out_12_2_V_ce1 { O 1 bit } layer7_out_12_2_V_we1 { O 1 bit } layer7_out_12_2_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 727 \
    name layer7_out_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename layer7_out_12_3_V \
    op interface \
    ports { layer7_out_12_3_V_address0 { O 7 vector } layer7_out_12_3_V_ce0 { O 1 bit } layer7_out_12_3_V_we0 { O 1 bit } layer7_out_12_3_V_d0 { O 14 vector } layer7_out_12_3_V_address1 { O 7 vector } layer7_out_12_3_V_ce1 { O 1 bit } layer7_out_12_3_V_we1 { O 1 bit } layer7_out_12_3_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'layer7_out_12_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


