{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770618200811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  9 11:53:20 2026 " "Processing started: Mon Feb  9 11:53:20 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770618200811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770618200811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770618200811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770618200901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770618201040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770618201040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201078 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201078 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770618201380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770618201388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770618201404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770618201418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770618201418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.027 " "Worst-case setup slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 CLKT  " "   -0.027              -0.027 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 CLKT  " "    0.524               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.446 " "Worst-case minimum pulse width slack is 4.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.446               0.000 CLKT  " "    4.446               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.027 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.027" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.027 (VIOLATED) " "Path #1: Setup slack is -0.027 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst10 " "From Node    : PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      3.154  F        clock network delay " "     7.904      3.154  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.136      0.232     uTco  PC:inst5\|inst10 " "     8.136      0.232     uTco  PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.136      0.000 FF  CELL  inst5\|inst10\|q " "     8.136      0.000 FF  CELL  inst5\|inst10\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.589      0.453 FF    IC  inst\|inst16\|F\[13\]~0\|dataa " "     8.589      0.453 FF    IC  inst\|inst16\|F\[13\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.993      0.404 FF  CELL  inst\|inst16\|F\[13\]~0\|combout " "     8.993      0.404 FF  CELL  inst\|inst16\|F\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.249      0.256 FF    IC  inst2\|ADD_SUB~0\|datac " "     9.249      0.256 FF    IC  inst2\|ADD_SUB~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.530      0.281 FF  CELL  inst2\|ADD_SUB~0\|combout " "     9.530      0.281 FF  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.993      0.463 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "     9.993      0.463 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.118      0.125 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "    10.118      0.125 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.523      0.405 FF    IC  inst3\|inst1\|Add0~2\|datab " "    10.523      0.405 FF    IC  inst3\|inst1\|Add0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.032      0.509 FR  CELL  inst3\|inst1\|Add0~2\|cout " "    11.032      0.509 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.032      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "    11.032      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.098      0.066 RF  CELL  inst3\|inst1\|Add0~4\|cout " "    11.098      0.066 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.098      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "    11.098      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.164      0.066 FR  CELL  inst3\|inst1\|Add0~6\|cout " "    11.164      0.066 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.164      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "    11.164      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.230      0.066 RF  CELL  inst3\|inst1\|Add0~8\|cout " "    11.230      0.066 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.230      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "    11.230      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.296      0.066 FR  CELL  inst3\|inst1\|Add0~10\|cout " "    11.296      0.066 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.296      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "    11.296      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.362      0.066 RF  CELL  inst3\|inst1\|Add0~12\|cout " "    11.362      0.066 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.362      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "    11.362      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.428      0.066 FR  CELL  inst3\|inst1\|Add0~14\|cout " "    11.428      0.066 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.428      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "    11.428      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.964      0.536 RR  CELL  inst3\|inst1\|Add0~16\|combout " "    11.964      0.536 RR  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.657      0.693 RR    IC  WMR\|Out\[7\]~0\|datad " "    12.657      0.693 RR    IC  WMR\|Out\[7\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.155 RR  CELL  WMR\|Out\[7\]~0\|combout " "    12.812      0.155 RR  CELL  WMR\|Out\[7\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.812      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d " "    12.812      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.899      0.087 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "    12.899      0.087 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.842      3.342  R        clock network delay " "    12.842      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.874      0.032           clock pessimism removed " "    12.874      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.854     -0.020           clock uncertainty " "    12.854     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.872      0.018     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "    12.872      0.018     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.899 " "Data Arrival Time  :    12.899" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.872 " "Data Required Time :    12.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.027 (VIOLATED) " "Slack              :    -0.027 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201460 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.524 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.524" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.524  " "Path #1: Hold slack is 0.524 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      3.342  R        clock network delay " "     3.342      3.342  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.232     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "     3.574      0.232     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q " "     3.574      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.840      0.266 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac " "     3.840      0.266 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.114      0.274 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout " "     4.114      0.274 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.114      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d " "     4.114      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.183      0.069 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     4.183      0.069 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.505      3.505  R        clock network delay " "     3.505      3.505  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.473     -0.032           clock pessimism removed " "     3.473     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.473      0.000           clock uncertainty " "     3.473      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.659      0.186      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     3.659      0.186      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.183 " "Data Arrival Time  :     4.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.659 " "Data Required Time :     3.659" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.524  " "Slack              :     0.524 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201462 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770618201463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.471 " "Worst-case setup slack is 0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 CLKT  " "    0.471               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.479 " "Worst-case hold slack is 0.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 CLKT  " "    0.479               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.485 " "Worst-case minimum pulse width slack is 4.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.485               0.000 CLKT  " "    4.485               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.471 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.471" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.471  " "Path #1: Setup slack is 0.471 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst10 " "From Node    : PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.587      2.837  F        clock network delay " "     7.587      2.837  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.800      0.213     uTco  PC:inst5\|inst10 " "     7.800      0.213     uTco  PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.800      0.000 FF  CELL  inst5\|inst10\|q " "     7.800      0.000 FF  CELL  inst5\|inst10\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.211      0.411 FF    IC  inst\|inst16\|F\[13\]~0\|dataa " "     8.211      0.411 FF    IC  inst\|inst16\|F\[13\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.571      0.360 FF  CELL  inst\|inst16\|F\[13\]~0\|combout " "     8.571      0.360 FF  CELL  inst\|inst16\|F\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.805      0.234 FF    IC  inst2\|ADD_SUB~0\|datac " "     8.805      0.234 FF    IC  inst2\|ADD_SUB~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.057      0.252 FF  CELL  inst2\|ADD_SUB~0\|combout " "     9.057      0.252 FF  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.468      0.411 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "     9.468      0.411 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.578      0.110 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "     9.578      0.110 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.940      0.362 FF    IC  inst3\|inst1\|Add0~2\|datab " "     9.940      0.362 FF    IC  inst3\|inst1\|Add0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.385      0.445 FR  CELL  inst3\|inst1\|Add0~2\|cout " "    10.385      0.445 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.385      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "    10.385      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.443      0.058 RF  CELL  inst3\|inst1\|Add0~4\|cout " "    10.443      0.058 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.443      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "    10.443      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.058 FR  CELL  inst3\|inst1\|Add0~6\|cout " "    10.501      0.058 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.501      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "    10.501      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.559      0.058 RF  CELL  inst3\|inst1\|Add0~8\|cout " "    10.559      0.058 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.559      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "    10.559      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.617      0.058 FR  CELL  inst3\|inst1\|Add0~10\|cout " "    10.617      0.058 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.617      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "    10.617      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.675      0.058 RF  CELL  inst3\|inst1\|Add0~12\|cout " "    10.675      0.058 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.675      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "    10.675      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.733      0.058 FR  CELL  inst3\|inst1\|Add0~14\|cout " "    10.733      0.058 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.733      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "    10.733      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.216      0.483 RR  CELL  inst3\|inst1\|Add0~16\|combout " "    11.216      0.483 RR  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.868      0.652 RR    IC  WMR\|Out\[7\]~0\|datad " "    11.868      0.652 RR    IC  WMR\|Out\[7\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.144 RR  CELL  WMR\|Out\[7\]~0\|combout " "    12.012      0.144 RR  CELL  WMR\|Out\[7\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d " "    12.012      0.000 RR    IC  inst7\|A\|reg7\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.092      0.080 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "    12.092      0.080 RR  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.536      3.036  R        clock network delay " "    12.536      3.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.564      0.028           clock pessimism removed " "    12.564      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.544     -0.020           clock uncertainty " "    12.544     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.563      0.019     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "    12.563      0.019     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.092 " "Data Arrival Time  :    12.092" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.563 " "Data Required Time :    12.563" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.471  " "Slack              :     0.471 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201545 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.479 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.479" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201548 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.479  " "Path #1: Hold slack is 0.479 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      3.036  R        clock network delay " "     3.036      3.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.213     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "     3.249      0.213     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q " "     3.249      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.243 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac " "     3.492      0.243 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.744      0.252 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout " "     3.744      0.252 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.744      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d " "     3.744      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      0.062 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     3.806      0.062 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.184      3.184  R        clock network delay " "     3.184      3.184  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156     -0.028           clock pessimism removed " "     3.156     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156      0.000           clock uncertainty " "     3.156      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.171      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     3.327      0.171      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.806 " "Data Arrival Time  :     3.806" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.327 " "Data Required Time :     3.327" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.479  " "Slack              :     0.479 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201548 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201548 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770618201549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.050 " "Worst-case setup slack is 2.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.050               0.000 CLKT  " "    2.050               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 CLKT  " "    0.236               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770618201585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.144 " "Worst-case minimum pulse width slack is 4.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.144               0.000 CLKT  " "    4.144               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770618201588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770618201588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.050 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.050  " "Path #1: Setup slack is 2.050 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|inst10 " "From Node    : PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "To Node      : mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.772      2.022  F        clock network delay " "     6.772      2.022  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.877      0.105     uTco  PC:inst5\|inst10 " "     6.877      0.105     uTco  PC:inst5\|inst10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.877      0.000 FF  CELL  inst5\|inst10\|q " "     6.877      0.000 FF  CELL  inst5\|inst10\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.099      0.222 FF    IC  inst\|inst16\|F\[13\]~0\|dataa " "     7.099      0.222 FF    IC  inst\|inst16\|F\[13\]~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.292      0.193 FF  CELL  inst\|inst16\|F\[13\]~0\|combout " "     7.292      0.193 FF  CELL  inst\|inst16\|F\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.414      0.122 FF    IC  inst2\|ADD_SUB~0\|datac " "     7.414      0.122 FF    IC  inst2\|ADD_SUB~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.547      0.133 FF  CELL  inst2\|ADD_SUB~0\|combout " "     7.547      0.133 FF  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.784      0.237 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "     7.784      0.237 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.847      0.063 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "     7.847      0.063 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.052      0.205 FF    IC  inst3\|inst1\|Add0~2\|datab " "     8.052      0.205 FF    IC  inst3\|inst1\|Add0~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.309      0.257 FR  CELL  inst3\|inst1\|Add0~2\|cout " "     8.309      0.257 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.309      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "     8.309      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.034 RF  CELL  inst3\|inst1\|Add0~4\|cout " "     8.343      0.034 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "     8.343      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.377      0.034 FR  CELL  inst3\|inst1\|Add0~6\|cout " "     8.377      0.034 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.377      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "     8.377      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.411      0.034 RF  CELL  inst3\|inst1\|Add0~8\|cout " "     8.411      0.034 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.411      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "     8.411      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.445      0.034 FR  CELL  inst3\|inst1\|Add0~10\|cout " "     8.445      0.034 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.445      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "     8.445      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479      0.034 RF  CELL  inst3\|inst1\|Add0~12\|cout " "     8.479      0.034 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.479      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "     8.479      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.513      0.034 FR  CELL  inst3\|inst1\|Add0~14\|cout " "     8.513      0.034 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.513      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "     8.513      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.747      0.234 RF  CELL  inst3\|inst1\|Add0~16\|combout " "     8.747      0.234 RF  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.097      0.350 FF    IC  WMR\|Out\[7\]~0\|datad " "     9.097      0.350 FF    IC  WMR\|Out\[7\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.160      0.063 FF  CELL  WMR\|Out\[7\]~0\|combout " "     9.160      0.063 FF  CELL  WMR\|Out\[7\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.160      0.000 FF    IC  inst7\|A\|reg7\|my_dff\|d " "     9.160      0.000 FF    IC  inst7\|A\|reg7\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.210      0.050 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "     9.210      0.050 FF  CELL  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.254      1.754  R        clock network delay " "    11.254      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.273      0.019           clock pessimism removed " "    11.273      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.253     -0.020           clock uncertainty " "    11.253     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.260      0.007     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff " "    11.260      0.007     uTsu  mainreg:inst7\|reg_8_bit:A\|register:reg7\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.210 " "Data Arrival Time  :     9.210" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.260 " "Data Required Time :    11.260" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.050  " "Slack              :     2.050 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201615 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.236 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.236" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.236  " "Path #1: Hold slack is 0.236 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "From Node    : mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "To Node      : DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      1.754  R        clock network delay " "     1.754      1.754  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.105     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff " "     1.859      0.105     uTco  mainreg:inst7\|reg_8_bit:A\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q " "     1.859      0.000 RR  CELL  inst7\|A\|reg2\|my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.982      0.123 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac " "     1.982      0.123 RR    IC  inst33\|inst\|inst6\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.107      0.125 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout " "     2.107      0.125 RR  CELL  inst33\|inst\|inst6\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.107      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d " "     2.107      0.000 RR    IC  inst33\|inst\|inst14\|reg2\|my_dff\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.031 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     2.138      0.031 RR  CELL  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      1.838  R        clock network delay " "     1.838      1.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818     -0.020           clock pessimism removed " "     1.818     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.818      0.000           clock uncertainty " "     1.818      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.084      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff " "     1.902      0.084      uTh  DMEM:inst33\|DMEMI:inst\|reg_8_bit:inst14\|register:reg2\|my_dff" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.138 " "Data Arrival Time  :     2.138" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.902 " "Data Required Time :     1.902" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.236  " "Slack              :     0.236 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770618201617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770618201617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770618202028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770618202029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770618202102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  9 11:53:22 2026 " "Processing ended: Mon Feb  9 11:53:22 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770618202102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770618202102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770618202102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770618202102 ""}
