===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.8315 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.2224 (  9.5%)    3.2224 ( 16.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.6881 (  7.9%)    2.6881 ( 13.6%)    Parse modules
    0.4623 (  1.4%)    0.4623 (  2.3%)    Verify circuit
   15.1603 ( 44.5%)    9.2738 ( 46.8%)  'firrtl.circuit' Pipeline
    0.4481 (  1.3%)    0.4481 (  2.3%)    LowerFIRRTLAnnotations
    2.1304 (  6.3%)    1.0655 (  5.4%)    'firrtl.module' Pipeline
    0.9006 (  2.6%)    0.4504 (  2.3%)      DropName
    1.2255 (  3.6%)    0.6132 (  3.1%)      CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0766 (  0.2%)    0.0383 (  0.2%)    'firrtl.module' Pipeline
    0.0736 (  0.2%)    0.0369 (  0.2%)      LowerCHIRRTLPass
    0.1100 (  0.3%)    0.1100 (  0.6%)    InferWidths
    0.2727 (  0.8%)    0.2727 (  1.4%)    MemToRegOfVec
    0.4494 (  1.3%)    0.4494 (  2.3%)    InferResets
    0.0539 (  0.2%)    0.0539 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0746 (  0.2%)    0.0746 (  0.4%)    WireDFT
    0.3947 (  1.2%)    0.1975 (  1.0%)    'firrtl.module' Pipeline
    0.3925 (  1.2%)    0.1965 (  1.0%)      FlattenMemory
    0.3507 (  1.0%)    0.3507 (  1.8%)    LowerFIRRTLTypes
    0.4826 (  1.4%)    0.2414 (  1.2%)    'firrtl.module' Pipeline
    0.4656 (  1.4%)    0.2336 (  1.2%)      ExpandWhens
    0.0127 (  0.0%)    0.0070 (  0.0%)      SFCCompat
    0.4012 (  1.2%)    0.4012 (  2.0%)    Inliner
    0.4229 (  1.2%)    0.2116 (  1.1%)    'firrtl.module' Pipeline
    0.4205 (  1.2%)    0.2105 (  1.1%)      RandomizeRegisterInit
    0.6787 (  2.0%)    0.6787 (  3.4%)    CheckCombCycles
    0.0542 (  0.2%)    0.0542 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6580 (  4.9%)    0.8292 (  4.2%)    'firrtl.module' Pipeline
    1.4564 (  4.3%)    0.7322 (  3.7%)      Canonicalizer
    0.1975 (  0.6%)    0.1024 (  0.5%)      InferReadWrite
    0.1321 (  0.4%)    0.1321 (  0.7%)    PrefixModules
    0.0449 (  0.1%)    0.0449 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    1.2745 (  3.7%)    1.2745 (  6.4%)    IMConstProp
    0.0449 (  0.1%)    0.0449 (  0.2%)    AddSeqMemPorts
    0.0447 (  0.1%)    0.0447 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1804 (  0.5%)    0.1804 (  0.9%)    CreateSiFiveMetadata
    0.0293 (  0.1%)    0.0293 (  0.1%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0178 (  0.1%)    0.0178 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3105 (  0.9%)    0.3105 (  1.6%)    SymbolDCE
    0.0445 (  0.1%)    0.0445 (  0.2%)    BlackBoxReader
    0.0441 (  0.1%)    0.0441 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.7213 (  2.1%)    0.3608 (  1.8%)    'firrtl.module' Pipeline
    0.2241 (  0.7%)    0.1124 (  0.6%)      DropName
    0.4932 (  1.4%)    0.2467 (  1.2%)      Canonicalizer
    0.5495 (  1.6%)    0.5495 (  2.8%)    IMDeadCodeElim
    0.0451 (  0.1%)    0.0451 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0360 (  0.1%)    0.0360 (  0.2%)    ResolveTraces
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.2521 (  0.7%)    0.2521 (  1.3%)    LowerXMR
    0.0435 (  0.1%)    0.0435 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.9941 (  2.9%)    0.9941 (  5.0%)  LowerFIRRTLToHW
    0.0436 (  0.1%)    0.0436 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    4.4328 ( 13.0%)    2.2331 ( 11.3%)  'hw.module' Pipeline
    0.6615 (  1.9%)    0.3532 (  1.8%)    CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.8331 (  8.3%)    1.4976 (  7.6%)    Canonicalizer
    0.4895 (  1.4%)    0.2547 (  1.3%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.4413 (  1.3%)    0.2518 (  1.3%)    LowerSeqFIRRTLToSV
    0.2018 (  0.6%)    0.2018 (  1.0%)  HWMemSimImpl
    2.3323 (  6.8%)    1.1723 (  5.9%)  'hw.module' Pipeline
    0.6569 (  1.9%)    0.3405 (  1.7%)    CSE
    0.0011 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    1.1177 (  3.3%)    0.5704 (  2.9%)    Canonicalizer
    0.3707 (  1.1%)    0.1874 (  0.9%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1784 (  0.5%)    0.0930 (  0.5%)    HWCleanup
    0.4303 (  1.3%)    0.2155 (  1.1%)  'hw.module' Pipeline
    0.0503 (  0.1%)    0.0260 (  0.1%)    HWLegalizeModules
    0.3745 (  1.1%)    0.1889 (  1.0%)    PrettifyVerilog
    0.2616 (  0.8%)    0.2616 (  1.3%)  StripDebugInfoWithPred
    2.0135 (  5.9%)    2.0135 ( 10.2%)  ExportVerilog
    1.8740 (  5.5%)    0.7155 (  3.6%)  'builtin.module' Pipeline
    1.1585 (  3.4%)    0.5819 (  2.9%)    'hw.module' Pipeline
    1.1559 (  3.4%)    0.5807 (  2.9%)      PrepareForEmission
   -0.7108 ( -2.1%)   -0.7108 ( -3.6%)  Rest
   34.0719 (100.0%)   19.8315 (100.0%)  Total

{
  totalTime: 19.861,
  maxMemory: 849174528
}
