Drill report for reDIP-SID.kicad_pcb
Created on Wed Apr 28 13:16:13 2021

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'reDIP-SID.drl' contains
    plated through holes:
    =============================================================
    T1  0.20mm  0.008"  (108 holes)
    T2  0.60mm  0.024"  (4 holes)  (with 4 slots)
    T3  1.00mm  0.039"  (38 holes)

    Total plated holes count 150


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T4  0.65mm  0.026"  (2 holes)

    Total unplated holes count 2
