Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.dut.map.u_sym1_rom.u_sym1.inst.native_mem_module.blk_mem_gen_v8_4_11_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.dut.map.u_sym2_rom.u_sym2.inst.native_mem_module.blk_mem_gen_v8_4_11_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.dut.map.u_msg_rom.u_msg1.inst.native_mem_module.blk_mem_gen_v8_4_11_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 0  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 0  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 8
Time: 0 ps  Iteration: 0  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 8 downto 1 to 8 downto 1
Time: 0 ps  Iteration: 0  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - SCALING_SCH: in_ptr = 1, out_ptr = 1
Time: 0 ps  Iteration: 1  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - C_CHANNELS  = 1
Time: 0 ps  Iteration: 1  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:     - field_width = 8
Time: 0 ps  Iteration: 1  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
Note:   - Copying SCALE_SCH from 8 downto 1 to 8 downto 1
Time: 0 ps  Iteration: 1  Process: /tb_top/dut/ifft/fft_ip_i/xfft_0/U0/i_synth/axi_wrapper/gen_config_fifo_in/line__94240  File: C:/Xilinx/2025.1/Vivado/data/ip/xilinx/xfft_v9_1/hdl/xfft_v9_1_vh_rfs.vhd
