# FIFO_Verilog
Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width.
There is a different memory spaces for write and read operations.

Design Sources in "./src/design/".
Simulation Testbenches in "./src/sim/".
For impatients simlation result in "./other/sim_result/".