--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Org_Lab1.twx Org_Lab1.ncd -o Org_Lab1.twr Org_Lab1.pcf
-ucf Exp01.ucf

Design file:              Org_Lab1.ncd
Physical constraint file: Org_Lab1.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15123 paths analyzed, 1423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.386ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X46Y50.C5), 177 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.B6      net (fanout=1)        0.457   XLXN_44<9>
    SLICE_X46Y49.B       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num322
    SLICE_X47Y49.C3      net (fanout=14)       0.427   Disp_num<9>
    SLICE_X47Y49.C       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/AD20
    SLICE_X46Y49.D5      net (fanout=2)        0.624   U6/SM1/H5/MSEG/XLXN_25
    SLICE_X46Y49.D       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U6/SM1/H5/MSEG/Dor
    SLICE_X46Y50.D6      net (fanout=1)        0.221   U6/SM1/H5/MSEG/XLXN_29
    SLICE_X46Y50.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp391
    SLICE_X46Y50.C5      net (fanout=1)        0.164   U6/SEGMENT<44>
    SLICE_X46Y50.CLK     Tas                  -0.023   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.949ns logic, 1.893ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.B6      net (fanout=1)        0.457   XLXN_44<9>
    SLICE_X46Y49.B       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num322
    SLICE_X47Y50.A4      net (fanout=14)       0.504   Disp_num<9>
    SLICE_X47Y50.A       Tilo                  0.043   U6/XLXN_1<39>
                                                       U6/SM1/H5/MSEG/AD19
    SLICE_X46Y49.D6      net (fanout=2)        0.482   U6/SM1/H5/MSEG/XLXN_20
    SLICE_X46Y49.D       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U6/SM1/H5/MSEG/Dor
    SLICE_X46Y50.D6      net (fanout=1)        0.221   U6/SM1/H5/MSEG/XLXN_29
    SLICE_X46Y50.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp391
    SLICE_X46Y50.C5      net (fanout=1)        0.164   U6/SEGMENT<44>
    SLICE_X46Y50.CLK     Tas                  -0.023   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.949ns logic, 1.828ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 5)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y46.C6      net (fanout=1)        0.365   XLXN_44<10>
    SLICE_X46Y46.C       Tilo                  0.043   N77
                                                       U5/Mmux_Disp_num211
    SLICE_X47Y49.C4      net (fanout=15)       0.446   Disp_num<10>
    SLICE_X47Y49.C       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/AD20
    SLICE_X46Y49.D5      net (fanout=2)        0.624   U6/SM1/H5/MSEG/XLXN_25
    SLICE_X46Y49.D       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U6/SM1/H5/MSEG/Dor
    SLICE_X46Y50.D6      net (fanout=1)        0.221   U6/SM1/H5/MSEG/XLXN_29
    SLICE_X46Y50.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp391
    SLICE_X46Y50.C5      net (fanout=1)        0.164   U6/SEGMENT<44>
    SLICE_X46Y50.CLK     Tas                  -0.023   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.949ns logic, 1.820ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_47 (SLICE_X47Y49.A4), 229 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.B6      net (fanout=1)        0.457   XLXN_44<9>
    SLICE_X46Y49.B       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num322
    SLICE_X47Y49.C3      net (fanout=14)       0.427   Disp_num<9>
    SLICE_X47Y49.C       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/AD20
    SLICE_X47Y49.D3      net (fanout=2)        0.725   U6/SM1/H5/MSEG/XLXN_25
    SLICE_X47Y49.D       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/XLXI_35
    SLICE_X47Y49.B5      net (fanout=1)        0.232   U6/XLXN_1<47>
    SLICE_X47Y49.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/MUXSH2M/Mmux_temp421
    SLICE_X47Y49.A4      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X47Y49.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.981ns logic, 2.073ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.981ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO10  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y46.C6      net (fanout=1)        0.365   XLXN_44<10>
    SLICE_X46Y46.C       Tilo                  0.043   N77
                                                       U5/Mmux_Disp_num211
    SLICE_X47Y49.C4      net (fanout=15)       0.446   Disp_num<10>
    SLICE_X47Y49.C       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/AD20
    SLICE_X47Y49.D3      net (fanout=2)        0.725   U6/SM1/H5/MSEG/XLXN_25
    SLICE_X47Y49.D       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/XLXI_35
    SLICE_X47Y49.B5      net (fanout=1)        0.232   U6/XLXN_1<47>
    SLICE_X47Y49.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/MUXSH2M/Mmux_temp421
    SLICE_X47Y49.A4      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X47Y49.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (1.981ns logic, 2.000ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.558 - 0.629)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.A6      net (fanout=1)        0.552   XLXN_44<8>
    SLICE_X46Y49.A       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num312
    SLICE_X47Y49.C6      net (fanout=15)       0.255   Disp_num<8>
    SLICE_X47Y49.C       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/AD20
    SLICE_X47Y49.D3      net (fanout=2)        0.725   U6/SM1/H5/MSEG/XLXN_25
    SLICE_X47Y49.D       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/SM1/H5/MSEG/XLXI_35
    SLICE_X47Y49.B5      net (fanout=1)        0.232   U6/XLXN_1<47>
    SLICE_X47Y49.B       Tilo                  0.043   U6/M2/buffer<47>
                                                       U6/MUXSH2M/Mmux_temp421
    SLICE_X47Y49.A4      net (fanout=1)        0.232   U6/SEGMENT<47>
    SLICE_X47Y49.CLK     Tas                   0.009   U6/M2/buffer<47>
                                                       U6/M2/buffer_47_rstpot
                                                       U6/M2/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.981ns logic, 1.996ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_43 (SLICE_X46Y50.A4), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 4)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO9   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.B6      net (fanout=1)        0.457   XLXN_44<9>
    SLICE_X46Y49.B       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num322
    SLICE_X48Y54.D3      net (fanout=14)       0.684   Disp_num<9>
    SLICE_X48Y54.D       Tilo                  0.043   U6/XLXN_1<43>
                                                       U6/SM1/H5/MSEG/XLXI_31
    SLICE_X46Y50.B6      net (fanout=1)        0.488   U6/XLXN_1<43>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp381
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/SEGMENT<43>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_43_rstpot
                                                       U6/M2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.908ns logic, 1.873ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y49.A6      net (fanout=1)        0.552   XLXN_44<8>
    SLICE_X46Y49.A       Tilo                  0.043   U6/SM1/H5/MSEG/XLXN_29
                                                       U5/Mmux_Disp_num312
    SLICE_X48Y54.D5      net (fanout=15)       0.485   Disp_num<8>
    SLICE_X48Y54.D       Tilo                  0.043   U6/XLXN_1<43>
                                                       U6/SM1/H5/MSEG/XLXI_31
    SLICE_X46Y50.B6      net (fanout=1)        0.488   U6/XLXN_1<43>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp381
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/SEGMENT<43>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_43_rstpot
                                                       U6/M2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.908ns logic, 1.769ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_43 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.316ns (0.997 - 1.313)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X45Y49.C6      net (fanout=1)        0.477   XLXN_44<11>
    SLICE_X45Y49.C       Tilo                  0.043   N105
                                                       U5/Mmux_Disp_num34
    SLICE_X48Y54.D4      net (fanout=15)       0.549   Disp_num<11>
    SLICE_X48Y54.D       Tilo                  0.043   U6/XLXN_1<43>
                                                       U6/SM1/H5/MSEG/XLXI_31
    SLICE_X46Y50.B6      net (fanout=1)        0.488   U6/XLXN_1<43>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/MUXSH2M/Mmux_temp381
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/SEGMENT<43>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<44>
                                                       U6/M2/buffer_43_rstpot
                                                       U6/M2/buffer_43
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.908ns logic, 1.758ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/LED_P2s/buffer_1 (SLICE_X64Y59.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/LED_14 (FF)
  Destination:          U7/LED_P2s/buffer_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/LED_14 to U7/LED_P2s/buffer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y59.CQ      Tcko                  0.100   U7/LED<15>
                                                       U7/LED_14
    SLICE_X64Y59.A6      net (fanout=1)        0.056   U7/LED<14>
    SLICE_X64Y59.CLK     Tah         (-Th)     0.059   U7/LED_P2s/buffer<4>
                                                       U7/LED_P2s/buffer_1_rstpot
                                                       U7/LED_P2s/buffer_1
    -------------------------------------------------  ---------------------------
    Total                                      0.097ns (0.041ns logic, 0.056ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_26 (SLICE_X41Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.755 - 0.494)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y54.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X41Y49.A6      net (fanout=74)       0.285   U6/M2/state_FSM_FFd2
    SLICE_X41Y49.CLK     Tah         (-Th)     0.032   U6/M2/buffer<26>
                                                       U6/M2/buffer_26_rstpot
                                                       U6/M2/buffer_26
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.068ns logic, 0.285ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_17 (SLICE_X51Y50.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_18 (FF)
  Destination:          U6/M2/buffer_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.675 - 0.536)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_18 to U6/M2/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.CQ      Tcko                  0.100   U6/M2/buffer<18>
                                                       U6/M2/buffer_18
    SLICE_X51Y50.A5      net (fanout=2)        0.171   U6/M2/buffer<18>
    SLICE_X51Y50.CLK     Tah         (-Th)     0.032   U6/M2/buffer<17>
                                                       U6/M2/buffer_17_rstpot
                                                       U6/M2/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.068ns logic, 0.171ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.179|    4.193|    2.485|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15123 paths, 0 nets, and 2998 connections

Design statistics:
   Minimum period:   8.386ns{1}   (Maximum frequency: 119.246MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 12 18:06:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



