

================================================================
== Vitis HLS Report for 'fft_16pt_Pipeline_VITIS_LOOP_171_2'
================================================================
* Date:           Sun Aug 31 16:41:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        radixfft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_171_2  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|     517|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     517|     87|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U149  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U150  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  40|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln171_fu_388_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln171_fu_382_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6  |   9|          2|    3|          6|
    |i_fu_98               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_98                |   3|   0|    3|          0|
    |o1_in_imag_V_5_fu_122  |  32|   0|   32|          0|
    |o1_in_imag_V_6_fu_126  |  32|   0|   32|          0|
    |o1_in_imag_V_7_fu_130  |  32|   0|   32|          0|
    |o1_in_imag_V_fu_118    |  32|   0|   32|          0|
    |o1_in_real_V_5_fu_106  |  32|   0|   32|          0|
    |o1_in_real_V_6_fu_110  |  32|   0|   32|          0|
    |o1_in_real_V_7_fu_114  |  32|   0|   32|          0|
    |o1_in_real_V_fu_102    |  32|   0|   32|          0|
    |o2_in_imag_V_5_fu_138  |  32|   0|   32|          0|
    |o2_in_imag_V_6_fu_142  |  32|   0|   32|          0|
    |o2_in_imag_V_7_fu_146  |  32|   0|   32|          0|
    |o2_in_imag_V_fu_134    |  32|   0|   32|          0|
    |o2_in_real_V_5_fu_154  |  32|   0|   32|          0|
    |o2_in_real_V_6_fu_158  |  32|   0|   32|          0|
    |o2_in_real_V_7_fu_162  |  32|   0|   32|          0|
    |o2_in_real_V_fu_150    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 517|   0|  517|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fft_16pt_Pipeline_VITIS_LOOP_171_2|  return value|
|in_real_3_load_9           |   in|   32|     ap_none|                    in_real_3_load_9|        scalar|
|o2_in_real_V_8             |   in|   32|     ap_none|                      o2_in_real_V_8|        scalar|
|in_real_1_load_9           |   in|   32|     ap_none|                    in_real_1_load_9|        scalar|
|in_real_0_load_9           |   in|   32|     ap_none|                    in_real_0_load_9|        scalar|
|in_imag_0_load_9           |   in|   32|     ap_none|                    in_imag_0_load_9|        scalar|
|in_imag_1_load_9           |   in|   32|     ap_none|                    in_imag_1_load_9|        scalar|
|o2_in_imag_V_8             |   in|   32|     ap_none|                      o2_in_imag_V_8|        scalar|
|in_imag_3_load_9           |   in|   32|     ap_none|                    in_imag_3_load_9|        scalar|
|in_real_0_load_8           |   in|   32|     ap_none|                    in_real_0_load_8|        scalar|
|in_real_1_load_8           |   in|   32|     ap_none|                    in_real_1_load_8|        scalar|
|in_real_2_load_8           |   in|   32|     ap_none|                    in_real_2_load_8|        scalar|
|in_real_3_load_8           |   in|   32|     ap_none|                    in_real_3_load_8|        scalar|
|in_imag_0_load_8           |   in|   32|     ap_none|                    in_imag_0_load_8|        scalar|
|in_imag_1_load_8           |   in|   32|     ap_none|                    in_imag_1_load_8|        scalar|
|in_imag_2_load_8           |   in|   32|     ap_none|                    in_imag_2_load_8|        scalar|
|in_imag_3_load_8           |   in|   32|     ap_none|                    in_imag_3_load_8|        scalar|
|o2_in_real_V_7_out         |  out|   32|      ap_vld|                  o2_in_real_V_7_out|       pointer|
|o2_in_real_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_7_out|       pointer|
|o2_in_real_V_6_out         |  out|   32|      ap_vld|                  o2_in_real_V_6_out|       pointer|
|o2_in_real_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_6_out|       pointer|
|o2_in_real_V_5_out         |  out|   32|      ap_vld|                  o2_in_real_V_5_out|       pointer|
|o2_in_real_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_real_V_5_out|       pointer|
|o2_in_real_V_out           |  out|   32|      ap_vld|                    o2_in_real_V_out|       pointer|
|o2_in_real_V_out_ap_vld    |  out|    1|      ap_vld|                    o2_in_real_V_out|       pointer|
|o2_in_imag_V_7_out         |  out|   32|      ap_vld|                  o2_in_imag_V_7_out|       pointer|
|o2_in_imag_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_7_out|       pointer|
|o2_in_imag_V_6_out         |  out|   32|      ap_vld|                  o2_in_imag_V_6_out|       pointer|
|o2_in_imag_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_6_out|       pointer|
|o2_in_imag_V_5_out         |  out|   32|      ap_vld|                  o2_in_imag_V_5_out|       pointer|
|o2_in_imag_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o2_in_imag_V_5_out|       pointer|
|o2_in_imag_V_out           |  out|   32|      ap_vld|                    o2_in_imag_V_out|       pointer|
|o2_in_imag_V_out_ap_vld    |  out|    1|      ap_vld|                    o2_in_imag_V_out|       pointer|
|o1_in_imag_V_7_out         |  out|   32|      ap_vld|                  o1_in_imag_V_7_out|       pointer|
|o1_in_imag_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_7_out|       pointer|
|o1_in_imag_V_6_out         |  out|   32|      ap_vld|                  o1_in_imag_V_6_out|       pointer|
|o1_in_imag_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_6_out|       pointer|
|o1_in_imag_V_5_out         |  out|   32|      ap_vld|                  o1_in_imag_V_5_out|       pointer|
|o1_in_imag_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_imag_V_5_out|       pointer|
|o1_in_imag_V_out           |  out|   32|      ap_vld|                    o1_in_imag_V_out|       pointer|
|o1_in_imag_V_out_ap_vld    |  out|    1|      ap_vld|                    o1_in_imag_V_out|       pointer|
|o1_in_real_V_7_out         |  out|   32|      ap_vld|                  o1_in_real_V_7_out|       pointer|
|o1_in_real_V_7_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_7_out|       pointer|
|o1_in_real_V_6_out         |  out|   32|      ap_vld|                  o1_in_real_V_6_out|       pointer|
|o1_in_real_V_6_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_6_out|       pointer|
|o1_in_real_V_5_out         |  out|   32|      ap_vld|                  o1_in_real_V_5_out|       pointer|
|o1_in_real_V_5_out_ap_vld  |  out|    1|      ap_vld|                  o1_in_real_V_5_out|       pointer|
|o1_in_real_V_out           |  out|   32|      ap_vld|                    o1_in_real_V_out|       pointer|
|o1_in_real_V_out_ap_vld    |  out|    1|      ap_vld|                    o1_in_real_V_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%o1_in_real_V = alloca i32 1"   --->   Operation 5 'alloca' 'o1_in_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%o1_in_real_V_5 = alloca i32 1"   --->   Operation 6 'alloca' 'o1_in_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o1_in_real_V_6 = alloca i32 1"   --->   Operation 7 'alloca' 'o1_in_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%o1_in_real_V_7 = alloca i32 1"   --->   Operation 8 'alloca' 'o1_in_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%o1_in_imag_V = alloca i32 1"   --->   Operation 9 'alloca' 'o1_in_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%o1_in_imag_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'o1_in_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%o1_in_imag_V_6 = alloca i32 1"   --->   Operation 11 'alloca' 'o1_in_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%o1_in_imag_V_7 = alloca i32 1"   --->   Operation 12 'alloca' 'o1_in_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%o2_in_imag_V = alloca i32 1"   --->   Operation 13 'alloca' 'o2_in_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%o2_in_imag_V_5 = alloca i32 1"   --->   Operation 14 'alloca' 'o2_in_imag_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o2_in_imag_V_6 = alloca i32 1"   --->   Operation 15 'alloca' 'o2_in_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o2_in_imag_V_7 = alloca i32 1"   --->   Operation 16 'alloca' 'o2_in_imag_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%o2_in_real_V = alloca i32 1"   --->   Operation 17 'alloca' 'o2_in_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%o2_in_real_V_5 = alloca i32 1"   --->   Operation 18 'alloca' 'o2_in_real_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%o2_in_real_V_6 = alloca i32 1"   --->   Operation 19 'alloca' 'o2_in_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%o2_in_real_V_7 = alloca i32 1"   --->   Operation 20 'alloca' 'o2_in_real_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_imag_3_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load_8"   --->   Operation 21 'read' 'in_imag_3_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_imag_2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_2_load_8"   --->   Operation 22 'read' 'in_imag_2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_imag_1_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load_8"   --->   Operation 23 'read' 'in_imag_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_imag_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load_8"   --->   Operation 24 'read' 'in_imag_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_real_3_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load_8"   --->   Operation 25 'read' 'in_real_3_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_real_2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_2_load_8"   --->   Operation 26 'read' 'in_real_2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_real_1_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load_8"   --->   Operation 27 'read' 'in_real_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_real_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load_8"   --->   Operation 28 'read' 'in_real_0_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_imag_3_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_3_load_9"   --->   Operation 29 'read' 'in_imag_3_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%o2_in_imag_V_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %o2_in_imag_V_8"   --->   Operation 30 'read' 'o2_in_imag_V_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_imag_1_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_1_load_9"   --->   Operation 31 'read' 'in_imag_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_imag_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_imag_0_load_9"   --->   Operation 32 'read' 'in_imag_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_real_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_0_load_9"   --->   Operation 33 'read' 'in_real_0_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_real_1_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_1_load_9"   --->   Operation 34 'read' 'in_real_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%o2_in_real_V_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %o2_in_real_V_8"   --->   Operation 35 'read' 'o2_in_real_V_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_real_3_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_real_3_load_9"   --->   Operation 36 'read' 'in_real_3_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i" [radixfft/core.cpp:173]   --->   Operation 39 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln171 = icmp_eq  i3 %i_6, i3 4" [radixfft/core.cpp:171]   --->   Operation 40 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln171 = add i3 %i_6, i3 1" [radixfft/core.cpp:171]   --->   Operation 42 'add' 'add_ln171' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc57.split, void %for.end59.exitStub" [radixfft/core.cpp:171]   --->   Operation 43 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [radixfft/core.cpp:172]   --->   Operation 44 'specpipeline' 'specpipeline_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [radixfft/core.cpp:154]   --->   Operation 45 'specloopname' 'specloopname_ln154' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_6" [radixfft/core.cpp:173]   --->   Operation 46 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%o1_in_real_V_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_real_0_load_8_read, i32 %in_real_1_load_8_read, i32 %in_real_2_load_8_read, i32 %in_real_3_load_8_read, i2 %trunc_ln173" [radixfft/core.cpp:173]   --->   Operation 47 'mux' 'o1_in_real_V_8' <Predicate = (!icmp_ln171)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%o1_in_imag_V_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %in_imag_0_load_8_read, i32 %in_imag_1_load_8_read, i32 %in_imag_2_load_8_read, i32 %in_imag_3_load_8_read, i2 %trunc_ln173" [radixfft/core.cpp:173]   --->   Operation 48 'mux' 'o1_in_imag_V_8' <Predicate = (!icmp_ln171)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln173 = switch i2 %trunc_ln173, void %arrayidx56.1.case.3, i2 0, void %for.inc57.split.arrayidx56.1.exit_crit_edge17, i2 1, void %arrayidx56.1.case.1, i2 2, void %for.inc57.split.arrayidx56.1.exit_crit_edge" [radixfft/core.cpp:173]   --->   Operation 49 'switch' 'switch_ln173' <Predicate = (!icmp_ln171)> <Delay = 0.95>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o2_in_real_V_8_read, i32 %o2_in_real_V_5" [radixfft/core.cpp:173]   --->   Operation 50 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o2_in_imag_V_8_read, i32 %o2_in_imag_V_5" [radixfft/core.cpp:173]   --->   Operation 51 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o1_in_imag_V_8, i32 %o1_in_imag_V_6" [radixfft/core.cpp:173]   --->   Operation 52 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o1_in_real_V_8, i32 %o1_in_real_V_6" [radixfft/core.cpp:173]   --->   Operation 53 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln173 = br void %arrayidx56.1.exit" [radixfft/core.cpp:173]   --->   Operation 54 'br' 'br_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 2)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %in_real_1_load_9_read, i32 %o2_in_real_V_6" [radixfft/core.cpp:174]   --->   Operation 55 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %in_imag_1_load_9_read, i32 %o2_in_imag_V_6" [radixfft/core.cpp:174]   --->   Operation 56 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %o1_in_imag_V_8, i32 %o1_in_imag_V_5" [radixfft/core.cpp:174]   --->   Operation 57 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %o1_in_real_V_8, i32 %o1_in_real_V_5" [radixfft/core.cpp:174]   --->   Operation 58 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx56.1.exit" [radixfft/core.cpp:174]   --->   Operation 59 'br' 'br_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %in_real_0_load_9_read, i32 %o2_in_real_V_7" [radixfft/core.cpp:173]   --->   Operation 60 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 0)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %in_imag_0_load_9_read, i32 %o2_in_imag_V_7" [radixfft/core.cpp:173]   --->   Operation 61 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 0)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o1_in_imag_V_8, i32 %o1_in_imag_V" [radixfft/core.cpp:173]   --->   Operation 62 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 0)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln173 = store i32 %o1_in_real_V_8, i32 %o1_in_real_V" [radixfft/core.cpp:173]   --->   Operation 63 'store' 'store_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln173 = br void %arrayidx56.1.exit" [radixfft/core.cpp:173]   --->   Operation 64 'br' 'br_ln173' <Predicate = (!icmp_ln171 & trunc_ln173 == 0)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %in_real_3_load_9_read, i32 %o2_in_real_V" [radixfft/core.cpp:174]   --->   Operation 65 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 3)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %in_imag_3_load_9_read, i32 %o2_in_imag_V" [radixfft/core.cpp:174]   --->   Operation 66 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 3)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %o1_in_imag_V_8, i32 %o1_in_imag_V_7" [radixfft/core.cpp:174]   --->   Operation 67 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln174 = store i32 %o1_in_real_V_8, i32 %o1_in_real_V_7" [radixfft/core.cpp:174]   --->   Operation 68 'store' 'store_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln174 = br void %arrayidx56.1.exit" [radixfft/core.cpp:174]   --->   Operation 69 'br' 'br_ln174' <Predicate = (!icmp_ln171 & trunc_ln173 == 3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln171 = store i3 %add_ln171, i3 %i" [radixfft/core.cpp:171]   --->   Operation 70 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc57" [radixfft/core.cpp:171]   --->   Operation 71 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%o1_in_real_V_load = load i32 %o1_in_real_V"   --->   Operation 72 'load' 'o1_in_real_V_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%o1_in_real_V_5_load = load i32 %o1_in_real_V_5"   --->   Operation 73 'load' 'o1_in_real_V_5_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%o1_in_real_V_6_load = load i32 %o1_in_real_V_6"   --->   Operation 74 'load' 'o1_in_real_V_6_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%o1_in_real_V_7_load = load i32 %o1_in_real_V_7"   --->   Operation 75 'load' 'o1_in_real_V_7_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%o1_in_imag_V_load = load i32 %o1_in_imag_V"   --->   Operation 76 'load' 'o1_in_imag_V_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%o1_in_imag_V_5_load = load i32 %o1_in_imag_V_5"   --->   Operation 77 'load' 'o1_in_imag_V_5_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%o1_in_imag_V_6_load = load i32 %o1_in_imag_V_6"   --->   Operation 78 'load' 'o1_in_imag_V_6_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%o1_in_imag_V_7_load = load i32 %o1_in_imag_V_7"   --->   Operation 79 'load' 'o1_in_imag_V_7_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%o2_in_imag_V_load = load i32 %o2_in_imag_V"   --->   Operation 80 'load' 'o2_in_imag_V_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%o2_in_imag_V_5_load = load i32 %o2_in_imag_V_5"   --->   Operation 81 'load' 'o2_in_imag_V_5_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%o2_in_imag_V_6_load = load i32 %o2_in_imag_V_6"   --->   Operation 82 'load' 'o2_in_imag_V_6_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%o2_in_imag_V_7_load = load i32 %o2_in_imag_V_7"   --->   Operation 83 'load' 'o2_in_imag_V_7_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%o2_in_real_V_load = load i32 %o2_in_real_V"   --->   Operation 84 'load' 'o2_in_real_V_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%o2_in_real_V_5_load = load i32 %o2_in_real_V_5"   --->   Operation 85 'load' 'o2_in_real_V_5_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%o2_in_real_V_6_load = load i32 %o2_in_real_V_6"   --->   Operation 86 'load' 'o2_in_real_V_6_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%o2_in_real_V_7_load = load i32 %o2_in_real_V_7"   --->   Operation 87 'load' 'o2_in_real_V_7_load' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_real_V_7_out, i32 %o2_in_real_V_7_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_real_V_6_out, i32 %o2_in_real_V_6_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_real_V_5_out, i32 %o2_in_real_V_5_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_real_V_out, i32 %o2_in_real_V_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_imag_V_7_out, i32 %o2_in_imag_V_7_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_imag_V_6_out, i32 %o2_in_imag_V_6_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_imag_V_5_out, i32 %o2_in_imag_V_5_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o2_in_imag_V_out, i32 %o2_in_imag_V_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_imag_V_7_out, i32 %o1_in_imag_V_7_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_imag_V_6_out, i32 %o1_in_imag_V_6_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_imag_V_5_out, i32 %o1_in_imag_V_5_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_imag_V_out, i32 %o1_in_imag_V_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_real_V_7_out, i32 %o1_in_real_V_7_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_real_V_6_out, i32 %o1_in_real_V_6_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_real_V_5_out, i32 %o1_in_real_V_5_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %o1_in_real_V_out, i32 %o1_in_real_V_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln171)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_real_3_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o2_in_real_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_1_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_0_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_0_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_1_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o2_in_imag_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_3_load_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_0_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_1_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_2_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_real_3_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_0_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_1_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_2_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_imag_3_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o2_in_real_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_real_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_real_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_real_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_imag_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_imag_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_imag_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o2_in_imag_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_imag_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_imag_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_imag_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_imag_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_real_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_real_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_real_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ o1_in_real_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01]
o1_in_real_V          (alloca           ) [ 01]
o1_in_real_V_5        (alloca           ) [ 01]
o1_in_real_V_6        (alloca           ) [ 01]
o1_in_real_V_7        (alloca           ) [ 01]
o1_in_imag_V          (alloca           ) [ 01]
o1_in_imag_V_5        (alloca           ) [ 01]
o1_in_imag_V_6        (alloca           ) [ 01]
o1_in_imag_V_7        (alloca           ) [ 01]
o2_in_imag_V          (alloca           ) [ 01]
o2_in_imag_V_5        (alloca           ) [ 01]
o2_in_imag_V_6        (alloca           ) [ 01]
o2_in_imag_V_7        (alloca           ) [ 01]
o2_in_real_V          (alloca           ) [ 01]
o2_in_real_V_5        (alloca           ) [ 01]
o2_in_real_V_6        (alloca           ) [ 01]
o2_in_real_V_7        (alloca           ) [ 01]
in_imag_3_load_8_read (read             ) [ 00]
in_imag_2_load_8_read (read             ) [ 00]
in_imag_1_load_8_read (read             ) [ 00]
in_imag_0_load_8_read (read             ) [ 00]
in_real_3_load_8_read (read             ) [ 00]
in_real_2_load_8_read (read             ) [ 00]
in_real_1_load_8_read (read             ) [ 00]
in_real_0_load_8_read (read             ) [ 00]
in_imag_3_load_9_read (read             ) [ 00]
o2_in_imag_V_8_read   (read             ) [ 00]
in_imag_1_load_9_read (read             ) [ 00]
in_imag_0_load_9_read (read             ) [ 00]
in_real_0_load_9_read (read             ) [ 00]
in_real_1_load_9_read (read             ) [ 00]
o2_in_real_V_8_read   (read             ) [ 00]
in_real_3_load_9_read (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i_6                   (load             ) [ 00]
icmp_ln171            (icmp             ) [ 01]
empty                 (speclooptripcount) [ 00]
add_ln171             (add              ) [ 00]
br_ln171              (br               ) [ 00]
specpipeline_ln172    (specpipeline     ) [ 00]
specloopname_ln154    (specloopname     ) [ 00]
trunc_ln173           (trunc            ) [ 01]
o1_in_real_V_8        (mux              ) [ 00]
o1_in_imag_V_8        (mux              ) [ 00]
switch_ln173          (switch           ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
br_ln173              (br               ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
br_ln174              (br               ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
store_ln173           (store            ) [ 00]
br_ln173              (br               ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
store_ln174           (store            ) [ 00]
br_ln174              (br               ) [ 00]
store_ln171           (store            ) [ 00]
br_ln171              (br               ) [ 00]
o1_in_real_V_load     (load             ) [ 00]
o1_in_real_V_5_load   (load             ) [ 00]
o1_in_real_V_6_load   (load             ) [ 00]
o1_in_real_V_7_load   (load             ) [ 00]
o1_in_imag_V_load     (load             ) [ 00]
o1_in_imag_V_5_load   (load             ) [ 00]
o1_in_imag_V_6_load   (load             ) [ 00]
o1_in_imag_V_7_load   (load             ) [ 00]
o2_in_imag_V_load     (load             ) [ 00]
o2_in_imag_V_5_load   (load             ) [ 00]
o2_in_imag_V_6_load   (load             ) [ 00]
o2_in_imag_V_7_load   (load             ) [ 00]
o2_in_real_V_load     (load             ) [ 00]
o2_in_real_V_5_load   (load             ) [ 00]
o2_in_real_V_6_load   (load             ) [ 00]
o2_in_real_V_7_load   (load             ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
write_ln0             (write            ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_real_3_load_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3_load_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="o2_in_real_V_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_real_1_load_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1_load_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_real_0_load_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0_load_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_imag_0_load_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0_load_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_imag_1_load_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1_load_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="o2_in_imag_V_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_imag_3_load_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3_load_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_real_0_load_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_0_load_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_real_1_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_1_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_real_2_load_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_2_load_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_real_3_load_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_real_3_load_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_imag_0_load_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_0_load_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_imag_1_load_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_1_load_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_imag_2_load_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_2_load_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_imag_3_load_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_imag_3_load_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="o2_in_real_V_7_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="o2_in_real_V_6_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="o2_in_real_V_5_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="o2_in_real_V_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_real_V_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="o2_in_imag_V_7_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="o2_in_imag_V_6_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="o2_in_imag_V_5_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="o2_in_imag_V_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o2_in_imag_V_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="o1_in_imag_V_7_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="o1_in_imag_V_6_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="o1_in_imag_V_5_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="o1_in_imag_V_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_imag_V_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="o1_in_real_V_7_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="o1_in_real_V_6_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="o1_in_real_V_5_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="o1_in_real_V_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o1_in_real_V_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="o1_in_real_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="o1_in_real_V_5_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="o1_in_real_V_6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="o1_in_real_V_7_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_real_V_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="o1_in_imag_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="o1_in_imag_V_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="o1_in_imag_V_6_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="o1_in_imag_V_7_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o1_in_imag_V_7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="o2_in_imag_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="o2_in_imag_V_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="o2_in_imag_V_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="o2_in_imag_V_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_imag_V_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="o2_in_real_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="o2_in_real_V_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_5/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="o2_in_real_V_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_6/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="o2_in_real_V_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o2_in_real_V_7/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="in_imag_3_load_8_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_3_load_8_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="in_imag_2_load_8_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_2_load_8_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="in_imag_1_load_8_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_1_load_8_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="in_imag_0_load_8_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_0_load_8_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="in_real_3_load_8_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_3_load_8_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="in_real_2_load_8_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_2_load_8_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_real_1_load_8_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_1_load_8_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="in_real_0_load_8_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_0_load_8_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="in_imag_3_load_9_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_3_load_9_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="o2_in_imag_V_8_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o2_in_imag_V_8_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="in_imag_1_load_9_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_1_load_9_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_imag_0_load_9_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_imag_0_load_9_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="in_real_0_load_9_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_0_load_9_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="in_real_1_load_9_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_1_load_9_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="o2_in_real_V_8_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o2_in_real_V_8_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="in_real_3_load_9_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_real_3_load_9_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln0_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_ln0_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln0_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_ln0_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln0_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_ln0_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="write_ln0_write_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="write_ln0_write_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="0" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="write_ln0_write_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="0" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="write_ln0_write_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="0" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln0_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln0_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln0_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_ln0_write_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="write_ln0_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="write_ln0_write_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="3" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_6_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln171_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln171_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln171/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln173_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="o1_in_real_V_8_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="0" index="3" bw="32" slack="0"/>
<pin id="403" dir="0" index="4" bw="32" slack="0"/>
<pin id="404" dir="0" index="5" bw="2" slack="0"/>
<pin id="405" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="o1_in_real_V_8/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="o1_in_imag_V_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="0" index="3" bw="32" slack="0"/>
<pin id="417" dir="0" index="4" bw="32" slack="0"/>
<pin id="418" dir="0" index="5" bw="2" slack="0"/>
<pin id="419" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="o1_in_imag_V_8/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln173_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln173_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln173_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln173_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln174_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="store_ln174_store_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln174_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln174_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln173_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln173_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln173_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln173_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln174_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln174_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln174_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln174_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln171_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="o1_in_real_V_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_load/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="o1_in_real_V_5_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_5_load/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="o1_in_real_V_6_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_6_load/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="o1_in_real_V_7_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_real_V_7_load/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="o1_in_imag_V_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_load/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="o1_in_imag_V_5_load_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_5_load/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="o1_in_imag_V_6_load_load_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_6_load/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="o1_in_imag_V_7_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o1_in_imag_V_7_load/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="o2_in_imag_V_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_load/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="o2_in_imag_V_5_load_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_5_load/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="o2_in_imag_V_6_load_load_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_6_load/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="o2_in_imag_V_7_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_imag_V_7_load/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="o2_in_real_V_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_load/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="o2_in_real_V_5_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_5_load/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="o2_in_real_V_6_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_6_load/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="o2_in_real_V_7_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o2_in_real_V_7_load/1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="582" class="1005" name="o1_in_real_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_real_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="o1_in_real_V_5_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_real_V_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="o1_in_real_V_6_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_real_V_6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="o1_in_real_V_7_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_real_V_7 "/>
</bind>
</comp>

<comp id="606" class="1005" name="o1_in_imag_V_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_imag_V "/>
</bind>
</comp>

<comp id="612" class="1005" name="o1_in_imag_V_5_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_5 "/>
</bind>
</comp>

<comp id="618" class="1005" name="o1_in_imag_V_6_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_6 "/>
</bind>
</comp>

<comp id="624" class="1005" name="o1_in_imag_V_7_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o1_in_imag_V_7 "/>
</bind>
</comp>

<comp id="630" class="1005" name="o2_in_imag_V_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_imag_V "/>
</bind>
</comp>

<comp id="636" class="1005" name="o2_in_imag_V_5_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_5 "/>
</bind>
</comp>

<comp id="642" class="1005" name="o2_in_imag_V_6_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_6 "/>
</bind>
</comp>

<comp id="648" class="1005" name="o2_in_imag_V_7_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_imag_V_7 "/>
</bind>
</comp>

<comp id="654" class="1005" name="o2_in_real_V_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_real_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="o2_in_real_V_5_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_real_V_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="o2_in_real_V_6_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_real_V_6 "/>
</bind>
</comp>

<comp id="672" class="1005" name="o2_in_real_V_7_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o2_in_real_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="64" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="64" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="96" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="96" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="96" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="96" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="38" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="96" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="96" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="96" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="96" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="96" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="96" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="96" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="96" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="96" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="96" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="96" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="379" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="379" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="208" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="202" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="409"><net_src comp="196" pin="2"/><net_sink comp="398" pin=3"/></net>

<net id="410"><net_src comp="190" pin="2"/><net_sink comp="398" pin=4"/></net>

<net id="411"><net_src comp="394" pin="1"/><net_sink comp="398" pin=5"/></net>

<net id="420"><net_src comp="88" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="184" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="178" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="172" pin="2"/><net_sink comp="412" pin=3"/></net>

<net id="424"><net_src comp="166" pin="2"/><net_sink comp="412" pin=4"/></net>

<net id="425"><net_src comp="394" pin="1"/><net_sink comp="412" pin=5"/></net>

<net id="430"><net_src comp="250" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="220" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="412" pin="6"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="398" pin="6"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="244" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="226" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="412" pin="6"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="398" pin="6"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="238" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="232" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="412" pin="6"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="398" pin="6"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="256" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="214" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="412" pin="6"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="398" pin="6"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="388" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="511" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="546"><net_src comp="543" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="550"><net_src comp="547" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="562"><net_src comp="559" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="566"><net_src comp="563" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="578"><net_src comp="98" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="585"><net_src comp="102" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="591"><net_src comp="106" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="597"><net_src comp="110" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="603"><net_src comp="114" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="609"><net_src comp="118" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="615"><net_src comp="122" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="621"><net_src comp="126" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="627"><net_src comp="130" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="633"><net_src comp="134" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="639"><net_src comp="138" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="645"><net_src comp="142" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="651"><net_src comp="146" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="657"><net_src comp="150" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="663"><net_src comp="154" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="669"><net_src comp="158" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="675"><net_src comp="162" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="571" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o2_in_real_V_7_out | {1 }
	Port: o2_in_real_V_6_out | {1 }
	Port: o2_in_real_V_5_out | {1 }
	Port: o2_in_real_V_out | {1 }
	Port: o2_in_imag_V_7_out | {1 }
	Port: o2_in_imag_V_6_out | {1 }
	Port: o2_in_imag_V_5_out | {1 }
	Port: o2_in_imag_V_out | {1 }
	Port: o1_in_imag_V_7_out | {1 }
	Port: o1_in_imag_V_6_out | {1 }
	Port: o1_in_imag_V_5_out | {1 }
	Port: o1_in_imag_V_out | {1 }
	Port: o1_in_real_V_7_out | {1 }
	Port: o1_in_real_V_6_out | {1 }
	Port: o1_in_real_V_5_out | {1 }
	Port: o1_in_real_V_out | {1 }
 - Input state : 
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_3_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : o2_in_real_V_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_1_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_0_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_0_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_1_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : o2_in_imag_V_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_3_load_9 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_0_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_1_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_2_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_real_3_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_0_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_1_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_2_load_8 | {1 }
	Port: fft_16pt_Pipeline_VITIS_LOOP_171_2 : in_imag_3_load_8 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln171 : 2
		add_ln171 : 2
		br_ln171 : 3
		trunc_ln173 : 2
		o1_in_real_V_8 : 3
		o1_in_imag_V_8 : 3
		switch_ln173 : 3
		store_ln173 : 4
		store_ln173 : 4
		store_ln174 : 4
		store_ln174 : 4
		store_ln173 : 4
		store_ln173 : 4
		store_ln174 : 4
		store_ln174 : 4
		store_ln171 : 3
		o1_in_real_V_load : 1
		o1_in_real_V_5_load : 1
		o1_in_real_V_6_load : 1
		o1_in_real_V_7_load : 1
		o1_in_imag_V_load : 1
		o1_in_imag_V_5_load : 1
		o1_in_imag_V_6_load : 1
		o1_in_imag_V_7_load : 1
		o2_in_imag_V_load : 1
		o2_in_imag_V_5_load : 1
		o2_in_imag_V_6_load : 1
		o2_in_imag_V_7_load : 1
		o2_in_real_V_load : 1
		o2_in_real_V_5_load : 1
		o2_in_real_V_6_load : 1
		o2_in_real_V_7_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|    mux   |       o1_in_real_V_8_fu_398       |    0    |    20   |
|          |       o1_in_imag_V_8_fu_412       |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln171_fu_388         |    0    |    11   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln171_fu_382         |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          | in_imag_3_load_8_read_read_fu_166 |    0    |    0    |
|          | in_imag_2_load_8_read_read_fu_172 |    0    |    0    |
|          | in_imag_1_load_8_read_read_fu_178 |    0    |    0    |
|          | in_imag_0_load_8_read_read_fu_184 |    0    |    0    |
|          | in_real_3_load_8_read_read_fu_190 |    0    |    0    |
|          | in_real_2_load_8_read_read_fu_196 |    0    |    0    |
|          | in_real_1_load_8_read_read_fu_202 |    0    |    0    |
|   read   | in_real_0_load_8_read_read_fu_208 |    0    |    0    |
|          | in_imag_3_load_9_read_read_fu_214 |    0    |    0    |
|          |  o2_in_imag_V_8_read_read_fu_220  |    0    |    0    |
|          | in_imag_1_load_9_read_read_fu_226 |    0    |    0    |
|          | in_imag_0_load_9_read_read_fu_232 |    0    |    0    |
|          | in_real_0_load_9_read_read_fu_238 |    0    |    0    |
|          | in_real_1_load_9_read_read_fu_244 |    0    |    0    |
|          |  o2_in_real_V_8_read_read_fu_250  |    0    |    0    |
|          | in_real_3_load_9_read_read_fu_256 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |       write_ln0_write_fu_262      |    0    |    0    |
|          |       write_ln0_write_fu_269      |    0    |    0    |
|          |       write_ln0_write_fu_276      |    0    |    0    |
|          |       write_ln0_write_fu_283      |    0    |    0    |
|          |       write_ln0_write_fu_290      |    0    |    0    |
|          |       write_ln0_write_fu_297      |    0    |    0    |
|          |       write_ln0_write_fu_304      |    0    |    0    |
|   write  |       write_ln0_write_fu_311      |    0    |    0    |
|          |       write_ln0_write_fu_318      |    0    |    0    |
|          |       write_ln0_write_fu_325      |    0    |    0    |
|          |       write_ln0_write_fu_332      |    0    |    0    |
|          |       write_ln0_write_fu_339      |    0    |    0    |
|          |       write_ln0_write_fu_346      |    0    |    0    |
|          |       write_ln0_write_fu_353      |    0    |    0    |
|          |       write_ln0_write_fu_360      |    0    |    0    |
|          |       write_ln0_write_fu_367      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln173_fu_394        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    59   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_575      |    3   |
|o1_in_imag_V_5_reg_612|   32   |
|o1_in_imag_V_6_reg_618|   32   |
|o1_in_imag_V_7_reg_624|   32   |
| o1_in_imag_V_reg_606 |   32   |
|o1_in_real_V_5_reg_588|   32   |
|o1_in_real_V_6_reg_594|   32   |
|o1_in_real_V_7_reg_600|   32   |
| o1_in_real_V_reg_582 |   32   |
|o2_in_imag_V_5_reg_636|   32   |
|o2_in_imag_V_6_reg_642|   32   |
|o2_in_imag_V_7_reg_648|   32   |
| o2_in_imag_V_reg_630 |   32   |
|o2_in_real_V_5_reg_660|   32   |
|o2_in_real_V_6_reg_666|   32   |
|o2_in_real_V_7_reg_672|   32   |
| o2_in_real_V_reg_654 |   32   |
+----------------------+--------+
|         Total        |   515  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   515  |    -   |
+-----------+--------+--------+
|   Total   |   515  |   59   |
+-----------+--------+--------+
