
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.85

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[4]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.21    0.41 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    0.65 ^ input_buffer_valid[4]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer_valid[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: east_in_data[25] (input port clocked by core_clock)
Endpoint: input_buffer[1][25]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v east_in_data[25] (in)
                                         east_in_data[25] (net)
                  0.00    0.00    0.20 v input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     1    0.22    0.14    0.17    0.37 v input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net19 (net)
                  0.14    0.00    0.37 v _1550_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _1550_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0054_ (net)
                  0.07    0.00    0.58 v input_buffer[1][25]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_buffer[1][25]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.21    0.41 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    0.65 ^ input_buffer_valid[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.13    0.26    0.49    0.49 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.26    0.00    0.49 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    0.68 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    0.68 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.23    1.11    0.68    1.36 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.11    0.00    1.36 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.56    0.33    1.69 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.56    0.00    1.69 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.34    2.03 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.00    2.03 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.10 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.10 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.27    2.37 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    2.37 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.19    0.32    0.22    2.59 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.00    2.59 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.20    0.27    2.86 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.00    2.86 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     5    0.12    0.17    0.30    3.16 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0758_ (net)
                  0.17    0.00    3.16 v _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.35 ^ _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.35 ^ _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.18    0.11    3.46 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.18    0.00    3.46 v _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    3.69 v _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    3.69 v _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.22    0.31    0.48    4.17 v _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net257 (net)
                  0.31    0.00    4.17 v output256/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.78    4.95 v output256/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[27] (net)
                  0.15    0.00    4.95 v north_out_data[27] (out)
                                  4.95   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                  4.85   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: input_buffer_valid[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.04    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input103/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
     6    0.32    0.21    0.21    0.41 ^ input103/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net104 (net)
                  0.21    0.00    0.41 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.21    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net1 (net)
                  0.21    0.00    0.65 ^ input_buffer_valid[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.65   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ input_buffer_valid[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.44   slack (MET)


Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     8    0.13    0.26    0.49    0.49 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         dest_id[1][2] (net)
                  0.26    0.00    0.49 ^ _1434_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.22    0.19    0.68 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1224_ (net)
                  0.22    0.00    0.68 v _1435_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
     9    0.23    1.11    0.68    1.36 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
                                         _1225_ (net)
                  1.11    0.00    1.36 ^ _1437_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
     8    0.18    0.56    0.33    1.69 v _1437_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _1227_ (net)
                  0.56    0.00    1.69 v _1438_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.27    0.17    0.34    2.03 v _1438_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _1228_ (net)
                  0.17    0.00    2.03 v _1439_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    2.10 ^ _1439_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1313_ (net)
                  0.09    0.00    2.10 ^ _2840_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.05    0.21    0.27    2.37 ^ _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _1314_ (net)
                  0.21    0.00    2.37 ^ _2235_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    10    0.19    0.32    0.22    2.59 v _2235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _0667_ (net)
                  0.32    0.00    2.59 v _2236_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.20    0.27    2.86 v _2236_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0668_ (net)
                  0.20    0.00    2.86 v _2345_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     5    0.12    0.17    0.30    3.16 v _2345_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0758_ (net)
                  0.17    0.00    3.16 v _2346_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.18    3.35 ^ _2346_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _0759_ (net)
                  0.25    0.00    3.35 ^ _2348_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.18    0.11    3.46 v _2348_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0761_ (net)
                  0.18    0.00    3.46 v _2349_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    3.69 v _2349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0762_ (net)
                  0.08    0.00    3.69 v _2350_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.22    0.31    0.48    4.17 v _2350_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net257 (net)
                  0.31    0.00    4.17 v output256/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.78    4.95 v output256/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         north_out_data[27] (net)
                  0.15    0.00    4.95 v north_out_data[27] (out)
                                  4.95   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.95   data arrival time
-----------------------------------------------------------------------------
                                  4.85   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.5711649656295776

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5611

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.26555031538009644

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9023

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[1][26]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input_buffer[1][26]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.49    0.49 ^ input_buffer[1][26]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.19    0.68 v _1434_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.68    1.36 ^ _1435_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_4)
   0.24    1.59 ^ _1440_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.15    1.75 v _1441_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    1.99 v _2837_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.25    2.25 v _2840_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.27    2.52 v _1450_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.23    2.75 v _1451_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.07    2.83 ^ _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.16    2.99 ^ _1463_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.99 ^ input_buffer_valid[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.99   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ input_buffer_valid[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.13    9.87   library setup time
           9.87   data required time
---------------------------------------------------------
           9.87   data required time
          -2.99   data arrival time
---------------------------------------------------------
           6.88   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer[0][8]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    0.40 v input_buffer[0][8]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.21    0.61 v _1528_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.61 v input_buffer[0][8]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.61   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ input_buffer[0][8]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.07    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.61   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.9458

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.8542

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
98.147923

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.31e-02   1.19e-02   9.80e-08   3.50e-02  32.4%
Combinational          3.55e-02   3.75e-02   5.51e-07   7.30e-02  67.6%
Clock                  0.00e+00   0.00e+00   8.38e-07   8.38e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.86e-02   4.94e-02   1.49e-06   1.08e-01 100.0%
                          54.3%      45.7%       0.0%
