ARM GAS  /tmp/ccM22it2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"csched-mcpu=cortex-m4.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c"
  20              		.section	.text.__init_Taskcontext,"ax",%progbits
  21              		.align	1
  22              		.global	__init_Taskcontext
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	__init_Taskcontext:
  28              	.LVL0:
  29              	.LFB228:
   1:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** #include <linux/kernel.h>
   2:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** #include <linux/compiler.h>
   3:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** #include <linux/types.h>
   4:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** #include <linux/sched.h>
   5:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** 
   6:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** 
   7:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** extern void __default_Task_return_function(void);
   8:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** 
   9:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** void __init_Taskcontext(struct task_struct* task_data){
  30              		.loc 1 9 55 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  10:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     if(task_data == NULL) return;
  35              		.loc 1 10 5 view .LVU1
  36              		.loc 1 10 7 is_stmt 0 view .LVU2
  37 0000 0146     		mov	r1, r0
  38 0002 E0B1     		cbz	r0, .L1
  11:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     TaskContext* context = (TaskContext*)(&task_data->context);
  39              		.loc 1 11 5 is_stmt 1 view .LVU3
  40              	.LVL1:
  12:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     uint32_t* psp = (uint32_t*)(((uint32_t)task_data->stack_Top) & ~0x7) - 16;
  41              		.loc 1 12 5 view .LVU4
  42              		.loc 1 12 53 is_stmt 0 view .LVU5
  43 0004 036D     		ldr	r3, [r0, #80]
  44              		.loc 1 12 74 view .LVU6
  45 0006 23F00703 		bic	r3, r3, #7
  46 000a 403B     		subs	r3, r3, #64
ARM GAS  /tmp/ccM22it2.s 			page 2


  47              	.LVL2:
  13:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[15] = 0x01000000u; 
  48              		.loc 1 13 5 is_stmt 1 view .LVU7
  49              		.loc 1 13 13 is_stmt 0 view .LVU8
  50 000c 4FF08072 		mov	r2, #16777216
  51 0010 DA63     		str	r2, [r3, #60]
  14:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[14] = task_data->entry; 
  52              		.loc 1 14 5 is_stmt 1 view .LVU9
  53              		.loc 1 14 24 is_stmt 0 view .LVU10
  54 0012 426D     		ldr	r2, [r0, #84]
  55              		.loc 1 14 13 view .LVU11
  56 0014 9A63     		str	r2, [r3, #56]
  15:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[13] = __default_Task_return_function;  
  57              		.loc 1 15 5 is_stmt 1 view .LVU12
  58              		.loc 1 15 13 is_stmt 0 view .LVU13
  59 0016 0A4A     		ldr	r2, .L3
  60 0018 5A63     		str	r2, [r3, #52]
  16:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[12] = 0;         
  61              		.loc 1 16 5 is_stmt 1 view .LVU14
  62              		.loc 1 16 13 is_stmt 0 view .LVU15
  63 001a 0022     		movs	r2, #0
  64 001c 1A63     		str	r2, [r3, #48]
  17:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[11] = 0;         
  65              		.loc 1 17 5 is_stmt 1 view .LVU16
  66              		.loc 1 17 13 is_stmt 0 view .LVU17
  67 001e DA62     		str	r2, [r3, #44]
  18:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[10] = 0;         
  68              		.loc 1 18 5 is_stmt 1 view .LVU18
  69              		.loc 1 18 13 is_stmt 0 view .LVU19
  70 0020 9A62     		str	r2, [r3, #40]
  19:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[9] = 0xFFFFFFFD;       
  71              		.loc 1 19 5 is_stmt 1 view .LVU20
  72              		.loc 1 19 12 is_stmt 0 view .LVU21
  73 0022 6FF00200 		mvn	r0, #2
  74              	.LVL3:
  75              		.loc 1 19 12 view .LVU22
  76 0026 5862     		str	r0, [r3, #36]
  20:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[8] = task_data->arg; 
  77              		.loc 1 20 5 is_stmt 1 view .LVU23
  78              		.loc 1 20 23 is_stmt 0 view .LVU24
  79 0028 886D     		ldr	r0, [r1, #88]
  80              		.loc 1 20 12 view .LVU25
  81 002a 1862     		str	r0, [r3, #32]
  21:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[7] = 0;
  82              		.loc 1 21 5 is_stmt 1 view .LVU26
  83              		.loc 1 21 12 is_stmt 0 view .LVU27
  84 002c DA61     		str	r2, [r3, #28]
  22:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[6] = 0;
  85              		.loc 1 22 5 is_stmt 1 view .LVU28
  86              		.loc 1 22 12 is_stmt 0 view .LVU29
  87 002e 9A61     		str	r2, [r3, #24]
  23:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[5] = 0;
  88              		.loc 1 23 5 is_stmt 1 view .LVU30
  89              		.loc 1 23 12 is_stmt 0 view .LVU31
  90 0030 5A61     		str	r2, [r3, #20]
  24:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[4] = 0;
  91              		.loc 1 24 5 is_stmt 1 view .LVU32
ARM GAS  /tmp/ccM22it2.s 			page 3


  92              		.loc 1 24 12 is_stmt 0 view .LVU33
  93 0032 1A61     		str	r2, [r3, #16]
  25:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[3] = 0;
  94              		.loc 1 25 5 is_stmt 1 view .LVU34
  95              		.loc 1 25 12 is_stmt 0 view .LVU35
  96 0034 DA60     		str	r2, [r3, #12]
  26:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[2] = 0;
  97              		.loc 1 26 5 is_stmt 1 view .LVU36
  98              		.loc 1 26 12 is_stmt 0 view .LVU37
  99 0036 9A60     		str	r2, [r3, #8]
  27:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[1] = 0;
 100              		.loc 1 27 5 is_stmt 1 view .LVU38
 101              		.loc 1 27 12 is_stmt 0 view .LVU39
 102 0038 5A60     		str	r2, [r3, #4]
  28:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     psp[0] = (uint32_t)(psp);
 103              		.loc 1 28 5 is_stmt 1 view .LVU40
 104              		.loc 1 28 12 is_stmt 0 view .LVU41
 105 003a 1B60     		str	r3, [r3]
  29:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     context->psp = (uint32_t)(psp);
 106              		.loc 1 29 5 is_stmt 1 view .LVU42
 107              		.loc 1 29 18 is_stmt 0 view .LVU43
 108 003c 8B64     		str	r3, [r1, #72]
 109              	.LVL4:
 110              	.L1:
  30:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** } 
 111              		.loc 1 30 1 view .LVU44
 112 003e 7047     		bx	lr
 113              	.L4:
 114              		.align	2
 115              	.L3:
 116 0040 00000000 		.word	__default_Task_return_function
 117              		.cfi_endproc
 118              	.LFE228:
 120              		.section	.text.__get_task_using_cpu_core,"ax",%progbits
 121              		.align	1
 122              		.global	__get_task_using_cpu_core
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	__get_task_using_cpu_core:
 128              	.LFB229:
  31:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** 
  32:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** int __get_task_using_cpu_core(void){
 129              		.loc 1 32 36 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
  33:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c ****     return 0;
 134              		.loc 1 33 5 view .LVU46
  34:arch/arm_m/kernel/sched/csched-mcpu=cortex-m4.c **** }
 135              		.loc 1 34 1 is_stmt 0 view .LVU47
 136 0000 0020     		movs	r0, #0
 137 0002 7047     		bx	lr
 138              		.cfi_endproc
 139              	.LFE229:
 141              		.text
ARM GAS  /tmp/ccM22it2.s 			page 4


 142              	.Letext0:
 143              		.file 2 "./include/asm-generic/int-l64.h"
 144              		.file 3 "./include/asm-generic/posix_types.h"
 145              		.file 4 "./include/linux/types.h"
 146              		.file 5 "./include/linux/time64.h"
 147              		.file 6 "./arch/arm_m/include/asm/sched.h"
 148              		.file 7 "./include/linux/sched.h"
ARM GAS  /tmp/ccM22it2.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 csched-mcpu=cortex-m4.c
     /tmp/ccM22it2.s:21     .text.__init_Taskcontext:00000000 $t
     /tmp/ccM22it2.s:27     .text.__init_Taskcontext:00000000 __init_Taskcontext
     /tmp/ccM22it2.s:116    .text.__init_Taskcontext:00000040 $d
     /tmp/ccM22it2.s:121    .text.__get_task_using_cpu_core:00000000 $t
     /tmp/ccM22it2.s:127    .text.__get_task_using_cpu_core:00000000 __get_task_using_cpu_core

UNDEFINED SYMBOLS
__default_Task_return_function
