// Seed: 1318571712
module module_0 (
    input  uwire id_0,
    output tri0  id_1
);
  wire id_3, id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    inout tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    output wire id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12
);
  wire id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  logic id_15;
endmodule
