# aura-core


## develop-env
- vscode
  - [Verilog-HDL/SystemVerilog](https://github.com/mshr-h/vscode-verilog-hdl-support)
- ctags
- [Verible](https://github.com/chipsalliance/verible)
- verilator
- [yosys](https://github.com/YosysHQ/yosys) (with plugin [antmicro/yosys-systemverilog](https://github.com/antmicro/yosys-systemverilog))

## doc
plz see *.drawio.png in rtl

# todo list

## frontend
- nothing

## backend
- deocde
- rename
- dispatch
- issue
- fus
- wb
- rob