module au_plus_top (
    input clk,              // 100MHz clock
    input rst_n,            // reset button (active low)
    output led [8],         // 8 user controllable LEDs
    input usb_rx,           // USB->Serial input
    output usb_tx,          // USB->Serial output
    output color[3][4],     // Color of pixel sent to VGA
    output h_sync,
    output v_sync
  ) {
  
  sig rst;                  // reset signal
  
  .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
    reset_conditioner reset_cond;
    
    .rst(rst) {
      ind_sta_vga_timer timer;
    }
  }
  
  always {
    reset_cond.in = ~rst_n; // input raw inverted reset signal
    rst = reset_cond.out;   // conditioned reset
    
    led = 8h00;             // turn LEDs off
    
    color = {4b1111,4b1111,4b1111};
    h_sync = timer.h_sync;
    v_sync = timer.v_sync;
    led[2] = timer.h_sync;
    led[6] = timer.v_sync;
    
    usb_tx = usb_rx;        // echo the serial data
  }
}