0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Yeom/projects/SNU430.322/project5/project5.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sim_1/imports/project5_files/cpu_tb.v,1557135110,verilog,,,,cpu_tb,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/ALU.v,1557135110,verilog,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/cpu.v,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/opcodes.v,ALU,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/basics.v,1557472931,verilog,,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/constants.v,Latch16;Latch3;MUX16_2_1;MUX16_4_1;MUX2_2_1;MUX2_3_1;SIGN_EXTEND8_16,,,,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/constants.v,1557135110,verilog,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/ALU.v,,,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/control.v,1557554132,verilog,,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/opcodes.v,Control_Unit;microcode;microcodeROM,,,,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/cpu.v,1557473838,verilog,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/memory.v,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/datapath.v;C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/control.v;C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/opcodes.v,cpu,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/datapath.v,1557473018,verilog,,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/regfile.v;C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/opcodes.v;C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/basics.v,Datapath;Memcontroller,,,,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/memory.v,1557146935,verilog,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/regfile.v,,memory,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/opcodes.v,1557223278,verilog,,,,,,,,,,,,
C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/regfile.v,1557473805,verilog,,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sim_1/imports/project5_files/cpu_tb.v,C:/Users/Yeom/projects/SNU430.322/project5/project5.srcs/sources_1/imports/project5_files/basics.v,RF,,,../../../../project5.srcs/sources_1/imports/project5_files,,,,,
