---
title: "Asymmetric-access aware optimization for STT-RAM caches with process variations"
authors: ['Yi Zhou', 'Chao Zhang 0007', 'Guangyu Sun 0003', 'Kun Wang', 'Yu Zhang']
authors-key: ['zhouyi', 'zhangchao', 'sunguangyu', 'wangkun', 'zhangyu']
year: "2013"
article-link: "https://doi.org/10.1145/2483028.2483079"
venue: "ACM Great Lakes Symposium on VLSI"
bibex: "@inproceedings{DBLP:conf/glvlsi/ZhouZSWZ13,
  author    = {Yi Zhou and
               Chao Zhang and
               Guangyu Sun and
               Kun Wang and
               Yu Zhang},
  editor    = {Jose Luis Ayala and
               Alex K. Jones and
               Patrick H. Madden and
               Ayse K. Coskun},
  title     = {Asymmetric-access aware optimization for {STT-RAM} caches with process
               variations},
  booktitle = {Great Lakes Symposium on {VLSI} 2013 (part of ECRC), GLSVLSI'13, Paris,
               France, May 2-4, 2013},
  pages     = {143--148},
  publisher = {{ACM}},
  year      = {2013},
  url       = {https://doi.org/10.1145/2483028.2483079},
  doi       = {10.1145/2483028.2483079},
  timestamp = {Tue, 23 Jul 2019 15:03:09 +0200},
  biburl    = {https://dblp.org/rec/conf/glvlsi/ZhouZSWZ13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}"
---
