
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000781                       # Number of seconds simulated
sim_ticks                                   781115500                       # Number of ticks simulated
final_tick                               2255222897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37828589                       # Simulator instruction rate (inst/s)
host_op_rate                                 37828482                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              301553057                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728852                       # Number of bytes of host memory used
host_seconds                                     2.59                       # Real time elapsed on the host
sim_insts                                    97987200                       # Number of instructions simulated
sim_ops                                      97987200                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       313728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       175744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             489472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       313728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        313728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           975                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                975                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    401640987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    224991054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             626632041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    401640987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        401640987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        79885753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             79885753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        79885753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    401640987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    224991054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706517794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        975                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      975                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  489536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62400                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     61                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     781071500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  975                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.678201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.210564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.628416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1386     47.96%     47.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          845     29.24%     77.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          270      9.34%     86.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      4.64%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           83      2.87%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      1.21%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      1.31%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           25      0.87%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           74      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.859649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.196646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.156402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      1.75%      3.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             7     12.28%     15.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      5.26%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      5.26%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      5.26%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10     17.54%     49.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10     17.54%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      8.77%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      5.26%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      5.26%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      3.51%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      3.51%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.767897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.186811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     64.91%     64.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     28.07%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      5.26%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     93998000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               236273000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12387.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31137.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       621.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    626.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90569.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9555840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5214000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26223600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3576960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            482462820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44118000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              622007220                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.586723                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     70721250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     682177500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12239640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6678375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32760000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2514240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             50856000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            510076755                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             19905750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              635030760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            815.289154                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     30670250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     722763250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                698630000     89.55%     89.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1175500      0.15%     89.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80350000     10.30%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            780155500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          538738000     69.06%     69.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            241410500     30.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18287                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198271                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.842183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    29.085044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   482.914956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.056807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.943193                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1179103                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1179103                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132112                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58736                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2229                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2229                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       190848                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           190848                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       190848                       # number of overall hits
system.cpu.dcache.overall_hits::total          190848                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26852                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26852                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67504                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67504                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          393                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          393                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        94356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          94356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        94356                       # number of overall misses
system.cpu.dcache.overall_misses::total         94356                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    755311000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    755311000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1062978743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1062978743                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10344500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1818289743                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1818289743                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1818289743                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1818289743                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       158964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285204                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285204                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285204                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285204                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.168919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.168919                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534728                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.149886                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.149886                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.330837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330837                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.330837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330837                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28128.668256                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28128.668256                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15746.900080                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15746.900080                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 26321.882952                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 26321.882952                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19270.525913                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19270.525913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19270.525913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19270.525913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          136                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.291706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          136                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13141                       # number of writebacks
system.cpu.dcache.writebacks::total             13141                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17875                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58407                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        76282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        76282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76282                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8977                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9097                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18074                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    264747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    145445806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    145445806                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4915250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4915250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    410192806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410192806                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    410192806                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410192806                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056472                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084287                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063372                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063372                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29491.701014                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29491.701014                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 15988.326481                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15988.326481                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22240.950226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22240.950226                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22695.186788                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22695.186788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22695.186788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22695.186788                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10231                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.893608                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              359640                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10231                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.151989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.428302                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.465306                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.049665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950128                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999792                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            332530                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           332530                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       148939                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          148939                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       148939                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           148939                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       148939                       # number of overall hits
system.cpu.icache.overall_hits::total          148939                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12207                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12207                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12207                       # number of overall misses
system.cpu.icache.overall_misses::total         12207                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    566802986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    566802986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    566802986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    566802986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    566802986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    566802986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161146                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161146                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161146                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161146                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161146                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075751                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075751                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075751                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075751                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075751                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075751                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46432.619481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46432.619481                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46432.619481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46432.619481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46432.619481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46432.619481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                44                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.681818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1967                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1967                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1967                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10240                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10240                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    456709511                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    456709511                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    456709511                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    456709511                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    456709511                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    456709511                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063545                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 44600.538184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44600.538184                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 44600.538184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44600.538184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 44600.538184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44600.538184                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7771                       # number of replacements
system.l2.tags.tagsinuse                 16225.915008                       # Cycle average of tags in use
system.l2.tags.total_refs                       18217                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7771                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.344229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9827.093790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        983.179577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4060.211561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   923.349497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   432.080583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990351                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16042                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          760                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    683407                       # Number of tag accesses
system.l2.tags.data_accesses                   683407                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5322                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7006                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12328                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13141                       # number of Writeback hits
system.l2.Writeback_hits::total                 13141                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8534                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8534                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15540                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20862                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5322                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15540                       # number of overall hits
system.l2.overall_hits::total                   20862                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4903                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2188                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7091                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 560                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4903                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2748                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7651                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4903                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2748                       # number of overall misses
system.l2.overall_misses::total                  7651                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    390443750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    185507500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       575951250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     45017999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45017999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    390443750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    230525499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        620969249                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    390443750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    230525499                       # number of overall miss cycles
system.l2.overall_miss_latency::total       620969249                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10225                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19419                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13141                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13141                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18288                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28513                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18288                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28513                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.479511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.237981                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365158                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.571429                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061579                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.479511                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.150262                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268334                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.479511                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.150262                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268334                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79633.642668                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84784.049360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81222.852912                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 80389.283929                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80389.283929                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79633.642668                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83888.463974                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81161.841459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79633.642668                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83888.463974                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81161.841459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  975                       # number of writebacks
system.l2.writebacks::total                       975                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2188                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7091                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            560                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7651                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    328998750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    158160500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487159250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        72003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        72003                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     38063501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38063501                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    328998750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    196224001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    525222751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    328998750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    196224001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    525222751                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.479511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.237981                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365158                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061579                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.479511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.150262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268334                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.479511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.150262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268334                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67101.519478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72285.420475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68701.064730                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67970.537500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67970.537500                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67101.519478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71406.113901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68647.595216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67101.519478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71406.113901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68647.595216                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7091                       # Transaction distribution
system.membus.trans_dist::ReadResp               7088                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               975                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               559                       # Transaction distribution
system.membus.trans_dist::ReadExResp              559                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16285                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       551808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       551816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  551816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8631                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8631    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8631                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14673000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40894746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          239763                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       200317                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        10995                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       170752                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80481                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.133269                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13846                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          442                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181738                       # DTB read hits
system.switch_cpus.dtb.read_misses               3108                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59677                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136495                       # DTB write hits
system.switch_cpus.dtb.write_misses              1138                       # DTB write misses
system.switch_cpus.dtb.write_acv                   54                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25179                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318233                       # DTB hits
system.switch_cpus.dtb.data_misses               4246                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84856                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57809                       # ITB hits
system.switch_cpus.itb.fetch_misses              1055                       # ITB misses
system.switch_cpus.itb.fetch_acv                   25                       # ITB acv
system.switch_cpus.itb.fetch_accesses           58864                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1562231                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       384830                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1250061                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              239763                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94327                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                699168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31736                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          344                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        26307                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161146                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1126581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.109606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.449873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           893661     79.33%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14795      1.31%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27582      2.45%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17622      1.56%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45119      4.00%     88.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10355      0.92%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18213      1.62%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8165      0.72%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91069      8.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1126581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.153475                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.800177                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           294403                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        633657                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            150570                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         33398                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14552                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11242                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1340                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1065006                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4322                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14552                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           312354                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          117929                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       386779                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165461                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        129505                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1011182                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1239                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          19275                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8275                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          67785                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       675351                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1296428                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1293216                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2795                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493757                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           181592                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31889                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3569                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218451                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        37979                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20088                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             924554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            870968                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1525                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       224561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       128085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18418                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1126581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.773107                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.448196                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       774727     68.77%     68.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       134130     11.91%     80.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        70689      6.27%     86.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61315      5.44%     92.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        45360      4.03%     96.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        20730      1.84%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13135      1.17%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4345      0.39%     99.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2150      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1126581                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1325      4.42%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          16058     53.61%     58.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12569     41.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        514936     59.12%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          755      0.09%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1249      0.14%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194326     22.31%     81.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139681     16.04%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         870968                       # Type of FU issued
system.switch_cpus.iq.rate                   0.557516                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29952                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034389                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2891321                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1172786                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       826121                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8672                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4464                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4103                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895936                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4524                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7479                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        51229                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1014                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18044                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16692                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14552                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           66921                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         17500                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       971448                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189591                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146847                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21808                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1187                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         16019                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1014                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3637                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13620                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        857915                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        186020                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13052                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19738                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324076                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117280                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138056                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.549160                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 837657                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                830224                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            400486                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            532415                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.531435                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.752206                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       220681                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12460                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1087963                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.681843                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.667321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       819082     75.29%     75.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124159     11.41%     86.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50744      4.66%     91.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19310      1.77%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        22476      2.07%     95.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7730      0.71%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        10521      0.97%     96.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4965      0.46%     97.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28976      2.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1087963                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741820                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741820                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267165                       # Number of memory references committed
system.switch_cpus.commit.loads                138362                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98736                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712596                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15136      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433486     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142550     19.22%     79.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129149     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741820                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28976                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2004275                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1964053                       # The number of ROB writes
system.switch_cpus.timesIdled                    6266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  435650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727144                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.148448                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.148448                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.465452                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.465452                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1140940                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572496                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2681                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25394                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19434                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19431                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13141                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9094                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70196                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       654272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2011400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2665672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              15                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41677    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41677                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33980000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16333238                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27879253                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009877                       # Number of seconds simulated
sim_ticks                                  9876835000                       # Number of ticks simulated
final_tick                               2265817397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               20420028                       # Simulator instruction rate (inst/s)
host_op_rate                                 20419998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2016259181                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732948                       # Number of bytes of host memory used
host_seconds                                     4.90                       # Real time elapsed on the host
sim_insts                                   100029146                       # Number of instructions simulated
sim_ops                                     100029146                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       492864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       258752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             751616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       492864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        492864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1327936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1327936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         20749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              20749                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     49901006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     26197866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76098872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     49901006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49901006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       134449548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134449548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       134449548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     49901006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     26197866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210548420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40717                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    40717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 748352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1747840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  751616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2605888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     51                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           42                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1664                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    9876687000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                40717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    159                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.397064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.866327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.898388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2199     35.87%     35.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1297     21.16%     57.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          379      6.18%     63.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      3.82%     67.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          138      2.25%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           75      1.22%     70.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      0.95%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           52      0.85%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1698     27.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6130                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.195455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.349028                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            386     87.73%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5      1.14%     88.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             5      1.14%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      1.36%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      1.36%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      1.59%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      1.36%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      2.05%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.68%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.23%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.23%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.23%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.23%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.23%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           440                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      62.068182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     29.932411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    107.640399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           331     75.23%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            18      4.09%     79.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             7      1.59%     80.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.91%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             5      1.14%     82.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.68%     83.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      0.23%     83.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            5      1.14%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           12      2.73%     87.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           15      3.41%     91.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            5      1.14%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.68%     92.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.23%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.45%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            4      0.91%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.68%     95.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            1      0.23%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            2      0.45%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            6      1.36%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.45%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.23%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.45%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.23%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.23%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.45%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            2      0.45%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           440                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    167451250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               386695000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   58465000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14320.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33070.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     188267.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 38865960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 21206625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                84427200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107334720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            742497600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2129141520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4953234750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             8076708375                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            710.466811                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8082637250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     329680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1465687750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 47174400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25740000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               113427600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               79924320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            742497600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2155061700                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4930497750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             8094323370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            712.016312                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8089838750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     329680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1455864250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       74                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       5803                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1442     40.37%     40.37% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.67%     41.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      10      0.28%     41.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2096     58.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3572                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1441     49.42%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.82%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       10      0.34%     50.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1441     49.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2916                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               9293866500     94.09%     94.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                16609500      0.17%     94.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 3491000      0.04%     94.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               563715000      5.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           9877682000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999307                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.687500                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.816349                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          1      5.56%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          3     16.67%     27.78% # number of syscalls executed
system.cpu.kern.syscall::6                          1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::17                         4     22.22%     55.56% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     77.78% # number of syscalls executed
system.cpu.kern.syscall::71                         1      5.56%     83.33% # number of syscalls executed
system.cpu.kern.syscall::144                        1      5.56%     88.89% # number of syscalls executed
system.cpu.kern.syscall::256                        1      5.56%     94.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   170      4.18%      4.18% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.22%      4.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3305     81.24%     85.64% # number of callpals executed
system.cpu.kern.callpal::rdps                     115      2.83%     88.47% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     88.50% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     88.52% # number of callpals executed
system.cpu.kern.callpal::rti                      233      5.73%     94.25% # number of callpals executed
system.cpu.kern.callpal::callsys                   41      1.01%     95.26% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.07%     95.33% # number of callpals executed
system.cpu.kern.callpal::rdunique                 189      4.65%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4068                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               371                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 199                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  32                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 210                      
system.cpu.kern.mode_good::user                   199                      
system.cpu.kern.mode_good::idle                    11                      
system.cpu.kern.mode_switch_good::kernel     0.566038                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.343750                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.697674                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1192848500     12.08%     12.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            271869500      2.75%     14.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8412964000     85.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      170                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18523                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              376164                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.307941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1820459                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1820459                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       249171                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          249171                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       126588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         126588                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         5158                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5158                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         5246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5246                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       375759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           375759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       375759                       # number of overall hits
system.cpu.dcache.overall_hits::total          375759                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26942                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26942                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        36726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36726                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          653                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          653                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        63668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63668                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        63668                       # number of overall misses
system.cpu.dcache.overall_misses::total         63668                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    697653251                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    697653251                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1023540291                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1023540291                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     12533250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12533250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1721193542                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1721193542                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1721193542                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1721193542                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       276113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       276113                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       163314                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       163314                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         5811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5811                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         5246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       439427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       439427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       439427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       439427                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.097576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097576                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.224880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.224880                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.112373                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.112373                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.144889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.144889                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.144889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.144889                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 25894.634808                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25894.634808                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27869.637069                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27869.637069                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 19193.338438                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19193.338438                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27033.887385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27033.887385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27033.887385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27033.887385                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        64708                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          121                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3225                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.064496                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        12178                       # number of writebacks
system.cpu.dcache.writebacks::total             12178                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        14601                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14601                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        30966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30966                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          198                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          198                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        45567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        45567                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        45567                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        45567                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        12341                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12341                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         5760                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5760                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18101                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18101                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          443                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          443                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          922                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    337899751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    337899751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    168548560                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    168548560                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      8243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8243500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    506448311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    506448311                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    506448311                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    506448311                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     96345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     96345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     80211500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     80211500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    176557000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    176557000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.044695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044695                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.035269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.078300                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078300                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.041192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.041192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041192                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27380.256948                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27380.256948                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 29261.902778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29261.902778                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18117.582418                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18117.582418                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 27979.023866                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27979.023866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 27979.023866                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27979.023866                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 201138.830898                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201138.830898                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 181064.334086                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 181064.334086                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 191493.492408                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 191493.492408                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             31093                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.985931                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              266427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31093                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.568713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.985931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            577409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           577409                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       239194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          239194                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       239194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           239194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       239194                       # number of overall hits
system.cpu.icache.overall_hits::total          239194                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        33950                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33950                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        33950                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33950                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        33950                       # number of overall misses
system.cpu.icache.overall_misses::total         33950                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1078117969                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1078117969                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1078117969                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1078117969                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1078117969                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1078117969                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       273144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       273144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       273144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       273144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       273144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       273144                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.124293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.124293                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.124293                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.124293                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.124293                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.124293                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 31756.052106                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31756.052106                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 31756.052106                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31756.052106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 31756.052106                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31756.052106                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2136                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.434783                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2830                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2830                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2830                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2830                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2830                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2830                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        31120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        31120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        31120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        31120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        31120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        31120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    917567274                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    917567274                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    917567274                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    917567274                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    917567274                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    917567274                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.113933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.113933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.113933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.113933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.113933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.113933                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 29484.809576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29484.809576                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 29484.809576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29484.809576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 29484.809576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29484.809576                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  525                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 525                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20411                       # Transaction distribution
system.iobus.trans_dist::WriteResp                443                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1279898                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116724598                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1401000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20069512                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5562482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5562482                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4293925604                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4293925604                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5562482                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5562482                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5562482                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5562482                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120923.521739                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120923.521739                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215040.344752                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215040.344752                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120923.521739                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120923.521739                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120923.521739                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120923.521739                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         37858                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5454                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.941327                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3151482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3151482                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3255565628                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3255565628                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3151482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3151482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3151482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3151482                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68510.478261                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68510.478261                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163039.144030                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163039.144030                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68510.478261                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68510.478261                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68510.478261                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68510.478261                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      8369                       # number of replacements
system.l2.tags.tagsinuse                 13769.740410                       # Cycle average of tags in use
system.l2.tags.total_refs                       17261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.062493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5670.190221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        585.960796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3184.071873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2707.214052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1622.303467                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.346081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.035764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.194340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.165235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.099018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.840438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         14670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.895386                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1006866                       # Number of tag accesses
system.l2.tags.data_accesses                  1006866                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        23386                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10230                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33616                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12178                       # number of Writeback hits
system.l2.Writeback_hits::total                 12178                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4231                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         23386                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14461                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37847                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        23386                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14461                       # number of overall hits
system.l2.overall_hits::total                   37847                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7701                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2563                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10264                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1499                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1499                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7701                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4062                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11763                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7701                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4062                       # number of overall misses
system.l2.overall_misses::total                 11763                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    640435750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    224230000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       864665750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    116530231                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     116530231                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    640435750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    340760231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        981195981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    640435750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    340760231                       # number of overall miss cycles
system.l2.overall_miss_latency::total       981195981                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        31087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        12793                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43880                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12178                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12178                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         5730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5730                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        31087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49610                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        31087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49610                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.247724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.200344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.233911                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.696970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.696970                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.261606                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261606                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.247724                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.219295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237109                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.247724                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.219295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237109                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83162.673679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87487.319547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84242.571122                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 77738.646431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77738.646431                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83162.673679                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83889.766371                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83413.753379                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83162.673679                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83889.766371                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83413.753379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  781                       # number of writebacks
system.l2.writebacks::total                       781                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7701                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2563                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10264                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1499                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1499                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4062                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4062                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11763                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          479                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          479                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          443                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          443                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          922                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          922                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    543904250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    191978000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    735882250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       416518                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       416518                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     97928269                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     97928269                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    543904250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    289906269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    833810519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    543904250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    289906269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    833810519                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     89639500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     89639500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     74452500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     74452500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    164092000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    164092000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.247724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.200344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.233911                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.696970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.696970                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.261606                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261606                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.247724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.219295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.247724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.219295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237109                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70627.743150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74903.628560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71695.464731                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18109.478261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18109.478261                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 65329.065377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65329.065377                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 70627.743150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71370.327179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70884.172320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 70627.743150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71370.327179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70884.172320                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 187138.830898                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 187138.830898                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 168064.334086                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168064.334086                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 177973.969631                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 177973.969631                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               10789                       # Transaction distribution
system.membus.trans_dist::ReadResp              10790                       # Transaction distribution
system.membus.trans_dist::WriteReq                443                       # Transaction distribution
system.membus.trans_dist::WriteResp               443                       # Transaction distribution
system.membus.trans_dist::Writeback             20749                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1480                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1480                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        26198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       801664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       803242                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3359146                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               46                       # Total snoops (count)
system.membus.snoop_fanout::samples             53506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   53506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               53506                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1614000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           218488264                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20219488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           64297463                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          358642                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       270823                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        16513                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       227363                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          140079                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     61.610288                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           35023                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1176                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               309025                       # DTB read hits
system.switch_cpus.dtb.read_misses               2992                       # DTB read misses
system.switch_cpus.dtb.read_acv                    29                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            56766                       # DTB read accesses
system.switch_cpus.dtb.write_hits              178892                       # DTB write hits
system.switch_cpus.dtb.write_misses               925                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31612                       # DTB write accesses
system.switch_cpus.dtb.data_hits               487917                       # DTB hits
system.switch_cpus.dtb.data_misses               3917                       # DTB misses
system.switch_cpus.dtb.data_acv                    93                       # DTB access violations
system.switch_cpus.dtb.data_accesses            88378                       # DTB accesses
system.switch_cpus.itb.fetch_hits               66906                       # ITB hits
system.switch_cpus.itb.fetch_misses              5369                       # ITB misses
system.switch_cpus.itb.fetch_acv                   92                       # ITB acv
system.switch_cpus.itb.fetch_accesses           72275                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  3165149                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       920914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1967408                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              358642                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       175102                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                966544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           51052                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 70                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1458                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       396033                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        10447                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            273147                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         11419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      2321049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.847637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.173227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1943591     83.74%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            30758      1.33%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            46073      1.99%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            31651      1.36%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            62009      2.67%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            22961      0.99%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            33686      1.45%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            17966      0.77%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           132354      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2321049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.113310                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.621585                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           803528                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1171354                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            294128                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         28994                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          23045                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        24277                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2524                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1764629                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          8157                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          23045                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           824310                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          282131                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       771350                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            301722                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        118491                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1695473                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1827                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           9256                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7836                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          49166                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      1180894                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       2096056                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      2094593                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         1190                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        957577                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           223313                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        51694                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         6855                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            225697                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       324545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       191475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        66124                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        37280                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1554745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        58731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1502124                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1673                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       287942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       139542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        38191                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      2321049                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.647175                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.379338                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1718547     74.04%     74.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       234486     10.10%     84.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       123116      5.30%     89.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        94370      4.07%     93.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        75521      3.25%     96.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        35542      1.53%     98.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        23777      1.02%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9680      0.42%     99.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         6010      0.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2321049                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3920      9.96%      9.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.01%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21682     55.11%     65.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13739     34.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           21      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        955013     63.58%     63.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2451      0.16%     63.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          553      0.04%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           13      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       329294     21.92%     85.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       182673     12.16%     97.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        32096      2.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1502124                       # Type of FU issued
system.switch_cpus.iq.rate                   0.474582                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               39344                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026192                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      5360546                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1900001                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1452849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         5768                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         3129                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2672                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1538379                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3068                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        15388                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        63189                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1746                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        22239                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          525                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        14414                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          23045                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          207327                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         54824                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1644406                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         6530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        324545                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       191475                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        46154                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         52768                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1746                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         6705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        14485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21190                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1485141                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        313862                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        16983                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 30930                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               494283                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           218586                       # Number of branches executed
system.switch_cpus.iew.exec_stores             180421                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.469217                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1463844                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1455521                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            711142                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            919650                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.459859                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.773275                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       292080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        20540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        19835                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      2269631                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.593606                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.601449                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1790858     78.91%     78.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       221851      9.77%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        86371      3.81%     92.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        42427      1.87%     94.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        28218      1.24%     95.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        17229      0.76%     96.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11703      0.52%     96.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        11634      0.51%     97.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        59340      2.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2269631                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      1347267                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1347267                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 430591                       # Number of memory references committed
system.switch_cpus.commit.loads                261355                       # Number of loads committed
system.switch_cpus.commit.membars                9918                       # Number of memory barriers committed
system.switch_cpus.commit.branches             197111                       # Number of branches committed
system.switch_cpus.commit.fp_insts               2621                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           1295149                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        24139                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        21759      1.62%      1.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       849284     63.04%     64.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2364      0.18%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     64.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          521      0.04%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           11      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       271273     20.14%     85.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       169949     12.61%     97.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        32096      2.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1347267                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         59340                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3827049                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             3330394                       # The number of ROB writes
system.switch_cpus.timesIdled                   20296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  844100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             16588521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             1325529                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1325529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.387838                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.387838                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.418789                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.418789                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1918692                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1060978                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              1172                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1121                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           66032                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          27464                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              44438                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44412                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               443                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              443                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12178                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        19994                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              33                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             33                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5730                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        62208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        51153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                113361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1989632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1967658                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3957290                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           20092                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            82816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.241982                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428286                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62776     75.80%     75.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20040     24.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              82816                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43787500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            28500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48158974                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29116786                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.995675                       # Number of seconds simulated
sim_ticks                                2995675413500                       # Number of ticks simulated
final_tick                               5261492811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347825                       # Simulator instruction rate (inst/s)
host_op_rate                                   347825                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              269757599                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762644                       # Number of bytes of host memory used
host_seconds                                 11105.06                       # Real time elapsed on the host
sim_insts                                  3862619374                       # Number of instructions simulated
sim_ops                                    3862619374                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst    109178112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1869685568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1978863680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst    109178112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     109178112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    901772736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       901772736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1705908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     29213837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30919745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14090199                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14090199                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     36445241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    624128221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             660573462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     36445241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36445241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       301024848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            301024848                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       301024848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     36445241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    624128221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            961598310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    30919746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   14091863                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30919746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 14091863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1963951936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14911808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               901104064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1978863744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            901879232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 232997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12120                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          292                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1695497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1992253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1598773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2712738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1274779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2759735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            999602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2139279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1760976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2685429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1216399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2784308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1367613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2824298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1832595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            180455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1318111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            195850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1724718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            226573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1772335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            271411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1101427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1782248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           207095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1773267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1819771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           252667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           984646                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2995675583000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30919746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             14091863                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                19306273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8772830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1811826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  792611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 297884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 337382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 538581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 673024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 765638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 822035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 844104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 852723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 855560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 872766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 894909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 974868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 935414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 935832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 975769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 838240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 831697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 824890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15404927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.983082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.008548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.964917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5318216     34.52%     34.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7156032     46.45%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1250655      8.12%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       678406      4.40%     93.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       322631      2.09%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       203865      1.32%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       158966      1.03%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       136675      0.89%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       179481      1.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15404927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       823362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.270078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.717977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        779916     94.72%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         9848      1.20%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        29269      3.55%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         2402      0.29%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1164      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          758      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        823362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       823362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.100317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.042922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.636461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        823350    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        823362                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 507966099750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1083342643500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               153433745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16553.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35303.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       655.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       300.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    660.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    301.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 20672365                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 8689208                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66553.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              58110885000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              31707328125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            118431175200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            44112237120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         196405872000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1974942903555                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          71823950250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2495534351250                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            829.894529                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 100204494000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  100032400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2795439781000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              58436433720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              31884958875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            121123345200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            47311808400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         196405872000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1975482118710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          71350954500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2501995491405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            832.043193                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  99439060500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  100032400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2796207181750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       26                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                   12652452                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  3248888     40.73%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      10      0.00%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    3067      0.04%     40.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 4725568     59.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              7977533                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   3248888     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       10      0.00%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     3067      0.05%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  3248888     49.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               6500853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1859188121500     62.06%     62.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9689500      0.00%     62.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1367924000      0.05%     62.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            1135106557500     37.89%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2995672292500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.687513                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.814895                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         64     26.02%     26.02% # number of syscalls executed
system.cpu.kern.syscall::4                          2      0.81%     26.83% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.41%     27.24% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.41%     27.64% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.41%     28.05% # number of syscalls executed
system.cpu.kern.syscall::71                        63     25.61%     53.66% # number of syscalls executed
system.cpu.kern.syscall::73                        55     22.36%     76.02% # number of syscalls executed
system.cpu.kern.syscall::74                        59     23.98%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    246                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                740232      7.54%      7.54% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      7.54% # number of callpals executed
system.cpu.kern.callpal::swpipl               6888644     70.21%     77.75% # number of callpals executed
system.cpu.kern.callpal::rdps                    6267      0.06%     77.82% # number of callpals executed
system.cpu.kern.callpal::rti                  1085812     11.07%     88.88% # number of callpals executed
system.cpu.kern.callpal::callsys              1082563     11.03%     99.92% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                8078      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                9811598                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           1826039                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1084275                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             1084277                      
system.cpu.kern.mode_good::user               1084275                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch_good::kernel     0.593786                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       1715941951000     57.28%     57.28% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1279028977500     42.70%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            701364000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                   740232                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          47519279                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1076279122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          47519279                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.649315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5261840979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5261840979                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    715487526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       715487526                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    348374353                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      348374353                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      6563496                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      6563496                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      5856353                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      5856353                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1063861879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1063861879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1063861879                       # number of overall hits
system.cpu.dcache.overall_hits::total      1063861879                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    217195316                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     217195316                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9998259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9998259                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data       104902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       104902                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data          220                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          220                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    227193575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      227193575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    227193575                       # number of overall misses
system.cpu.dcache.overall_misses::total     227193575                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 13204467724097                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 13204467724097                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 472790627261                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 472790627261                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   1403581249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1403581249                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data      2880501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      2880501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 13677258351358                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 13677258351358                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 13677258351358                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 13677258351358                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    932682842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    932682842                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    358372612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    358372612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      6668398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      6668398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      5856573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      5856573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1291055454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1291055454                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1291055454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1291055454                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.232872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.232872                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.027899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027899                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.015731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015731                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000038                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000038                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.175975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.175975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.175975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.175975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 60795.361370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60795.361370                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 47287.295444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47287.295444                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 13379.928400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13379.928400                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 13093.186364                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 13093.186364                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 60200.902914                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60200.902914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 60200.902914                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60200.902914                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196932184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8427297                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4358688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          168899                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.181528                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    49.895482                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     28315894                       # number of writebacks
system.cpu.dcache.writebacks::total          28315894                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data    174656712                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    174656712                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      5094634                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5094634                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        26015                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        26015                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data    179751346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    179751346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data    179751346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    179751346                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     42538604                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     42538604                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4903625                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4903625                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        78887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        78887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data          220                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          220                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     47442229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     47442229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     47442229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     47442229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3238                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3238                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         3385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3385                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 2466521112607                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2466521112607                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 267164524003                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 267164524003                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    922365251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    922365251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data      2550499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      2550499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2733685636610                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2733685636610                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2733685636610                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2733685636610                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     28012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     28012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    716106000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    716106000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    744118000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    744118000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.045609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045609                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.013683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.011830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000038                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036747                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 57983.123109                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57983.123109                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54483.065896                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54483.065896                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 11692.233841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11692.233841                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 11593.177273                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11593.177273                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 57621.357475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57621.357475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 57621.357475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57621.357475                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190557.823129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190557.823129                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 221156.886967                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 221156.886967                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 219828.064993                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 219828.064993                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          21944992                       # number of replacements
system.cpu.icache.tags.tagsinuse           491.609875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           504383870                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          21944992                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.984008                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   491.609875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.960176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1077770952                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1077770952                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    504377542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       504377542                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    504377542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        504377542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    504377542                       # number of overall hits
system.cpu.icache.overall_hits::total       504377542                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     23534779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      23534779                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     23534779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       23534779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     23534779                       # number of overall misses
system.cpu.icache.overall_misses::total      23534779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 453055307628                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 453055307628                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 453055307628                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 453055307628                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 453055307628                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 453055307628                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    527912321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    527912321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    527912321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    527912321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    527912321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    527912321                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.044581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044581                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.044581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.044581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044581                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19250.459400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19250.459400                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19250.459400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19250.459400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19250.459400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19250.459400                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1903                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.716667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      1588468                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1588468                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst      1588468                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1588468                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst      1588468                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1588468                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     21946311                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     21946311                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     21946311                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     21946311                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     21946311                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     21946311                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 387622693270                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 387622693270                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 387622693270                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 387622693270                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 387622693270                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 387622693270                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.041572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.041572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.041572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041572                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17662.316608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17662.316608                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 17662.316608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17662.316608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 17662.316608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17662.316608                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   106496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  157                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 157                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4902                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3238                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          384                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   10118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           78                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        25172                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       106576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   131748                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6176000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              312000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             9589411                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3532000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1688000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1674                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1674                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                15066                       # Number of tag accesses
system.iocache.tags.data_accesses               15066                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           10                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               10                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1664                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1664                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           10                       # number of demand (read+write) misses
system.iocache.demand_misses::total                10                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           10                       # number of overall misses
system.iocache.overall_misses::total               10                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      1199992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      1199992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    348334419                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    348334419                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      1199992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      1199992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      1199992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      1199992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           10                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             10                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1664                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           10                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              10                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           10                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             10                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119999.200000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119999.200000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 209335.588341                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 209335.588341                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 119999.200000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 119999.200000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2665                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  373                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.144772                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1664                       # number of writebacks
system.iocache.writebacks::total                 1664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           10                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1664                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           10                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           10                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       671992                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       671992                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    261806419                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    261806419                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       671992                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       671992                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       671992                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67199.200000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 157335.588341                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 157335.588341                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67199.200000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67199.200000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  37366488                       # number of replacements
system.l2.tags.tagsinuse                 16364.188746                       # Cycle average of tags in use
system.l2.tags.total_refs                    39580796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37366488                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.059259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11131.081725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         76.152106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         69.757711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1567.056627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3520.140577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.679387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.095646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.214852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998791                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4558                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991882                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1606788593                       # Number of tag accesses
system.l2.tags.data_accesses               1606788593                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     20239103                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data     16173789                       # number of ReadReq hits
system.l2.ReadReq_hits::total                36412892                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         28315894                       # number of Writeback hits
system.l2.Writeback_hits::total              28315894                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          852                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  852                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data          219                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                219                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data      2131620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2131620                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      20239103                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      18305409                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38544512                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     20239103                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     18305409                       # number of overall hits
system.l2.overall_hits::total                38544512                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1705909                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     26442957                       # number of ReadReq misses
system.l2.ReadReq_misses::total              28148866                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          259                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                259                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      2771639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2771639                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1705909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     29214596                       # number of demand (read+write) misses
system.l2.demand_misses::total               30920505                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1705909                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     29214596                       # number of overall misses
system.l2.overall_misses::total              30920505                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 152787583750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 2250987618000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    2403775201750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data      2055434                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2055434                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 238743578219                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  238743578219                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 152787583750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2489731196219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2642518779969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 152787583750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2489731196219                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2642518779969                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     21945012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     42616746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            64561758                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     28315894                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          28315894                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         1111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1111                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data          220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            220                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4903259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4903259                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     21945012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     47520005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69465017                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     21945012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     47520005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69465017                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.077736                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.620483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.435999                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.233123                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.233123                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.004545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.004545                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.565265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.565265                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.077736                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.614785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.445123                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.077736                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.614785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.445123                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 89563.736254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 85126.168681                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85395.099105                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  7936.038610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7936.038610                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86138.049803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86138.049803                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 89563.736254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 85222.167584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85461.695401                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 89563.736254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 85222.167584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85461.695401                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             14088535                       # number of writebacks
system.l2.writebacks::total                  14088535                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1705909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     26442957                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         28148866                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          259                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           259                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      2771638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2771638                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1705909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     29214595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30920504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1705909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     29214595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30920504                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          147                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          147                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3238                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3238                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         3385                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3385                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 131097594250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1921602738501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 2052700332751                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      4584258                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4584258                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 204024353531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 204024353531                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst 131097594250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 2125627092032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2256724686282                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst 131097594250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 2125627092032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2256724686282                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     25954000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     25954000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    674012000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    674012000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    699966000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    699966000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.077736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.620483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.435999                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.233123                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.233123                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.004545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.004545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.565264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.565264                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.077736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.614785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.445123                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.077736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.614785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.445123                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76849.113435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72669.737295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72923.020514                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17699.837838                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17699.837838                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73611.472180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73611.472180                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 76849.113435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 72759.081275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72984.731629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 76849.113435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 72759.081275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72984.731629                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 176557.823129                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 176557.823129                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 208156.886967                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208156.886967                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 206784.638109                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 206784.638109                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            28149023                       # Transaction distribution
system.membus.trans_dist::ReadResp           28148296                       # Transaction distribution
system.membus.trans_dist::WriteReq               3238                       # Transaction distribution
system.membus.trans_dist::WriteResp              3238                       # Transaction distribution
system.membus.trans_dist::Writeback          14090199                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1664                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1664                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              291                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             292                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2771606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2771606                       # Transaction distribution
system.membus.trans_dist::BadAddressError          726                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75928610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio         1452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     75936832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75941834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       212992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        25172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2880529920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2880555092                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2880768084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               10                       # Total snoops (count)
system.membus.snoop_fanout::samples          45016024                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                45016024    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            45016024                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7469500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        109429128189                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1000999                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1718000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy       164502125959                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       583451159                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    446191958                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      9982244                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    297442154                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       232442909                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     78.147265                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        50554844                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect      1650240                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1001469613                       # DTB read hits
system.switch_cpus.dtb.read_misses           28707574                       # DTB read misses
system.switch_cpus.dtb.read_acv                   225                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        525538126                       # DTB read accesses
system.switch_cpus.dtb.write_hits           378515975                       # DTB write hits
system.switch_cpus.dtb.write_misses            263860                       # DTB write misses
system.switch_cpus.dtb.write_acv                  121                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        63709901                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1379985588                       # DTB hits
system.switch_cpus.dtb.data_misses           28971434                       # DTB misses
system.switch_cpus.dtb.data_acv                   346                       # DTB access violations
system.switch_cpus.dtb.data_accesses        589248027                       # DTB accesses
system.switch_cpus.itb.fetch_hits           235204351                       # ITB hits
system.switch_cpus.itb.fetch_misses           7855675                       # ITB misses
system.switch_cpus.itb.fetch_acv               999615                       # ITB acv
system.switch_cpus.itb.fetch_accesses       243060026                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               5989955504                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles   1037772826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             4863522628                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           583451159                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    282997753                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            3299025441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        52816118                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles             351069                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       620177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles   1240588812                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         3854                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         527912325                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6185248                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             656                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   5604770313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.867747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.275557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       4761576661     84.96%     84.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         55507169      0.99%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         76477068      1.36%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         55741683      0.99%     88.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        112132567      2.00%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         51091039      0.91%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58064594      1.04%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         37973009      0.68%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        396206523      7.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   5604770313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.097405                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.811946                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        792836563                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    4070888436                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         592738269                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     122750162                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       25556883                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50739229                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        852087                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     4520524348                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         41166                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       25556883                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        858775436                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1194266753                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles   2175421774                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         645575694                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     705173773                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4404016414                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        259285                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       95279906                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      485824120                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       15438692                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   3312910835                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5820013438                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4524731040                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1293359365                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2968567863                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        344342971                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts    117046950                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      7903260                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         907751811                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1028621927                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    392723942                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     65920953                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38363415                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4117180473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     94296861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        4023209672                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       628066                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    448887106                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    303502513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     64215360                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   5604770313                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.717819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.504579                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   4109977509     73.33%     73.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    547146661      9.76%     83.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    275872166      4.92%     88.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    214927596      3.83%     91.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    204401780      3.65%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    132892001      2.37%     97.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     65493818      1.17%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27964398      0.50%     99.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     26094384      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   5604770313                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4311794      2.50%      2.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%      2.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      19016945     11.02%     13.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp           159      0.00%     13.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     50049188     29.01%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     42.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       70533604     40.89%     83.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      28596347     16.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       194130      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1945906098     48.37%     48.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6974992      0.17%     48.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     48.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    373579216      9.29%     57.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      5412889      0.13%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       293760      0.01%     57.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    176403105      4.38%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       122089      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1050402252     26.11%     88.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    384285403      9.55%     98.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     79635738      1.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4023209672                       # Type of FU issued
system.switch_cpus.iq.rate                   0.671659                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           172508041                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042878                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  11680891084                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3410989041                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2945705611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2143434680                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1250272026                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    995163012                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3078107798                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1117415785                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     40325075                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    112970424                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       399721                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      1181649                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     27405577                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4573                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     27700870                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       25556883                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       662412323                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     492775366                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4351283202                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5308168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1028621927                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    392723942                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     80981306                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        4245549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     485472510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      1181649                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5306048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     17462386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     22768434                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    4006987606                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1035190440                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     16222066                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             139805868                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1416194597                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        423273694                       # Number of branches executed
system.switch_cpus.iew.exec_stores          381004157                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.668951                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3971690841                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3940868623                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2253947557                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        3021335954                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.657913                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.746010                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    444783058                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     30081501                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     21783520                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   5535292235                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.700769                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.888550                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   4442289906     80.25%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    424364874      7.67%     87.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    162320054      2.93%     90.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     87251962      1.58%     92.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     62815674      1.13%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     32630863      0.59%     94.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     48347400      0.87%     95.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38471364      0.70%     95.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    236800138      4.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   5535292235                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   3878962931                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3878962931                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1280969869                       # Number of memory references committed
system.switch_cpus.commit.loads             915651504                       # Number of loads committed
system.switch_cpus.commit.membars            10822854                       # Number of memory barriers committed
system.switch_cpus.commit.branches          404472104                       # Number of branches committed
system.switch_cpus.commit.fp_insts          962109840                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        3149883664                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     43830970                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    116566814      3.01%      3.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1831664682     47.22%     50.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6594787      0.17%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     50.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    369776425      9.53%     59.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      5408857      0.14%     60.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt       293575      0.01%     60.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    175688670      4.53%     64.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv       122029      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    926474358     23.88%     88.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    366737036      9.45%     97.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     79635698      2.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3878962931                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     236800138                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           9585230497                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8717058050                       # The number of ROB writes
system.switch_cpus.timesIdled                12012188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               385185191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1395323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          3762590228                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3762590228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.591977                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.591977                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.628150                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.628150                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4390753593                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2153044777                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1130921240                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        958459063                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1515524193                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       59068203                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           64563214                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          64562485                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3238                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3238                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         28315894                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1111                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4903259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4903259                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError          726                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     43891322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    123365344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             167256666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1404480704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4853476756                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6257957460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2983                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         97788602                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.000017                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               97786926    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1676      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97788602                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        77210976000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       33266249729                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       75893698173                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001357                       # Number of seconds simulated
sim_ticks                                  1357098000                       # Number of ticks simulated
final_tick                               5262849909000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              996833593                       # Simulator instruction rate (inst/s)
host_op_rate                                996831778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              350139264                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762644                       # Number of bytes of host memory used
host_seconds                                     3.88                       # Real time elapsed on the host
sim_insts                                  3863594560                       # Number of instructions simulated
sim_ops                                    3863594560                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       463168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       700160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1163328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       463168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        463168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       305920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          305920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        10940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          4780                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4780                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    341292965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    515924421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             857217386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    341292965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        341292965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       225422188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225422188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       225422188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    341292965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    515924421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1082639574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       18176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4780                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1161536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  305344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1163264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               305920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              360                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1357091500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4780                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.476696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.665399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   249.791178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3601     50.25%     50.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1850     25.82%     76.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          651      9.08%     85.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          270      3.77%     88.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          177      2.47%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           97      1.35%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           88      1.23%     93.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      0.74%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          379      5.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7166                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.715753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.643085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.655795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             12      4.11%      4.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            78     26.71%     30.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            50     17.12%     47.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            42     14.38%     62.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            28      9.59%     71.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      7.19%     79.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      5.14%     84.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           15      5.14%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      4.45%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      2.74%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.34%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      1.37%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      1.03%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           292                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              253     86.64%     86.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      1.37%     88.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27      9.25%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.03%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.68%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.68%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           292                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    279498750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               619792500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   90745000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15400.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34150.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       855.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    857.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    13261                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2485                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      59117.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    68.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              58133058480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              31719426750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            118484925000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            44125760880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         196494361440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1975756902885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          71922800250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           2496637235685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            829.887395                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    159065250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      45240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1150131250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              58468314240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              31902354000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            121210814400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            47329097040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         196494361440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1976334150150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          71416443000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           2503155534270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            832.054090                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    103674750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      45240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1205892750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3893                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1014     46.97%     46.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.37%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.09%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1135     52.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2159                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1012     49.75%     49.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.39%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.10%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1012     49.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2034                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1123949000     82.71%     82.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6009000      0.44%     83.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1773500      0.13%     83.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               227229000     16.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1358960500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998028                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.891630                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.942103                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      4.17%      4.17% # number of syscalls executed
system.cpu.kern.syscall::3                          2      8.33%     12.50% # number of syscalls executed
system.cpu.kern.syscall::4                          4     16.67%     29.17% # number of syscalls executed
system.cpu.kern.syscall::6                          2      8.33%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      4.17%     41.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      4.17%     45.83% # number of syscalls executed
system.cpu.kern.syscall::33                         1      4.17%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      4.17%     66.67% # number of syscalls executed
system.cpu.kern.syscall::54                         1      4.17%     70.83% # number of syscalls executed
system.cpu.kern.syscall::59                         1      4.17%     75.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5     20.83%     95.83% # number of syscalls executed
system.cpu.kern.syscall::74                         1      4.17%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     24                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   116      4.91%      4.91% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.25%      5.16% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1950     82.49%     87.65% # number of callpals executed
system.cpu.kern.callpal::rdps                      13      0.55%     88.20% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.04%     88.24% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.04%     88.28% # number of callpals executed
system.cpu.kern.callpal::rti                      199      8.42%     96.70% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.69%     98.39% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.38%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                  29      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   2364                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               315                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 187                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 187                      
system.cpu.kern.mode_good::user                   187                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.593651                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745020                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          950384500     69.93%     69.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            408576000     30.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      116                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             20773                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              284756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.378248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1446469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1446469                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       166549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          166549                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        80879                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          80879                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         3132                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         3132                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         3315                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3315                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       247428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           247428                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       247428                       # number of overall hits
system.cpu.dcache.overall_hits::total          247428                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36732                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        65252                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65252                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          564                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          564                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       101984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         101984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       101984                       # number of overall misses
system.cpu.dcache.overall_misses::total        101984                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1897367746                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1897367746                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3033593899                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3033593899                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     26289500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26289500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   4930961645                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4930961645                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   4930961645                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4930961645                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       203281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       203281                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       146131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       146131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         3696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         3696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         3316                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3316                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       349412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       349412                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       349412                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       349412                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.180696                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.180696                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.446531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.446531                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152597                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152597                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000302                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000302                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.291873                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.291873                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.291873                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.291873                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 51654.354405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51654.354405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 46490.435527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46490.435527                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 46612.588652                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 46612.588652                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48350.345593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48350.345593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48350.345593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48350.345593                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       234269                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.927648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13247                       # number of writebacks
system.cpu.dcache.writebacks::total             13247                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25717                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        55839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55839                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          214                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          214                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        81556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81556                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        81556                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81556                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        11015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11015                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9413                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          350                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          350                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        20428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        20428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        20428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        20428                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    593248253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    593248253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    467182931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    467182931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     13456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     13456000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1060431184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1060431184                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1060431184                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1060431184                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67447500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     29958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     29958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97405500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97405500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.054186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.064415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.094697                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.094697                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000302                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.058464                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.058464                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058464                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53858.216341                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53858.216341                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 49631.672262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49631.672262                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 38445.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38445.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 51910.670844                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51910.670844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 51910.670844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51910.670844                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224825                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223567.164179                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223567.164179                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224436.635945                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224436.635945                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             13468                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.805536                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              192349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.758870                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.805536                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            425973                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           425973                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       190541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          190541                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       190541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           190541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       190541                       # number of overall hits
system.cpu.icache.overall_hits::total          190541                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        15707                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15707                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        15707                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15707                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        15707                       # number of overall misses
system.cpu.icache.overall_misses::total         15707                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    806904741                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    806904741                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    806904741                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    806904741                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    806904741                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    806904741                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       206248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206248                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       206248                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206248                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       206248                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206248                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.076156                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.076156                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.076156                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.076156                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.076156                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.076156                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 51372.301585                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51372.301585                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 51372.301585                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51372.301585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 51372.301585                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51372.301585                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1874                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.244898                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2231                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2231                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2231                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2231                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2231                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        13476                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13476                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        13476                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13476                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        13476                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13476                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    668750757                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    668750757                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    668750757                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    668750757                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    668750757                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    668750757                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.065339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065339                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.065339                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065339                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.065339                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065339                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49625.315895                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49625.315895                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 49625.315895                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49625.315895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 49625.315895                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49625.315895                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 134                       # Transaction distribution
system.iobus.trans_dist::WriteResp                134                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     868                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              734000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18356                       # number of replacements
system.l2.tags.tagsinuse                 16242.401612                       # Cycle average of tags in use
system.l2.tags.total_refs                    16178322                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34444                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    469.699280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10830.756859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         43.525629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         41.354577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2127.559013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3199.205535                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.661057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.129856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.195264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991358                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16088                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          961                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981934                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    787322                       # Number of tag accesses
system.l2.tags.data_accesses                   787322                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         6220                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5134                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13247                       # number of Writeback hits
system.l2.Writeback_hits::total                 13247                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         4697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4697                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6220                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9831                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16051                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6220                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9831                       # number of overall hits
system.l2.overall_hits::total                   16051                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7236                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         6228                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 13464                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         4714                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4714                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7236                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        10942                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18178                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7236                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        10942                       # number of overall misses
system.l2.overall_misses::total                 18178                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    589820250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    540157000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1129977250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    407096248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     407096248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    589820250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    947253248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1537073498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    589820250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    947253248                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1537073498                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        13456                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        11362                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24818                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13247                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13247                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9411                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        13456                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        20773                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34229                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        13456                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        20773                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34229                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.537753                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.548143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.542509                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.400000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.500903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.500903                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.537753                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.526741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.531070                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.537753                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.526741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.531070                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 81511.919569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86730.411047                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83925.820707                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        31499                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        31499                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 86358.983454                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86358.983454                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 81511.919569                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86570.393712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84556.799318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 81511.919569                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86570.393712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84556.799318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4780                       # number of writebacks
system.l2.writebacks::total                      4780                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         6228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            13464                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4714                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4714                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        10942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        10942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18178                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          134                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    498989250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    462190000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    961179250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        36002                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    348781252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    348781252                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    498989250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    810971252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1309960502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    498989250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    810971252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1309960502                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28216000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28216000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91463500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91463500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.537753                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.548143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.542509                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.500903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500903                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.537753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.526741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.531070                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.537753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.526741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.531070                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68959.266169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74211.624920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71388.833185                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 73988.386084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73988.386084                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 68959.266169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 74115.449826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72062.960832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 68959.266169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 74115.449826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72062.960832                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210825                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210825                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210567.164179                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210567.164179                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210745.391705                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210745.391705                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               13764                       # Transaction distribution
system.membus.trans_dist::ReadResp              13765                       # Transaction distribution
system.membus.trans_dist::WriteReq                134                       # Transaction distribution
system.membus.trans_dist::WriteResp               134                       # Transaction distribution
system.membus.trans_dist::Writeback              4780                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4712                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4712                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        41141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        42009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1469248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1469808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1469808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             23394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   23394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               23394                       # Request fanout histogram
system.membus.reqLayer0.occupancy              670500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47132500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           97453996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          295555                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       239210                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12858                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       212841                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          113156                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     53.164569                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           20418                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          573                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               244033                       # DTB read hits
system.switch_cpus.dtb.read_misses               3163                       # DTB read misses
system.switch_cpus.dtb.read_acv                    19                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            73159                       # DTB read accesses
system.switch_cpus.dtb.write_hits              159485                       # DTB write hits
system.switch_cpus.dtb.write_misses              1361                       # DTB write misses
system.switch_cpus.dtb.write_acv                   50                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           31913                       # DTB write accesses
system.switch_cpus.dtb.data_hits               403518                       # DTB hits
system.switch_cpus.dtb.data_misses               4524                       # DTB misses
system.switch_cpus.dtb.data_acv                    69                       # DTB access violations
system.switch_cpus.dtb.data_accesses           105072                       # DTB accesses
system.switch_cpus.itb.fetch_hits               75057                       # ITB hits
system.switch_cpus.itb.fetch_misses              2690                       # ITB misses
system.switch_cpus.itb.fetch_acv                   52                       # ITB acv
system.switch_cpus.itb.fetch_accesses           77747                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2714196                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       529765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1579217                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              295555                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       133574                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1222729                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           38692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 50                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          486                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       222550                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            206248                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          8568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1995018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.791580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.121142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1696162     85.02%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            21263      1.07%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            36847      1.85%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            25204      1.26%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            53004      2.66%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            14774      0.74%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            23297      1.17%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            12756      0.64%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           111711      5.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1995018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.108892                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.581836                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           409745                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1328011                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            199603                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         39772                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          17887                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        15929                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1485                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1376812                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4177                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          17887                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           431478                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          445666                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       672047                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            216206                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        211734                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1312666                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1115                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27832                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          12945                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         128395                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       888269                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1662754                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1659160                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         3147                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        676030                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           212236                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39560                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         4512                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            264656                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       240734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       170878                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        47368                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        25560                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            1203775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        38741                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           1155586                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1488                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       267332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       148373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        25986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1995018                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.579236                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.322650                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1534038     76.89%     76.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       179495      9.00%     85.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        90823      4.55%     90.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        74025      3.71%     94.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        57590      2.89%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        28198      1.41%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        18143      0.91%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         9486      0.48%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3220      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1995018                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3583      9.92%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18757     51.95%     61.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13766     38.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          493      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        705641     61.06%     61.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1190      0.10%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1315      0.11%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            5      0.00%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.02%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       259180     22.43%     83.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       163125     14.12%     97.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        24389      2.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1155586                       # Type of FU issued
system.switch_cpus.iq.rate                   0.425756                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               36106                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.031245                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      4333972                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1506105                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1093880                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         9811                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         5027                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4629                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        1186072                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            5127                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        10196                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        58114                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1320                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        21098                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          347                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31452                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          17887                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          254015                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        139966                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      1266336                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         5756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        240734                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       170878                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        30826                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        137058                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1320                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         5903                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        16597                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       1141178                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        248440                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14407                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 23820                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               409707                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           166889                       # Number of branches executed
system.switch_cpus.iew.exec_stores             161267                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.420448                       # Inst execution rate
system.switch_cpus.iew.wb_sent                1106600                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               1098509                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            553507                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            737832                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.404727                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.750180                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       265186                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        12755                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        15292                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1949293                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.509274                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.499208                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1600904     82.13%     82.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       160032      8.21%     90.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        61384      3.15%     93.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        26257      1.35%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        27049      1.39%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        11821      0.61%     96.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        11127      0.57%     97.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         8662      0.44%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        42057      2.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1949293                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       992724                       # Number of instructions committed
system.switch_cpus.commit.committedOps         992724                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 332400                       # Number of memory references committed
system.switch_cpus.commit.loads                182620                       # Number of loads committed
system.switch_cpus.commit.membars                6312                       # Number of memory barriers committed
system.switch_cpus.commit.branches             145317                       # Number of branches committed
system.switch_cpus.commit.fp_insts               4403                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            954654                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        13448                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        18030      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       608551     61.30%     63.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1130      0.11%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1299      0.13%     63.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     63.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            2      0.00%     63.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     63.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.02%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       188932     19.03%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       150144     15.12%     97.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        24389      2.46%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       992724                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         42057                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              3145259                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             2561927                       # The number of ROB writes
system.switch_cpus.timesIdled                    9097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  719178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              975186                       # Number of Instructions Simulated
system.switch_cpus.committedOps                975186                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.783260                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.783260                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.359291                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.359291                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1494567                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          770402                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              3032                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2772                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           33407                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19520                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              25138                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             25139                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               134                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              134                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13247                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9411                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        55673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 82606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       861248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2177840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3039088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              20                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            47936                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47936    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47936                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           37282000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21648743                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          33197001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
