{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677317505981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677317505981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 15:01:45 2023 " "Processing started: Sat Feb 25 15:01:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677317505981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677317505981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM -c PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677317505981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677317506428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkduty.v 1 1 " "Found 1 design units, including 1 entities, in source file clkduty.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkduty " "Found entity 1: clkduty" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677317506509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677317506509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.v 1 1 " "Found 1 design units, including 1 entities, in source file count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677317506510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677317506510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clkduty " "Elaborating entity \"clkduty\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677317506551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clkduty.v(16) " "Verilog HDL assignment warning at clkduty.v(16): truncated value with size 32 to match size of target (1)" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677317506551 "|clkduty"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[7\] duty\[7\]~_emulated duty\[7\]~1 " "Register \"duty\[7\]\" is converted into an equivalent circuit using register \"duty\[7\]~_emulated\" and latch \"duty\[7\]~1\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[6\] duty\[6\]~_emulated duty\[6\]~6 " "Register \"duty\[6\]\" is converted into an equivalent circuit using register \"duty\[6\]~_emulated\" and latch \"duty\[6\]~6\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[5\] duty\[5\]~_emulated duty\[5\]~11 " "Register \"duty\[5\]\" is converted into an equivalent circuit using register \"duty\[5\]~_emulated\" and latch \"duty\[5\]~11\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[4\] duty\[4\]~_emulated duty\[4\]~16 " "Register \"duty\[4\]\" is converted into an equivalent circuit using register \"duty\[4\]~_emulated\" and latch \"duty\[4\]~16\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[3\] duty\[3\]~_emulated duty\[3\]~21 " "Register \"duty\[3\]\" is converted into an equivalent circuit using register \"duty\[3\]~_emulated\" and latch \"duty\[3\]~21\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[2\] duty\[2\]~_emulated duty\[2\]~26 " "Register \"duty\[2\]\" is converted into an equivalent circuit using register \"duty\[2\]~_emulated\" and latch \"duty\[2\]~26\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[1\] duty\[1\]~_emulated duty\[1\]~31 " "Register \"duty\[1\]\" is converted into an equivalent circuit using register \"duty\[1\]~_emulated\" and latch \"duty\[1\]~31\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty\[0\] duty\[0\]~_emulated duty\[0\]~36 " "Register \"duty\[0\]\" is converted into an equivalent circuit using register \"duty\[0\]~_emulated\" and latch \"duty\[0\]~36\"" {  } { { "clkduty.v" "" { Text "M:/GitHub/PWM-Generator-FPGA/Quartus Files/clkduty.v" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1677317506927 "|clkduty|duty[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1677317506927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677317507166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677317507166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677317507217 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677317507217 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677317507217 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677317507217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677317507256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 15:01:47 2023 " "Processing ended: Sat Feb 25 15:01:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677317507256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677317507256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677317507256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677317507256 ""}
