
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 4.63

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.68 source latency add_result[13]$_DFF_PN0_/CLK ^
  -0.67 target latency final_exp[3]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[12]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.16    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.16    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.22    1.36 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.74    0.63    0.44    1.80 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.64    0.02    1.82 ^ result[12]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.02    0.46 ^ clkbuf_4_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    0.14    0.09    0.21    0.67 ^ clkbuf_4_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.68 ^ result[12]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.68   clock reconvergence pessimism
                          0.33    1.01   library removal time
                                  1.01   data required time
-----------------------------------------------------------------------------
                                  1.01   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: valid_in (input port clocked by core_clock)
Endpoint: valid_stage1$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ valid_in (in)
                                         valid_in (net)
                  0.00    0.00    0.20 ^ input66/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.10    0.56    0.76 ^ input66/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net67 (net)
                  0.10    0.00    0.76 ^ valid_stage1$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.01    0.46 ^ clkbuf_4_13_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.12    0.08    0.21    0.67 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_13_0_clk (net)
                  0.08    0.00    0.67 ^ valid_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.67   clock reconvergence pessimism
                         -0.03    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.16    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.16    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.22    1.36 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.74    0.63    0.44    1.80 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.65    0.05    1.85 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.01   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.13    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_b_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    1.23 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.23 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.25    1.47 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.47 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.54 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    1.54 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.27    0.31    1.85 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.27    0.00    1.85 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.17    0.14    1.99 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.17    0.00    1.99 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.06    0.21    0.39    2.38 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    2.38 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.23    2.61 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    2.61 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.69 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.69 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.04 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.04 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.16    0.38    3.42 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.16    0.00    3.42 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.10    0.37    0.37    3.80 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.37    0.00    3.80 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    3.99 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    3.99 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.24    4.23 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.14    0.00    4.23 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.33    4.56 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    4.56 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.24    4.80 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.80 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.24    0.16    4.96 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.96 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.19    0.40    5.36 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.19    0.00    5.36 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    5.65 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.66 v _2267_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.44    0.22    5.87 ^ _2267_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _0071_ (net)
                  0.44    0.00    5.87 ^ aligned_b_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.01   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.13    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ aligned_b_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.17   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -5.87   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.16    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.16    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.18    0.18    0.22    1.36 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.18    0.00    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.74    0.63    0.44    1.80 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.65    0.05    1.85 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.01   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.13    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.09   10.58   library recovery time
                                 10.58   data required time
-----------------------------------------------------------------------------
                                 10.58   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_b_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.03    1.23 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.23 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.25    1.47 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.47 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.54 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.08    0.00    1.54 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.27    0.31    1.85 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.27    0.00    1.85 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.17    0.14    1.99 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.17    0.00    1.99 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.06    0.21    0.39    2.38 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.21    0.00    2.38 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.29    0.23    2.61 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.29    0.00    2.61 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.69 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.69 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.04 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.04 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.04    0.16    0.38    3.42 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.16    0.00    3.42 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.10    0.37    0.37    3.80 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.37    0.00    3.80 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    3.99 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    3.99 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.24    4.23 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.14    0.00    4.23 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.15    0.33    4.56 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.15    0.00    4.56 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.24    4.80 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.80 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.24    0.16    4.96 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.96 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.19    0.40    5.36 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.19    0.00    5.36 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.29    5.65 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.66 v _2267_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.44    0.22    5.87 ^ _2267_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _0071_ (net)
                  0.44    0.00    5.87 ^ aligned_b_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.87   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.02    0.62    0.44   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.63    0.01   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.13    0.09    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.09    0.00   10.67 ^ aligned_b_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.17   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -5.87   data arrival time
-----------------------------------------------------------------------------
                                  4.63   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.9135059118270874

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6834

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.23461224138736725

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8702

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[22]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    1.20 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    1.48 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.28    1.75 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.29    2.04 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.20    2.24 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.27    2.52 v _3636_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.27    2.78 v _3098_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    3.01 v _3099_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.36    3.38 ^ _3100_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_2)
   0.31    3.69 ^ _3107_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    3.91 ^ _3270_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    4.13 ^ _3339_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.08    4.20 v _3340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.31    4.51 ^ _3344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.20    4.71 ^ _3349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    4.86 v _3350_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.17    5.03 ^ _3351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.17    5.20 ^ _3352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.20 ^ final_mant[22]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           5.20   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.45   10.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.23   10.68 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.68 ^ final_mant[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.68   clock reconvergence pessimism
  -0.11   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -5.20   data arrival time
---------------------------------------------------------
           5.37   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_stage1$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_stage2$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ valid_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    1.04 v valid_stage1$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    1.04 v valid_stage2$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.04   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.45    0.45 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.67 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.67 ^ valid_stage2$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.67   clock reconvergence pessimism
   0.06    0.73   library hold time
           0.73   data required time
---------------------------------------------------------
           0.73   data required time
          -1.04   data arrival time
---------------------------------------------------------
           0.31   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.6734

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.6766

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.8717

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
4.6294

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
78.842584

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-02   5.17e-03   1.00e-07   3.18e-02  20.7%
Combinational          5.26e-02   3.30e-02   4.68e-07   8.56e-02  55.8%
Clock                  2.67e-02   9.41e-03   4.65e-08   3.61e-02  23.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-01   4.76e-02   6.15e-07   1.54e-01 100.0%
                          69.0%      31.0%       0.0%
