// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _getTowerPeaks3x4_HH_
#define _getTowerPeaks3x4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "bitonic_1_8.h"

namespace ap_rtl {

struct getTowerPeaks3x4 : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > towerETRegions_0_0;
    sc_in< sc_lv<16> > towerETRegions_0_1;
    sc_in< sc_lv<16> > towerETRegions_0_2;
    sc_in< sc_lv<16> > towerETRegions_0_3;
    sc_in< sc_lv<16> > towerETRegions_1_0;
    sc_in< sc_lv<16> > towerETRegions_1_1;
    sc_in< sc_lv<16> > towerETRegions_1_2;
    sc_in< sc_lv<16> > towerETRegions_1_3;
    sc_in< sc_lv<16> > towerETRegions_2_0;
    sc_in< sc_lv<16> > towerETRegions_2_1;
    sc_in< sc_lv<16> > towerETRegions_2_2;
    sc_in< sc_lv<16> > towerETRegions_2_3;
    sc_out< sc_lv<16> > ap_return_0;
    sc_out< sc_lv<16> > ap_return_1;
    sc_out< sc_lv<16> > ap_return_2;
    sc_out< sc_lv<16> > ap_return_3;
    sc_out< sc_lv<16> > ap_return_4;
    sc_out< sc_lv<16> > ap_return_5;
    sc_out< sc_lv<16> > ap_return_6;
    sc_out< sc_lv<16> > ap_return_7;
    sc_out< sc_lv<16> > ap_return_8;
    sc_out< sc_lv<16> > ap_return_9;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    getTowerPeaks3x4(sc_module_name name);
    SC_HAS_PROCESS(getTowerPeaks3x4);

    ~getTowerPeaks3x4();

    sc_trace_file* mVcdFile;

    bitonic_1_8* grp_bitonic_1_8_fu_120;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_s_fu_160_p2;
    sc_signal< sc_lv<1> > tmp_s_reg_1017;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_fu_166_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_reg_1023;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_0_fu_174_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_0_reg_1029;
    sc_signal< sc_lv<1> > tmp_1_fu_182_p2;
    sc_signal< sc_lv<1> > tmp_1_reg_1035;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_3_fu_188_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_3_reg_1044;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_2_fu_196_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_2_reg_1050;
    sc_signal< sc_lv<1> > tmp_11_1_fu_204_p2;
    sc_signal< sc_lv<1> > tmp_11_1_reg_1056;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_5_fu_210_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_5_reg_1062;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_4_fu_218_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_4_reg_1068;
    sc_signal< sc_lv<1> > tmp_16_1_fu_226_p2;
    sc_signal< sc_lv<1> > tmp_16_1_reg_1074;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_7_fu_232_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_7_reg_1080;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_6_fu_240_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_6_reg_1086;
    sc_signal< sc_lv<1> > tmp_11_2_fu_248_p2;
    sc_signal< sc_lv<1> > tmp_11_2_reg_1092;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_9_fu_254_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_9_reg_1100;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_8_fu_262_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_8_reg_1106;
    sc_signal< sc_lv<1> > tmp_16_2_fu_270_p2;
    sc_signal< sc_lv<1> > tmp_16_2_reg_1112;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_1_fu_276_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_1_reg_1118;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_2_fu_284_p3;
    sc_signal< sc_lv<16> > Cluster_1_Deposits_1_2_reg_1124;
    sc_signal< sc_lv<1> > tmp_55_i_fu_292_p2;
    sc_signal< sc_lv<1> > tmp_55_i_reg_1130;
    sc_signal< sc_lv<1> > tmp_55_1_i_fu_298_p2;
    sc_signal< sc_lv<1> > tmp_55_1_i_reg_1140;
    sc_signal< sc_lv<1> > tmp_59_i_fu_304_p2;
    sc_signal< sc_lv<1> > tmp_59_i_reg_1150;
    sc_signal< sc_lv<1> > tmp_59_1_i_fu_310_p2;
    sc_signal< sc_lv<1> > tmp_59_1_i_reg_1160;
    sc_signal< sc_lv<1> > tmp_63_i_fu_316_p2;
    sc_signal< sc_lv<1> > tmp_63_i_reg_1170;
    sc_signal< sc_lv<1> > tmp_63_1_i_fu_322_p2;
    sc_signal< sc_lv<1> > tmp_63_1_i_reg_1180;
    sc_signal< sc_logic > grp_bitonic_1_8_fu_120_ap_start;
    sc_signal< sc_logic > grp_bitonic_1_8_fu_120_ap_done;
    sc_signal< sc_logic > grp_bitonic_1_8_fu_120_ap_idle;
    sc_signal< sc_logic > grp_bitonic_1_8_fu_120_ap_ready;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re;
    sc_signal< sc_lv<1> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea;
    sc_signal< sc_lv<1> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea;
    sc_signal< sc_lv<1> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea;
    sc_signal< sc_lv<1> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re;
    sc_signal< sc_lv<2> > grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_0;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_1;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_2;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_3;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_4;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_5;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_6;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_7;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_8;
    sc_signal< sc_lv<16> > grp_bitonic_1_8_fu_120_ap_return_9;
    sc_signal< sc_logic > grp_bitonic_1_8_fu_120_ap_ce;
    sc_signal< sc_lv<1> > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_reg_grp_bitonic_1_8_fu_120_ap_start;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<1> > ap_NS_fsm_state2;
    sc_signal< sc_lv<1> > Cluster_1_Eta_1_rea_fu_328_p2;
    sc_signal< sc_lv<1> > Cluster_1_Eta_7_rea_fu_373_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta_2_rea_fu_347_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_0_rea_fu_337_p1;
    sc_signal< sc_lv<1> > not_tmp_55_i_fu_455_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta_3_rea_fu_340_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_1_rea_1_fu_333_p1;
    sc_signal< sc_lv<1> > Cluster_1_Phi_3_rea_fu_354_p2;
    sc_signal< sc_lv<1> > not_tmp_55_1_i_fu_494_p2;
    sc_signal< sc_lv<2> > Cluster_1_Eta_6_rea_fu_382_p1;
    sc_signal< sc_lv<2> > Cluster_1_Eta_4_rea_fu_366_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_7_rea_1_fu_378_p1;
    sc_signal< sc_lv<2> > Cluster_1_Eta_5_rea_fu_359_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_10_re_fu_420_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_8_rea_fu_392_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi_8_rea_fu_399_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_11_re_fu_413_p3;
    sc_signal< sc_lv<2> > Cluster_1_Eta_9_rea_fu_385_p3;
    sc_signal< sc_lv<2> > Cluster_1_Phi_9_rea_fu_406_p3;
    sc_signal< sc_lv<16> > p_read2_read_i_fu_427_p3;
    sc_signal< sc_lv<16> > p_read3_read1_i_fu_465_p3;
    sc_signal< sc_lv<1> > tmp_72_i_fu_657_p2;
    sc_signal< sc_lv<2> > p_read19_read_i_fu_475_p3;
    sc_signal< sc_lv<2> > p_read18_read_i_fu_437_p3;
    sc_signal< sc_lv<1> > p_read35_i_fu_489_p2;
    sc_signal< sc_lv<1> > p_read34_i_fu_451_p2;
    sc_signal< sc_lv<16> > p_read_read2_i_fu_432_p3;
    sc_signal< sc_lv<16> > p_read1_read3_i_fu_470_p3;
    sc_signal< sc_lv<1> > tmp_72_1_i_fu_717_p2;
    sc_signal< sc_lv<2> > p_read17_read_i_fu_482_p3;
    sc_signal< sc_lv<2> > p_read16_read_i_fu_444_p3;
    sc_signal< sc_lv<1> > p_read8_i_fu_499_p2;
    sc_signal< sc_lv<1> > p_read_i_fu_460_p2;
    sc_signal< sc_lv<16> > p_read6_read4_i_fu_505_p3;
    sc_signal< sc_lv<16> > p_read7_read5_i_fu_543_p3;
    sc_signal< sc_lv<1> > tmp_77_i_fu_777_p2;
    sc_signal< sc_lv<2> > p_read23_read_i_fu_553_p3;
    sc_signal< sc_lv<2> > p_read22_read_i_fu_515_p3;
    sc_signal< sc_lv<2> > p_17_i_fu_567_p3;
    sc_signal< sc_lv<2> > p_i_fu_529_p3;
    sc_signal< sc_lv<16> > p_read4_read6_i_fu_510_p3;
    sc_signal< sc_lv<16> > p_read5_read7_i_fu_548_p3;
    sc_signal< sc_lv<1> > tmp_77_1_i_fu_837_p2;
    sc_signal< sc_lv<2> > p_read21_read_i_fu_560_p3;
    sc_signal< sc_lv<2> > p_read20_read_i_fu_522_p3;
    sc_signal< sc_lv<2> > p_18_i_fu_574_p3;
    sc_signal< sc_lv<2> > p_16_i_fu_536_p3;
    sc_signal< sc_lv<16> > p_read10_read8_i_fu_581_p3;
    sc_signal< sc_lv<16> > p_read11_read9_i_fu_619_p3;
    sc_signal< sc_lv<1> > tmp_82_i_fu_897_p2;
    sc_signal< sc_lv<2> > p_read27_read_i_fu_629_p3;
    sc_signal< sc_lv<2> > p_read26_read_i_fu_591_p3;
    sc_signal< sc_lv<2> > p_read10_i_fu_643_p3;
    sc_signal< sc_lv<2> > p_read9_i_fu_605_p3;
    sc_signal< sc_lv<16> > p_read8_read_i_fu_586_p3;
    sc_signal< sc_lv<16> > p_read9_read_i_fu_624_p3;
    sc_signal< sc_lv<1> > tmp_82_1_i_fu_957_p2;
    sc_signal< sc_lv<2> > p_read25_read_i_fu_636_p3;
    sc_signal< sc_lv<2> > p_read24_read_i_fu_598_p3;
    sc_signal< sc_lv<2> > p_read41_i_fu_650_p3;
    sc_signal< sc_lv<2> > p_read40_i_fu_612_p3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Cluster_1_Deposits_0_fu_174_p3();
    void thread_Cluster_1_Deposits_1_1_fu_276_p3();
    void thread_Cluster_1_Deposits_1_2_fu_284_p3();
    void thread_Cluster_1_Deposits_1_fu_166_p3();
    void thread_Cluster_1_Deposits_2_fu_196_p3();
    void thread_Cluster_1_Deposits_3_fu_188_p3();
    void thread_Cluster_1_Deposits_4_fu_218_p3();
    void thread_Cluster_1_Deposits_5_fu_210_p3();
    void thread_Cluster_1_Deposits_6_fu_240_p3();
    void thread_Cluster_1_Deposits_7_fu_232_p3();
    void thread_Cluster_1_Deposits_8_fu_262_p3();
    void thread_Cluster_1_Deposits_9_fu_254_p3();
    void thread_Cluster_1_Eta_0_rea_fu_337_p1();
    void thread_Cluster_1_Eta_10_re_fu_420_p3();
    void thread_Cluster_1_Eta_11_re_fu_413_p3();
    void thread_Cluster_1_Eta_1_rea_1_fu_333_p1();
    void thread_Cluster_1_Eta_1_rea_fu_328_p2();
    void thread_Cluster_1_Eta_2_rea_fu_347_p3();
    void thread_Cluster_1_Eta_3_rea_fu_340_p3();
    void thread_Cluster_1_Eta_4_rea_fu_366_p3();
    void thread_Cluster_1_Eta_5_rea_fu_359_p3();
    void thread_Cluster_1_Eta_6_rea_fu_382_p1();
    void thread_Cluster_1_Eta_7_rea_1_fu_378_p1();
    void thread_Cluster_1_Eta_7_rea_fu_373_p2();
    void thread_Cluster_1_Eta_8_rea_fu_392_p3();
    void thread_Cluster_1_Eta_9_rea_fu_385_p3();
    void thread_Cluster_1_Phi_3_rea_fu_354_p2();
    void thread_Cluster_1_Phi_8_rea_fu_399_p3();
    void thread_Cluster_1_Phi_9_rea_fu_406_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_NS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_0();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_3();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_1_4();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_2();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_3();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_4();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_5();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_6();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_7();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_8();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Deposits_9();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_0_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_10_re();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_11_re();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_1_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_2_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_3_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_4_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_5_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_6_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_7_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_8_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Eta_9_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_0_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_10_re();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_11_re();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_1_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_2_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_3_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_4_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_5_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_6_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_7_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_8_rea();
    void thread_grp_bitonic_1_8_fu_120_Cluster_1_Phi_9_rea();
    void thread_grp_bitonic_1_8_fu_120_ap_ce();
    void thread_grp_bitonic_1_8_fu_120_ap_start();
    void thread_not_tmp_55_1_i_fu_494_p2();
    void thread_not_tmp_55_i_fu_455_p2();
    void thread_p_16_i_fu_536_p3();
    void thread_p_17_i_fu_567_p3();
    void thread_p_18_i_fu_574_p3();
    void thread_p_i_fu_529_p3();
    void thread_p_read10_i_fu_643_p3();
    void thread_p_read10_read8_i_fu_581_p3();
    void thread_p_read11_read9_i_fu_619_p3();
    void thread_p_read16_read_i_fu_444_p3();
    void thread_p_read17_read_i_fu_482_p3();
    void thread_p_read18_read_i_fu_437_p3();
    void thread_p_read19_read_i_fu_475_p3();
    void thread_p_read1_read3_i_fu_470_p3();
    void thread_p_read20_read_i_fu_522_p3();
    void thread_p_read21_read_i_fu_560_p3();
    void thread_p_read22_read_i_fu_515_p3();
    void thread_p_read23_read_i_fu_553_p3();
    void thread_p_read24_read_i_fu_598_p3();
    void thread_p_read25_read_i_fu_636_p3();
    void thread_p_read26_read_i_fu_591_p3();
    void thread_p_read27_read_i_fu_629_p3();
    void thread_p_read2_read_i_fu_427_p3();
    void thread_p_read34_i_fu_451_p2();
    void thread_p_read35_i_fu_489_p2();
    void thread_p_read3_read1_i_fu_465_p3();
    void thread_p_read40_i_fu_612_p3();
    void thread_p_read41_i_fu_650_p3();
    void thread_p_read4_read6_i_fu_510_p3();
    void thread_p_read5_read7_i_fu_548_p3();
    void thread_p_read6_read4_i_fu_505_p3();
    void thread_p_read7_read5_i_fu_543_p3();
    void thread_p_read8_i_fu_499_p2();
    void thread_p_read8_read_i_fu_586_p3();
    void thread_p_read9_i_fu_605_p3();
    void thread_p_read9_read_i_fu_624_p3();
    void thread_p_read_i_fu_460_p2();
    void thread_p_read_read2_i_fu_432_p3();
    void thread_tmp_11_1_fu_204_p2();
    void thread_tmp_11_2_fu_248_p2();
    void thread_tmp_16_1_fu_226_p2();
    void thread_tmp_16_2_fu_270_p2();
    void thread_tmp_1_fu_182_p2();
    void thread_tmp_55_1_i_fu_298_p2();
    void thread_tmp_55_i_fu_292_p2();
    void thread_tmp_59_1_i_fu_310_p2();
    void thread_tmp_59_i_fu_304_p2();
    void thread_tmp_63_1_i_fu_322_p2();
    void thread_tmp_63_i_fu_316_p2();
    void thread_tmp_72_1_i_fu_717_p2();
    void thread_tmp_72_i_fu_657_p2();
    void thread_tmp_77_1_i_fu_837_p2();
    void thread_tmp_77_i_fu_777_p2();
    void thread_tmp_82_1_i_fu_957_p2();
    void thread_tmp_82_i_fu_897_p2();
    void thread_tmp_s_fu_160_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
