/*
DISCLAIMER
This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
applicable laws, including copyright laws.
THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
of this software. By using this software, you agree to the additional terms and conditions found by accessing the
following link:
http://www.renesas.com/disclaimer

*/
// Generated from SVD 1.00.01, with svd2pac 0.4.0 on Sat, 12 Apr 2025 22:19:29 +0000

#![allow(clippy::identity_op)]
#![allow(clippy::module_inception)]
#![allow(clippy::derivable_impls)]
#[allow(unused_imports)]
use crate::common::sealed;
#[allow(unused_imports)]
use crate::common::*;
#[doc = r"Serial Peripheral Interface 0"]
unsafe impl ::core::marker::Send for super::Spi0BNs {}
unsafe impl ::core::marker::Sync for super::Spi0BNs {}
impl super::Spi0BNs {
    #[allow(unused)]
    #[inline(always)]
    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
        self.ptr
    }
    #[doc = "SPI Data Register"]
    #[inline(always)]
    pub const fn spdr(&self) -> &'static crate::common::Reg<self::Spdr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(0usize),
            )
        }
    }

    #[doc = "SPI Delay Control Register"]
    #[inline(always)]
    pub const fn spdecr(
        &self,
    ) -> &'static crate::common::Reg<self::Spdecr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdecr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(4usize),
            )
        }
    }

    #[doc = "SPI Control Register"]
    #[inline(always)]
    pub const fn spcr(&self) -> &'static crate::common::Reg<self::Spcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(8usize),
            )
        }
    }

    #[doc = "SPI Control Register 2"]
    #[inline(always)]
    pub const fn spcr2(&self) -> &'static crate::common::Reg<self::Spcr2_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr2_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(12usize),
            )
        }
    }

    #[doc = "SPI Control Register 3"]
    #[inline(always)]
    pub const fn spcr3(&self) -> &'static crate::common::Reg<self::Spcr3_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spcr3_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(16usize),
            )
        }
    }

    #[doc = "SPI Command Register"]
    #[inline(always)]
    pub const fn spcmd(
        &self,
    ) -> &'static crate::common::ClusterRegisterArray<
        crate::common::Reg<self::Spcmd_SPEC, crate::common::RW>,
        8,
        0x4,
    > {
        unsafe {
            crate::common::ClusterRegisterArray::from_ptr(self._svd2pac_as_ptr().add(0x14usize))
        }
    }

    #[doc = "SPI Data Control Register"]
    #[inline(always)]
    pub const fn spdcr(&self) -> &'static crate::common::Reg<self::Spdcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(64usize),
            )
        }
    }

    #[doc = "SPI Data Control Register 2"]
    #[inline(always)]
    pub const fn spdcr2(
        &self,
    ) -> &'static crate::common::Reg<self::Spdcr2_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Spdcr2_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(68usize),
            )
        }
    }

    #[doc = "SPI Status Register"]
    #[inline(always)]
    pub const fn spsr(&self) -> &'static crate::common::Reg<self::Spsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Spsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(80usize),
            )
        }
    }

    #[doc = "SPI Transfer FIFO Status Register"]
    #[inline(always)]
    pub const fn sptfsr(&self) -> &'static crate::common::Reg<self::Sptfsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sptfsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(88usize),
            )
        }
    }

    #[doc = "SPI Receive FIFO Status Register"]
    #[inline(always)]
    pub const fn sprfsr(&self) -> &'static crate::common::Reg<self::Sprfsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sprfsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(92usize),
            )
        }
    }

    #[doc = "SPI Polling Register"]
    #[inline(always)]
    pub const fn sppsr(&self) -> &'static crate::common::Reg<self::Sppsr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Sppsr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(96usize),
            )
        }
    }

    #[doc = "SPI Status Clear Register"]
    #[inline(always)]
    pub const fn spsrc(&self) -> &'static crate::common::Reg<self::Spsrc_SPEC, crate::common::W> {
        unsafe {
            crate::common::Reg::<self::Spsrc_SPEC, crate::common::W>::from_ptr(
                self._svd2pac_as_ptr().add(104usize),
            )
        }
    }

    #[doc = "SPI FIFO Clear Register"]
    #[inline(always)]
    pub const fn spfcr(&self) -> &'static crate::common::Reg<self::Spfcr_SPEC, crate::common::W> {
        unsafe {
            crate::common::Reg::<self::Spfcr_SPEC, crate::common::W>::from_ptr(
                self._svd2pac_as_ptr().add(108usize),
            )
        }
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdr_SPEC;
impl crate::sealed::RegSpec for Spdr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Data Register"]
pub type Spdr = crate::RegValueT<Spdr_SPEC>;

impl Spdr {
    #[doc = "These bits are the interface with the buffers that hold data for transmission and reception by the SPI."]
    #[inline(always)]
    pub fn spd(
        self,
    ) -> crate::common::RegisterField<0, 0xffffffff, 1, 0, u32, Spdr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0xffffffff,1,0,u32, Spdr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdr {
    #[inline(always)]
    fn default() -> Spdr {
        <crate::RegValueT<Spdr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdecr_SPEC;
impl crate::sealed::RegSpec for Spdecr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Delay Control Register"]
pub type Spdecr = crate::RegValueT<Spdecr_SPEC>;

impl Spdecr {
    #[doc = "RSPCK Delay"]
    #[inline(always)]
    pub fn sckdl(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, spdecr::Sckdl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x7,1,0,spdecr::Sckdl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay"]
    #[inline(always)]
    pub fn slndl(
        self,
    ) -> crate::common::RegisterField<8, 0x7, 1, 0, spdecr::Slndl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x7,1,0,spdecr::Slndl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Next-Access Delay"]
    #[inline(always)]
    pub fn spndl(
        self,
    ) -> crate::common::RegisterField<16, 0x7, 1, 0, spdecr::Spndl, Spdecr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x7,1,0,spdecr::Spndl, Spdecr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdecr {
    #[inline(always)]
    fn default() -> Spdecr {
        <crate::RegValueT<Spdecr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdecr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckdl_SPEC;
    pub type Sckdl = crate::EnumBitfieldStruct<u8, Sckdl_SPEC>;
    impl Sckdl {
        #[doc = "1RSPCK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2RSPCK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3RSPCK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4RSPCK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5RSPCK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6RSPCK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7RSPCK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8RSPCK"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slndl_SPEC;
    pub type Slndl = crate::EnumBitfieldStruct<u8, Slndl_SPEC>;
    impl Slndl {
        #[doc = "1RSPCK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2RSPCK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3RSPCK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4RSPCK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5RSPCK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6RSPCK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7RSPCK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8RSPCK"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spndl_SPEC;
    pub type Spndl = crate::EnumBitfieldStruct<u8, Spndl_SPEC>;
    impl Spndl {
        #[doc = "1RSPCK + 5TCLK"]
        pub const _000: Self = Self::new(0);
        #[doc = "2RSPCK + 5TCLK"]
        pub const _001: Self = Self::new(1);
        #[doc = "3RSPCK + 5TCLK"]
        pub const _010: Self = Self::new(2);
        #[doc = "4RSPCK + 5TCLK"]
        pub const _011: Self = Self::new(3);
        #[doc = "5RSPCK + 5TCLK"]
        pub const _100: Self = Self::new(4);
        #[doc = "6RSPCK + 5TCLK"]
        pub const _101: Self = Self::new(5);
        #[doc = "7RSPCK + 5TCLK"]
        pub const _110: Self = Self::new(6);
        #[doc = "8RSPCK + 5TCLK"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr_SPEC;
impl crate::sealed::RegSpec for Spcr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Control Register"]
pub type Spcr = crate::RegValueT<Spcr_SPEC>;

impl Spcr {
    #[doc = "SPI Function Enable"]
    #[inline(always)]
    pub fn spe(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcr::Spe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0x1,1,0,spcr::Spe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Enable"]
    #[inline(always)]
    pub fn sppe(
        self,
    ) -> crate::common::RegisterField<8, 0x1, 1, 0, spcr::Sppe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0x1,1,0,spcr::Sppe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Mode"]
    #[inline(always)]
    pub fn spoe(
        self,
    ) -> crate::common::RegisterField<9, 0x1, 1, 0, spcr::Spoe, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<9,0x1,1,0,spcr::Spoe, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Parity Self-Diagnosis Enable"]
    #[inline(always)]
    pub fn pte(
        self,
    ) -> crate::common::RegisterField<11, 0x1, 1, 0, spcr::Pte, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<11,0x1,1,0,spcr::Pte, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Auto-Stop Function Enable"]
    #[inline(always)]
    pub fn sckase(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcr::Sckase, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcr::Sckase, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Between Burst Transfer Frames Delay Select"]
    #[inline(always)]
    pub fn bfds(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcr::Bfds, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<13,0x1,1,0,spcr::Bfds, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Mode Fault Error Detection Enable"]
    #[inline(always)]
    pub fn modfen(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcr::Modfen, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcr::Modfen, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Error Interrupt Enable"]
    #[inline(always)]
    pub fn speie(
        self,
    ) -> crate::common::RegisterField<16, 0x1, 1, 0, spcr::Speie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1,1,0,spcr::Speie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Receive Buffer Full Interrupt Enable"]
    #[inline(always)]
    pub fn sprie(
        self,
    ) -> crate::common::RegisterField<17, 0x1, 1, 0, spcr::Sprie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<17,0x1,1,0,spcr::Sprie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Idle Interrupt Enable"]
    #[inline(always)]
    pub fn spiie(
        self,
    ) -> crate::common::RegisterField<18, 0x1, 1, 0, spcr::Spiie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<18,0x1,1,0,spcr::Spiie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI receive data ready error select"]
    #[inline(always)]
    pub fn spdres(
        self,
    ) -> crate::common::RegisterField<19, 0x1, 1, 0, spcr::Spdres, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<19,0x1,1,0,spcr::Spdres, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Transmit Buffer Empty Interrupt Enable"]
    #[inline(always)]
    pub fn sptie(
        self,
    ) -> crate::common::RegisterField<20, 0x1, 1, 0, spcr::Sptie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<20,0x1,1,0,spcr::Sptie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Communication End Interrupt Enable"]
    #[inline(always)]
    pub fn cendie(
        self,
    ) -> crate::common::RegisterField<21, 0x1, 1, 0, spcr::Cendie, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<21,0x1,1,0,spcr::Cendie, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Mode Select"]
    #[inline(always)]
    pub fn spms(
        self,
    ) -> crate::common::RegisterField<24, 0x1, 1, 0, spcr::Spms, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<24,0x1,1,0,spcr::Spms, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Frame Format Select"]
    #[inline(always)]
    pub fn spfrf(
        self,
    ) -> crate::common::RegisterField<25, 0x1, 1, 0, spcr::Spfrf, Spcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<25,0x1,1,0,spcr::Spfrf, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Communication Mode Select"]
    #[inline(always)]
    pub fn txmd(
        self,
    ) -> crate::common::RegisterField<28, 0x3, 1, 0, spcr::Txmd, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<28,0x3,1,0,spcr::Txmd, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Master/Slave Mode Select"]
    #[inline(always)]
    pub fn mstr(
        self,
    ) -> crate::common::RegisterField<30, 0x1, 1, 0, spcr::Mstr, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<30,0x1,1,0,spcr::Mstr, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Synchronization Circuit Bypass Enable"]
    #[inline(always)]
    pub fn bpen(
        self,
    ) -> crate::common::RegisterField<31, 0x1, 1, 0, spcr::Bpen, Spcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<31,0x1,1,0,spcr::Bpen, Spcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcr {
    #[inline(always)]
    fn default() -> Spcr {
        <crate::RegValueT<Spcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spcr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spe_SPEC;
    pub type Spe = crate::EnumBitfieldStruct<u8, Spe_SPEC>;
    impl Spe {
        #[doc = "SPI function is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "SPI function is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sppe_SPEC;
    pub type Sppe = crate::EnumBitfieldStruct<u8, Sppe_SPEC>;
    impl Sppe {
        #[doc = "A parity bit is not added to transmit data. Received-data parity check is not performed."]
        pub const _0: Self = Self::new(0);
        #[doc = "A parity bit is added to transmit data. Received-data parity check is performed."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spoe_SPEC;
    pub type Spoe = crate::EnumBitfieldStruct<u8, Spoe_SPEC>;
    impl Spoe {
        #[doc = "Even parity is used for transmission and reception."]
        pub const _0: Self = Self::new(0);
        #[doc = "Odd parity is used for transmission and reception."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pte_SPEC;
    pub type Pte = crate::EnumBitfieldStruct<u8, Pte_SPEC>;
    impl Pte {
        #[doc = "Parity circuit self-diagnosis function is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Parity circuit self-diagnosis function is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckase_SPEC;
    pub type Sckase = crate::EnumBitfieldStruct<u8, Sckase_SPEC>;
    impl Sckase {
        #[doc = "RSPCK auto-stop function is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "RSPCK auto-stop function is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bfds_SPEC;
    pub type Bfds = crate::EnumBitfieldStruct<u8, Bfds_SPEC>;
    impl Bfds {
        #[doc = "Delay (RSPCK delay, SSL negation delay and next-access delay) between frames is inserted in burst transfer"]
        pub const _0: Self = Self::new(0);
        #[doc = "Delay between frames is not inserted in burst transfer."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Modfen_SPEC;
    pub type Modfen = crate::EnumBitfieldStruct<u8, Modfen_SPEC>;
    impl Modfen {
        #[doc = "Mode fault error detection is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Mode fault error detection is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Speie_SPEC;
    pub type Speie = crate::EnumBitfieldStruct<u8, Speie_SPEC>;
    impl Speie {
        #[doc = "SPI error interrupt request is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "SPI error interrupt request is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprie_SPEC;
    pub type Sprie = crate::EnumBitfieldStruct<u8, Sprie_SPEC>;
    impl Sprie {
        #[doc = "SPI receive buffer full interrupt request is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "SPI receive buffer full interrupt request is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spiie_SPEC;
    pub type Spiie = crate::EnumBitfieldStruct<u8, Spiie_SPEC>;
    impl Spiie {
        #[doc = "Idle interrupt request is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Idle interrupt request is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spdres_SPEC;
    pub type Spdres = crate::EnumBitfieldStruct<u8, Spdres_SPEC>;
    impl Spdres {
        #[doc = "Receive data full interrupt"]
        pub const _0: Self = Self::new(0);
        #[doc = "Error interrupt"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptie_SPEC;
    pub type Sptie = crate::EnumBitfieldStruct<u8, Sptie_SPEC>;
    impl Sptie {
        #[doc = "SPI transmit buffer empty interrupt request is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "SPI transmit buffer empty interrupt request is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cendie_SPEC;
    pub type Cendie = crate::EnumBitfieldStruct<u8, Cendie_SPEC>;
    impl Cendie {
        #[doc = "Communication end interrupt request is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Communication end interrupt request is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spms_SPEC;
    pub type Spms = crate::EnumBitfieldStruct<u8, Spms_SPEC>;
    impl Spms {
        #[doc = "SPI operation (4-wire)"]
        pub const _0: Self = Self::new(0);
        #[doc = "Clock synchronous operation (3-wire)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spfrf_SPEC;
    pub type Spfrf = crate::EnumBitfieldStruct<u8, Spfrf_SPEC>;
    impl Spfrf {
        #[doc = "Motorola-SPI"]
        pub const _0: Self = Self::new(0);
        #[doc = "TI-SSP"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Txmd_SPEC;
    pub type Txmd = crate::EnumBitfieldStruct<u8, Txmd_SPEC>;
    impl Txmd {
        #[doc = "Transmit-Receive"]
        pub const _00: Self = Self::new(0);
        #[doc = "Transmit only"]
        pub const _01: Self = Self::new(1);
        #[doc = "Receive only"]
        pub const OTHERS: Self = Self::new(0);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Mstr_SPEC;
    pub type Mstr = crate::EnumBitfieldStruct<u8, Mstr_SPEC>;
    impl Mstr {
        #[doc = "Slave mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Master mode"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bpen_SPEC;
    pub type Bpen = crate::EnumBitfieldStruct<u8, Bpen_SPEC>;
    impl Bpen {
        #[doc = "Non-Bypass"]
        pub const _0: Self = Self::new(0);
        #[doc = "Bypass"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr2_SPEC;
impl crate::sealed::RegSpec for Spcr2_SPEC {
    type DataType = u32;
}
#[doc = "SPI Control Register 2"]
pub type Spcr2 = crate::RegValueT<Spcr2_SPEC>;

impl Spcr2 {
    #[doc = "Frame processing count setting in Master Receive only"]
    #[inline(always)]
    pub fn rmfm(
        self,
    ) -> crate::common::RegisterField<0, 0x1f, 1, 0, u8, Spcr2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0x1f,1,0,u8, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "End Trigger in Master Receive only"]
    #[inline(always)]
    pub fn rmedtg(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, spcr2::Rmedtg, Spcr2_SPEC, crate::common::W>
    {
        crate::common::RegisterField::<6,0x1,1,0,spcr2::Rmedtg, Spcr2_SPEC,crate::common::W>::from_register(self,0)
    }
    #[doc = "Start Trigger in Master Receive only"]
    #[inline(always)]
    pub fn rmsttg(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcr2::Rmsttg, Spcr2_SPEC, crate::common::W>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcr2::Rmsttg, Spcr2_SPEC,crate::common::W>::from_register(self,0)
    }
    #[doc = "SPI received data ready detect adjustment"]
    #[inline(always)]
    pub fn spdrc(
        self,
    ) -> crate::common::RegisterField<8, 0xff, 1, 0, u8, Spcr2_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0xff,1,0,u8, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Loopback"]
    #[inline(always)]
    pub fn splp(
        self,
    ) -> crate::common::RegisterField<16, 0x1, 1, 0, spcr2::Splp, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<16,0x1,1,0,spcr2::Splp, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Loopback 2"]
    #[inline(always)]
    pub fn splp2(
        self,
    ) -> crate::common::RegisterField<17, 0x1, 1, 0, spcr2::Splp2, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<17,0x1,1,0,spcr2::Splp2, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "MOSI Idle Fixed Value"]
    #[inline(always)]
    pub fn moifv(
        self,
    ) -> crate::common::RegisterField<20, 0x1, 1, 0, spcr2::Moifv, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<20,0x1,1,0,spcr2::Moifv, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "MOSI Idle Fixed Value Enable"]
    #[inline(always)]
    pub fn moife(
        self,
    ) -> crate::common::RegisterField<21, 0x1, 1, 0, spcr2::Moife, Spcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<21,0x1,1,0,spcr2::Moife, Spcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcr2 {
    #[inline(always)]
    fn default() -> Spcr2 {
        <crate::RegValueT<Spcr2_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spcr2 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rmedtg_SPEC;
    pub type Rmedtg = crate::EnumBitfieldStruct<u8, Rmedtg_SPEC>;
    impl Rmedtg {
        #[doc = "Receive End (Writable only when Master Receive only) Reading value is always 0"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rmsttg_SPEC;
    pub type Rmsttg = crate::EnumBitfieldStruct<u8, Rmsttg_SPEC>;
    impl Rmsttg {
        #[doc = "Receive Start (Writable only when Master Receive only)  Reading value is always 0"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Splp_SPEC;
    pub type Splp = crate::EnumBitfieldStruct<u8, Splp_SPEC>;
    impl Splp {
        #[doc = "Normal mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Loopback mode (inverted transmit data = receive data)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Splp2_SPEC;
    pub type Splp2 = crate::EnumBitfieldStruct<u8, Splp2_SPEC>;
    impl Splp2 {
        #[doc = "Normal mode"]
        pub const _0: Self = Self::new(0);
        #[doc = "Loopback mode (transmit data = receive data)"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Moifv_SPEC;
    pub type Moifv = crate::EnumBitfieldStruct<u8, Moifv_SPEC>;
    impl Moifv {
        #[doc = "The fixed value of MOSI idle = 0."]
        pub const _0: Self = Self::new(0);
        #[doc = "The fixed value of MOSI idle = 1."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Moife_SPEC;
    pub type Moife = crate::EnumBitfieldStruct<u8, Moife_SPEC>;
    impl Moife {
        #[doc = "The MOSI output value is the last data of previous transfer."]
        pub const _0: Self = Self::new(0);
        #[doc = "The MOSI output value is the set MOIFV bit value."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcr3_SPEC;
impl crate::sealed::RegSpec for Spcr3_SPEC {
    type DataType = u32;
}
#[doc = "SPI Control Register 3"]
pub type Spcr3 = crate::RegValueT<Spcr3_SPEC>;

impl Spcr3 {
    #[doc = "SSL0 Signal Polarity"]
    #[inline(always)]
    pub fn ssl0p(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcr3::Ssl0P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcr3::Ssl0P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL1 Signal Polarity"]
    #[inline(always)]
    pub fn ssl1p(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcr3::Ssl1P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcr3::Ssl1P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL2 Signal Polarity"]
    #[inline(always)]
    pub fn ssl2p(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, spcr3::Ssl2P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x1,1,0,spcr3::Ssl2P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL3 Signal Polarity"]
    #[inline(always)]
    pub fn ssl3p(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, spcr3::Ssl3P, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,spcr3::Ssl3P, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Bit Rate"]
    #[inline(always)]
    pub fn spbr(
        self,
    ) -> crate::common::RegisterField<8, 0xff, 1, 0, u8, Spcr3_SPEC, crate::common::RW> {
        crate::common::RegisterField::<8,0xff,1,0,u8, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Sequence Length"]
    #[inline(always)]
    pub fn spsln(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcr3::Spsln, Spcr3_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcr3::Spsln, Spcr3_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcr3 {
    #[inline(always)]
    fn default() -> Spcr3 {
        <crate::RegValueT<Spcr3_SPEC> as RegisterValue<_>>::new(65280)
    }
}
pub mod spcr3 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl0P_SPEC;
    pub type Ssl0P = crate::EnumBitfieldStruct<u8, Ssl0P_SPEC>;
    impl Ssl0P {
        #[doc = "The SSL0 signal is active low."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SSL0 signal is active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl1P_SPEC;
    pub type Ssl1P = crate::EnumBitfieldStruct<u8, Ssl1P_SPEC>;
    impl Ssl1P {
        #[doc = "The SSL1 signal is active low."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SSL1 signal is active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl2P_SPEC;
    pub type Ssl2P = crate::EnumBitfieldStruct<u8, Ssl2P_SPEC>;
    impl Ssl2P {
        #[doc = "The SSL2 signal is active low."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SSL2 signal is active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssl3P_SPEC;
    pub type Ssl3P = crate::EnumBitfieldStruct<u8, Ssl3P_SPEC>;
    impl Ssl3P {
        #[doc = "The SSL3 signal is active low."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SSL3 signal is active high."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spsln_SPEC;
    pub type Spsln = crate::EnumBitfieldStruct<u8, Spsln_SPEC>;
    impl Spsln {
        #[doc = "Sequence Length is 1 (Referenced SPCMDn, n = 0→0→…)"]
        pub const _000: Self = Self::new(0);
        #[doc = "Sequence Length is 2 (Referenced SPCMDn, n = 0→1→0→…)"]
        pub const _001: Self = Self::new(1);
        #[doc = "Sequence Length is 3 (Referenced SPCMDn, n = 0→1→2→0→…)"]
        pub const _010: Self = Self::new(2);
        #[doc = "Sequence Length is 4 (Referenced SPCMDn, n = 0→1→2→3→0→…)"]
        pub const _011: Self = Self::new(3);
        #[doc = "Sequence Length is 5 (Referenced SPCMDn, n = 0→1→2→3→4→0→…)"]
        pub const _100: Self = Self::new(4);
        #[doc = "Sequence Length is 6 (Referenced SPCMDn, n = 0→1→2→3→4→5→0→…)"]
        pub const _101: Self = Self::new(5);
        #[doc = "Sequence Length is 7 (Referenced SPCMDn, n = 0→1→2→3→4→5→6→0→…)"]
        pub const _110: Self = Self::new(6);
        #[doc = "Sequence Length is 8 (Referenced SPCMDn, n = 0→1→2→3→4→5→6→7→0→…)"]
        pub const _111: Self = Self::new(7);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spcmd_SPEC;
impl crate::sealed::RegSpec for Spcmd_SPEC {
    type DataType = u32;
}
#[doc = "SPI Command Register"]
pub type Spcmd = crate::RegValueT<Spcmd_SPEC>;

impl Spcmd {
    #[doc = "RSPCK Phase"]
    #[inline(always)]
    pub fn cpha(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spcmd::Cpha, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spcmd::Cpha, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Polarity"]
    #[inline(always)]
    pub fn cpol(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, spcmd::Cpol, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<1,0x1,1,0,spcmd::Cpol, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Bit Rate Division"]
    #[inline(always)]
    pub fn brdv(
        self,
    ) -> crate::common::RegisterField<2, 0x3, 1, 0, spcmd::Brdv, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<2,0x3,1,0,spcmd::Brdv, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Level Hold"]
    #[inline(always)]
    pub fn sslkp(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, spcmd::Sslkp, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,spcmd::Sslkp, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI LSB First"]
    #[inline(always)]
    pub fn lsbf(
        self,
    ) -> crate::common::RegisterField<12, 0x1, 1, 0, spcmd::Lsbf, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<12,0x1,1,0,spcmd::Lsbf, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Next-Access Delay Enable"]
    #[inline(always)]
    pub fn spnden(
        self,
    ) -> crate::common::RegisterField<13, 0x1, 1, 0, spcmd::Spnden, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<13,0x1,1,0,spcmd::Spnden, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Negation Delay Setting Enable"]
    #[inline(always)]
    pub fn slnden(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, spcmd::Slnden, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,spcmd::Slnden, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "RSPCK Delay Setting Enable"]
    #[inline(always)]
    pub fn sckden(
        self,
    ) -> crate::common::RegisterField<15, 0x1, 1, 0, spcmd::Sckden, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<15,0x1,1,0,spcmd::Sckden, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Data Length"]
    #[inline(always)]
    pub fn spb(
        self,
    ) -> crate::common::RegisterField<16, 0x1f, 1, 0, u8, Spcmd_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0x1f,1,0,u8, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SSL Signal Assertion"]
    #[inline(always)]
    pub fn ssla(
        self,
    ) -> crate::common::RegisterField<24, 0x7, 1, 0, spcmd::Ssla, Spcmd_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<24,0x7,1,0,spcmd::Ssla, Spcmd_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spcmd {
    #[inline(always)]
    fn default() -> Spcmd {
        <crate::RegValueT<Spcmd_SPEC> as RegisterValue<_>>::new(458752)
    }
}
pub mod spcmd {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpha_SPEC;
    pub type Cpha = crate::EnumBitfieldStruct<u8, Cpha_SPEC>;
    impl Cpha {
        #[doc = "Data is sampled at an odd edge and changes at an even edge."]
        pub const _0: Self = Self::new(0);
        #[doc = "Data changes at an odd edge and is sampled at an even edge."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cpol_SPEC;
    pub type Cpol = crate::EnumBitfieldStruct<u8, Cpol_SPEC>;
    impl Cpol {
        #[doc = "RSPCK in idle state is 0."]
        pub const _0: Self = Self::new(0);
        #[doc = "RSPCK in idle state is 1."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Brdv_SPEC;
    pub type Brdv = crate::EnumBitfieldStruct<u8, Brdv_SPEC>;
    impl Brdv {
        #[doc = "Base bit rate"]
        pub const _00: Self = Self::new(0);
        #[doc = "Base bit rate divided by 2"]
        pub const _01: Self = Self::new(1);
        #[doc = "Base bit rate divided by 4"]
        pub const _10: Self = Self::new(2);
        #[doc = "Base bit rate divided by 8"]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sslkp_SPEC;
    pub type Sslkp = crate::EnumBitfieldStruct<u8, Sslkp_SPEC>;
    impl Sslkp {
        #[doc = "All SSL signals are negated at the end of transfer."]
        pub const _0: Self = Self::new(0);
        #[doc = "SSL signal level is held after the transfer ends until the next access starts."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Lsbf_SPEC;
    pub type Lsbf = crate::EnumBitfieldStruct<u8, Lsbf_SPEC>;
    impl Lsbf {
        #[doc = "MSB first"]
        pub const _0: Self = Self::new(0);
        #[doc = "LSB first"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spnden_SPEC;
    pub type Spnden = crate::EnumBitfieldStruct<u8, Spnden_SPEC>;
    impl Spnden {
        #[doc = "Next-access delay is 1RSPCK + 5TCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "Next-access delay is the set value of the SPI next-access delay (SPDECR.SPNDL)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Slnden_SPEC;
    pub type Slnden = crate::EnumBitfieldStruct<u8, Slnden_SPEC>;
    impl Slnden {
        #[doc = "\\[Master\\] SSL negation delay is 1RSPCK. \\[Slave in the TI-SSP\\] SSL negation delay is 1TCLK"]
        pub const _0: Self = Self::new(0);
        #[doc = "SSL negation delay is the set value of the slave select negation delay (SPDECR.SLNDL)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sckden_SPEC;
    pub type Sckden = crate::EnumBitfieldStruct<u8, Sckden_SPEC>;
    impl Sckden {
        #[doc = "RSPCK delay is 1 RSPCK."]
        pub const _0: Self = Self::new(0);
        #[doc = "RSPCK delay is the set value of the RSPCK delay (SPDECR.SCKDL)."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ssla_SPEC;
    pub type Ssla = crate::EnumBitfieldStruct<u8, Ssla_SPEC>;
    impl Ssla {
        #[doc = "SSL0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SSL1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SSL2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SSL3"]
        pub const _011: Self = Self::new(3);
        #[doc = "Setting prohibited"]
        pub const OTHERS: Self = Self::new(0);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdcr_SPEC;
impl crate::sealed::RegSpec for Spdcr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Data Control Register"]
pub type Spdcr = crate::RegValueT<Spdcr_SPEC>;

impl Spdcr {
    #[doc = "Byte Swap Operating Mode Select"]
    #[inline(always)]
    pub fn bysw(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, spdcr::Bysw, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,spdcr::Bysw, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "SPI Receive Data or Transmit Data Select"]
    #[inline(always)]
    pub fn sprdtd(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, spdcr::Sprdtd, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<3,0x1,1,0,spdcr::Sprdtd, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Serial data invert bit"]
    #[inline(always)]
    pub fn sinv(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, spdcr::Sinv, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x1,1,0,spdcr::Sinv, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Frame Count"]
    #[inline(always)]
    pub fn spfc(
        self,
    ) -> crate::common::RegisterField<8, 0x3, 1, 0, spdcr::Spfc, Spdcr_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x3,1,0,spdcr::Spfc, Spdcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdcr {
    #[inline(always)]
    fn default() -> Spdcr {
        <crate::RegValueT<Spdcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdcr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Bysw_SPEC;
    pub type Bysw = crate::EnumBitfieldStruct<u8, Bysw_SPEC>;
    impl Bysw {
        #[doc = "Byte Swap OFF"]
        pub const _0: Self = Self::new(0);
        #[doc = "Byte Swap ON"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprdtd_SPEC;
    pub type Sprdtd = crate::EnumBitfieldStruct<u8, Sprdtd_SPEC>;
    impl Sprdtd {
        #[doc = "The SPDR reads the receive buffer."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SPDR reads the transmit buffer"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sinv_SPEC;
    pub type Sinv = crate::EnumBitfieldStruct<u8, Sinv_SPEC>;
    impl Sinv {
        #[doc = "Not invert serial data"]
        pub const _0: Self = Self::new(0);
        #[doc = "Invert serial data."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spfc_SPEC;
    pub type Spfc = crate::EnumBitfieldStruct<u8, Spfc_SPEC>;
    impl Spfc {
        #[doc = "1 frame"]
        pub const _00: Self = Self::new(0);
        #[doc = "2 frames"]
        pub const _01: Self = Self::new(1);
        #[doc = "3 frames"]
        pub const _10: Self = Self::new(2);
        #[doc = "4 frames"]
        pub const _11: Self = Self::new(3);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spdcr2_SPEC;
impl crate::sealed::RegSpec for Spdcr2_SPEC {
    type DataType = u32;
}
#[doc = "SPI Data Control Register 2"]
pub type Spdcr2 = crate::RegValueT<Spdcr2_SPEC>;

impl Spdcr2 {
    #[doc = "Receive FIFO threshold setting"]
    #[inline(always)]
    pub fn rtrg(
        self,
    ) -> crate::common::RegisterField<0, 0x3, 1, 0, spdcr2::Rtrg, Spdcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x3,1,0,spdcr2::Rtrg, Spdcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Transmission FIFO threshold setting"]
    #[inline(always)]
    pub fn ttrg(
        self,
    ) -> crate::common::RegisterField<8, 0x3, 1, 0, spdcr2::Ttrg, Spdcr2_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x3,1,0,spdcr2::Ttrg, Spdcr2_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Spdcr2 {
    #[inline(always)]
    fn default() -> Spdcr2 {
        <crate::RegValueT<Spdcr2_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod spdcr2 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Rtrg_SPEC;
    pub type Rtrg = crate::EnumBitfieldStruct<u8, Rtrg_SPEC>;
    impl Rtrg {
        #[doc = "threshold 0"]
        pub const _00: Self = Self::new(0);
        #[doc = "threshold 1"]
        pub const _01: Self = Self::new(1);
        #[doc = "threshold 2"]
        pub const _10: Self = Self::new(2);
        #[doc = "threshold 3"]
        pub const _11: Self = Self::new(3);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ttrg_SPEC;
    pub type Ttrg = crate::EnumBitfieldStruct<u8, Ttrg_SPEC>;
    impl Ttrg {
        #[doc = "threshold 0"]
        pub const _00: Self = Self::new(0);
        #[doc = "threshold 1"]
        pub const _01: Self = Self::new(1);
        #[doc = "threshold 2"]
        pub const _10: Self = Self::new(2);
        #[doc = "threshold 3"]
        pub const _11: Self = Self::new(3);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spsr_SPEC;
impl crate::sealed::RegSpec for Spsr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Status Register"]
pub type Spsr = crate::RegValueT<Spsr_SPEC>;

impl Spsr {
    #[doc = "SPI Command Pointer"]
    #[inline(always)]
    pub fn spcp(
        self,
    ) -> crate::common::RegisterField<8, 0x7, 1, 0, spsr::Spcp, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<8,0x7,1,0,spsr::Spcp, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "SPI Error Command"]
    #[inline(always)]
    pub fn specm(
        self,
    ) -> crate::common::RegisterField<12, 0x7, 1, 0, spsr::Specm, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<12,0x7,1,0,spsr::Specm, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "SPI Receive Data Ready Flag"]
    #[inline(always)]
    pub fn spdrf(
        self,
    ) -> crate::common::RegisterField<23, 0x1, 1, 0, spsr::Spdrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<23,0x1,1,0,spsr::Spdrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Overrun Error Flag"]
    #[inline(always)]
    pub fn ovrf(
        self,
    ) -> crate::common::RegisterField<24, 0x1, 1, 0, spsr::Ovrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<24,0x1,1,0,spsr::Ovrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "SPI Idle Flag"]
    #[inline(always)]
    pub fn idlnf(
        self,
    ) -> crate::common::RegisterField<25, 0x1, 1, 0, spsr::Idlnf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<25,0x1,1,0,spsr::Idlnf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Mode Fault Error Flag"]
    #[inline(always)]
    pub fn modf(
        self,
    ) -> crate::common::RegisterField<26, 0x1, 1, 0, spsr::Modf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<26,0x1,1,0,spsr::Modf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Parity Error Flag"]
    #[inline(always)]
    pub fn perf(
        self,
    ) -> crate::common::RegisterField<27, 0x1, 1, 0, spsr::Perf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<27,0x1,1,0,spsr::Perf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Underrun Error Flag"]
    #[inline(always)]
    pub fn udrf(
        self,
    ) -> crate::common::RegisterField<28, 0x1, 1, 0, spsr::Udrf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<28,0x1,1,0,spsr::Udrf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "SPI Transmit Buffer Empty Flag"]
    #[inline(always)]
    pub fn sptef(
        self,
    ) -> crate::common::RegisterField<29, 0x1, 1, 0, spsr::Sptef, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<29,0x1,1,0,spsr::Sptef, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Communication End Flag"]
    #[inline(always)]
    pub fn cendf(
        self,
    ) -> crate::common::RegisterField<30, 0x1, 1, 0, spsr::Cendf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<30,0x1,1,0,spsr::Cendf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "SPI Receive Buffer Full Flag"]
    #[inline(always)]
    pub fn sprf(
        self,
    ) -> crate::common::RegisterField<31, 0x1, 1, 0, spsr::Sprf, Spsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<31,0x1,1,0,spsr::Sprf, Spsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Spsr {
    #[inline(always)]
    fn default() -> Spsr {
        <crate::RegValueT<Spsr_SPEC> as RegisterValue<_>>::new(536870912)
    }
}
pub mod spsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spcp_SPEC;
    pub type Spcp = crate::EnumBitfieldStruct<u8, Spcp_SPEC>;
    impl Spcp {
        #[doc = "SPCMD0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SPCMD1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SPCMD2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SPCMD3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SPCMD4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SPCMD5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SPCMD6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SPCMD7"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Specm_SPEC;
    pub type Specm = crate::EnumBitfieldStruct<u8, Specm_SPEC>;
    impl Specm {
        #[doc = "SPCMD0"]
        pub const _000: Self = Self::new(0);
        #[doc = "SPCMD1"]
        pub const _001: Self = Self::new(1);
        #[doc = "SPCMD2"]
        pub const _010: Self = Self::new(2);
        #[doc = "SPCMD3"]
        pub const _011: Self = Self::new(3);
        #[doc = "SPCMD4"]
        pub const _100: Self = Self::new(4);
        #[doc = "SPCMD5"]
        pub const _101: Self = Self::new(5);
        #[doc = "SPCMD6"]
        pub const _110: Self = Self::new(6);
        #[doc = "SPCMD7"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Spdrf_SPEC;
    pub type Spdrf = crate::EnumBitfieldStruct<u8, Spdrf_SPEC>;
    impl Spdrf {
        #[doc = "Receive data ready not detected"]
        pub const _0: Self = Self::new(0);
        #[doc = "Receive data ready detected"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ovrf_SPEC;
    pub type Ovrf = crate::EnumBitfieldStruct<u8, Ovrf_SPEC>;
    impl Ovrf {
        #[doc = "No overrun error is present."]
        pub const _0: Self = Self::new(0);
        #[doc = "An overrun error is present."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Idlnf_SPEC;
    pub type Idlnf = crate::EnumBitfieldStruct<u8, Idlnf_SPEC>;
    impl Idlnf {
        #[doc = "The SPI is in the idle state."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SPI is in the transfer state."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Modf_SPEC;
    pub type Modf = crate::EnumBitfieldStruct<u8, Modf_SPEC>;
    impl Modf {
        #[doc = "Neither mode fault error nor underrun error is present."]
        pub const _0: Self = Self::new(0);
        #[doc = "A mode fault error or underrun error is present."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Perf_SPEC;
    pub type Perf = crate::EnumBitfieldStruct<u8, Perf_SPEC>;
    impl Perf {
        #[doc = "No parity error is present."]
        pub const _0: Self = Self::new(0);
        #[doc = "A parity error is present."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Udrf_SPEC;
    pub type Udrf = crate::EnumBitfieldStruct<u8, Udrf_SPEC>;
    impl Udrf {
        #[doc = "When MODF=0, neither mode fault error nor underrun error is present. When MODF=1, a mode fault error is present."]
        pub const _0: Self = Self::new(0);
        #[doc = "When MODF=0, neither mode fault error nor underrun error is present. When MODF=1, an underrun error is present."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sptef_SPEC;
    pub type Sptef = crate::EnumBitfieldStruct<u8, Sptef_SPEC>;
    impl Sptef {
        #[doc = "The number of empty stages in the transmit FIFO ≤ the value set in SPDCR2.TTRG"]
        pub const _0: Self = Self::new(0);
        #[doc = "The number of empty stages in the transmit FIFO > the value set in SPDCR2.TTRG"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Cendf_SPEC;
    pub type Cendf = crate::EnumBitfieldStruct<u8, Cendf_SPEC>;
    impl Cendf {
        #[doc = "The SPI is not communicating or communicating."]
        pub const _0: Self = Self::new(0);
        #[doc = "The SPI communication completed."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Sprf_SPEC;
    pub type Sprf = crate::EnumBitfieldStruct<u8, Sprf_SPEC>;
    impl Sprf {
        #[doc = "The number of data stored in the receive FIFO ≤ number of frames set by the SPDCR2.RTRG bit."]
        pub const _0: Self = Self::new(0);
        #[doc = "The number of data stored in the receive FIFO > number of frames set by the SPDCR2.RTRG bit."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sptfsr_SPEC;
impl crate::sealed::RegSpec for Sptfsr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Transfer FIFO Status Register"]
pub type Sptfsr = crate::RegValueT<Sptfsr_SPEC>;

impl Sptfsr {
    #[doc = "Transmit FIFO data empty stage number"]
    #[inline(always)]
    pub fn tfdn(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, u8, Sptfsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<0,0x7,1,0,u8, Sptfsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sptfsr {
    #[inline(always)]
    fn default() -> Sptfsr {
        <crate::RegValueT<Sptfsr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sprfsr_SPEC;
impl crate::sealed::RegSpec for Sprfsr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Receive FIFO Status Register"]
pub type Sprfsr = crate::RegValueT<Sprfsr_SPEC>;

impl Sprfsr {
    #[doc = "Receive FIFO data store stage number"]
    #[inline(always)]
    pub fn rfdn(
        self,
    ) -> crate::common::RegisterField<0, 0x7, 1, 0, u8, Sprfsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<0,0x7,1,0,u8, Sprfsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sprfsr {
    #[inline(always)]
    fn default() -> Sprfsr {
        <crate::RegValueT<Sprfsr_SPEC> as RegisterValue<_>>::new(4)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Sppsr_SPEC;
impl crate::sealed::RegSpec for Sppsr_SPEC {
    type DataType = u32;
}
#[doc = "SPI Polling Register"]
pub type Sppsr = crate::RegValueT<Sppsr_SPEC>;

impl Sppsr {
    #[doc = "SPI Polling Status"]
    #[inline(always)]
    pub fn speps(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, sppsr::Speps, Sppsr_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<0,0x1,1,0,sppsr::Speps, Sppsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Sppsr {
    #[inline(always)]
    fn default() -> Sppsr {
        <crate::RegValueT<Sppsr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod sppsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Speps_SPEC;
    pub type Speps = crate::EnumBitfieldStruct<u8, Speps_SPEC>;
    impl Speps {
        #[doc = "SPCR.SPE is 0"]
        pub const _0: Self = Self::new(0);
        #[doc = "SPCR.SPE is 1"]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spsrc_SPEC;
impl crate::sealed::RegSpec for Spsrc_SPEC {
    type DataType = u32;
}
#[doc = "SPI Status Clear Register"]
pub type Spsrc = crate::RegValueT<Spsrc_SPEC>;

impl Spsrc {
    #[doc = "SPI Receive Data Ready Flag Clear"]
    #[inline(always)]
    pub fn spdrfc(
        self,
    ) -> crate::common::RegisterFieldBool<23, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<23, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Overrun Error Flag Clear"]
    #[inline(always)]
    pub fn ovrfc(self) -> crate::common::RegisterFieldBool<24, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<24, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Mode Fault Error Flag Clear"]
    #[inline(always)]
    pub fn modfc(self) -> crate::common::RegisterFieldBool<26, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<26, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Parity Error Flag Clear"]
    #[inline(always)]
    pub fn perfc(self) -> crate::common::RegisterFieldBool<27, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<27, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Underrun Error Flag Clear"]
    #[inline(always)]
    pub fn udrfc(self) -> crate::common::RegisterFieldBool<28, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<28, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "SPI Transmit Buffer Empty Flag Clear"]
    #[inline(always)]
    pub fn sptefc(
        self,
    ) -> crate::common::RegisterFieldBool<29, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<29, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "Communication End Flag Clear"]
    #[inline(always)]
    pub fn cendfc(
        self,
    ) -> crate::common::RegisterFieldBool<30, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<30, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
    #[doc = "SPI Receive Buffer Full Flag Clear"]
    #[inline(always)]
    pub fn sprfc(self) -> crate::common::RegisterFieldBool<31, 1, 0, Spsrc_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<31, 1, 0, Spsrc_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
}
impl ::core::default::Default for Spsrc {
    #[inline(always)]
    fn default() -> Spsrc {
        <crate::RegValueT<Spsrc_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Spfcr_SPEC;
impl crate::sealed::RegSpec for Spfcr_SPEC {
    type DataType = u32;
}
#[doc = "SPI FIFO Clear Register"]
pub type Spfcr = crate::RegValueT<Spfcr_SPEC>;

impl Spfcr {
    #[doc = "SPI FIFO clear"]
    #[inline(always)]
    pub fn spfrst(self) -> crate::common::RegisterFieldBool<0, 1, 0, Spfcr_SPEC, crate::common::W> {
        crate::common::RegisterFieldBool::<0, 1, 0, Spfcr_SPEC, crate::common::W>::from_register(
            self, 0,
        )
    }
}
impl ::core::default::Default for Spfcr {
    #[inline(always)]
    fn default() -> Spfcr {
        <crate::RegValueT<Spfcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
