# SAURIA_CORE
RTL code of a simple SAURIA_CORE using Verilog 
