Time resolution is 1 ps
$finish called at time : 30 ns : File "C:/FPGA_lab/lab/restoring_division_algo/restoring_division_algo.srcs/sim_1/new/tb.v" Line 40
