#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 12 17:59:05 2020
# Process ID: 11714
# Current directory: /home/simon
# Command line: vivado -log /home/simon/Dokumente/Xilinx_WS/tmp_location/vivado.log -journal /home/simon/Dokumente/Xilinx_WS/tmp_location/vivado.jou
# Log file: /home/simon/Dokumente/Xilinx_WS/tmp_location/vivado.log
# Journal file: /home/simon/Dokumente/Xilinx_WS/tmp_location/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma/microzed_axi_dma.xpr
INFO: [Project 1-313] Project file moved from '/home/simon/FPGADEVELOPER/Fuer-Abgabe/AXI-DMA/microzed_axi_dma' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 6194.219 ; gain = 187.492 ; free physical = 573 ; free virtual = 8464
update_compile_order -fileset sources_1
file copy -force /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma/microzed_axi_dma.runs/impl_1/microzed_axi_dma_wrapper.sysdef /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma/microzed_axi_dma.sdk/microzed_axi_dma_wrapper.hdf

open_bd_design {/home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/microzed_axi_dma.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <microzed_axi_dma> from BD file </home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma/microzed_axi_dma.srcs/sources_1/bd/microzed_axi_dma/microzed_axi_dma.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 6279.070 ; gain = 57.066 ; free physical = 449 ; free virtual = 8390
write_bd_layout -format pdf -orientation portrait /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
/home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
write_bd_layout -format pdf -orientation landscape /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma.pdf
/home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma.pdf
write_bd_layout -format pdf -orientation portrait -force /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
/home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
write_bd_layout -format pdf -orientation landscape -force /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
/home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/Block-Design-microzed_axi_dma.pdf
archive_project /home/simon/Dokumente/EIB_S8-BA/Abgabe-CD/02_Hardware-Designs/AXI-DMA/microzed_axi_dma.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-11714-simon-ThinkPad-X250' for archiving project
INFO: [Project 1-313] Project file moved from '/home/simon/FPGADEVELOPER/Fuer-Abgabe/AXI-DMA/microzed_axi_dma' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_axis_data_fifo_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_rst_ps7_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_xlconcat_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'microzed_axi_dma_system_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_axis_data_fifo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_rst_ps7_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_xlconcat_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'microzed_axi_dma_system_ila_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_axis_data_fifo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_axis_data_fifo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_rst_ps7_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_rst_ps7_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_system_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_system_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'microzed_axi_dma_xlconcat_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'microzed_axi_dma_xlconcat_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
