

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 148 clock pin(s) of sequential element(s)
0 instances converted, 148 sequential instances remain driven by gated/generated clocks

================================================================================================================================================================================== Gated/Generated Clocks ==================================================================================================================================================================================
Clock Tree ID     Driving Element                                                                                             Drive Element Type     Fanout     Sample Instance                                                                                               Explanation                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       empu_tmp.Gowin_EMPU_inst.sysclk.clkdiv_inst                                                                 CLKDIV                 147        empu_tmp.Gowin_EMPU_inst.u_flash_wrap.\\rom_haddr_test_Z\[11\]                                                Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.clock_polarity_RNI68JB     LUT2                   1          empu_tmp.Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_spi.u_spi.\\genblk1\.SCLK_MASTER_2     Asynchronous set/reset mismatch prevents generated clock conversion                                           
============================================================================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

