{
  "name": "core_arch::x86::avx512dq::_mm512_mask_range_ps",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512::as_f32x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x16": "Constructor"
      }
    },
    "core_arch::x86::avx512dq::vrangeps_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::simd::f32x16": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512dq::_mm512_mask_range_ps"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:5397:1: 5414:2",
  "src": "pub fn _mm512_mask_range_ps<const IMM8: i32>(\n    src: __m512,\n    k: __mmask16,\n    a: __m512,\n    b: __m512,\n) -> __m512 {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 4);\n        transmute(vrangeps_512(\n            a.as_f32x16(),\n            b.as_f32x16(),\n            IMM8,\n            src.as_f32x16(),\n            k,\n            _MM_FROUND_CUR_DIRECTION,\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm512_mask_range_ps(_1: core_arch::x86::__m512, _2: u16, _3: core_arch::x86::__m512, _4: core_arch::x86::__m512) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let mut _5: core_arch::simd::f32x16;\n    let mut _6: core_arch::simd::f32x16;\n    let mut _7: core_arch::simd::f32x16;\n    let mut _8: core_arch::simd::f32x16;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m512::as_f32x16(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_7);\n        _7 = core_arch::x86::__m512::as_f32x16(_4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_8);\n        _8 = core_arch::x86::__m512::as_f32x16(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = core_arch::x86::avx512dq::vrangeps_512(move _6, move _7, IMM8, move _8, _2, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_6);\n        _0 = move _5 as core_arch::x86::__m512;\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Calculate the max, min, absolute max, or absolute min (depending on control in imm8) for packed\n single-precision (32-bit) floating-point elements in a and b, and store the results in dst using\n writemask k (elements are copied from src to dst if the corresponding mask bit is not set).\n Lower 2 bits of IMM8 specifies the operation control:\n     00 = min, 01 = max, 10 = absolute min, 11 = absolute max.\n Upper 2 bits of IMM8 specifies the sign control:\n     00 = sign from a, 01 = sign from compare result, 10 = clear sign bit, 11 = set sign bit.\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_range_ps&ig_expand=5205)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}