{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715173804234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715173804234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 15:10:04 2024 " "Processing started: Wed May  8 15:10:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715173804234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173804234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_cipher -c AES_cipher " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_cipher -c AES_cipher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173804234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715173804546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715173804546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/riccardo/desktop/progetto hes/hes/db/aes_cipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/riccardo/desktop/progetto hes/hes/db/aes_cipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES_cipher " "Found entity 1: AES_cipher" {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715173811919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173811919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_cipher " "Elaborating entity \"AES_cipher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715173811957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AES_cipher.sv(59) " "Verilog HDL assignment warning at AES_cipher.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715173811963 "|AES_cipher"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AES_cipher.sv(74) " "Verilog HDL assignment warning at AES_cipher.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715173811964 "|AES_cipher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_box_out AES_cipher.sv(67) " "Verilog HDL Always Construct warning at AES_cipher.sv(67): inferring latch(es) for variable \"s_box_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715173811965 "|AES_cipher"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_box_input AES_cipher.sv(67) " "Verilog HDL Always Construct warning at AES_cipher.sv(67): inferring latch(es) for variable \"s_box_input\", which holds its previous value in one or more paths through the always construct" {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715173811965 "|AES_cipher"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "AES_cipher.sv(67) " "SystemVerilog RTL Coding error at AES_cipher.sv(67): always_comb construct does not infer purely combinational logic." {  } { { "../db/AES_cipher.sv" "" { Text "C:/Users/Riccardo/Desktop/Progetto HES/HES/db/AES_cipher.sv" 67 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1715173811965 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715173811975 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715173812035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  8 15:10:12 2024 " "Processing ended: Wed May  8 15:10:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715173812035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715173812035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715173812035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173812035 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715173812690 ""}
