// Seed: 1511466999
module module_0;
  assign id_1 = 1;
  supply1 id_2;
  wire id_3;
  reg id_4, id_5;
  task id_6(input id_7);
    inout id_8;
    $display();
    output id_9;
  endtask
  wire id_10;
  assign id_6 = 1;
  wire id_11;
  assign id_2 = 1;
  reg   id_12;
  wire  id_13;
  uwire id_14;
  initial begin : LABEL_0
    id_12 <= id_12;
  end
  always id_14 = 1 / 1;
  assign id_5 = id_6;
  wire id_15;
  wire id_16;
  assign id_8 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
