Return-Path: <linux-kernel+bounces-808623-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id C5630B50269
	for <lists+linux-kernel@lfdr.de>; Tue,  9 Sep 2025 18:22:14 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id AC5DF1C61F30
	for <lists+linux-kernel@lfdr.de>; Tue,  9 Sep 2025 16:22:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 44818350D61;
	Tue,  9 Sep 2025 16:22:06 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gvYiNVeX"
Received: from mail-wm1-f52.google.com (mail-wm1-f52.google.com [209.85.128.52])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B2744350824
	for <linux-kernel@vger.kernel.org>; Tue,  9 Sep 2025 16:22:03 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.52
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1757434925; cv=none; b=fWFXpxz7tVLsqH0krw5+zaywN4v/BBoNkLrGScmy8EHoNg58K4FObgVt5KrM0mqwfiY7A8Te+vVgB7olnapO/EYiseSauAI1NkQpAXeWYORS6WvzsjNBm4uSta9+uoYxCO1SGVWCLb8SajKnC6dLcSf0x1mA2KccumvAy+jSRhg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1757434925; c=relaxed/simple;
	bh=5NEls3RautMWjf7fmx/h17K5+vxU6Xp1Jd5Y5X7kUVs=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=Mo8ww8tRcQMlA91xEWjNh0aN4FoxnE/UQep7GA7uV7dRvwWPNL179S1hV51zg75DSELqSDJd4P1WzMRjLDAzbkQyBLb7ukEBj5nnMb5h31bqFwWB50/Tm13PHXG6hC6KC5piK1jNWgosN+33c0ddxw08GfS93gXex1g/RGZq4mQ=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gvYiNVeX; arc=none smtp.client-ip=209.85.128.52
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org
Received: by mail-wm1-f52.google.com with SMTP id 5b1f17b1804b1-45cb6428c46so53504815e9.1
        for <linux-kernel@vger.kernel.org>; Tue, 09 Sep 2025 09:22:03 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google; t=1757434922; x=1758039722; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :from:to:cc:subject:date:message-id:reply-to;
        bh=vB6vel85xH/3moH+g+uQmnmcTAMVpwBdAUJ6dS/hQ0o=;
        b=gvYiNVeXu5uADjRR2MmJUy2uI7e67WSccTi1Du44hF35vPy7XCSVviAZo/mkAjcnbN
         6OO3DlHVM+E0sETda7750zlnF/LuUxVUOLkBrGHNow1wx1lE/upMMRrUwkTg31YeBq4V
         s7sFWc5w6/Fto3I4nowgBiNBMv2huw3KzDJ3Bmr7j8HEZWclBHU2M4zu6htP/3sI5Bd6
         Zpw+BbCFnEoQU9xPH56SvtGiJABw1HUi65+Zn/u5bf9L9PLWBDvqIcrAFLkb5NILhiz3
         ABvYqbWUG50QXS1ZlpSiUlvjV5AQYCHBpWHDB4C2SU4ys0M66qOOyAY6jwrfdnrxNQKJ
         Y8Ww==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1757434922; x=1758039722;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to;
        bh=vB6vel85xH/3moH+g+uQmnmcTAMVpwBdAUJ6dS/hQ0o=;
        b=JIyURhXI/l7YOHXWxFVOyeZ4KtV2yyVJPRfoeDcfir6/2F803PqhAlbVMmO/SkwqJB
         4ZPnHUiQtvVVHKiFhD6mPxus9gOO382PUuNIFYEmvwD+FiSzS8R/ESLHMWIQA9MjO7rm
         g3u+jVoV62ZGbiblD2F0qc9IynhmFVeg0vkFoATdtEwjY9XgDlVC6bfkUhduuJDHU2yU
         NT23N1riN7c0JpVn89qTKi2uH0GhL6C18SdjSHUtV6SiBrFrVN0XyDwZaYZW4z31CNQQ
         +DNhtR59nC30/Y2iM8bxw26GoT9JFtJ7fiJKnhLGjRvvuiYFW1lfbXH8PZiTkE44WQ4Q
         qfjw==
X-Forwarded-Encrypted: i=1; AJvYcCUCO6c3a813F3+SVg+wMcHsWO6P26B7/fTwjS8Vcruw+loCOZUzK1UbaVM/biluN68VZjbJWmfMhnueZxQ=@vger.kernel.org
X-Gm-Message-State: AOJu0YxK843FZKN1SN9JYR4xJRFpz0/QVNbioG349s1i7DU91oo6RVdX
	zZmH7pTYNCamKWTucT7v5Sp/ATorbMa1iP2NJEGpptWotTj9tE8fkwHGz36rSQICD7w=
X-Gm-Gg: ASbGncuAhkideA676WMoWhOoVMpkPCbKyB/0yPPeqSGZ/DefhYE9wz5FyNOyw7FKyN7
	b9y5s0LvCVAjr0JHx5rBirYFw1k2W4O/Y6A/tKaz3QoveGINpBF6E8ia/z0iqZivOdkKtfXhut2
	aGdo76EvMCVnV09Fw481Th5V3TKpN1vcTAQqNk2Icp86gbe6GgBwTLRkhoL22HHLPmjWWwGrugR
	adsaN3hZHrek9VJuKShzglD35DA/mSIKTREXKFCnm3Xea9j/g2tgf0rxYwL0jzAKuCQ2GBg6d2a
	bvoYp1ZHRjfpvfdCDBYa2DaebtNmeVbVkY6AHlDSs9j8KoBQdRU07OzgILSINkjOg4GvhXtpQhe
	0HQmOdOf3dGtIZQrkVd6MX0VmQ6SsnMHkkMBdnOOBpY0nMFVH+TtGMrsp2Cj/fIrEjL6izO2UBl
	1fGg==
X-Google-Smtp-Source: AGHT+IHGjEvpUk4kRe6tL0aUTwHSNc54ByX9LFjKz57zJu5HMFNymvEeL6UiPy8a+Af/hD4XTZIDpg==
X-Received: by 2002:a05:6000:2c0c:b0:3e7:46bf:f89d with SMTP id ffacd0b85a97d-3e746bffe2dmr8337138f8f.44.1757434921854;
        Tue, 09 Sep 2025 09:22:01 -0700 (PDT)
Received: from ?IPV6:2a05:6e02:1041:c10:545e:637a:28a6:9ede? ([2a05:6e02:1041:c10:545e:637a:28a6:9ede])
        by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-45df65e79desm3405345e9.2.2025.09.09.09.22.00
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Tue, 09 Sep 2025 09:22:01 -0700 (PDT)
Message-ID: <222acc86-c405-4e05-ac8c-520ba81ef0a0@linaro.org>
Date: Tue, 9 Sep 2025 18:22:00 +0200
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v1 2/2] iio: adc: Add the NXP SAR ADC support for the
 s32g2/3 platforms
To: =?UTF-8?Q?Nuno_S=C3=A1?= <noname.nuno@gmail.com>,
 David Lechner <dlechner@baylibre.com>, jic23@kernel.org, nuno.sa@analog.com,
 andy@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org
Cc: linux-iio@vger.kernel.org, s32@nxp.com, linux-kernel@vger.kernel.org,
 devicetree@vger.kernel.org, chester62515@gmail.com, mbrugger@suse.com,
 ghennadi.procopciuc@oss.nxp.com
References: <20250903102756.1748596-1-daniel.lezcano@linaro.org>
 <20250903102756.1748596-3-daniel.lezcano@linaro.org>
 <eedbfbfd1ba625b6750eb3ae20a69301b8bc3ef9.camel@gmail.com>
 <0bfce1eb-69f1-4dae-b461-234eb98ffce1@linaro.org>
 <a3373804-08a4-4526-a432-c21a74ea3d6b@baylibre.com>
 <edc8e024-e425-49de-bfa2-44218fe72e26@linaro.org>
 <6b8cd005-b04c-4dd7-abf7-5a51319a5f0a@baylibre.com>
 <23b80d52-6149-483b-a159-276dd00d12cd@linaro.org>
 <e5e76789-c8d9-463c-aa01-f2c6ae718f74@baylibre.com>
 <fd4c81a5-3b99-448c-92d4-9465f0e76db3@linaro.org>
 <c23ed0cf-8188-49ac-b310-57bbfb54f337@baylibre.com>
 <c30bb4b6328d15a9c213c0fa64b909035dc7bf40.camel@gmail.com>
Content-Language: en-US
From: Daniel Lezcano <daniel.lezcano@linaro.org>
In-Reply-To: <c30bb4b6328d15a9c213c0fa64b909035dc7bf40.camel@gmail.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit

On 09/09/2025 11:29, Nuno SÃ¡ wrote:
> Hi *Daniel* (sorry for that :)),
> 
> On Mon, 2025-09-08 at 08:58 -0500, David Lechner wrote:
>> On 9/8/25 7:16 AM, Daniel Lezcano wrote:
>>> On 05/09/2025 23:54, David Lechner wrote:
>>>> On 9/5/25 3:58 PM, Daniel Lezcano wrote:
>>>>> On 05/09/2025 17:25, David Lechner wrote:
>>>>>> On 9/5/25 4:44 AM, Daniel Lezcano wrote:
>>>>>>> On 04/09/2025 19:49, David Lechner wrote:
>>>>>>>> On 9/4/25 12:40 PM, Daniel Lezcano wrote:
>>>>>
>>>>> [ ... ]

[ ... ]

>> Unfortunately, not really. Until the last few years, there wasn't really
>> any users of these APIs. I added devm_iio_dmaengine_buffer_setup_with_handle()
>> for the SPI offloading work I did recently. The only reason it had to be
>> added is because we needed to get the DMA handle from a different devicetree
>> node from the ADC's node. Since this device has dmas and dma-names in
>> the devicetree, then if devm_iio_dmaengine_buffer_setup[_ext]() doesn't work
>> with that, then it might have other problems (assumptions made for a specific
>> use case) than just not calling dma_slave_config().
>>
>> I think maybe Nuno and certainly I are guilty of trying to offer you advice
>> without looking deeply enough into what you already submitted. :-/
>>
> 
> Yes, I pretty much just asked for (at least) some discussion about this and see
> if we could use what we already have in IIO.
> 
>> I see now that what you are doing with the DMA looks more like other SoC ADCs
>> (AT91/STM32/AM335x) which is quite different from how the iio_dmaengine_buffer
>> stuff works, e.g. cyclic vs. not. So unless you are interested in evolving
> 
> Supporting cyclic should be fairly easy (Paul left it almost prepared for it)
> and do I have some patches already. I'm just waiting on having something
> accepted on the ADI DMA IP driver (dmaengine) before sending the IIO patches I
> already have.
> 
>> the iio_dmaengine_buffer code to be more general to handle this case as well,
>> it might not be the right tool for the job currently.
> 
> I think for the STM (IIRC) case they "open" coded it because the IIO DMA support
> we had at the time (if any) was more "rudimentary" - (no real zero copy
> interface with userspace for example). But yeah, it seems there are some gaps
> for your usecase so as David said, you would need to be interested in evolving
> the IIO DMA API to accommodate your needs. Again, if nicely integrated you would
> gain some nice "improvements" in performance (not having to use the fileio
> interface for reading the buffers) for "free".
> 
> As for dma_slave_config(), you're right and we have no usecase needing that
> setup and TBH, I did not looked or have any idea (atm) on how to do it. That
> said, I'll be here to help and contribute if you decide to try and follow the
> IIO DMA buffer API.

I would be glad to help improving the IIO DMA but I don't have enough 
bandwidth ATM. I was hoping to get this driver merged for v6.18 which is 
the next LTS AFAICT. Is it something possible by taking into account all 
the comments without improving the DMA code ?

Do you have a pointer to Paul's series and the patches you mentioned 
above ? I can give a try when having some spare time



-- 
<http://www.linaro.org/> Linaro.org â Open source software for ARM SoCs

Follow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog

