
---------- Begin Simulation Statistics ----------
final_tick                               3618824203500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192015                       # Simulator instruction rate (inst/s)
host_mem_usage                                8526564                       # Number of bytes of host memory used
host_op_rate                                   192015                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   520.79                       # Real time elapsed on the host
host_tick_rate                              145364463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000022                       # Number of instructions simulated
sim_ops                                     100000022                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075705                       # Number of seconds simulated
sim_ticks                                 75704653000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11906988                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11906990                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 72260.239912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72260.233810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93585.225126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93585.225126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        64748                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           64749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 855723103500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 855723103500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.994562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.994562                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     11842240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11842241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      8882878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      8882878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 276952559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 276952559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.248540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.248540                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2959362                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2959362                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3145946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3145946                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 365172.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 365172.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 353309.523810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 353309.523810                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3145856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3145856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     32865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32865500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           90                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7419500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7419500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           21                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.152790                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs           1329435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs    111875665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15052934                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15052936                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 72262.466001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72262.459899                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 93587.068149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93587.068149                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3210604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3210605                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 855755969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 855755969000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.786712                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.786712                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     11842330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11842331                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      8882947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8882947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 276959978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 276959978500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.196598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.196598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2959383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2959383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15052934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15052936                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72262.466001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72262.459899                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 93587.068149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93587.068149                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3210604                       # number of overall hits
system.cpu.dcache.overall_hits::total         3210605                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 855755969000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 855755969000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.786712                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.786712                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     11842330                       # number of overall misses
system.cpu.dcache.overall_misses::total      11842331                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      8882947                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8882947                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 276959978500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 276959978500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.196598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.196598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2959383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2959383                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                2958869                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs              2.084891                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        123382869                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.959787                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           2959381                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         123382869                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           511.959942                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6169986                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      3543119555000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      1048619                       # number of writebacks
system.cpu.dcache.writebacks::total           1048619                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     24395206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24395226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76460.317460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74107.692308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       105000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     24395143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24395161                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4817000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4817000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3360000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     24395206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24395226                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76460.317460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74107.692308                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       105000                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     24395143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24395161                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4817000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4817000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3360000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     24395206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24395226                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76460.317460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74107.692308                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       105000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       105000                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     24395143                       # number of overall hits
system.cpu.icache.overall_hits::total        24395161                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4817000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4817000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            65                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3360000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3360000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          717505.735294                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        195161842                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.955409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.048741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.052647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.066406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         195161842                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse            26.955409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24395195                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      3543119551000                       # Cycle when the warmup percentage was hit.
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                      20                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                          20                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    75704643000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       103500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97411.764706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3312000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3312000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           32                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.switch_cpus.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 351619.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 351619.047619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 341619.047619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 341619.047619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency::.switch_cpus.data      7384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.switch_cpus.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  21                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2959361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2959362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91923.462193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91923.431131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81923.468952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81923.468952                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 272034709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 272034709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      2959361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2959362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 242441119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 242441119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2959361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2959361                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks      1048619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1048619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1048619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1048619                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2959382                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2959417                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       103500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91925.305013                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91925.336984                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81925.311771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81925.436928                       # average overall mshr miss latency
system.l2.demand_miss_latency::.switch_cpus.inst      3312000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 272042093000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     272045405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2959382                       # number of demand (read+write) misses
system.l2.demand_misses::total                2959417                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 242448293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242451285000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2959382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2959414                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2959382                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2959417                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.switch_cpus.inst       103500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91925.305013                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91925.336984                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81925.311771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81925.436928                       # average overall mshr miss latency
system.l2.overall_miss_latency::.switch_cpus.inst      3312000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 272042093000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    272045405000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           32                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2959382                       # number of overall misses
system.l2.overall_misses::total               2959417                       # number of overall misses
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 242448293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242451285000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2959382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2959414                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        2926647                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        28256                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999815                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 97651975                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst         0.020043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.009494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.316561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 32603.878741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.994991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995002                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   2959415                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  97651975                       # Number of tag accesses
system.l2.tags.tagsinuse                 32604.224839                       # Cycle average of tags in use
system.l2.tags.total_refs                     5918283                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle              3543119551000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1048619                       # number of writebacks
system.l2.writebacks::total                   1048619                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      18888.22                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40382.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1048607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2959346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21632.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                      2501.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2501.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       3.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       886.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    886.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      20.37                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        26.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst         1691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        27052                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            28743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst              1691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        27052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2501831955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2501861543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      886492618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        27052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2501831955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3388354161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      886492618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            886492618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       268109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    956.733985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   921.450436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   190.887004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72      0.03%      0.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          126      0.05%      0.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12590      4.70%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3916      1.46%      6.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5759      2.15%      8.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          519      0.19%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12036      4.49%     13.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      0.04%     13.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       232974     86.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       268109                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              189400192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               189402432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                67108864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             67111616                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    189400320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          189402560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67111616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67111616                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2959381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     52335.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     40382.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    189398144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 27052.498345114931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2501803211.488203048706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1674750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 119506361250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1048619                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks    939245.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     67108864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 886456265.772726058960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 984911138250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        65536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6562417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             984304                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        65536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2959380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2959415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1048619                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1048619                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    93.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            184975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            184937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            184932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           184996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           184960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65536                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.048331742500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        65536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.723190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.002477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4281.093751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        65535    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  739928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1027490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  447549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2959413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2959413                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2959413                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 93.32                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2761806                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                14796890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   75704585500                       # Total gap between requests
system.mem_ctrls.totMemAccLat            119508036000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  64019698500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        65536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            65536    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  85869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  86134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 153316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1048619                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1048619                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1048619                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                93.27                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  978038                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11557888860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                957466860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5545865160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            632.599002                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    667275500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1707160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  24180699750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  12379284750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   24608070000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12162153000                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            628379520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                508905705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4753632480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             10564779540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4035726240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6601354200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            47890687965                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          48722137500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             2736689400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11564690100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                956831400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5550863490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            632.906866                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    675916250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1710280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  24078847250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  12448324250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24618140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12173135250                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            628080480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                508567950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      4780140480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             10565172240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4043101920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       6579669300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            47913994680                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          48692937250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             2736877320                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8845443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8845443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    256514176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               256514176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         10611858000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15526399250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2959416                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2959416    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2959416                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2926612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5886028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            2959394                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1048619                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1877993                       # Transaction distribution
system.membus.trans_dist::ReadExReq                21                       # Transaction distribution
system.membus.trans_dist::ReadExResp               21                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2959395                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.998673                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        21105926                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     21106206                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          111                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     22183454                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        22183845                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             175                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          456                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           21577489                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7290015                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2215400                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000109                       # Number of instructions committed
system.switch_cpus.commit.committedOps      100000109                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    151122393                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.661716                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.955975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    129108179     85.43%     85.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3948431      2.61%     88.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6463458      4.28%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       279513      0.18%     92.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       376083      0.25%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       512055      0.34%     93.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      2111117      1.40%     94.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      1033542      0.68%     95.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7290015      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    151122393                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                114                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           32                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         100000001                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              11837457                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          107      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     85016599     85.02%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     11837415     11.84%     96.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3145874      3.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           42      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    100000109                       # Class of committed instruction
system.switch_cpus.commit.refs               14983403                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps             100000002                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.514093                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.514093                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     116699867                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred            23                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     21082351                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      102795209                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         11678156                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          17950868                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          23611                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts            97                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles       5053273                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.data_accesses         15312896                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits             15053385                       # DTB hits
system.switch_cpus.dtb.data_misses             259511                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.read_accesses         12166479                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits             11907145                       # DTB read hits
system.switch_cpus.dtb.read_misses             259334                       # DTB read misses
system.switch_cpus.dtb.write_accesses         3146417                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             3146240                       # DTB write hits
system.switch_cpus.dtb.write_misses               177                       # DTB write misses
system.switch_cpus.fetch.Branches            22183845                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          24395206                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             126979256                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              102894994                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          368                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2506                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           47262                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.146516                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     24400015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     21106101                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.679582                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    151405776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.679598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.418724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        117957095     77.91%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          8930170      5.90%     83.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           154679      0.10%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          4748184      3.14%     87.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         18668752     12.33%     99.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           946355      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              103      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              391      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    151405776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               251                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              170                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          472                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         21898154                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   464                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.703090                       # Inst execution rate
system.switch_cpus.iew.exec_refs             20173241                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3146417                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       103261433                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12181603                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      3261372                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    102699449                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      17026824                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        30341                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106454368                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         392467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          2247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          23611                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1008347                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       775781                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          151                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       344132                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       115426                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           22                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72844609                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             101264782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.810377                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          59031575                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.668815                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              101524673                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        161835606                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        76220459                       # number of integer regfile writes
system.switch_cpus.ipc                       0.660461                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.660461                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          371      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      86307006     81.05%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     17030684     15.99%     97.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3146176      2.95%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          217      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          257      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      106484711                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             546                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1028                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          295                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          990                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              936667                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008796                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          154308     16.47%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     16.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         782220     83.51%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            67      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           27      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           45      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      107420461                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    365310867                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    101264487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    105396890                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          102698985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         106484711                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2698874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           32                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2232965                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    151405776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.703307                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.387884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    112399892     74.24%     74.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      6608157      4.36%     78.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     14638100      9.67%     88.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7851438      5.19%     93.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      4627512      3.06%     96.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3739856      2.47%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       953881      0.63%     99.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       582094      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         4846      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    151405776                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.703290                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        24395586                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            24395206                       # ITB hits
system.switch_cpus.itb.fetch_misses               380                       # ITB misses
system.switch_cpus.itb.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads           44                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12181603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      3261372                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.numCycles                151409286                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pwrStateResidencyTicks::OFF  75704653000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.BlockCycles       107551205                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      75276597                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8419391                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         13531429                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            418                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         24566                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     158969101                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      102727916                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     77320949                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          20419004                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          91630                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          23611                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       9880526                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2044268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          378                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    158968723                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          19673361                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            245747054                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204714512                       # The number of ROB writes
system.switch_cpus.timesIdled                      28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           68                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8877632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8877700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    256512000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              256514176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3618824203500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4007760000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             48000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4439070000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  67111616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5886064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5886030    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5886064                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2958868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           34                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5918285                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             34                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2926647                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           2959394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2097238                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3788277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              21                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2959362                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
