ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"SPIS_1_IntClock.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.SPIS_1_IntClock_Start,"ax",%progbits
  19              		.align	2
  20              		.global	SPIS_1_IntClock_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	SPIS_1_IntClock_Start, %function
  24              	SPIS_1_IntClock_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\SPIS_1_IntClock.c"
   1:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * File Name: SPIS_1_IntClock.c
   3:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
   5:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Description:
   6:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
   8:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Note:
   9:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  10:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  17:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #include "SPIS_1_IntClock.h"
  19:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  20:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  27:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  29:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  30:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_Start
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 2


  32:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  34:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
  35:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  38:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
  39:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  40:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  41:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
  42:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  43:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  44:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_Start(void) 
  46:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  47:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     SPIS_1_IntClock_CLKEN |= SPIS_1_IntClock_CLKEN_MASK;
  39              		.loc 1 48 0
  40 0004 44F2A233 		movw	r3, #17314
  41 0008 C4F20003 		movt	r3, 16384
  42 000c 44F2A232 		movw	r2, #17314
  43 0010 C4F20002 		movt	r2, 16384
  44 0014 1278     		ldrb	r2, [r2, #0]
  45 0016 D2B2     		uxtb	r2, r2
  46 0018 62F07F02 		orn	r2, r2, #127
  47 001c D2B2     		uxtb	r2, r2
  48 001e 1A70     		strb	r2, [r3, #0]
  49:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 	SPIS_1_IntClock_CLKSTBY |= SPIS_1_IntClock_CLKSTBY_MASK;
  49              		.loc 1 49 0
  50 0020 44F2B233 		movw	r3, #17330
  51 0024 C4F20003 		movt	r3, 16384
  52 0028 44F2B232 		movw	r2, #17330
  53 002c C4F20002 		movt	r2, 16384
  54 0030 1278     		ldrb	r2, [r2, #0]
  55 0032 D2B2     		uxtb	r2, r2
  56 0034 62F07F02 		orn	r2, r2, #127
  57 0038 D2B2     		uxtb	r2, r2
  58 003a 1A70     		strb	r2, [r3, #0]
  50:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
  59              		.loc 1 50 0
  60 003c BD46     		mov	sp, r7
  61 003e 80BC     		pop	{r7}
  62 0040 7047     		bx	lr
  63              		.cfi_endproc
  64              	.LFE0:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 3


  65              		.size	SPIS_1_IntClock_Start, .-SPIS_1_IntClock_Start
  66 0042 00BF     		.section	.text.SPIS_1_IntClock_Stop,"ax",%progbits
  67              		.align	2
  68              		.global	SPIS_1_IntClock_Stop
  69              		.thumb
  70              		.thumb_func
  71              		.type	SPIS_1_IntClock_Stop, %function
  72              	SPIS_1_IntClock_Stop:
  73              	.LFB1:
  51:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  52:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  53:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_Stop
  55:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  57:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
  58:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Stops the clock and returns immediately. This API does not require the
  59:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  64:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
  65:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  66:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  67:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
  68:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  69:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  70:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_Stop(void) 
  72:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
  74              		.loc 1 72 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 1, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79 0000 80B4     		push	{r7}
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		.cfi_offset 7, -4
  83 0002 00AF     		add	r7, sp, #0
  84              	.LCFI3:
  85              		.cfi_def_cfa_register 7
  73:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     SPIS_1_IntClock_CLKEN &= (uint8)(~SPIS_1_IntClock_CLKEN_MASK);
  86              		.loc 1 74 0
  87 0004 44F2A233 		movw	r3, #17314
  88 0008 C4F20003 		movt	r3, 16384
  89 000c 44F2A232 		movw	r2, #17314
  90 0010 C4F20002 		movt	r2, 16384
  91 0014 1278     		ldrb	r2, [r2, #0]
  92 0016 D2B2     		uxtb	r2, r2
  93 0018 02F07F02 		and	r2, r2, #127
  94 001c D2B2     		uxtb	r2, r2
  95 001e 1A70     		strb	r2, [r3, #0]
  75:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 	SPIS_1_IntClock_CLKSTBY &= (uint8)(~SPIS_1_IntClock_CLKSTBY_MASK);
  96              		.loc 1 75 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 4


  97 0020 44F2B233 		movw	r3, #17330
  98 0024 C4F20003 		movt	r3, 16384
  99 0028 44F2B232 		movw	r2, #17330
 100 002c C4F20002 		movt	r2, 16384
 101 0030 1278     		ldrb	r2, [r2, #0]
 102 0032 D2B2     		uxtb	r2, r2
 103 0034 02F07F02 		and	r2, r2, #127
 104 0038 D2B2     		uxtb	r2, r2
 105 003a 1A70     		strb	r2, [r3, #0]
  76:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 106              		.loc 1 76 0
 107 003c BD46     		mov	sp, r7
 108 003e 80BC     		pop	{r7}
 109 0040 7047     		bx	lr
 110              		.cfi_endproc
 111              	.LFE1:
 112              		.size	SPIS_1_IntClock_Stop, .-SPIS_1_IntClock_Stop
 113 0042 00BF     		.section	.text.SPIS_1_IntClock_StopBlock,"ax",%progbits
 114              		.align	2
 115              		.global	SPIS_1_IntClock_StopBlock
 116              		.thumb
 117              		.thumb_func
 118              		.type	SPIS_1_IntClock_StopBlock, %function
 119              	SPIS_1_IntClock_StopBlock:
 120              	.LFB2:
  77:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  78:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  79:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  81:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
  82:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_StopBlock
  84:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  86:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
  87:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  93:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
  94:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  95:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  96:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
  97:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
  98:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
  99:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_StopBlock(void) 
 101:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 121              		.loc 1 101 0
 122              		.cfi_startproc
 123              		@ args = 0, pretend = 0, frame = 8
 124              		@ frame_needed = 1, uses_anonymous_args = 0
 125              		@ link register save eliminated.
 126 0000 80B4     		push	{r7}
 127              	.LCFI4:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 5


 128              		.cfi_def_cfa_offset 4
 129              		.cfi_offset 7, -4
 130 0002 83B0     		sub	sp, sp, #12
 131              	.LCFI5:
 132              		.cfi_def_cfa_offset 16
 133 0004 00AF     		add	r7, sp, #0
 134              	.LCFI6:
 135              		.cfi_def_cfa_register 7
 102:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     if ((SPIS_1_IntClock_CLKEN & SPIS_1_IntClock_CLKEN_MASK) != 0u)
 136              		.loc 1 102 0
 137 0006 44F2A233 		movw	r3, #17314
 138 000a C4F20003 		movt	r3, 16384
 139 000e 1B78     		ldrb	r3, [r3, #0]
 140 0010 DBB2     		uxtb	r3, r3
 141 0012 DBB2     		uxtb	r3, r3
 142 0014 5BB2     		sxtb	r3, r3
 143 0016 002B     		cmp	r3, #0
 144 0018 69DA     		bge	.L3
 145              	.LBB2:
 103:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 104:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 107:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_LD = 0u;
 146              		.loc 1 107 0
 147 001a 44F20103 		movw	r3, #16385
 148 001e C4F20003 		movt	r3, 16384
 149 0022 4FF00002 		mov	r2, #0
 150 0026 1A70     		strb	r2, [r3, #0]
 108:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 109:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if defined(SPIS_1_IntClock__CFG3)
 111:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_AMASK = SPIS_1_IntClock_CLKEN_MASK;
 112:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_DMASK = 0x00u;
 113:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #else
 114:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_DMASK = SPIS_1_IntClock_CLKEN_MASK;
 151              		.loc 1 114 0
 152 0028 44F21003 		movw	r3, #16400
 153 002c C4F20003 		movt	r3, 16384
 154 0030 4FF08002 		mov	r2, #128
 155 0034 1A70     		strb	r2, [r3, #0]
 115:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_AMASK = 0x00u;
 156              		.loc 1 115 0
 157 0036 44F21403 		movw	r3, #16404
 158 003a C4F20003 		movt	r3, 16384
 159 003e 4FF00002 		mov	r2, #0
 160 0042 1A70     		strb	r2, [r3, #0]
 116:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* SPIS_1_IntClock__CFG3 */
 117:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 118:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 161              		.loc 1 119 0
 162 0044 44F20803 		movw	r3, #16392
 163 0048 C4F20003 		movt	r3, 16384
 164 004c 44F20802 		movw	r2, #16392
 165 0050 C4F20002 		movt	r2, 16384
 166 0054 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 6


 167 0056 D2B2     		uxtb	r2, r2
 168 0058 02F07F02 		and	r2, r2, #127
 169 005c D2B2     		uxtb	r2, r2
 170 005e 1A70     		strb	r2, [r3, #0]
 120:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 121:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         oldDivider = CY_GET_REG16(SPIS_1_IntClock_DIV_PTR);
 171              		.loc 1 121 0
 172 0060 44F29C03 		movw	r3, #16540
 173 0064 C4F20003 		movt	r3, 16384
 174 0068 1B88     		ldrh	r3, [r3, #0]	@ movhi
 175 006a FB80     		strh	r3, [r7, #6]	@ movhi
 122:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 176              		.loc 1 122 0
 177 006c 44F20203 		movw	r3, #16386
 178 0070 C4F20003 		movt	r3, 16384
 179 0074 FA88     		ldrh	r2, [r7, #6]	@ movhi
 180 0076 1A80     		strh	r2, [r3, #0]	@ movhi
 123:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 181              		.loc 1 123 0
 182 0078 44F20103 		movw	r3, #16385
 183 007c C4F20003 		movt	r3, 16384
 184 0080 4FF00702 		mov	r2, #7
 185 0084 1A70     		strb	r2, [r3, #0]
 124:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 125:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 186              		.loc 1 126 0
 187 0086 00BF     		nop
 188              	.L5:
 189              		.loc 1 126 0 is_stmt 0 discriminator 1
 190 0088 44F20103 		movw	r3, #16385
 191 008c C4F20003 		movt	r3, 16384
 192 0090 1B78     		ldrb	r3, [r3, #0]
 193 0092 DBB2     		uxtb	r3, r3
 194 0094 03F00103 		and	r3, r3, #1
 195 0098 002B     		cmp	r3, #0
 196 009a F5D1     		bne	.L5
 127:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 129:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_CLKEN &= (uint8)(~SPIS_1_IntClock_CLKEN_MASK);
 197              		.loc 1 130 0 is_stmt 1
 198 009c 44F2A233 		movw	r3, #17314
 199 00a0 C4F20003 		movt	r3, 16384
 200 00a4 44F2A232 		movw	r2, #17314
 201 00a8 C4F20002 		movt	r2, 16384
 202 00ac 1278     		ldrb	r2, [r2, #0]
 203 00ae D2B2     		uxtb	r2, r2
 204 00b0 02F07F02 		and	r2, r2, #127
 205 00b4 D2B2     		uxtb	r2, r2
 206 00b6 1A70     		strb	r2, [r3, #0]
 131:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_CLKSTBY &= (uint8)(~SPIS_1_IntClock_CLKSTBY_MASK);
 207              		.loc 1 131 0
 208 00b8 44F2B233 		movw	r3, #17330
 209 00bc C4F20003 		movt	r3, 16384
 210 00c0 44F2B232 		movw	r2, #17330
 211 00c4 C4F20002 		movt	r2, 16384
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 7


 212 00c8 1278     		ldrb	r2, [r2, #0]
 213 00ca D2B2     		uxtb	r2, r2
 214 00cc 02F07F02 		and	r2, r2, #127
 215 00d0 D2B2     		uxtb	r2, r2
 216 00d2 1A70     		strb	r2, [r3, #0]
 132:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 133:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CLK_DIST_LD = 0x00u;
 217              		.loc 1 135 0
 218 00d4 44F20103 		movw	r3, #16385
 219 00d8 C4F20003 		movt	r3, 16384
 220 00dc 4FF00002 		mov	r2, #0
 221 00e0 1A70     		strb	r2, [r3, #0]
 136:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         CY_SET_REG16(SPIS_1_IntClock_DIV_PTR, oldDivider);
 222              		.loc 1 136 0
 223 00e2 44F29C03 		movw	r3, #16540
 224 00e6 C4F20003 		movt	r3, 16384
 225 00ea FA88     		ldrh	r2, [r7, #6]	@ movhi
 226 00ec 1A80     		strh	r2, [r3, #0]	@ movhi
 227              	.L3:
 228              	.LBE2:
 137:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 139:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 229              		.loc 1 139 0
 230 00ee 07F10C07 		add	r7, r7, #12
 231 00f2 BD46     		mov	sp, r7
 232 00f4 80BC     		pop	{r7}
 233 00f6 7047     		bx	lr
 234              		.cfi_endproc
 235              	.LFE2:
 236              		.size	SPIS_1_IntClock_StopBlock, .-SPIS_1_IntClock_StopBlock
 237              		.section	.text.SPIS_1_IntClock_StandbyPower,"ax",%progbits
 238              		.align	2
 239              		.global	SPIS_1_IntClock_StandbyPower
 240              		.thumb
 241              		.thumb_func
 242              		.type	SPIS_1_IntClock_StandbyPower, %function
 243              	SPIS_1_IntClock_StandbyPower:
 244              	.LFB3:
 140:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 142:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 143:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_StandbyPower
 145:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 147:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 148:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 150:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 151:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 153:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 154:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 155:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 8


 156:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 245              		.loc 1 158 0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 8
 248              		@ frame_needed = 1, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 250 0000 80B4     		push	{r7}
 251              	.LCFI7:
 252              		.cfi_def_cfa_offset 4
 253              		.cfi_offset 7, -4
 254 0002 83B0     		sub	sp, sp, #12
 255              	.LCFI8:
 256              		.cfi_def_cfa_offset 16
 257 0004 00AF     		add	r7, sp, #0
 258              	.LCFI9:
 259              		.cfi_def_cfa_register 7
 260 0006 0346     		mov	r3, r0
 261 0008 FB71     		strb	r3, [r7, #7]
 159:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     if(state == 0u)
 262              		.loc 1 159 0
 263 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 264 000c 002B     		cmp	r3, #0
 265 000e 0ED1     		bne	.L7
 160:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 161:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_CLKSTBY &= (uint8)(~SPIS_1_IntClock_CLKSTBY_MASK);
 266              		.loc 1 161 0
 267 0010 44F2B233 		movw	r3, #17330
 268 0014 C4F20003 		movt	r3, 16384
 269 0018 44F2B232 		movw	r2, #17330
 270 001c C4F20002 		movt	r2, 16384
 271 0020 1278     		ldrb	r2, [r2, #0]
 272 0022 D2B2     		uxtb	r2, r2
 273 0024 02F07F02 		and	r2, r2, #127
 274 0028 D2B2     		uxtb	r2, r2
 275 002a 1A70     		strb	r2, [r3, #0]
 276 002c 0DE0     		b	.L6
 277              	.L7:
 162:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 163:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     else
 164:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 165:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_CLKSTBY |= SPIS_1_IntClock_CLKSTBY_MASK;
 278              		.loc 1 165 0
 279 002e 44F2B233 		movw	r3, #17330
 280 0032 C4F20003 		movt	r3, 16384
 281 0036 44F2B232 		movw	r2, #17330
 282 003a C4F20002 		movt	r2, 16384
 283 003e 1278     		ldrb	r2, [r2, #0]
 284 0040 D2B2     		uxtb	r2, r2
 285 0042 62F07F02 		orn	r2, r2, #127
 286 0046 D2B2     		uxtb	r2, r2
 287 0048 1A70     		strb	r2, [r3, #0]
 288              	.L6:
 166:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 167:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 289              		.loc 1 167 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 9


 290 004a 07F10C07 		add	r7, r7, #12
 291 004e BD46     		mov	sp, r7
 292 0050 80BC     		pop	{r7}
 293 0052 7047     		bx	lr
 294              		.cfi_endproc
 295              	.LFE3:
 296              		.size	SPIS_1_IntClock_StandbyPower, .-SPIS_1_IntClock_StandbyPower
 297              		.section	.text.SPIS_1_IntClock_SetDividerRegister,"ax",%progbits
 298              		.align	2
 299              		.global	SPIS_1_IntClock_SetDividerRegister
 300              		.thumb
 301              		.thumb_func
 302              		.type	SPIS_1_IntClock_SetDividerRegister, %function
 303              	SPIS_1_IntClock_SetDividerRegister:
 304              	.LFB4:
 168:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 169:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 170:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_SetDividerRegister
 172:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 174:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 175:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 177:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 180:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 181:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   cycle.
 188:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 189:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 190:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 191:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 192:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                                 
 195:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 305              		.loc 1 195 0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 16
 308              		@ frame_needed = 1, uses_anonymous_args = 0
 309 0000 80B5     		push	{r7, lr}
 310              	.LCFI10:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 7, -8
 313              		.cfi_offset 14, -4
 314 0002 84B0     		sub	sp, sp, #16
 315              	.LCFI11:
 316              		.cfi_def_cfa_offset 24
 317 0004 00AF     		add	r7, sp, #0
 318              	.LCFI12:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 10


 319              		.cfi_def_cfa_register 7
 320 0006 0246     		mov	r2, r0
 321 0008 0B46     		mov	r3, r1
 322 000a FA80     		strh	r2, [r7, #6]	@ movhi
 323 000c 7B71     		strb	r3, [r7, #5]
 196:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 198:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     uint8 currSrc = SPIS_1_IntClock_GetSourceRegister();
 324              		.loc 1 198 0
 325 000e FFF7FEFF 		bl	SPIS_1_IntClock_GetSourceRegister
 326 0012 0346     		mov	r3, r0
 327 0014 FB73     		strb	r3, [r7, #15]
 199:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     uint16 oldDivider = SPIS_1_IntClock_GetDividerRegister();
 328              		.loc 1 199 0
 329 0016 FFF7FEFF 		bl	SPIS_1_IntClock_GetDividerRegister
 330 001a 0346     		mov	r3, r0
 331 001c BB81     		strh	r3, [r7, #12]	@ movhi
 200:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 201:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     if (clkDivider != oldDivider)
 332              		.loc 1 201 0
 333 001e FA88     		ldrh	r2, [r7, #6]
 334 0020 BB89     		ldrh	r3, [r7, #12]
 335 0022 9A42     		cmp	r2, r3
 336 0024 00F0DC80 		beq	.L9
 202:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 203:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         enabled = SPIS_1_IntClock_CLKEN & SPIS_1_IntClock_CLKEN_MASK;
 337              		.loc 1 203 0
 338 0028 44F2A233 		movw	r3, #17314
 339 002c C4F20003 		movt	r3, 16384
 340 0030 1B78     		ldrb	r3, [r3, #0]
 341 0032 DBB2     		uxtb	r3, r3
 342 0034 23F07F03 		bic	r3, r3, #127
 343 0038 FB72     		strb	r3, [r7, #11]
 204:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 205:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 344              		.loc 1 205 0
 345 003a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 346 003c 002B     		cmp	r3, #0
 347 003e 32D1     		bne	.L11
 348              		.loc 1 205 0 is_stmt 0 discriminator 1
 349 0040 BB89     		ldrh	r3, [r7, #12]
 350 0042 002B     		cmp	r3, #0
 351 0044 02D0     		beq	.L12
 352 0046 FB88     		ldrh	r3, [r7, #6]
 353 0048 002B     		cmp	r3, #0
 354 004a 2CD1     		bne	.L11
 355              	.L12:
 206:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         {
 207:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             if (oldDivider == 0u)
 356              		.loc 1 208 0 is_stmt 1
 357 004c BB89     		ldrh	r3, [r7, #12]
 358 004e 002B     		cmp	r3, #0
 359 0050 14D1     		bne	.L13
 209:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             {
 210:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 11


 212:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CY_SET_REG16(SPIS_1_IntClock_DIV_PTR, clkDivider);
 360              		.loc 1 213 0
 361 0052 44F29C03 		movw	r3, #16540
 362 0056 C4F20003 		movt	r3, 16384
 363 005a FA88     		ldrh	r2, [r7, #6]	@ movhi
 364 005c 1A80     		strh	r2, [r3, #0]	@ movhi
 214:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 SPIS_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 365              		.loc 1 214 0
 366 005e 44F29E03 		movw	r3, #16542
 367 0062 C4F20003 		movt	r3, 16384
 368 0066 44F29E02 		movw	r2, #16542
 369 006a C4F20002 		movt	r2, 16384
 370 006e 1278     		ldrb	r2, [r2, #0]
 371 0070 D2B2     		uxtb	r2, r2
 372 0072 22F04002 		bic	r2, r2, #64
 373 0076 D2B2     		uxtb	r2, r2
 374 0078 1A70     		strb	r2, [r3, #0]
 208:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             if (oldDivider == 0u)
 375              		.loc 1 208 0
 376 007a B1E0     		b	.L9
 377              	.L13:
 215:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             }
 216:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             else
 217:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             {
 218:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 219:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 SPIS_1_IntClock_MOD_SRC |= CYCLK_SSS;
 378              		.loc 1 220 0
 379 007c 44F29E03 		movw	r3, #16542
 380 0080 C4F20003 		movt	r3, 16384
 381 0084 44F29E02 		movw	r2, #16542
 382 0088 C4F20002 		movt	r2, 16384
 383 008c 1278     		ldrb	r2, [r2, #0]
 384 008e D2B2     		uxtb	r2, r2
 385 0090 42F04002 		orr	r2, r2, #64
 386 0094 D2B2     		uxtb	r2, r2
 387 0096 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CY_SET_REG16(SPIS_1_IntClock_DIV_PTR, clkDivider);
 388              		.loc 1 221 0
 389 0098 44F29C03 		movw	r3, #16540
 390 009c C4F20003 		movt	r3, 16384
 391 00a0 FA88     		ldrh	r2, [r7, #6]	@ movhi
 392 00a2 1A80     		strh	r2, [r3, #0]	@ movhi
 208:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             if (oldDivider == 0u)
 393              		.loc 1 208 0
 394 00a4 9CE0     		b	.L9
 395              	.L11:
 222:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             }
 223:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         }
 224:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         else
 225:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         {
 226:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 			
 227:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             if (enabled != 0u)
 396              		.loc 1 227 0
 397 00a6 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 398 00a8 002B     		cmp	r3, #0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 12


 399 00aa 5CD0     		beq	.L15
 228:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             {
 229:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_LD = 0x00u;
 400              		.loc 1 229 0
 401 00ac 44F20103 		movw	r3, #16385
 402 00b0 C4F20003 		movt	r3, 16384
 403 00b4 4FF00002 		mov	r2, #0
 404 00b8 1A70     		strb	r2, [r3, #0]
 230:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 231:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if defined(SPIS_1_IntClock__CFG3)
 233:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_AMASK = SPIS_1_IntClock_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #else
 236:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_DMASK = SPIS_1_IntClock_CLKEN_MASK;
 405              		.loc 1 236 0
 406 00ba 44F21003 		movw	r3, #16400
 407 00be C4F20003 		movt	r3, 16384
 408 00c2 4FF08002 		mov	r2, #128
 409 00c6 1A70     		strb	r2, [r3, #0]
 237:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_AMASK = 0x00u;
 410              		.loc 1 237 0
 411 00c8 44F21403 		movw	r3, #16404
 412 00cc C4F20003 		movt	r3, 16384
 413 00d0 4FF00002 		mov	r2, #0
 414 00d4 1A70     		strb	r2, [r3, #0]
 238:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* SPIS_1_IntClock__CFG3 */
 239:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 415              		.loc 1 240 0
 416 00d6 44F20803 		movw	r3, #16392
 417 00da C4F20003 		movt	r3, 16384
 418 00de 44F20802 		movw	r2, #16392
 419 00e2 C4F20002 		movt	r2, 16384
 420 00e6 1278     		ldrb	r2, [r2, #0]
 421 00e8 D2B2     		uxtb	r2, r2
 422 00ea 02F07F02 		and	r2, r2, #127
 423 00ee D2B2     		uxtb	r2, r2
 424 00f0 1A70     		strb	r2, [r3, #0]
 241:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 242:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 if (((SPIS_1_IntClock_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 425              		.loc 1 243 0
 426 00f2 44F29E03 		movw	r3, #16542
 427 00f6 C4F20003 		movt	r3, 16384
 428 00fa 1B78     		ldrb	r3, [r3, #0]
 429 00fc DBB2     		uxtb	r3, r3
 430 00fe 03F00803 		and	r3, r3, #8
 431 0102 002B     		cmp	r3, #0
 432 0104 02D0     		beq	.L16
 433              		.loc 1 243 0 is_stmt 0 discriminator 1
 434 0106 FB88     		ldrh	r3, [r7, #6]
 435 0108 002B     		cmp	r3, #0
 436 010a 2CD1     		bne	.L15
 437              	.L16:
 244:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 {
 245:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 13


 246:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 438              		.loc 1 246 0 is_stmt 1
 439 010c 44F20203 		movw	r3, #16386
 440 0110 C4F20003 		movt	r3, 16384
 441 0114 BA89     		ldrh	r2, [r7, #12]	@ movhi
 442 0116 1A80     		strh	r2, [r3, #0]	@ movhi
 247:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 443              		.loc 1 247 0
 444 0118 44F20103 		movw	r3, #16385
 445 011c C4F20003 		movt	r3, 16384
 446 0120 4FF00702 		mov	r2, #7
 447 0124 1A70     		strb	r2, [r3, #0]
 248:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 249:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 448              		.loc 1 250 0
 449 0126 00BF     		nop
 450              	.L17:
 451              		.loc 1 250 0 is_stmt 0 discriminator 1
 452 0128 44F20103 		movw	r3, #16385
 453 012c C4F20003 		movt	r3, 16384
 454 0130 1B78     		ldrb	r3, [r3, #0]
 455 0132 DBB2     		uxtb	r3, r3
 456 0134 03F00103 		and	r3, r3, #1
 457 0138 002B     		cmp	r3, #0
 458 013a F5D1     		bne	.L17
 251:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 253:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     SPIS_1_IntClock_CLKEN &= (uint8)(~SPIS_1_IntClock_CLKEN_MASK);
 459              		.loc 1 253 0 is_stmt 1
 460 013c 44F2A233 		movw	r3, #17314
 461 0140 C4F20003 		movt	r3, 16384
 462 0144 44F2A232 		movw	r2, #17314
 463 0148 C4F20002 		movt	r2, 16384
 464 014c 1278     		ldrb	r2, [r2, #0]
 465 014e D2B2     		uxtb	r2, r2
 466 0150 02F07F02 		and	r2, r2, #127
 467 0154 D2B2     		uxtb	r2, r2
 468 0156 1A70     		strb	r2, [r3, #0]
 254:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 255:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                     CLK_DIST_LD = 0x00u;
 469              		.loc 1 257 0
 470 0158 44F20103 		movw	r3, #16385
 471 015c C4F20003 		movt	r3, 16384
 472 0160 4FF00002 		mov	r2, #0
 473 0164 1A70     		strb	r2, [r3, #0]
 474              	.L15:
 258:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 }
 260:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             }
 261:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 262:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             if ((SPIS_1_IntClock_CLKEN & SPIS_1_IntClock_CLKEN_MASK) != 0u)
 475              		.loc 1 263 0
 476 0166 44F2A233 		movw	r3, #17314
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 14


 477 016a C4F20003 		movt	r3, 16384
 478 016e 1B78     		ldrb	r3, [r3, #0]
 479 0170 DBB2     		uxtb	r3, r3
 480 0172 DBB2     		uxtb	r3, r3
 481 0174 5BB2     		sxtb	r3, r3
 482 0176 002B     		cmp	r3, #0
 483 0178 1EDA     		bge	.L18
 264:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             {
 265:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 484              		.loc 1 266 0
 485 017a 44F20203 		movw	r3, #16386
 486 017e C4F20003 		movt	r3, 16384
 487 0182 FA88     		ldrh	r2, [r7, #6]	@ movhi
 488 0184 1A80     		strh	r2, [r3, #0]	@ movhi
 267:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 268:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 489              		.loc 1 268 0
 490 0186 44F20103 		movw	r3, #16385
 491 018a C4F20003 		movt	r3, 16384
 492 018e 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 493 0190 002A     		cmp	r2, #0
 494 0192 02D0     		beq	.L19
 495              		.loc 1 268 0 is_stmt 0 discriminator 1
 496 0194 4FF00302 		mov	r2, #3
 497 0198 01E0     		b	.L20
 498              	.L19:
 499              		.loc 1 268 0 discriminator 2
 500 019a 4FF00102 		mov	r2, #1
 501              	.L20:
 502              		.loc 1 268 0 discriminator 3
 503 019e 1A70     		strb	r2, [r3, #0]
 269:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 504              		.loc 1 269 0 is_stmt 1
 505 01a0 00BF     		nop
 506              	.L21:
 507              		.loc 1 269 0 is_stmt 0 discriminator 1
 508 01a2 44F20103 		movw	r3, #16385
 509 01a6 C4F20003 		movt	r3, 16384
 510 01aa 1B78     		ldrb	r3, [r3, #0]
 511 01ac DBB2     		uxtb	r3, r3
 512 01ae 03F00103 		and	r3, r3, #1
 513 01b2 002B     		cmp	r3, #0
 514 01b4 F5D1     		bne	.L21
 515              		.loc 1 269 0
 516 01b6 13E0     		b	.L9
 517              	.L18:
 270:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             }
 271:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             else
 272:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             {
 273:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****                 CY_SET_REG16(SPIS_1_IntClock_DIV_PTR, clkDivider);
 518              		.loc 1 274 0 is_stmt 1
 519 01b8 44F29C03 		movw	r3, #16540
 520 01bc C4F20003 		movt	r3, 16384
 521 01c0 FA88     		ldrh	r2, [r7, #6]	@ movhi
 522 01c2 1A80     		strh	r2, [r3, #0]	@ movhi
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 15


 275:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 				SPIS_1_IntClock_CLKEN |= enabled;
 523              		.loc 1 275 0
 524 01c4 44F2A233 		movw	r3, #17314
 525 01c8 C4F20003 		movt	r3, 16384
 526 01cc 44F2A232 		movw	r2, #17314
 527 01d0 C4F20002 		movt	r2, 16384
 528 01d4 1278     		ldrb	r2, [r2, #0]
 529 01d6 D1B2     		uxtb	r1, r2
 530 01d8 FA7A     		ldrb	r2, [r7, #11]
 531 01da 0A43     		orrs	r2, r2, r1
 532 01dc D2B2     		uxtb	r2, r2
 533 01de 1A70     		strb	r2, [r3, #0]
 534              	.L9:
 276:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             }
 277:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         }
 278:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 279:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 535              		.loc 1 279 0
 536 01e0 07F11007 		add	r7, r7, #16
 537 01e4 BD46     		mov	sp, r7
 538 01e6 80BD     		pop	{r7, pc}
 539              		.cfi_endproc
 540              	.LFE4:
 541              		.size	SPIS_1_IntClock_SetDividerRegister, .-SPIS_1_IntClock_SetDividerRegister
 542              		.section	.text.SPIS_1_IntClock_GetDividerRegister,"ax",%progbits
 543              		.align	2
 544              		.global	SPIS_1_IntClock_GetDividerRegister
 545              		.thumb
 546              		.thumb_func
 547              		.type	SPIS_1_IntClock_GetDividerRegister, %function
 548              	SPIS_1_IntClock_GetDividerRegister:
 549              	.LFB5:
 280:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 281:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 282:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_GetDividerRegister
 284:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 286:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 287:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 289:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 290:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 291:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 292:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 293:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 296:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** uint16 SPIS_1_IntClock_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 550              		.loc 1 298 0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 1, uses_anonymous_args = 0
 554              		@ link register save eliminated.
 555 0000 80B4     		push	{r7}
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 16


 556              	.LCFI13:
 557              		.cfi_def_cfa_offset 4
 558              		.cfi_offset 7, -4
 559 0002 00AF     		add	r7, sp, #0
 560              	.LCFI14:
 561              		.cfi_def_cfa_register 7
 299:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     return CY_GET_REG16(SPIS_1_IntClock_DIV_PTR);
 562              		.loc 1 299 0
 563 0004 44F29C03 		movw	r3, #16540
 564 0008 C4F20003 		movt	r3, 16384
 565 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 566 000e 9BB2     		uxth	r3, r3
 300:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 567              		.loc 1 300 0
 568 0010 1846     		mov	r0, r3
 569 0012 BD46     		mov	sp, r7
 570 0014 80BC     		pop	{r7}
 571 0016 7047     		bx	lr
 572              		.cfi_endproc
 573              	.LFE5:
 574              		.size	SPIS_1_IntClock_GetDividerRegister, .-SPIS_1_IntClock_GetDividerRegister
 575              		.section	.text.SPIS_1_IntClock_SetModeRegister,"ax",%progbits
 576              		.align	2
 577              		.global	SPIS_1_IntClock_SetModeRegister
 578              		.thumb
 579              		.thumb_func
 580              		.type	SPIS_1_IntClock_SetModeRegister, %function
 581              	SPIS_1_IntClock_SetModeRegister:
 582              	.LFB6:
 301:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 302:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 303:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_SetModeRegister
 305:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 307:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 308:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 313:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 314:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 value.
 319:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 328:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 17


 329:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 330:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 331:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_SetModeRegister(uint8 modeBitMask) 
 333:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 583              		.loc 1 333 0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 8
 586              		@ frame_needed = 1, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588 0000 80B4     		push	{r7}
 589              	.LCFI15:
 590              		.cfi_def_cfa_offset 4
 591              		.cfi_offset 7, -4
 592 0002 83B0     		sub	sp, sp, #12
 593              	.LCFI16:
 594              		.cfi_def_cfa_offset 16
 595 0004 00AF     		add	r7, sp, #0
 596              	.LCFI17:
 597              		.cfi_def_cfa_register 7
 598 0006 0346     		mov	r3, r0
 599 0008 FB71     		strb	r3, [r7, #7]
 334:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     SPIS_1_IntClock_MOD_SRC |= modeBitMask & (uint8)SPIS_1_IntClock_MODE_MASK;
 600              		.loc 1 334 0
 601 000a 44F29E03 		movw	r3, #16542
 602 000e C4F20003 		movt	r3, 16384
 603 0012 44F29E02 		movw	r2, #16542
 604 0016 C4F20002 		movt	r2, 16384
 605 001a 1278     		ldrb	r2, [r2, #0]
 606 001c D2B2     		uxtb	r2, r2
 607 001e D1B2     		uxtb	r1, r2
 608 0020 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 609 0022 22F00702 		bic	r2, r2, #7
 610 0026 D2B2     		uxtb	r2, r2
 611 0028 0A43     		orrs	r2, r2, r1
 612 002a D2B2     		uxtb	r2, r2
 613 002c D2B2     		uxtb	r2, r2
 614 002e 1A70     		strb	r2, [r3, #0]
 335:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 615              		.loc 1 335 0
 616 0030 07F10C07 		add	r7, r7, #12
 617 0034 BD46     		mov	sp, r7
 618 0036 80BC     		pop	{r7}
 619 0038 7047     		bx	lr
 620              		.cfi_endproc
 621              	.LFE6:
 622              		.size	SPIS_1_IntClock_SetModeRegister, .-SPIS_1_IntClock_SetModeRegister
 623 003a 00BF     		.section	.text.SPIS_1_IntClock_ClearModeRegister,"ax",%progbits
 624              		.align	2
 625              		.global	SPIS_1_IntClock_ClearModeRegister
 626              		.thumb
 627              		.thumb_func
 628              		.type	SPIS_1_IntClock_ClearModeRegister, %function
 629              	SPIS_1_IntClock_ClearModeRegister:
 630              	.LFB7:
 336:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 337:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 18


 338:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_ClearModeRegister
 340:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 342:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 343:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 348:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 349:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 value.
 354:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 363:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 364:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 365:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 366:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 631              		.loc 1 368 0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 8
 634              		@ frame_needed = 1, uses_anonymous_args = 0
 635              		@ link register save eliminated.
 636 0000 80B4     		push	{r7}
 637              	.LCFI18:
 638              		.cfi_def_cfa_offset 4
 639              		.cfi_offset 7, -4
 640 0002 83B0     		sub	sp, sp, #12
 641              	.LCFI19:
 642              		.cfi_def_cfa_offset 16
 643 0004 00AF     		add	r7, sp, #0
 644              	.LCFI20:
 645              		.cfi_def_cfa_register 7
 646 0006 0346     		mov	r3, r0
 647 0008 FB71     		strb	r3, [r7, #7]
 369:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     SPIS_1_IntClock_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(SPIS_1_IntClock_MODE_MASK))
 648              		.loc 1 369 0
 649 000a 44F29E03 		movw	r3, #16542
 650 000e C4F20003 		movt	r3, 16384
 651 0012 44F29E02 		movw	r2, #16542
 652 0016 C4F20002 		movt	r2, 16384
 653 001a 1278     		ldrb	r2, [r2, #0]
 654 001c D1B2     		uxtb	r1, r2
 655 001e FA79     		ldrb	r2, [r7, #7]
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 19


 656 0020 6FEA0202 		mvn	r2, r2
 657 0024 D2B2     		uxtb	r2, r2
 658 0026 42F00702 		orr	r2, r2, #7
 659 002a D2B2     		uxtb	r2, r2
 660 002c 0A40     		ands	r2, r2, r1
 661 002e D2B2     		uxtb	r2, r2
 662 0030 1A70     		strb	r2, [r3, #0]
 370:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 663              		.loc 1 370 0
 664 0032 07F10C07 		add	r7, r7, #12
 665 0036 BD46     		mov	sp, r7
 666 0038 80BC     		pop	{r7}
 667 003a 7047     		bx	lr
 668              		.cfi_endproc
 669              	.LFE7:
 670              		.size	SPIS_1_IntClock_ClearModeRegister, .-SPIS_1_IntClock_ClearModeRegister
 671              		.section	.text.SPIS_1_IntClock_GetModeRegister,"ax",%progbits
 672              		.align	2
 673              		.global	SPIS_1_IntClock_GetModeRegister
 674              		.thumb
 675              		.thumb_func
 676              		.type	SPIS_1_IntClock_GetModeRegister, %function
 677              	SPIS_1_IntClock_GetModeRegister:
 678              	.LFB8:
 371:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 372:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 373:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_GetModeRegister
 375:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 377:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 378:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 380:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 381:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 382:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 383:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 384:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 387:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** uint8 SPIS_1_IntClock_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 679              		.loc 1 389 0
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 0
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI21:
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 7, -4
 688 0002 00AF     		add	r7, sp, #0
 689              	.LCFI22:
 690              		.cfi_def_cfa_register 7
 390:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     return SPIS_1_IntClock_MOD_SRC & (uint8)(SPIS_1_IntClock_MODE_MASK);
 691              		.loc 1 390 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 20


 692 0004 44F29E03 		movw	r3, #16542
 693 0008 C4F20003 		movt	r3, 16384
 694 000c 1B78     		ldrb	r3, [r3, #0]
 695 000e DBB2     		uxtb	r3, r3
 696 0010 23F00703 		bic	r3, r3, #7
 697 0014 DBB2     		uxtb	r3, r3
 391:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 698              		.loc 1 391 0
 699 0016 1846     		mov	r0, r3
 700 0018 BD46     		mov	sp, r7
 701 001a 80BC     		pop	{r7}
 702 001c 7047     		bx	lr
 703              		.cfi_endproc
 704              	.LFE8:
 705              		.size	SPIS_1_IntClock_GetModeRegister, .-SPIS_1_IntClock_GetModeRegister
 706 001e 00BF     		.section	.text.SPIS_1_IntClock_SetSourceRegister,"ax",%progbits
 707              		.align	2
 708              		.global	SPIS_1_IntClock_SetSourceRegister
 709              		.thumb
 710              		.thumb_func
 711              		.type	SPIS_1_IntClock_SetSourceRegister, %function
 712              	SPIS_1_IntClock_SetSourceRegister:
 713              	.LFB9:
 392:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 393:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 394:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_SetSourceRegister
 396:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 398:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 399:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 402:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 403:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 415:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 416:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 417:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 418:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** void SPIS_1_IntClock_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 714              		.loc 1 420 0
 715              		.cfi_startproc
 716              		@ args = 0, pretend = 0, frame = 16
 717              		@ frame_needed = 1, uses_anonymous_args = 0
 718 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 21


 719              	.LCFI23:
 720              		.cfi_def_cfa_offset 8
 721              		.cfi_offset 7, -8
 722              		.cfi_offset 14, -4
 723 0002 84B0     		sub	sp, sp, #16
 724              	.LCFI24:
 725              		.cfi_def_cfa_offset 24
 726 0004 00AF     		add	r7, sp, #0
 727              	.LCFI25:
 728              		.cfi_def_cfa_register 7
 729 0006 0346     		mov	r3, r0
 730 0008 FB71     		strb	r3, [r7, #7]
 421:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     uint16 currDiv = SPIS_1_IntClock_GetDividerRegister();
 731              		.loc 1 421 0
 732 000a FFF7FEFF 		bl	SPIS_1_IntClock_GetDividerRegister
 733 000e 0346     		mov	r3, r0
 734 0010 FB81     		strh	r3, [r7, #14]	@ movhi
 422:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     uint8 oldSrc = SPIS_1_IntClock_GetSourceRegister();
 735              		.loc 1 422 0
 736 0012 FFF7FEFF 		bl	SPIS_1_IntClock_GetSourceRegister
 737 0016 0346     		mov	r3, r0
 738 0018 7B73     		strb	r3, [r7, #13]
 423:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 424:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 739              		.loc 1 424 0
 740 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 741 001c 002B     		cmp	r3, #0
 742 001e 27D0     		beq	.L29
 743              		.loc 1 424 0 is_stmt 0 discriminator 1
 744 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 745 0022 002B     		cmp	r3, #0
 746 0024 24D1     		bne	.L29
 425:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 747              		.loc 1 425 0 is_stmt 1
 748 0026 FB89     		ldrh	r3, [r7, #14]
 749 0028 002B     		cmp	r3, #0
 750 002a 21D1     		bne	.L29
 426:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 427:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC |= CYCLK_SSS;
 751              		.loc 1 429 0
 752 002c 44F29E03 		movw	r3, #16542
 753 0030 C4F20003 		movt	r3, 16384
 754 0034 44F29E02 		movw	r2, #16542
 755 0038 C4F20002 		movt	r2, 16384
 756 003c 1278     		ldrb	r2, [r2, #0]
 757 003e D2B2     		uxtb	r2, r2
 758 0040 42F04002 		orr	r2, r2, #64
 759 0044 D2B2     		uxtb	r2, r2
 760 0046 1A70     		strb	r2, [r3, #0]
 430:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 761              		.loc 1 430 0
 762 0048 44F29E03 		movw	r3, #16542
 763 004c C4F20003 		movt	r3, 16384
 431:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             (SPIS_1_IntClock_MOD_SRC & (uint8)(~SPIS_1_IntClock_SRC_SEL_MSK)) | clkSource;
 764              		.loc 1 431 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 22


 765 0050 44F29E02 		movw	r2, #16542
 766 0054 C4F20002 		movt	r2, 16384
 767 0058 1278     		ldrb	r2, [r2, #0]
 768 005a D2B2     		uxtb	r2, r2
 430:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 769              		.loc 1 430 0
 770 005c D2B2     		uxtb	r2, r2
 771 005e 22F00702 		bic	r2, r2, #7
 772 0062 D1B2     		uxtb	r1, r2
 773 0064 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 774 0066 0A43     		orrs	r2, r2, r1
 775 0068 D2B2     		uxtb	r2, r2
 776 006a D2B2     		uxtb	r2, r2
 777 006c 1A70     		strb	r2, [r3, #0]
 778 006e 3DE0     		b	.L28
 779              	.L29:
 432:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 433:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 780              		.loc 1 433 0
 781 0070 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 782 0072 002B     		cmp	r3, #0
 783 0074 27D1     		bne	.L31
 784              		.loc 1 433 0 is_stmt 0 discriminator 1
 785 0076 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 786 0078 002B     		cmp	r3, #0
 787 007a 24D0     		beq	.L31
 434:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 788              		.loc 1 434 0 is_stmt 1
 789 007c FB89     		ldrh	r3, [r7, #14]
 790 007e 002B     		cmp	r3, #0
 791 0080 21D1     		bne	.L31
 435:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 436:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 792              		.loc 1 438 0
 793 0082 44F29E03 		movw	r3, #16542
 794 0086 C4F20003 		movt	r3, 16384
 439:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             (SPIS_1_IntClock_MOD_SRC & (uint8)(~SPIS_1_IntClock_SRC_SEL_MSK)) | clkSource;
 795              		.loc 1 439 0
 796 008a 44F29E02 		movw	r2, #16542
 797 008e C4F20002 		movt	r2, 16384
 798 0092 1278     		ldrb	r2, [r2, #0]
 799 0094 D2B2     		uxtb	r2, r2
 438:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 800              		.loc 1 438 0
 801 0096 D2B2     		uxtb	r2, r2
 802 0098 22F00702 		bic	r2, r2, #7
 803 009c D1B2     		uxtb	r1, r2
 804 009e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 805 00a0 0A43     		orrs	r2, r2, r1
 806 00a2 D2B2     		uxtb	r2, r2
 807 00a4 D2B2     		uxtb	r2, r2
 808 00a6 1A70     		strb	r2, [r3, #0]
 440:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC &= (uint8)(~CYCLK_SSS);
 809              		.loc 1 440 0
 810 00a8 44F29E03 		movw	r3, #16542
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 23


 811 00ac C4F20003 		movt	r3, 16384
 812 00b0 44F29E02 		movw	r2, #16542
 813 00b4 C4F20002 		movt	r2, 16384
 814 00b8 1278     		ldrb	r2, [r2, #0]
 815 00ba D2B2     		uxtb	r2, r2
 816 00bc 22F04002 		bic	r2, r2, #64
 817 00c0 D2B2     		uxtb	r2, r2
 818 00c2 1A70     		strb	r2, [r3, #0]
 819 00c4 12E0     		b	.L28
 820              	.L31:
 441:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 442:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     else
 443:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     {
 444:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 821              		.loc 1 444 0
 822 00c6 44F29E03 		movw	r3, #16542
 823 00ca C4F20003 		movt	r3, 16384
 445:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****             (SPIS_1_IntClock_MOD_SRC & (uint8)(~SPIS_1_IntClock_SRC_SEL_MSK)) | clkSource;
 824              		.loc 1 445 0
 825 00ce 44F29E02 		movw	r2, #16542
 826 00d2 C4F20002 		movt	r2, 16384
 827 00d6 1278     		ldrb	r2, [r2, #0]
 828 00d8 D2B2     		uxtb	r2, r2
 444:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****         SPIS_1_IntClock_MOD_SRC =
 829              		.loc 1 444 0
 830 00da D2B2     		uxtb	r2, r2
 831 00dc 22F00702 		bic	r2, r2, #7
 832 00e0 D1B2     		uxtb	r1, r2
 833 00e2 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 834 00e4 0A43     		orrs	r2, r2, r1
 835 00e6 D2B2     		uxtb	r2, r2
 836 00e8 D2B2     		uxtb	r2, r2
 837 00ea 1A70     		strb	r2, [r3, #0]
 838              	.L28:
 446:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     }
 447:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 839              		.loc 1 447 0
 840 00ec 07F11007 		add	r7, r7, #16
 841 00f0 BD46     		mov	sp, r7
 842 00f2 80BD     		pop	{r7, pc}
 843              		.cfi_endproc
 844              	.LFE9:
 845              		.size	SPIS_1_IntClock_SetSourceRegister, .-SPIS_1_IntClock_SetSourceRegister
 846              		.section	.text.SPIS_1_IntClock_GetSourceRegister,"ax",%progbits
 847              		.align	2
 848              		.global	SPIS_1_IntClock_GetSourceRegister
 849              		.thumb
 850              		.thumb_func
 851              		.type	SPIS_1_IntClock_GetSourceRegister, %function
 852              	SPIS_1_IntClock_GetSourceRegister:
 853              	.LFB10:
 448:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 449:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** 
 450:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Function Name: SPIS_1_IntClock_GetSourceRegister
 452:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 24


 454:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Summary:
 455:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 457:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Parameters:
 458:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  None
 459:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 460:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** * Returns:
 461:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *
 463:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** uint8 SPIS_1_IntClock_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** {
 854              		.loc 1 465 0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 1, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 859 0000 80B4     		push	{r7}
 860              	.LCFI26:
 861              		.cfi_def_cfa_offset 4
 862              		.cfi_offset 7, -4
 863 0002 00AF     		add	r7, sp, #0
 864              	.LCFI27:
 865              		.cfi_def_cfa_register 7
 466:.\Generated_Source\PSoC5/SPIS_1_IntClock.c ****     return SPIS_1_IntClock_MOD_SRC & SPIS_1_IntClock_SRC_SEL_MSK;
 866              		.loc 1 466 0
 867 0004 44F29E03 		movw	r3, #16542
 868 0008 C4F20003 		movt	r3, 16384
 869 000c 1B78     		ldrb	r3, [r3, #0]
 870 000e DBB2     		uxtb	r3, r3
 871 0010 03F00703 		and	r3, r3, #7
 872 0014 DBB2     		uxtb	r3, r3
 467:.\Generated_Source\PSoC5/SPIS_1_IntClock.c **** }
 873              		.loc 1 467 0
 874 0016 1846     		mov	r0, r3
 875 0018 BD46     		mov	sp, r7
 876 001a 80BC     		pop	{r7}
 877 001c 7047     		bx	lr
 878              		.cfi_endproc
 879              	.LFE10:
 880              		.size	SPIS_1_IntClock_GetSourceRegister, .-SPIS_1_IntClock_GetSourceRegister
 881 001e 00BF     		.text
 882              	.Letext0:
 883              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 884              		.section	.debug_info,"",%progbits
 885              	.Ldebug_info0:
 886 0000 90020000 		.4byte	0x290
 887 0004 0200     		.2byte	0x2
 888 0006 00000000 		.4byte	.Ldebug_abbrev0
 889 000a 04       		.byte	0x4
 890 000b 01       		.uleb128 0x1
 891 000c 53020000 		.4byte	.LASF37
 892 0010 01       		.byte	0x1
 893 0011 C3020000 		.4byte	.LASF38
 894 0015 3A000000 		.4byte	.LASF39
 895 0019 00000000 		.4byte	.Ldebug_ranges0+0
 896 001d 00000000 		.4byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 25


 897 0021 00000000 		.4byte	0
 898 0025 00000000 		.4byte	.Ldebug_line0
 899 0029 02       		.uleb128 0x2
 900 002a 01       		.byte	0x1
 901 002b 06       		.byte	0x6
 902 002c B7020000 		.4byte	.LASF0
 903 0030 02       		.uleb128 0x2
 904 0031 01       		.byte	0x1
 905 0032 08       		.byte	0x8
 906 0033 CE000000 		.4byte	.LASF1
 907 0037 02       		.uleb128 0x2
 908 0038 02       		.byte	0x2
 909 0039 05       		.byte	0x5
 910 003a 43020000 		.4byte	.LASF2
 911 003e 02       		.uleb128 0x2
 912 003f 02       		.byte	0x2
 913 0040 07       		.byte	0x7
 914 0041 F3000000 		.4byte	.LASF3
 915 0045 02       		.uleb128 0x2
 916 0046 04       		.byte	0x4
 917 0047 05       		.byte	0x5
 918 0048 A4020000 		.4byte	.LASF4
 919 004c 02       		.uleb128 0x2
 920 004d 04       		.byte	0x4
 921 004e 07       		.byte	0x7
 922 004f E1000000 		.4byte	.LASF5
 923 0053 02       		.uleb128 0x2
 924 0054 08       		.byte	0x8
 925 0055 05       		.byte	0x5
 926 0056 EC010000 		.4byte	.LASF6
 927 005a 02       		.uleb128 0x2
 928 005b 08       		.byte	0x8
 929 005c 07       		.byte	0x7
 930 005d C9010000 		.4byte	.LASF7
 931 0061 03       		.uleb128 0x3
 932 0062 04       		.byte	0x4
 933 0063 05       		.byte	0x5
 934 0064 696E7400 		.ascii	"int\000"
 935 0068 02       		.uleb128 0x2
 936 0069 04       		.byte	0x4
 937 006a 07       		.byte	0x7
 938 006b B4010000 		.4byte	.LASF8
 939 006f 04       		.uleb128 0x4
 940 0070 4D020000 		.4byte	.LASF9
 941 0074 02       		.byte	0x2
 942 0075 5B       		.byte	0x5b
 943 0076 30000000 		.4byte	0x30
 944 007a 04       		.uleb128 0x4
 945 007b 60010000 		.4byte	.LASF10
 946 007f 02       		.byte	0x2
 947 0080 5C       		.byte	0x5c
 948 0081 3E000000 		.4byte	0x3e
 949 0085 02       		.uleb128 0x2
 950 0086 04       		.byte	0x4
 951 0087 04       		.byte	0x4
 952 0088 AB000000 		.4byte	.LASF11
 953 008c 02       		.uleb128 0x2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 26


 954 008d 08       		.byte	0x8
 955 008e 04       		.byte	0x4
 956 008f 51010000 		.4byte	.LASF12
 957 0093 02       		.uleb128 0x2
 958 0094 01       		.byte	0x1
 959 0095 08       		.byte	0x8
 960 0096 FA010000 		.4byte	.LASF13
 961 009a 04       		.uleb128 0x4
 962 009b DC000000 		.4byte	.LASF14
 963 009f 02       		.byte	0x2
 964 00a0 F0       		.byte	0xf0
 965 00a1 A5000000 		.4byte	0xa5
 966 00a5 05       		.uleb128 0x5
 967 00a6 6F000000 		.4byte	0x6f
 968 00aa 04       		.uleb128 0x4
 969 00ab 00000000 		.4byte	.LASF15
 970 00af 02       		.byte	0x2
 971 00b0 F1       		.byte	0xf1
 972 00b1 B5000000 		.4byte	0xb5
 973 00b5 05       		.uleb128 0x5
 974 00b6 7A000000 		.4byte	0x7a
 975 00ba 06       		.uleb128 0x6
 976 00bb 01       		.byte	0x1
 977 00bc 89010000 		.4byte	.LASF16
 978 00c0 01       		.byte	0x1
 979 00c1 2D       		.byte	0x2d
 980 00c2 01       		.byte	0x1
 981 00c3 00000000 		.4byte	.LFB0
 982 00c7 42000000 		.4byte	.LFE0
 983 00cb 00000000 		.4byte	.LLST0
 984 00cf 01       		.byte	0x1
 985 00d0 06       		.uleb128 0x6
 986 00d1 01       		.byte	0x1
 987 00d2 9F010000 		.4byte	.LASF17
 988 00d6 01       		.byte	0x1
 989 00d7 47       		.byte	0x47
 990 00d8 01       		.byte	0x1
 991 00d9 00000000 		.4byte	.LFB1
 992 00dd 42000000 		.4byte	.LFE1
 993 00e1 2C000000 		.4byte	.LLST1
 994 00e5 01       		.byte	0x1
 995 00e6 07       		.uleb128 0x7
 996 00e7 01       		.byte	0x1
 997 00e8 21020000 		.4byte	.LASF18
 998 00ec 01       		.byte	0x1
 999 00ed 64       		.byte	0x64
 1000 00ee 01       		.byte	0x1
 1001 00ef 00000000 		.4byte	.LFB2
 1002 00f3 F8000000 		.4byte	.LFE2
 1003 00f7 58000000 		.4byte	.LLST2
 1004 00fb 01       		.byte	0x1
 1005 00fc 19010000 		.4byte	0x119
 1006 0100 08       		.uleb128 0x8
 1007 0101 1A000000 		.4byte	.LBB2
 1008 0105 EE000000 		.4byte	.LBE2
 1009 0109 09       		.uleb128 0x9
 1010 010a 0C000000 		.4byte	.LASF24
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 27


 1011 010e 01       		.byte	0x1
 1012 010f 69       		.byte	0x69
 1013 0110 7A000000 		.4byte	0x7a
 1014 0114 02       		.byte	0x2
 1015 0115 91       		.byte	0x91
 1016 0116 76       		.sleb128 -10
 1017 0117 00       		.byte	0
 1018 0118 00       		.byte	0
 1019 0119 07       		.uleb128 0x7
 1020 011a 01       		.byte	0x1
 1021 011b B1000000 		.4byte	.LASF19
 1022 011f 01       		.byte	0x1
 1023 0120 9D       		.byte	0x9d
 1024 0121 01       		.byte	0x1
 1025 0122 00000000 		.4byte	.LFB3
 1026 0126 54000000 		.4byte	.LFE3
 1027 012a 90000000 		.4byte	.LLST3
 1028 012e 01       		.byte	0x1
 1029 012f 42010000 		.4byte	0x142
 1030 0133 0A       		.uleb128 0xa
 1031 0134 06000000 		.4byte	.LASF21
 1032 0138 01       		.byte	0x1
 1033 0139 9D       		.byte	0x9d
 1034 013a 6F000000 		.4byte	0x6f
 1035 013e 02       		.byte	0x2
 1036 013f 91       		.byte	0x91
 1037 0140 77       		.sleb128 -9
 1038 0141 00       		.byte	0
 1039 0142 0B       		.uleb128 0xb
 1040 0143 01       		.byte	0x1
 1041 0144 17000000 		.4byte	.LASF20
 1042 0148 01       		.byte	0x1
 1043 0149 C1       		.byte	0xc1
 1044 014a 01       		.byte	0x1
 1045 014b 00000000 		.4byte	.LFB4
 1046 014f E8010000 		.4byte	.LFE4
 1047 0153 C8000000 		.4byte	.LLST4
 1048 0157 01       		.byte	0x1
 1049 0158 A3010000 		.4byte	0x1a3
 1050 015c 0A       		.uleb128 0xa
 1051 015d 46010000 		.4byte	.LASF22
 1052 0161 01       		.byte	0x1
 1053 0162 C1       		.byte	0xc1
 1054 0163 7A000000 		.4byte	0x7a
 1055 0167 02       		.byte	0x2
 1056 0168 91       		.byte	0x91
 1057 0169 6E       		.sleb128 -18
 1058 016a 0A       		.uleb128 0xa
 1059 016b 58010000 		.4byte	.LASF23
 1060 016f 01       		.byte	0x1
 1061 0170 C1       		.byte	0xc1
 1062 0171 6F000000 		.4byte	0x6f
 1063 0175 02       		.byte	0x2
 1064 0176 91       		.byte	0x91
 1065 0177 6D       		.sleb128 -19
 1066 0178 09       		.uleb128 0x9
 1067 0179 9C020000 		.4byte	.LASF25
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 28


 1068 017d 01       		.byte	0x1
 1069 017e C4       		.byte	0xc4
 1070 017f 6F000000 		.4byte	0x6f
 1071 0183 02       		.byte	0x2
 1072 0184 91       		.byte	0x91
 1073 0185 73       		.sleb128 -13
 1074 0186 09       		.uleb128 0x9
 1075 0187 C1010000 		.4byte	.LASF26
 1076 018b 01       		.byte	0x1
 1077 018c C6       		.byte	0xc6
 1078 018d 6F000000 		.4byte	0x6f
 1079 0191 02       		.byte	0x2
 1080 0192 91       		.byte	0x91
 1081 0193 77       		.sleb128 -9
 1082 0194 09       		.uleb128 0x9
 1083 0195 0C000000 		.4byte	.LASF24
 1084 0199 01       		.byte	0x1
 1085 019a C7       		.byte	0xc7
 1086 019b 7A000000 		.4byte	0x7a
 1087 019f 02       		.byte	0x2
 1088 01a0 91       		.byte	0x91
 1089 01a1 74       		.sleb128 -12
 1090 01a2 00       		.byte	0
 1091 01a3 0C       		.uleb128 0xc
 1092 01a4 01       		.byte	0x1
 1093 01a5 88000000 		.4byte	.LASF30
 1094 01a9 01       		.byte	0x1
 1095 01aa 2901     		.2byte	0x129
 1096 01ac 01       		.byte	0x1
 1097 01ad 7A000000 		.4byte	0x7a
 1098 01b1 00000000 		.4byte	.LFB5
 1099 01b5 18000000 		.4byte	.LFE5
 1100 01b9 00010000 		.4byte	.LLST5
 1101 01bd 01       		.byte	0x1
 1102 01be 0D       		.uleb128 0xd
 1103 01bf 01       		.byte	0x1
 1104 01c0 26010000 		.4byte	.LASF27
 1105 01c4 01       		.byte	0x1
 1106 01c5 4C01     		.2byte	0x14c
 1107 01c7 01       		.byte	0x1
 1108 01c8 00000000 		.4byte	.LFB6
 1109 01cc 3A000000 		.4byte	.LFE6
 1110 01d0 2C010000 		.4byte	.LLST6
 1111 01d4 01       		.byte	0x1
 1112 01d5 E9010000 		.4byte	0x1e9
 1113 01d9 0E       		.uleb128 0xe
 1114 01da E0010000 		.4byte	.LASF28
 1115 01de 01       		.byte	0x1
 1116 01df 4C01     		.2byte	0x14c
 1117 01e1 6F000000 		.4byte	0x6f
 1118 01e5 02       		.byte	0x2
 1119 01e6 91       		.byte	0x91
 1120 01e7 77       		.sleb128 -9
 1121 01e8 00       		.byte	0
 1122 01e9 0D       		.uleb128 0xd
 1123 01ea 01       		.byte	0x1
 1124 01eb 67010000 		.4byte	.LASF29
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 29


 1125 01ef 01       		.byte	0x1
 1126 01f0 6F01     		.2byte	0x16f
 1127 01f2 01       		.byte	0x1
 1128 01f3 00000000 		.4byte	.LFB7
 1129 01f7 3C000000 		.4byte	.LFE7
 1130 01fb 64010000 		.4byte	.LLST7
 1131 01ff 01       		.byte	0x1
 1132 0200 14020000 		.4byte	0x214
 1133 0204 0E       		.uleb128 0xe
 1134 0205 E0010000 		.4byte	.LASF28
 1135 0209 01       		.byte	0x1
 1136 020a 6F01     		.2byte	0x16f
 1137 020c 6F000000 		.4byte	0x6f
 1138 0210 02       		.byte	0x2
 1139 0211 91       		.byte	0x91
 1140 0212 77       		.sleb128 -9
 1141 0213 00       		.byte	0
 1142 0214 0C       		.uleb128 0xc
 1143 0215 01       		.byte	0x1
 1144 0216 06010000 		.4byte	.LASF31
 1145 021a 01       		.byte	0x1
 1146 021b 8401     		.2byte	0x184
 1147 021d 01       		.byte	0x1
 1148 021e 6F000000 		.4byte	0x6f
 1149 0222 00000000 		.4byte	.LFB8
 1150 0226 1E000000 		.4byte	.LFE8
 1151 022a 9C010000 		.4byte	.LLST8
 1152 022e 01       		.byte	0x1
 1153 022f 0F       		.uleb128 0xf
 1154 0230 01       		.byte	0x1
 1155 0231 EE020000 		.4byte	.LASF32
 1156 0235 01       		.byte	0x1
 1157 0236 A301     		.2byte	0x1a3
 1158 0238 01       		.byte	0x1
 1159 0239 00000000 		.4byte	.LFB9
 1160 023d F4000000 		.4byte	.LFE9
 1161 0241 C8010000 		.4byte	.LLST9
 1162 0245 01       		.byte	0x1
 1163 0246 78020000 		.4byte	0x278
 1164 024a 0E       		.uleb128 0xe
 1165 024b AD020000 		.4byte	.LASF33
 1166 024f 01       		.byte	0x1
 1167 0250 A301     		.2byte	0x1a3
 1168 0252 6F000000 		.4byte	0x6f
 1169 0256 02       		.byte	0x2
 1170 0257 91       		.byte	0x91
 1171 0258 6F       		.sleb128 -17
 1172 0259 10       		.uleb128 0x10
 1173 025a 3B020000 		.4byte	.LASF34
 1174 025e 01       		.byte	0x1
 1175 025f A501     		.2byte	0x1a5
 1176 0261 7A000000 		.4byte	0x7a
 1177 0265 02       		.byte	0x2
 1178 0266 91       		.byte	0x91
 1179 0267 76       		.sleb128 -10
 1180 0268 10       		.uleb128 0x10
 1181 0269 10030000 		.4byte	.LASF35
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 30


 1182 026d 01       		.byte	0x1
 1183 026e A601     		.2byte	0x1a6
 1184 0270 6F000000 		.4byte	0x6f
 1185 0274 02       		.byte	0x2
 1186 0275 91       		.byte	0x91
 1187 0276 75       		.sleb128 -11
 1188 0277 00       		.byte	0
 1189 0278 0C       		.uleb128 0xc
 1190 0279 01       		.byte	0x1
 1191 027a FF010000 		.4byte	.LASF36
 1192 027e 01       		.byte	0x1
 1193 027f D001     		.2byte	0x1d0
 1194 0281 01       		.byte	0x1
 1195 0282 6F000000 		.4byte	0x6f
 1196 0286 00000000 		.4byte	.LFB10
 1197 028a 1E000000 		.4byte	.LFE10
 1198 028e 00020000 		.4byte	.LLST10
 1199 0292 01       		.byte	0x1
 1200 0293 00       		.byte	0
 1201              		.section	.debug_abbrev,"",%progbits
 1202              	.Ldebug_abbrev0:
 1203 0000 01       		.uleb128 0x1
 1204 0001 11       		.uleb128 0x11
 1205 0002 01       		.byte	0x1
 1206 0003 25       		.uleb128 0x25
 1207 0004 0E       		.uleb128 0xe
 1208 0005 13       		.uleb128 0x13
 1209 0006 0B       		.uleb128 0xb
 1210 0007 03       		.uleb128 0x3
 1211 0008 0E       		.uleb128 0xe
 1212 0009 1B       		.uleb128 0x1b
 1213 000a 0E       		.uleb128 0xe
 1214 000b 55       		.uleb128 0x55
 1215 000c 06       		.uleb128 0x6
 1216 000d 11       		.uleb128 0x11
 1217 000e 01       		.uleb128 0x1
 1218 000f 52       		.uleb128 0x52
 1219 0010 01       		.uleb128 0x1
 1220 0011 10       		.uleb128 0x10
 1221 0012 06       		.uleb128 0x6
 1222 0013 00       		.byte	0
 1223 0014 00       		.byte	0
 1224 0015 02       		.uleb128 0x2
 1225 0016 24       		.uleb128 0x24
 1226 0017 00       		.byte	0
 1227 0018 0B       		.uleb128 0xb
 1228 0019 0B       		.uleb128 0xb
 1229 001a 3E       		.uleb128 0x3e
 1230 001b 0B       		.uleb128 0xb
 1231 001c 03       		.uleb128 0x3
 1232 001d 0E       		.uleb128 0xe
 1233 001e 00       		.byte	0
 1234 001f 00       		.byte	0
 1235 0020 03       		.uleb128 0x3
 1236 0021 24       		.uleb128 0x24
 1237 0022 00       		.byte	0
 1238 0023 0B       		.uleb128 0xb
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 31


 1239 0024 0B       		.uleb128 0xb
 1240 0025 3E       		.uleb128 0x3e
 1241 0026 0B       		.uleb128 0xb
 1242 0027 03       		.uleb128 0x3
 1243 0028 08       		.uleb128 0x8
 1244 0029 00       		.byte	0
 1245 002a 00       		.byte	0
 1246 002b 04       		.uleb128 0x4
 1247 002c 16       		.uleb128 0x16
 1248 002d 00       		.byte	0
 1249 002e 03       		.uleb128 0x3
 1250 002f 0E       		.uleb128 0xe
 1251 0030 3A       		.uleb128 0x3a
 1252 0031 0B       		.uleb128 0xb
 1253 0032 3B       		.uleb128 0x3b
 1254 0033 0B       		.uleb128 0xb
 1255 0034 49       		.uleb128 0x49
 1256 0035 13       		.uleb128 0x13
 1257 0036 00       		.byte	0
 1258 0037 00       		.byte	0
 1259 0038 05       		.uleb128 0x5
 1260 0039 35       		.uleb128 0x35
 1261 003a 00       		.byte	0
 1262 003b 49       		.uleb128 0x49
 1263 003c 13       		.uleb128 0x13
 1264 003d 00       		.byte	0
 1265 003e 00       		.byte	0
 1266 003f 06       		.uleb128 0x6
 1267 0040 2E       		.uleb128 0x2e
 1268 0041 00       		.byte	0
 1269 0042 3F       		.uleb128 0x3f
 1270 0043 0C       		.uleb128 0xc
 1271 0044 03       		.uleb128 0x3
 1272 0045 0E       		.uleb128 0xe
 1273 0046 3A       		.uleb128 0x3a
 1274 0047 0B       		.uleb128 0xb
 1275 0048 3B       		.uleb128 0x3b
 1276 0049 0B       		.uleb128 0xb
 1277 004a 27       		.uleb128 0x27
 1278 004b 0C       		.uleb128 0xc
 1279 004c 11       		.uleb128 0x11
 1280 004d 01       		.uleb128 0x1
 1281 004e 12       		.uleb128 0x12
 1282 004f 01       		.uleb128 0x1
 1283 0050 40       		.uleb128 0x40
 1284 0051 06       		.uleb128 0x6
 1285 0052 9742     		.uleb128 0x2117
 1286 0054 0C       		.uleb128 0xc
 1287 0055 00       		.byte	0
 1288 0056 00       		.byte	0
 1289 0057 07       		.uleb128 0x7
 1290 0058 2E       		.uleb128 0x2e
 1291 0059 01       		.byte	0x1
 1292 005a 3F       		.uleb128 0x3f
 1293 005b 0C       		.uleb128 0xc
 1294 005c 03       		.uleb128 0x3
 1295 005d 0E       		.uleb128 0xe
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 32


 1296 005e 3A       		.uleb128 0x3a
 1297 005f 0B       		.uleb128 0xb
 1298 0060 3B       		.uleb128 0x3b
 1299 0061 0B       		.uleb128 0xb
 1300 0062 27       		.uleb128 0x27
 1301 0063 0C       		.uleb128 0xc
 1302 0064 11       		.uleb128 0x11
 1303 0065 01       		.uleb128 0x1
 1304 0066 12       		.uleb128 0x12
 1305 0067 01       		.uleb128 0x1
 1306 0068 40       		.uleb128 0x40
 1307 0069 06       		.uleb128 0x6
 1308 006a 9742     		.uleb128 0x2117
 1309 006c 0C       		.uleb128 0xc
 1310 006d 01       		.uleb128 0x1
 1311 006e 13       		.uleb128 0x13
 1312 006f 00       		.byte	0
 1313 0070 00       		.byte	0
 1314 0071 08       		.uleb128 0x8
 1315 0072 0B       		.uleb128 0xb
 1316 0073 01       		.byte	0x1
 1317 0074 11       		.uleb128 0x11
 1318 0075 01       		.uleb128 0x1
 1319 0076 12       		.uleb128 0x12
 1320 0077 01       		.uleb128 0x1
 1321 0078 00       		.byte	0
 1322 0079 00       		.byte	0
 1323 007a 09       		.uleb128 0x9
 1324 007b 34       		.uleb128 0x34
 1325 007c 00       		.byte	0
 1326 007d 03       		.uleb128 0x3
 1327 007e 0E       		.uleb128 0xe
 1328 007f 3A       		.uleb128 0x3a
 1329 0080 0B       		.uleb128 0xb
 1330 0081 3B       		.uleb128 0x3b
 1331 0082 0B       		.uleb128 0xb
 1332 0083 49       		.uleb128 0x49
 1333 0084 13       		.uleb128 0x13
 1334 0085 02       		.uleb128 0x2
 1335 0086 0A       		.uleb128 0xa
 1336 0087 00       		.byte	0
 1337 0088 00       		.byte	0
 1338 0089 0A       		.uleb128 0xa
 1339 008a 05       		.uleb128 0x5
 1340 008b 00       		.byte	0
 1341 008c 03       		.uleb128 0x3
 1342 008d 0E       		.uleb128 0xe
 1343 008e 3A       		.uleb128 0x3a
 1344 008f 0B       		.uleb128 0xb
 1345 0090 3B       		.uleb128 0x3b
 1346 0091 0B       		.uleb128 0xb
 1347 0092 49       		.uleb128 0x49
 1348 0093 13       		.uleb128 0x13
 1349 0094 02       		.uleb128 0x2
 1350 0095 0A       		.uleb128 0xa
 1351 0096 00       		.byte	0
 1352 0097 00       		.byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 33


 1353 0098 0B       		.uleb128 0xb
 1354 0099 2E       		.uleb128 0x2e
 1355 009a 01       		.byte	0x1
 1356 009b 3F       		.uleb128 0x3f
 1357 009c 0C       		.uleb128 0xc
 1358 009d 03       		.uleb128 0x3
 1359 009e 0E       		.uleb128 0xe
 1360 009f 3A       		.uleb128 0x3a
 1361 00a0 0B       		.uleb128 0xb
 1362 00a1 3B       		.uleb128 0x3b
 1363 00a2 0B       		.uleb128 0xb
 1364 00a3 27       		.uleb128 0x27
 1365 00a4 0C       		.uleb128 0xc
 1366 00a5 11       		.uleb128 0x11
 1367 00a6 01       		.uleb128 0x1
 1368 00a7 12       		.uleb128 0x12
 1369 00a8 01       		.uleb128 0x1
 1370 00a9 40       		.uleb128 0x40
 1371 00aa 06       		.uleb128 0x6
 1372 00ab 9642     		.uleb128 0x2116
 1373 00ad 0C       		.uleb128 0xc
 1374 00ae 01       		.uleb128 0x1
 1375 00af 13       		.uleb128 0x13
 1376 00b0 00       		.byte	0
 1377 00b1 00       		.byte	0
 1378 00b2 0C       		.uleb128 0xc
 1379 00b3 2E       		.uleb128 0x2e
 1380 00b4 00       		.byte	0
 1381 00b5 3F       		.uleb128 0x3f
 1382 00b6 0C       		.uleb128 0xc
 1383 00b7 03       		.uleb128 0x3
 1384 00b8 0E       		.uleb128 0xe
 1385 00b9 3A       		.uleb128 0x3a
 1386 00ba 0B       		.uleb128 0xb
 1387 00bb 3B       		.uleb128 0x3b
 1388 00bc 05       		.uleb128 0x5
 1389 00bd 27       		.uleb128 0x27
 1390 00be 0C       		.uleb128 0xc
 1391 00bf 49       		.uleb128 0x49
 1392 00c0 13       		.uleb128 0x13
 1393 00c1 11       		.uleb128 0x11
 1394 00c2 01       		.uleb128 0x1
 1395 00c3 12       		.uleb128 0x12
 1396 00c4 01       		.uleb128 0x1
 1397 00c5 40       		.uleb128 0x40
 1398 00c6 06       		.uleb128 0x6
 1399 00c7 9742     		.uleb128 0x2117
 1400 00c9 0C       		.uleb128 0xc
 1401 00ca 00       		.byte	0
 1402 00cb 00       		.byte	0
 1403 00cc 0D       		.uleb128 0xd
 1404 00cd 2E       		.uleb128 0x2e
 1405 00ce 01       		.byte	0x1
 1406 00cf 3F       		.uleb128 0x3f
 1407 00d0 0C       		.uleb128 0xc
 1408 00d1 03       		.uleb128 0x3
 1409 00d2 0E       		.uleb128 0xe
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 34


 1410 00d3 3A       		.uleb128 0x3a
 1411 00d4 0B       		.uleb128 0xb
 1412 00d5 3B       		.uleb128 0x3b
 1413 00d6 05       		.uleb128 0x5
 1414 00d7 27       		.uleb128 0x27
 1415 00d8 0C       		.uleb128 0xc
 1416 00d9 11       		.uleb128 0x11
 1417 00da 01       		.uleb128 0x1
 1418 00db 12       		.uleb128 0x12
 1419 00dc 01       		.uleb128 0x1
 1420 00dd 40       		.uleb128 0x40
 1421 00de 06       		.uleb128 0x6
 1422 00df 9742     		.uleb128 0x2117
 1423 00e1 0C       		.uleb128 0xc
 1424 00e2 01       		.uleb128 0x1
 1425 00e3 13       		.uleb128 0x13
 1426 00e4 00       		.byte	0
 1427 00e5 00       		.byte	0
 1428 00e6 0E       		.uleb128 0xe
 1429 00e7 05       		.uleb128 0x5
 1430 00e8 00       		.byte	0
 1431 00e9 03       		.uleb128 0x3
 1432 00ea 0E       		.uleb128 0xe
 1433 00eb 3A       		.uleb128 0x3a
 1434 00ec 0B       		.uleb128 0xb
 1435 00ed 3B       		.uleb128 0x3b
 1436 00ee 05       		.uleb128 0x5
 1437 00ef 49       		.uleb128 0x49
 1438 00f0 13       		.uleb128 0x13
 1439 00f1 02       		.uleb128 0x2
 1440 00f2 0A       		.uleb128 0xa
 1441 00f3 00       		.byte	0
 1442 00f4 00       		.byte	0
 1443 00f5 0F       		.uleb128 0xf
 1444 00f6 2E       		.uleb128 0x2e
 1445 00f7 01       		.byte	0x1
 1446 00f8 3F       		.uleb128 0x3f
 1447 00f9 0C       		.uleb128 0xc
 1448 00fa 03       		.uleb128 0x3
 1449 00fb 0E       		.uleb128 0xe
 1450 00fc 3A       		.uleb128 0x3a
 1451 00fd 0B       		.uleb128 0xb
 1452 00fe 3B       		.uleb128 0x3b
 1453 00ff 05       		.uleb128 0x5
 1454 0100 27       		.uleb128 0x27
 1455 0101 0C       		.uleb128 0xc
 1456 0102 11       		.uleb128 0x11
 1457 0103 01       		.uleb128 0x1
 1458 0104 12       		.uleb128 0x12
 1459 0105 01       		.uleb128 0x1
 1460 0106 40       		.uleb128 0x40
 1461 0107 06       		.uleb128 0x6
 1462 0108 9642     		.uleb128 0x2116
 1463 010a 0C       		.uleb128 0xc
 1464 010b 01       		.uleb128 0x1
 1465 010c 13       		.uleb128 0x13
 1466 010d 00       		.byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 35


 1467 010e 00       		.byte	0
 1468 010f 10       		.uleb128 0x10
 1469 0110 34       		.uleb128 0x34
 1470 0111 00       		.byte	0
 1471 0112 03       		.uleb128 0x3
 1472 0113 0E       		.uleb128 0xe
 1473 0114 3A       		.uleb128 0x3a
 1474 0115 0B       		.uleb128 0xb
 1475 0116 3B       		.uleb128 0x3b
 1476 0117 05       		.uleb128 0x5
 1477 0118 49       		.uleb128 0x49
 1478 0119 13       		.uleb128 0x13
 1479 011a 02       		.uleb128 0x2
 1480 011b 0A       		.uleb128 0xa
 1481 011c 00       		.byte	0
 1482 011d 00       		.byte	0
 1483 011e 00       		.byte	0
 1484              		.section	.debug_loc,"",%progbits
 1485              	.Ldebug_loc0:
 1486              	.LLST0:
 1487 0000 00000000 		.4byte	.LFB0
 1488 0004 02000000 		.4byte	.LCFI0
 1489 0008 0200     		.2byte	0x2
 1490 000a 7D       		.byte	0x7d
 1491 000b 00       		.sleb128 0
 1492 000c 02000000 		.4byte	.LCFI0
 1493 0010 04000000 		.4byte	.LCFI1
 1494 0014 0200     		.2byte	0x2
 1495 0016 7D       		.byte	0x7d
 1496 0017 04       		.sleb128 4
 1497 0018 04000000 		.4byte	.LCFI1
 1498 001c 42000000 		.4byte	.LFE0
 1499 0020 0200     		.2byte	0x2
 1500 0022 77       		.byte	0x77
 1501 0023 04       		.sleb128 4
 1502 0024 00000000 		.4byte	0
 1503 0028 00000000 		.4byte	0
 1504              	.LLST1:
 1505 002c 00000000 		.4byte	.LFB1
 1506 0030 02000000 		.4byte	.LCFI2
 1507 0034 0200     		.2byte	0x2
 1508 0036 7D       		.byte	0x7d
 1509 0037 00       		.sleb128 0
 1510 0038 02000000 		.4byte	.LCFI2
 1511 003c 04000000 		.4byte	.LCFI3
 1512 0040 0200     		.2byte	0x2
 1513 0042 7D       		.byte	0x7d
 1514 0043 04       		.sleb128 4
 1515 0044 04000000 		.4byte	.LCFI3
 1516 0048 42000000 		.4byte	.LFE1
 1517 004c 0200     		.2byte	0x2
 1518 004e 77       		.byte	0x77
 1519 004f 04       		.sleb128 4
 1520 0050 00000000 		.4byte	0
 1521 0054 00000000 		.4byte	0
 1522              	.LLST2:
 1523 0058 00000000 		.4byte	.LFB2
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 36


 1524 005c 02000000 		.4byte	.LCFI4
 1525 0060 0200     		.2byte	0x2
 1526 0062 7D       		.byte	0x7d
 1527 0063 00       		.sleb128 0
 1528 0064 02000000 		.4byte	.LCFI4
 1529 0068 04000000 		.4byte	.LCFI5
 1530 006c 0200     		.2byte	0x2
 1531 006e 7D       		.byte	0x7d
 1532 006f 04       		.sleb128 4
 1533 0070 04000000 		.4byte	.LCFI5
 1534 0074 06000000 		.4byte	.LCFI6
 1535 0078 0200     		.2byte	0x2
 1536 007a 7D       		.byte	0x7d
 1537 007b 10       		.sleb128 16
 1538 007c 06000000 		.4byte	.LCFI6
 1539 0080 F8000000 		.4byte	.LFE2
 1540 0084 0200     		.2byte	0x2
 1541 0086 77       		.byte	0x77
 1542 0087 10       		.sleb128 16
 1543 0088 00000000 		.4byte	0
 1544 008c 00000000 		.4byte	0
 1545              	.LLST3:
 1546 0090 00000000 		.4byte	.LFB3
 1547 0094 02000000 		.4byte	.LCFI7
 1548 0098 0200     		.2byte	0x2
 1549 009a 7D       		.byte	0x7d
 1550 009b 00       		.sleb128 0
 1551 009c 02000000 		.4byte	.LCFI7
 1552 00a0 04000000 		.4byte	.LCFI8
 1553 00a4 0200     		.2byte	0x2
 1554 00a6 7D       		.byte	0x7d
 1555 00a7 04       		.sleb128 4
 1556 00a8 04000000 		.4byte	.LCFI8
 1557 00ac 06000000 		.4byte	.LCFI9
 1558 00b0 0200     		.2byte	0x2
 1559 00b2 7D       		.byte	0x7d
 1560 00b3 10       		.sleb128 16
 1561 00b4 06000000 		.4byte	.LCFI9
 1562 00b8 54000000 		.4byte	.LFE3
 1563 00bc 0200     		.2byte	0x2
 1564 00be 77       		.byte	0x77
 1565 00bf 10       		.sleb128 16
 1566 00c0 00000000 		.4byte	0
 1567 00c4 00000000 		.4byte	0
 1568              	.LLST4:
 1569 00c8 00000000 		.4byte	.LFB4
 1570 00cc 02000000 		.4byte	.LCFI10
 1571 00d0 0200     		.2byte	0x2
 1572 00d2 7D       		.byte	0x7d
 1573 00d3 00       		.sleb128 0
 1574 00d4 02000000 		.4byte	.LCFI10
 1575 00d8 04000000 		.4byte	.LCFI11
 1576 00dc 0200     		.2byte	0x2
 1577 00de 7D       		.byte	0x7d
 1578 00df 08       		.sleb128 8
 1579 00e0 04000000 		.4byte	.LCFI11
 1580 00e4 06000000 		.4byte	.LCFI12
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 37


 1581 00e8 0200     		.2byte	0x2
 1582 00ea 7D       		.byte	0x7d
 1583 00eb 18       		.sleb128 24
 1584 00ec 06000000 		.4byte	.LCFI12
 1585 00f0 E8010000 		.4byte	.LFE4
 1586 00f4 0200     		.2byte	0x2
 1587 00f6 77       		.byte	0x77
 1588 00f7 18       		.sleb128 24
 1589 00f8 00000000 		.4byte	0
 1590 00fc 00000000 		.4byte	0
 1591              	.LLST5:
 1592 0100 00000000 		.4byte	.LFB5
 1593 0104 02000000 		.4byte	.LCFI13
 1594 0108 0200     		.2byte	0x2
 1595 010a 7D       		.byte	0x7d
 1596 010b 00       		.sleb128 0
 1597 010c 02000000 		.4byte	.LCFI13
 1598 0110 04000000 		.4byte	.LCFI14
 1599 0114 0200     		.2byte	0x2
 1600 0116 7D       		.byte	0x7d
 1601 0117 04       		.sleb128 4
 1602 0118 04000000 		.4byte	.LCFI14
 1603 011c 18000000 		.4byte	.LFE5
 1604 0120 0200     		.2byte	0x2
 1605 0122 77       		.byte	0x77
 1606 0123 04       		.sleb128 4
 1607 0124 00000000 		.4byte	0
 1608 0128 00000000 		.4byte	0
 1609              	.LLST6:
 1610 012c 00000000 		.4byte	.LFB6
 1611 0130 02000000 		.4byte	.LCFI15
 1612 0134 0200     		.2byte	0x2
 1613 0136 7D       		.byte	0x7d
 1614 0137 00       		.sleb128 0
 1615 0138 02000000 		.4byte	.LCFI15
 1616 013c 04000000 		.4byte	.LCFI16
 1617 0140 0200     		.2byte	0x2
 1618 0142 7D       		.byte	0x7d
 1619 0143 04       		.sleb128 4
 1620 0144 04000000 		.4byte	.LCFI16
 1621 0148 06000000 		.4byte	.LCFI17
 1622 014c 0200     		.2byte	0x2
 1623 014e 7D       		.byte	0x7d
 1624 014f 10       		.sleb128 16
 1625 0150 06000000 		.4byte	.LCFI17
 1626 0154 3A000000 		.4byte	.LFE6
 1627 0158 0200     		.2byte	0x2
 1628 015a 77       		.byte	0x77
 1629 015b 10       		.sleb128 16
 1630 015c 00000000 		.4byte	0
 1631 0160 00000000 		.4byte	0
 1632              	.LLST7:
 1633 0164 00000000 		.4byte	.LFB7
 1634 0168 02000000 		.4byte	.LCFI18
 1635 016c 0200     		.2byte	0x2
 1636 016e 7D       		.byte	0x7d
 1637 016f 00       		.sleb128 0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 38


 1638 0170 02000000 		.4byte	.LCFI18
 1639 0174 04000000 		.4byte	.LCFI19
 1640 0178 0200     		.2byte	0x2
 1641 017a 7D       		.byte	0x7d
 1642 017b 04       		.sleb128 4
 1643 017c 04000000 		.4byte	.LCFI19
 1644 0180 06000000 		.4byte	.LCFI20
 1645 0184 0200     		.2byte	0x2
 1646 0186 7D       		.byte	0x7d
 1647 0187 10       		.sleb128 16
 1648 0188 06000000 		.4byte	.LCFI20
 1649 018c 3C000000 		.4byte	.LFE7
 1650 0190 0200     		.2byte	0x2
 1651 0192 77       		.byte	0x77
 1652 0193 10       		.sleb128 16
 1653 0194 00000000 		.4byte	0
 1654 0198 00000000 		.4byte	0
 1655              	.LLST8:
 1656 019c 00000000 		.4byte	.LFB8
 1657 01a0 02000000 		.4byte	.LCFI21
 1658 01a4 0200     		.2byte	0x2
 1659 01a6 7D       		.byte	0x7d
 1660 01a7 00       		.sleb128 0
 1661 01a8 02000000 		.4byte	.LCFI21
 1662 01ac 04000000 		.4byte	.LCFI22
 1663 01b0 0200     		.2byte	0x2
 1664 01b2 7D       		.byte	0x7d
 1665 01b3 04       		.sleb128 4
 1666 01b4 04000000 		.4byte	.LCFI22
 1667 01b8 1E000000 		.4byte	.LFE8
 1668 01bc 0200     		.2byte	0x2
 1669 01be 77       		.byte	0x77
 1670 01bf 04       		.sleb128 4
 1671 01c0 00000000 		.4byte	0
 1672 01c4 00000000 		.4byte	0
 1673              	.LLST9:
 1674 01c8 00000000 		.4byte	.LFB9
 1675 01cc 02000000 		.4byte	.LCFI23
 1676 01d0 0200     		.2byte	0x2
 1677 01d2 7D       		.byte	0x7d
 1678 01d3 00       		.sleb128 0
 1679 01d4 02000000 		.4byte	.LCFI23
 1680 01d8 04000000 		.4byte	.LCFI24
 1681 01dc 0200     		.2byte	0x2
 1682 01de 7D       		.byte	0x7d
 1683 01df 08       		.sleb128 8
 1684 01e0 04000000 		.4byte	.LCFI24
 1685 01e4 06000000 		.4byte	.LCFI25
 1686 01e8 0200     		.2byte	0x2
 1687 01ea 7D       		.byte	0x7d
 1688 01eb 18       		.sleb128 24
 1689 01ec 06000000 		.4byte	.LCFI25
 1690 01f0 F4000000 		.4byte	.LFE9
 1691 01f4 0200     		.2byte	0x2
 1692 01f6 77       		.byte	0x77
 1693 01f7 18       		.sleb128 24
 1694 01f8 00000000 		.4byte	0
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 39


 1695 01fc 00000000 		.4byte	0
 1696              	.LLST10:
 1697 0200 00000000 		.4byte	.LFB10
 1698 0204 02000000 		.4byte	.LCFI26
 1699 0208 0200     		.2byte	0x2
 1700 020a 7D       		.byte	0x7d
 1701 020b 00       		.sleb128 0
 1702 020c 02000000 		.4byte	.LCFI26
 1703 0210 04000000 		.4byte	.LCFI27
 1704 0214 0200     		.2byte	0x2
 1705 0216 7D       		.byte	0x7d
 1706 0217 04       		.sleb128 4
 1707 0218 04000000 		.4byte	.LCFI27
 1708 021c 1E000000 		.4byte	.LFE10
 1709 0220 0200     		.2byte	0x2
 1710 0222 77       		.byte	0x77
 1711 0223 04       		.sleb128 4
 1712 0224 00000000 		.4byte	0
 1713 0228 00000000 		.4byte	0
 1714              		.section	.debug_aranges,"",%progbits
 1715 0000 6C000000 		.4byte	0x6c
 1716 0004 0200     		.2byte	0x2
 1717 0006 00000000 		.4byte	.Ldebug_info0
 1718 000a 04       		.byte	0x4
 1719 000b 00       		.byte	0
 1720 000c 0000     		.2byte	0
 1721 000e 0000     		.2byte	0
 1722 0010 00000000 		.4byte	.LFB0
 1723 0014 42000000 		.4byte	.LFE0-.LFB0
 1724 0018 00000000 		.4byte	.LFB1
 1725 001c 42000000 		.4byte	.LFE1-.LFB1
 1726 0020 00000000 		.4byte	.LFB2
 1727 0024 F8000000 		.4byte	.LFE2-.LFB2
 1728 0028 00000000 		.4byte	.LFB3
 1729 002c 54000000 		.4byte	.LFE3-.LFB3
 1730 0030 00000000 		.4byte	.LFB4
 1731 0034 E8010000 		.4byte	.LFE4-.LFB4
 1732 0038 00000000 		.4byte	.LFB5
 1733 003c 18000000 		.4byte	.LFE5-.LFB5
 1734 0040 00000000 		.4byte	.LFB6
 1735 0044 3A000000 		.4byte	.LFE6-.LFB6
 1736 0048 00000000 		.4byte	.LFB7
 1737 004c 3C000000 		.4byte	.LFE7-.LFB7
 1738 0050 00000000 		.4byte	.LFB8
 1739 0054 1E000000 		.4byte	.LFE8-.LFB8
 1740 0058 00000000 		.4byte	.LFB9
 1741 005c F4000000 		.4byte	.LFE9-.LFB9
 1742 0060 00000000 		.4byte	.LFB10
 1743 0064 1E000000 		.4byte	.LFE10-.LFB10
 1744 0068 00000000 		.4byte	0
 1745 006c 00000000 		.4byte	0
 1746              		.section	.debug_ranges,"",%progbits
 1747              	.Ldebug_ranges0:
 1748 0000 00000000 		.4byte	.LFB0
 1749 0004 42000000 		.4byte	.LFE0
 1750 0008 00000000 		.4byte	.LFB1
 1751 000c 42000000 		.4byte	.LFE1
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 40


 1752 0010 00000000 		.4byte	.LFB2
 1753 0014 F8000000 		.4byte	.LFE2
 1754 0018 00000000 		.4byte	.LFB3
 1755 001c 54000000 		.4byte	.LFE3
 1756 0020 00000000 		.4byte	.LFB4
 1757 0024 E8010000 		.4byte	.LFE4
 1758 0028 00000000 		.4byte	.LFB5
 1759 002c 18000000 		.4byte	.LFE5
 1760 0030 00000000 		.4byte	.LFB6
 1761 0034 3A000000 		.4byte	.LFE6
 1762 0038 00000000 		.4byte	.LFB7
 1763 003c 3C000000 		.4byte	.LFE7
 1764 0040 00000000 		.4byte	.LFB8
 1765 0044 1E000000 		.4byte	.LFE8
 1766 0048 00000000 		.4byte	.LFB9
 1767 004c F4000000 		.4byte	.LFE9
 1768 0050 00000000 		.4byte	.LFB10
 1769 0054 1E000000 		.4byte	.LFE10
 1770 0058 00000000 		.4byte	0
 1771 005c 00000000 		.4byte	0
 1772              		.section	.debug_line,"",%progbits
 1773              	.Ldebug_line0:
 1774 0000 A2010000 		.section	.debug_str,"MS",%progbits,1
 1774      02004E00 
 1774      00000201 
 1774      FB0E0D00 
 1774      01010101 
 1775              	.LASF15:
 1776 0000 72656731 		.ascii	"reg16\000"
 1776      3600
 1777              	.LASF21:
 1778 0006 73746174 		.ascii	"state\000"
 1778      6500
 1779              	.LASF24:
 1780 000c 6F6C6444 		.ascii	"oldDivider\000"
 1780      69766964 
 1780      657200
 1781              	.LASF20:
 1782 0017 53504953 		.ascii	"SPIS_1_IntClock_SetDividerRegister\000"
 1782      5F315F49 
 1782      6E74436C 
 1782      6F636B5F 
 1782      53657444 
 1783              	.LASF39:
 1784 003a 433A5C55 		.ascii	"C:\\Users\\Brian\\Dropbox\\RPiSoC\\Projects\\PSoC_2"
 1784      73657273 
 1784      5C427269 
 1784      616E5C44 
 1784      726F7062 
 1785 0067 5F50695C 		.ascii	"_Pi\\PSoC Creator\\PSoC_2_Pi.cydsn\000"
 1785      50536F43 
 1785      20437265 
 1785      61746F72 
 1785      5C50536F 
 1786              	.LASF30:
 1787 0088 53504953 		.ascii	"SPIS_1_IntClock_GetDividerRegister\000"
 1787      5F315F49 
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 41


 1787      6E74436C 
 1787      6F636B5F 
 1787      47657444 
 1788              	.LASF11:
 1789 00ab 666C6F61 		.ascii	"float\000"
 1789      7400
 1790              	.LASF19:
 1791 00b1 53504953 		.ascii	"SPIS_1_IntClock_StandbyPower\000"
 1791      5F315F49 
 1791      6E74436C 
 1791      6F636B5F 
 1791      5374616E 
 1792              	.LASF1:
 1793 00ce 756E7369 		.ascii	"unsigned char\000"
 1793      676E6564 
 1793      20636861 
 1793      7200
 1794              	.LASF14:
 1795 00dc 72656738 		.ascii	"reg8\000"
 1795      00
 1796              	.LASF5:
 1797 00e1 6C6F6E67 		.ascii	"long unsigned int\000"
 1797      20756E73 
 1797      69676E65 
 1797      6420696E 
 1797      7400
 1798              	.LASF3:
 1799 00f3 73686F72 		.ascii	"short unsigned int\000"
 1799      7420756E 
 1799      7369676E 
 1799      65642069 
 1799      6E7400
 1800              	.LASF31:
 1801 0106 53504953 		.ascii	"SPIS_1_IntClock_GetModeRegister\000"
 1801      5F315F49 
 1801      6E74436C 
 1801      6F636B5F 
 1801      4765744D 
 1802              	.LASF27:
 1803 0126 53504953 		.ascii	"SPIS_1_IntClock_SetModeRegister\000"
 1803      5F315F49 
 1803      6E74436C 
 1803      6F636B5F 
 1803      5365744D 
 1804              	.LASF22:
 1805 0146 636C6B44 		.ascii	"clkDivider\000"
 1805      69766964 
 1805      657200
 1806              	.LASF12:
 1807 0151 646F7562 		.ascii	"double\000"
 1807      6C6500
 1808              	.LASF23:
 1809 0158 72657374 		.ascii	"restart\000"
 1809      61727400 
 1810              	.LASF10:
 1811 0160 75696E74 		.ascii	"uint16\000"
 1811      313600
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 42


 1812              	.LASF29:
 1813 0167 53504953 		.ascii	"SPIS_1_IntClock_ClearModeRegister\000"
 1813      5F315F49 
 1813      6E74436C 
 1813      6F636B5F 
 1813      436C6561 
 1814              	.LASF16:
 1815 0189 53504953 		.ascii	"SPIS_1_IntClock_Start\000"
 1815      5F315F49 
 1815      6E74436C 
 1815      6F636B5F 
 1815      53746172 
 1816              	.LASF17:
 1817 019f 53504953 		.ascii	"SPIS_1_IntClock_Stop\000"
 1817      5F315F49 
 1817      6E74436C 
 1817      6F636B5F 
 1817      53746F70 
 1818              	.LASF8:
 1819 01b4 756E7369 		.ascii	"unsigned int\000"
 1819      676E6564 
 1819      20696E74 
 1819      00
 1820              	.LASF26:
 1821 01c1 63757272 		.ascii	"currSrc\000"
 1821      53726300 
 1822              	.LASF7:
 1823 01c9 6C6F6E67 		.ascii	"long long unsigned int\000"
 1823      206C6F6E 
 1823      6720756E 
 1823      7369676E 
 1823      65642069 
 1824              	.LASF28:
 1825 01e0 6D6F6465 		.ascii	"modeBitMask\000"
 1825      4269744D 
 1825      61736B00 
 1826              	.LASF6:
 1827 01ec 6C6F6E67 		.ascii	"long long int\000"
 1827      206C6F6E 
 1827      6720696E 
 1827      7400
 1828              	.LASF13:
 1829 01fa 63686172 		.ascii	"char\000"
 1829      00
 1830              	.LASF36:
 1831 01ff 53504953 		.ascii	"SPIS_1_IntClock_GetSourceRegister\000"
 1831      5F315F49 
 1831      6E74436C 
 1831      6F636B5F 
 1831      47657453 
 1832              	.LASF18:
 1833 0221 53504953 		.ascii	"SPIS_1_IntClock_StopBlock\000"
 1833      5F315F49 
 1833      6E74436C 
 1833      6F636B5F 
 1833      53746F70 
 1834              	.LASF34:
ARM GAS  C:\Users\Brian\AppData\Local\Temp\ccYKepjC.s 			page 43


 1835 023b 63757272 		.ascii	"currDiv\000"
 1835      44697600 
 1836              	.LASF2:
 1837 0243 73686F72 		.ascii	"short int\000"
 1837      7420696E 
 1837      7400
 1838              	.LASF9:
 1839 024d 75696E74 		.ascii	"uint8\000"
 1839      3800
 1840              	.LASF37:
 1841 0253 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 1841      4320342E 
 1841      372E3320 
 1841      32303133 
 1841      30333132 
 1842 0286 616E6368 		.ascii	"anch revision 196615]\000"
 1842      20726576 
 1842      6973696F 
 1842      6E203139 
 1842      36363135 
 1843              	.LASF25:
 1844 029c 656E6162 		.ascii	"enabled\000"
 1844      6C656400 
 1845              	.LASF4:
 1846 02a4 6C6F6E67 		.ascii	"long int\000"
 1846      20696E74 
 1846      00
 1847              	.LASF33:
 1848 02ad 636C6B53 		.ascii	"clkSource\000"
 1848      6F757263 
 1848      6500
 1849              	.LASF0:
 1850 02b7 7369676E 		.ascii	"signed char\000"
 1850      65642063 
 1850      68617200 
 1851              	.LASF38:
 1852 02c3 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\SPIS_1_IntClock.c\000"
 1852      6E657261 
 1852      7465645F 
 1852      536F7572 
 1852      63655C50 
 1853              	.LASF32:
 1854 02ee 53504953 		.ascii	"SPIS_1_IntClock_SetSourceRegister\000"
 1854      5F315F49 
 1854      6E74436C 
 1854      6F636B5F 
 1854      53657453 
 1855              	.LASF35:
 1856 0310 6F6C6453 		.ascii	"oldSrc\000"
 1856      726300
 1857              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
