$date
	Wed May  5 15:32:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! clk1 $end
$var reg 1 " clk $end
$scope module lab00_test $end
$var wire 1 " clk $end
$var wire 1 ! clk1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#10
0!
1"
#20
1!
0"
#30
0!
1"
#40
1!
0"
#50
0!
1"
#60
1!
0"
#70
0!
1"
#80
1!
0"
#90
0!
1"
#100
1!
0"
