// Seed: 1486543881
module module_0 (
    input tri1 id_0
);
  assign id_2 = ~id_2;
  assign module_1.id_8 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10#(
        .id_12(1),
        .id_13(""),
        .id_14(1)
    )
);
  wire id_15;
  module_0 modCall_1 (id_8);
endmodule
