Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Sat Nov 15 18:33:37 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file rocketchip_wrapper_timing_summary_routed.rpt -pb rocketchip_wrapper_timing_summary_routed.pb
| Design       : rocketchip_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.809        0.000                      0                54721        0.040        0.000                      0                54716        2.100        0.000                       0                 24860  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                             ------------         ----------      --------------
clk_200                                                                                                           {0.000 2.500}        5.000           200.000         
  gclk_fbout                                                                                                      {0.000 2.500}        5.000           200.000         
  host_clk_i                                                                                                      {0.000 10.000}       20.000          50.000          
clk_fpga_0                                                                                                        {0.000 4.000}        8.000           125.000         
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                        {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                         {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                         {0.000 8.000}        16.000          62.500          
gtrefclk                                                                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200                                                                                                                 1.559        0.000                      0                  578        0.109        0.000                      0                  578        2.100        0.000                       0                   298  
  gclk_fbout                                                                                                                                                                                                                                                        3.929        0.000                       0                     2  
  host_clk_i                                                                                                            1.014        0.000                      0                50531        0.040        0.000                      0                50531        9.232        0.000                       0                 22714  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                                                                                                                   13.576        0.000                       0                     1  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                   13.576        0.000                       0                     6  
  clkfbout                                                                                                                                                                                                                                                         14.929        0.000                       0                     2  
  clkout0                                                                                                               3.400        0.000                      0                 3267        0.044        0.000                      0                 3266        2.286        0.000                       0                  1705  
  clkout1                                                                                                              13.743        0.000                      0                  164        0.104        0.000                      0                  164        7.600        0.000                       0                   134  
gtrefclk                                                                                                                                                                                                                                                            6.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       host_clk_i          0.809        0.000                      0                    2        0.155        0.000                      0                    1  
host_clk_i    clkout0             1.552        0.000                      0                    6        0.162        0.000                      0                    3  
clkout1       clkout0             6.029        0.000                      0                   28        0.133        0.000                      0                   28  
clkout0       clkout1             6.116        0.000                      0                   24        0.133        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_200            clk_200                  1.992        0.000                      0                   18        0.870        0.000                      0                   18  
**async_default**  clkout0            clkout0                  4.317        0.000                      0                    5        1.723        0.000                      0                    5  
**async_default**  host_clk_i         host_clk_i              17.124        0.000                      0                   98        0.233        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.352ns (12.798%)  route 2.398ns (87.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.929ns = ( 8.929 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.670     4.686    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y49                                                     r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y49        FDCE (Prop_fdce_C_Q)         0.223     4.909 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/Q
                         net (fo=2, routed)           1.588     6.496    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_init_wait_done_reg
    SLICE_X157Y120       LUT6 (Prop_lut6_I2_O)        0.043     6.539 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_15/O
                         net (fo=1, routed)           0.197     6.736    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_15
    SLICE_X154Y120       LUT6 (Prop_lut6_I4_O)        0.043     6.779 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_7/O
                         net (fo=1, routed)           0.193     6.973    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_7
    SLICE_X155Y122       LUT6 (Prop_lut6_I4_O)        0.043     7.016 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_1/O
                         net (fo=11, routed)          0.421     7.436    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_1
    SLICE_X156Y120       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.180     8.929    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X156Y120                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism              0.280     9.209    
                         clock uncertainty           -0.035     9.174    
    SLICE_X156Y120       FDRE (Setup_fdre_C_CE)      -0.178     8.996    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.708%)  route 0.079ns (38.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.596     2.076    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X159Y127                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y127       FDRE (Prop_fdre_C_Q)         0.100     2.176 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/Q
                         net (fo=5, routed)           0.079     2.255    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]
    SLICE_X158Y127       LUT6 (Prop_lut6_I3_O)        0.028     2.283 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_i_1__0/O
                         net (fo=1, routed)           0.000     2.283    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_tlock_max_i_1__0
    SLICE_X158Y127       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.796     2.437    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X158Y127                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg/C
                         clock pessimism             -0.350     2.087    
    SLICE_X158Y127       FDRE (Hold_fdre_C_D)         0.087     2.174    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538     5.000   3.462   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5      MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                        n/a            0.400     2.500   2.100   SLICE_X135Y123       core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X148Y124       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  gclk_fbout
  To Clock:  gclk_fbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_fbout
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 top/RocketTile/core/FPU/dfma/in_in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/RocketTile/core/FPU/dfma/R7_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        18.564ns  (logic 8.036ns (43.287%)  route 10.528ns (56.713%))
  Logic Levels:           38  (CARRY4=15 DSP48E1=3 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 25.071 - 20.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.627     5.632    top/RocketTile/core/FPU/dfma/host_clk
    SLICE_X157Y285                                                    r  top/RocketTile/core/FPU/dfma/in_in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y285       FDRE (Prop_fdre_C_Q)         0.204     5.836 r  top/RocketTile/core/FPU/dfma/in_in2_reg[4]/Q
                         net (fo=3, routed)           0.713     6.549    RocketTile/core/FPU/dfma/in_in2[4]
    DSP48_X6Y108         DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      2.832     9.381 r  T235__5/PCOUT[47]
                         net (fo=1, routed)           0.000     9.381    n_106_T235__5
    DSP48_X6Y109         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    10.600 r  T235__6/PCOUT[47]
                         net (fo=1, routed)           0.050    10.649    n_106_T235__6
    DSP48_X6Y110         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.077    11.726 r  T235__7/P[42]
                         net (fo=2, routed)           0.702    12.428    RocketTile/core/FPU/dfma/fma/p_3_in[59]
    SLICE_X158Y278       LUT3 (Prop_lut3_I2_O)        0.049    12.477 r  R7[51]_i_657/O
                         net (fo=2, routed)           0.368    12.845    n_0_R7[51]_i_657
    SLICE_X158Y278       LUT4 (Prop_lut4_I3_O)        0.132    12.977 r  R7[51]_i_661/O
                         net (fo=1, routed)           0.000    12.977    n_0_R7[51]_i_661
    SLICE_X158Y278       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.157 r  R7_reg[51]_i_416/CO[3]
                         net (fo=1, routed)           0.000    13.157    n_0_R7_reg[51]_i_416
    SLICE_X158Y279       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.211 r  R7_reg[51]_i_509/CO[3]
                         net (fo=1, routed)           0.000    13.211    n_0_R7_reg[51]_i_509
    SLICE_X158Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.265 r  R7_reg[51]_i_462/CO[3]
                         net (fo=1, routed)           0.000    13.265    n_0_R7_reg[51]_i_462
    SLICE_X158Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.319 r  R7_reg[51]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.319    n_0_R7_reg[51]_i_332
    SLICE_X158Y282       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.484 r  R7_reg[51]_i_331/O[1]
                         net (fo=2, routed)           0.538    14.022    top/RocketTile/core/FPU/dfma/T760[74]
    SLICE_X162Y280       LUT6 (Prop_lut6_I3_O)        0.125    14.147 r  top/RocketTile/core/FPU/dfma/R7[51]_i_333/O
                         net (fo=1, routed)           0.000    14.147    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_333
    SLICE_X162Y280       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    14.340 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_128/CO[3]
                         net (fo=1, routed)           0.000    14.340    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_128
    SLICE_X162Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.393 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_245/CO[3]
                         net (fo=1, routed)           0.000    14.393    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_245
    SLICE_X162Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.446 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_246/CO[3]
                         net (fo=1, routed)           0.000    14.446    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_246
    SLICE_X162Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.499 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_258/CO[3]
                         net (fo=1, routed)           0.000    14.499    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_258
    SLICE_X162Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.552 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_243/CO[3]
                         net (fo=1, routed)           0.000    14.552    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_243
    SLICE_X162Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.605 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_237/CO[3]
                         net (fo=1, routed)           0.000    14.605    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_237
    SLICE_X162Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.658 r  top/RocketTile/core/FPU/dfma/R7_reg[51]_i_90/CO[3]
                         net (fo=1, routed)           0.000    14.658    top/RocketTile/core/FPU/dfma/n_0_R7_reg[51]_i_90
    SLICE_X162Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.711 r  top/RocketTile/core/FPU/dfma/R7_reg[64]_i_37/CO[3]
                         net (fo=1, routed)           0.000    14.711    top/RocketTile/core/FPU/dfma/n_0_R7_reg[64]_i_37
    SLICE_X162Y288       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.877 r  top/RocketTile/core/FPU/dfma/R7_reg[64]_i_21/O[1]
                         net (fo=13, routed)          0.736    15.613    top/RocketTile/core/FPU/dfma/fma/T761[104]
    SLICE_X163Y283       LUT3 (Prop_lut3_I0_O)        0.123    15.736 f  top/RocketTile/core/FPU/dfma/R7[51]_i_132/O
                         net (fo=3, routed)           0.589    16.325    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_132
    SLICE_X164Y281       LUT6 (Prop_lut6_I1_O)        0.043    16.368 f  top/RocketTile/core/FPU/dfma/R7[51]_i_215/O
                         net (fo=2, routed)           0.365    16.733    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_215
    SLICE_X164Y281       LUT6 (Prop_lut6_I5_O)        0.043    16.776 f  top/RocketTile/core/FPU/dfma/R7[51]_i_82/O
                         net (fo=1, routed)           0.279    17.055    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_82
    SLICE_X165Y284       LUT6 (Prop_lut6_I2_O)        0.043    17.098 r  top/RocketTile/core/FPU/dfma/R7[51]_i_33/O
                         net (fo=92, routed)          0.438    17.536    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_33
    SLICE_X160Y283       LUT4 (Prop_lut4_I3_O)        0.043    17.579 r  top/RocketTile/core/FPU/dfma/R7[53]_i_10/O
                         net (fo=1, routed)           0.000    17.579    top/RocketTile/core/FPU/dfma/n_0_R7[53]_i_10
    SLICE_X160Y283       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172    17.751 r  top/RocketTile/core/FPU/dfma/R7_reg[53]_i_2/O[3]
                         net (fo=69, routed)          0.604    18.356    top/RocketTile/core/FPU/dfma/n_4_R7_reg[53]_i_2
    SLICE_X160Y289       LUT2 (Prop_lut2_I1_O)        0.120    18.476 f  top/RocketTile/core/FPU/dfma/R7[51]_i_68/O
                         net (fo=9, routed)           0.752    19.227    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_68
    SLICE_X159Y292       LUT6 (Prop_lut6_I0_O)        0.043    19.270 f  top/RocketTile/core/FPU/dfma/R7[51]_i_25/O
                         net (fo=3, routed)           0.363    19.633    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_25
    SLICE_X161Y293       LUT4 (Prop_lut4_I3_O)        0.051    19.684 f  top/RocketTile/core/FPU/dfma/R7[51]_i_7/O
                         net (fo=5, routed)           0.545    20.229    top/RocketTile/core/FPU/dfma/n_0_R7[51]_i_7
    SLICE_X161Y296       LUT6 (Prop_lut6_I0_O)        0.136    20.365 f  top/RocketTile/core/FPU/dfma/R7[0]_i_231/O
                         net (fo=1, routed)           0.508    20.873    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_231
    SLICE_X162Y303       LUT6 (Prop_lut6_I0_O)        0.043    20.916 r  top/RocketTile/core/FPU/dfma/R7[0]_i_109/O
                         net (fo=1, routed)           0.300    21.216    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_109
    SLICE_X161Y303       LUT4 (Prop_lut4_I0_O)        0.043    21.259 r  top/RocketTile/core/FPU/dfma/R7[0]_i_34/O
                         net (fo=2, routed)           0.445    21.704    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_34
    SLICE_X159Y304       LUT6 (Prop_lut6_I0_O)        0.043    21.747 r  top/RocketTile/core/FPU/dfma/R7[0]_i_12/O
                         net (fo=1, routed)           0.349    22.096    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_12
    SLICE_X159Y304       LUT6 (Prop_lut6_I1_O)        0.043    22.139 r  top/RocketTile/core/FPU/dfma/R7[0]_i_3/O
                         net (fo=57, routed)          0.476    22.615    top/RocketTile/core/FPU/dfma/n_0_R7[0]_i_3
    SLICE_X156Y305       LUT6 (Prop_lut6_I3_O)        0.043    22.658 r  top/RocketTile/core/FPU/dfma/R7[52]_i_2/O
                         net (fo=4, routed)           0.234    22.892    top/RocketTile/core/FPU/dfma/n_0_R7[52]_i_2
    SLICE_X157Y305       LUT5 (Prop_lut5_I3_O)        0.043    22.935 r  top/RocketTile/core/FPU/dfma/R2[2]_i_3__0/O
                         net (fo=4, routed)           0.545    23.480    top/RocketTile/core/FPU/dfma/n_0_R2[2]_i_3__0
    SLICE_X152Y300       LUT4 (Prop_lut4_I3_O)        0.043    23.523 r  top/RocketTile/core/FPU/dfma/R2[2]_i_1/O
                         net (fo=5, routed)           0.198    23.721    top/RocketTile/core/FPU/dfma/fma_io_exceptionFlags[2]
    SLICE_X153Y301       LUT4 (Prop_lut4_I0_O)        0.043    23.764 r  top/RocketTile/core/FPU/dfma/R7[61]_i_1/O
                         net (fo=53, routed)          0.432    24.196    top/RocketTile/core/FPU/dfma/n_0_R7[61]_i_1
    SLICE_X155Y299       FDSE                                         r  top/RocketTile/core/FPU/dfma/R7_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.431    25.071    top/RocketTile/core/FPU/dfma/host_clk
    SLICE_X155Y299                                                    r  top/RocketTile/core/FPU/dfma/R7_reg[0]/C
                         clock pessimism              0.518    25.589    
                         clock uncertainty           -0.074    25.515    
    SLICE_X155Y299       FDSE (Setup_fdse_C_S)       -0.304    25.211    top/RocketTile/core/FPU/dfma/R7_reg[0]
  -------------------------------------------------------------------
                         required time                         25.211    
                         arrival time                         -24.196    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 host_out_bits_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            host_out_fifo/data_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.171%)  route 0.103ns (50.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.076ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=22718, routed)       0.731     2.621    host_clk
    SLICE_X28Y296                                                     r  host_out_bits_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y296        FDRE (Prop_fdre_C_Q)         0.100     2.721 r  host_out_bits_r_reg[0]/Q
                         net (fo=1, routed)           0.103     2.824    host_out_fifo/data_reg_0_31_0_5/DIA0
    SLICE_X26Y296        RAMD32                                       r  host_out_fifo/data_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=22718, routed)       0.976     3.076    host_out_fifo/data_reg_0_31_0_5/WCLK
    SLICE_X26Y296                                                     r  host_out_fifo/data_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.423     2.653    
    SLICE_X26Y296        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.784    host_out_fifo/data_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.784    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161   RAMB36_X4Y48     temac0/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X34Y274    top/uncore/Queue_5/ram_reg_0_1_432_437/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X30Y282    top/uncore/Queue_5/ram_reg_0_1_186_191/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 0.266ns (6.211%)  route 4.017ns (93.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.476ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.384     5.476    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X68Y230                                                     r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y230        FDRE (Prop_fdre_C_Q)         0.223     5.699 r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_axi_intf.tx_axi_shim/tx_enable_reg_reg/Q
                         net (fo=338, routed)         2.951     8.650    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_ce_sample
    SLICE_X95Y245        LUT2 (Prop_lut2_I1_O)        0.043     8.693 r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH[14]_i_1/O
                         net (fo=23, routed)          1.065     9.759    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/n_0_INT_MAX_FRAME_LENGTH[14]_i_1
    SLICE_X79Y246        FDRE                                         r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.221    12.960    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X79Y246                                                     r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[0]/C
                         clock pessimism              0.476    13.436    
                         clock uncertainty           -0.077    13.359    
    SLICE_X79Y246        FDRE (Setup_fdre_C_CE)      -0.201    13.158    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_MAX_FRAME_LENGTH_reg[0]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                  3.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.157ns (52.923%)  route 0.140ns (47.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.780ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.604     2.256    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X146Y149                                                    r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y149       FDRE (Prop_fdre_C_Q)         0.091     2.347 r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CONFIG_DATA_reg[3]/Q
                         net (fo=1, routed)           0.140     2.487    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/n_0_CONFIG_DATA_reg[3]
    SLICE_X146Y150       LUT6 (Prop_lut6_I0_O)        0.066     2.553 r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.553    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/n_0_CODE_GRP[3]_i_1
    SLICE_X146Y150       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.797     2.780    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/userclk2
    SLICE_X146Y150                                                    r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP_reg[3]/C
                         clock pessimism             -0.331     2.449    
    SLICE_X146Y150       FDRE (Hold_fdre_C_D)         0.060     2.509    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TRANSMITTER/CODE_GRP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.768     4.000   3.232    SLICE_X70Y246        temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.768     4.000   3.232    SLICE_X70Y246        temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.743ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.345ns (17.525%)  route 1.624ns (82.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 20.922 - 16.000 ) 
    Source Clock Delay      (SCD):    5.411ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.319     5.411    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X154Y137                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y137       FDRE (Prop_fdre_C_Q)         0.259     5.670 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.771     6.441    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X155Y133       LUT5 (Prop_lut5_I3_O)        0.043     6.484 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.451     6.935    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X156Y134       LUT4 (Prop_lut4_I0_O)        0.043     6.978 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.402     7.380    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X154Y135       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.183    20.922    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X154Y135                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.463    21.385    
                         clock uncertainty           -0.085    21.300    
    SLICE_X154Y135       FDRE (Setup_fdre_C_CE)      -0.178    21.122    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                 13.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.091ns (27.712%)  route 0.237ns (72.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y134       FDRE (Prop_fdre_C_Q)         0.091     2.344 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.237     2.581    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.971     2.954    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.519     2.435    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.042     2.477    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400     8.000   7.600    SLICE_X154Y116       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350     8.000   7.650    SLICE_X152Y116       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sfp_125_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (host_clk_i rise@20.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        2.287ns  (logic 0.223ns (9.750%)  route 2.064ns (90.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 24.851 - 20.000 ) 
    Source Clock Delay      (SCD):    5.475ns = ( 21.475 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904    16.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    16.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    18.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    19.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.383    21.475    temac0/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X87Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y239        FDRE (Prop_fdre_C_Q)         0.223    21.698 r  temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           2.064    23.762    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X86Y239        FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.211    24.851    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/host_clk
    SLICE_X86Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    24.851    
                         clock uncertainty           -0.291    24.560    
    SLICE_X86Y239        FDRE (Setup_fdre_C_D)        0.011    24.571    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         24.571    
                         arrival time                         -23.762    
  -------------------------------------------------------------------
                         slack                                  0.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.100ns (8.626%)  route 1.059ns (91.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.608     2.260    temac0/user_side_FIFO/tx_fifo_i/b_clk
    SLICE_X87Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y239        FDRE (Prop_fdre_C_Q)         0.100     2.360 r  temac0/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           1.059     3.419    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X86Y239        FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=22718, routed)       0.832     2.932    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/host_clk
    SLICE_X86Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.932    
                         clock uncertainty            0.291     3.222    
    SLICE_X86Y239        FDRE (Hold_fdre_C_D)         0.042     3.264    temac0/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clkout0 rise@24.000ns - host_clk_i rise@20.000ns)
  Data Path Delay:        1.711ns  (logic 0.223ns (13.036%)  route 1.488ns (86.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 28.948 - 24.000 ) 
    Source Clock Delay      (SCD):    5.385ns = ( 25.385 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806    20.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081    21.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    21.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948    23.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    24.005 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.380    25.385    temac0/user_side_FIFO/tx_fifo_i/host_clk
    SLICE_X87Y238                                                     r  temac0/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y238        FDRE (Prop_fdre_C_Q)         0.223    25.608 r  temac0/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           1.488    27.096    temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X88Y238        FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    24.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    24.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    26.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    26.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    27.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    27.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.209    28.948    temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/b_clk
    SLICE_X88Y238                                                     r  temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000    28.948    
                         clock uncertainty           -0.291    28.657    
    SLICE_X88Y238        FDRE (Setup_fdre_C_D)       -0.010    28.647    temac0/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         28.647    
                         arrival time                         -27.096    
  -------------------------------------------------------------------
                         slack                                  1.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 temac0/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.100ns (12.188%)  route 0.720ns (87.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.153ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=22718, routed)       0.609     2.499    temac0/user_side_FIFO/tx_fifo_i/host_clk
    SLICE_X81Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y239        FDRE (Prop_fdre_C_Q)         0.100     2.599 r  temac0/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=1, routed)           0.720     3.319    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X83Y239        FDRE                                         r  temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.837     2.820    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/b_clk
    SLICE_X83Y239                                                     r  temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     2.820    
                         clock uncertainty            0.291     3.111    
    SLICE_X83Y239        FDRE (Hold_fdre_C_D)         0.047     3.158    temac0/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 1.009ns (77.055%)  route 0.300ns (22.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.488     5.580    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.009     6.589 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.300     6.890    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X162Y133       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.181    12.920    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.226    13.146    
                         clock uncertainty           -0.205    12.941    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)       -0.022    12.919    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  6.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.460%)  route 0.547ns (84.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.603     2.255    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X162Y138                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDRE (Prop_fdre_C_Q)         0.100     2.355 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.547     2.902    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X161Y140       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.806     2.789    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y140                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.258     2.531    
                         clock uncertainty            0.205     2.736    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.033     2.769    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.902    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.410ns  (logic 0.223ns (15.812%)  route 1.187ns (84.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 20.921 - 16.000 ) 
    Source Clock Delay      (SCD):    5.408ns = ( 13.408 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     8.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    10.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    11.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.316    13.408    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.223    13.631 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double_reg/Q
                         net (fo=1, routed)           1.187    14.818    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_double
    SLICE_X163Y134       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.182    20.921    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                         clock pessimism              0.226    21.147    
                         clock uncertainty           -0.205    20.942    
    SLICE_X163Y134       FDRE (Setup_fdre_C_D)       -0.008    20.934    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                         -14.818    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.100ns (15.546%)  route 0.543ns (84.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X161Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.543     2.896    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X163Y134       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.801     2.784    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y134                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.205     2.731    
    SLICE_X163Y134       FDRE (Hold_fdre_C_D)         0.032     2.763    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.992ns  (required time - arrival time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.223ns (7.312%)  route 2.827ns (92.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 9.279 - 5.000 ) 
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.254     4.270    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X135Y123                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y123       FDPE (Prop_fdpe_C_Q)         0.223     4.493 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          2.827     7.320    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X162Y47        FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.530     9.279    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X162Y47                                                     r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.280     9.559    
                         clock uncertainty           -0.035     9.524    
    SLICE_X162Y47        FDCE (Recov_fdce_C_CLR)     -0.212     9.312    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.100ns (11.539%)  route 0.767ns (88.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.563     2.043    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X135Y123                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y123       FDPE (Prop_fdpe_C_Q)         0.100     2.143 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          0.767     2.910    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X163Y128       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.797     2.438    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X163Y128                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.329     2.109    
    SLICE_X163Y128       FDCE (Remov_fdce_C_CLR)     -0.069     2.040    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.870    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.723ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.195ns  (logic 0.204ns (6.385%)  route 2.991ns (93.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.408     5.500    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X51Y247                                                     r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDSE (Prop_fdse_C_Q)         0.204     5.704 f  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=301, routed)         2.991     8.695    temac0/tx_mac_reset_gen/reset_in
    SLICE_X93Y239        FDPE                                         f  temac0/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        1.215    12.954    temac0/tx_mac_reset_gen/b_clk
    SLICE_X93Y239                                                     r  temac0/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.396    13.350    
                         clock uncertainty           -0.077    13.273    
    SLICE_X93Y239        FDPE (Recov_fdpe_C_PRE)     -0.261    13.012    temac0/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            temac0/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.091ns (5.092%)  route 1.696ns (94.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.816ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.631     2.283    temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X51Y247                                                     r  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDSE (Prop_fdse_C_Q)         0.091     2.374 f  temac0/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=301, routed)         1.696     4.070    temac0/tx_mac_reset_gen/reset_in
    SLICE_X93Y239        FDPE                                         f  temac0/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=1703, routed)        0.833     2.816    temac0/tx_mac_reset_gen/b_clk
    SLICE_X93Y239                                                     r  temac0/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.359     2.457    
    SLICE_X93Y239        FDPE (Remov_fdpe_C_PRE)     -0.110     2.347    temac0/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           4.070    
  -------------------------------------------------------------------
                         slack                                  1.723    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       17.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.124ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.302ns (11.634%)  route 2.294ns (88.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 25.133 - 20.000 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.728     5.733    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X32Y301                                                     r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y301        FDRE (Prop_fdre_C_Q)         0.259     5.992 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.473     6.465    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y301        LUT1 (Prop_lut1_I0_O)        0.043     6.508 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[5]_i_1/O
                         net (fo=102, routed)         1.821     8.329    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X36Y313        FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.493    25.133    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X36Y313                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.548    25.681    
                         clock uncertainty           -0.074    25.607    
    SLICE_X36Y313        FDPE (Recov_fdpe_C_PRE)     -0.154    25.453    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.453    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                 17.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.210%)  route 0.112ns (52.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.171ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=22718, routed)       0.807     2.697    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y314                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y314        FDPE (Prop_fdpe_C_Q)         0.100     2.797 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.112     2.909    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X26Y314        FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=22718, routed)       1.071     3.171    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X26Y314                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.443     2.728    
    SLICE_X26Y314        FDPE (Remov_fdpe_C_PRE)     -0.052     2.676    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.909    
  -------------------------------------------------------------------
                         slack                                  0.233    





