# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Pipeline.srcs/sources_1/new/orGate.v" \
"../../../../Pipeline.srcs/sources_1/new/registruTampon.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_orGate_0_0/sim/schema_orGate_0_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_registruTampon_0_0/sim/schema_registruTampon_0_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_registruTampon_1_0/sim/schema_registruTampon_1_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_orGate_1_0/sim/schema_orGate_1_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_registruTampon_2_0/sim/schema_registruTampon_2_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_registruTampon_3_0/sim/schema_registruTampon_3_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_orGate_2_0/sim/schema_orGate_2_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/ip/schema_registruTampon_4_0/sim/schema_registruTampon_4_0.v" \
"../../../../Pipeline.ip_user_files/bd/schema/sim/schema.v" \
"../../../../Pipeline.gen/sources_1/bd/schema/hdl/schema_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
