# system info qsys_top on 2019.09.29.19:31:02
system_info:
name,value
DEVICE,10CL025YU256I7G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1569778232
#
#
# Files generated for qsys_top on 2019.09.29.19:31:02
files:
filepath,kind,attributes,module,is_top
simulation/qsys_top.v,VERILOG,,qsys_top,true
simulation/submodules/aso_splitter.v,VERILOG,,qsys_top_aso_splitter_0,false
simulation/submodules/error_adapter2.v,VERILOG,,qsys_top_error_adapter2_0,false
simulation/submodules/eth_gen.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crcgen_dat32.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/prbs23.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/shiftreg_ctrl.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/shiftreg_data.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_gen.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_chk.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_calculator.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32.sdc,SDC,,qsys_top_eth_gen_0,false
simulation/submodules/avalon_st_to_crc_if_bridge.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/bit_endian_converter.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/byte_endian_converter.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc_checksum_aligner.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc_comparator.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc_ethernet.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc_register.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat8.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat16.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat24.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat32.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat32_any_byte.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat40.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat48.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat56.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat64.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/crc32_dat64_any_byte.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/xor6.v,VERILOG,,qsys_top_eth_gen_0,false
simulation/submodules/eth_mon.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crcchk_dat32.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_gen.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_chk.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_calculator.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32.sdc,SDC,,qsys_top_eth_mon_0,false
simulation/submodules/avalon_st_to_crc_if_bridge.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/bit_endian_converter.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/byte_endian_converter.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc_checksum_aligner.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc_comparator.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc_ethernet.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc_register.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat8.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat16.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat24.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat32.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat32_any_byte.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat40.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat48.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat56.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat64.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/crc32_dat64_any_byte.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/xor6.v,VERILOG,,qsys_top_eth_mon_0,false
simulation/submodules/qsys_top_eth_tse_0.v,VERILOG,,qsys_top_eth_tse_0,false
simulation/submodules/qsys_top_master_0.v,VERILOG,,qsys_top_master_0,false
simulation/submodules/st_mux_2_to_1.v,VERILOG,,qsys_top_st_mux_2_to_1_0,false
simulation/submodules/st_mux.v,VERILOG,,qsys_top_st_mux_2_to_1_0,false
simulation/submodules/qsys_top_mm_interconnect_0.v,VERILOG,,qsys_top_mm_interconnect_0,false
simulation/submodules/qsys_top_avalon_st_adapter.v,VERILOG,,qsys_top_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/qsys_top_master_0_timing_adt.sv,SYSTEM_VERILOG,,qsys_top_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/qsys_top_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,qsys_top_master_0_b2p_adapter,false
simulation/submodules/qsys_top_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,qsys_top_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/qsys_top_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_router,false
simulation/submodules/qsys_top_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/qsys_top_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_cmd_demux,false
simulation/submodules/qsys_top_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_cmd_mux,false
simulation/submodules/qsys_top_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_rsp_demux,false
simulation/submodules/qsys_top_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_rsp_mux,false
simulation/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,qsys_top_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/qsys_top_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,qsys_top_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/qsys_top_avalon_st_adapter_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,qsys_top_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
qsys_top.aso_splitter_0,qsys_top_aso_splitter_0
qsys_top.error_adapter2_0,qsys_top_error_adapter2_0
qsys_top.eth_gen_0,qsys_top_eth_gen_0
qsys_top.eth_mon_0,qsys_top_eth_mon_0
qsys_top.eth_tse_0,qsys_top_eth_tse_0
qsys_top.eth_tse_0.i_tse_mac,altera_eth_tse_mac
qsys_top.master_0,qsys_top_master_0
qsys_top.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
qsys_top.master_0.timing_adt,qsys_top_master_0_timing_adt
qsys_top.master_0.fifo,altera_avalon_sc_fifo
qsys_top.master_0.b2p,altera_avalon_st_bytes_to_packets
qsys_top.master_0.p2b,altera_avalon_st_packets_to_bytes
qsys_top.master_0.transacto,altera_avalon_packets_to_master
qsys_top.master_0.b2p_adapter,qsys_top_master_0_b2p_adapter
qsys_top.master_0.p2b_adapter,qsys_top_master_0_p2b_adapter
qsys_top.master_0.rst_controller,altera_reset_controller
qsys_top.st_mux_2_to_1_0,qsys_top_st_mux_2_to_1_0
qsys_top.mm_interconnect_0,qsys_top_mm_interconnect_0
qsys_top.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
qsys_top.mm_interconnect_0.eth_mon_0_avalon_slave_translator,altera_merlin_slave_translator
qsys_top.mm_interconnect_0.eth_gen_0_avalon_slave_translator,altera_merlin_slave_translator
qsys_top.mm_interconnect_0.eth_tse_0_control_port_translator,altera_merlin_slave_translator
qsys_top.mm_interconnect_0.st_mux_2_to_1_0_control_port_translator,altera_merlin_slave_translator
qsys_top.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
qsys_top.mm_interconnect_0.eth_mon_0_avalon_slave_agent,altera_merlin_slave_agent
qsys_top.mm_interconnect_0.eth_gen_0_avalon_slave_agent,altera_merlin_slave_agent
qsys_top.mm_interconnect_0.eth_tse_0_control_port_agent,altera_merlin_slave_agent
qsys_top.mm_interconnect_0.st_mux_2_to_1_0_control_port_agent,altera_merlin_slave_agent
qsys_top.mm_interconnect_0.eth_mon_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_top.mm_interconnect_0.eth_gen_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_top.mm_interconnect_0.eth_tse_0_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_top.mm_interconnect_0.st_mux_2_to_1_0_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
qsys_top.mm_interconnect_0.router,qsys_top_mm_interconnect_0_router
qsys_top.mm_interconnect_0.router_001,qsys_top_mm_interconnect_0_router_001
qsys_top.mm_interconnect_0.router_002,qsys_top_mm_interconnect_0_router_001
qsys_top.mm_interconnect_0.router_003,qsys_top_mm_interconnect_0_router_001
qsys_top.mm_interconnect_0.router_004,qsys_top_mm_interconnect_0_router_001
qsys_top.mm_interconnect_0.master_0_master_limiter,altera_merlin_traffic_limiter
qsys_top.mm_interconnect_0.cmd_demux,qsys_top_mm_interconnect_0_cmd_demux
qsys_top.mm_interconnect_0.cmd_mux,qsys_top_mm_interconnect_0_cmd_mux
qsys_top.mm_interconnect_0.cmd_mux_001,qsys_top_mm_interconnect_0_cmd_mux
qsys_top.mm_interconnect_0.cmd_mux_002,qsys_top_mm_interconnect_0_cmd_mux
qsys_top.mm_interconnect_0.cmd_mux_003,qsys_top_mm_interconnect_0_cmd_mux
qsys_top.mm_interconnect_0.rsp_demux,qsys_top_mm_interconnect_0_rsp_demux
qsys_top.mm_interconnect_0.rsp_demux_001,qsys_top_mm_interconnect_0_rsp_demux
qsys_top.mm_interconnect_0.rsp_demux_002,qsys_top_mm_interconnect_0_rsp_demux
qsys_top.mm_interconnect_0.rsp_demux_003,qsys_top_mm_interconnect_0_rsp_demux
qsys_top.mm_interconnect_0.rsp_mux,qsys_top_mm_interconnect_0_rsp_mux
qsys_top.mm_interconnect_0.avalon_st_adapter,qsys_top_mm_interconnect_0_avalon_st_adapter
qsys_top.mm_interconnect_0.avalon_st_adapter.error_adapter_0,qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_top.mm_interconnect_0.avalon_st_adapter_001,qsys_top_mm_interconnect_0_avalon_st_adapter
qsys_top.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_top.mm_interconnect_0.avalon_st_adapter_002,qsys_top_mm_interconnect_0_avalon_st_adapter
qsys_top.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_top.mm_interconnect_0.avalon_st_adapter_003,qsys_top_mm_interconnect_0_avalon_st_adapter
qsys_top.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,qsys_top_mm_interconnect_0_avalon_st_adapter_error_adapter_0
qsys_top.avalon_st_adapter,qsys_top_avalon_st_adapter
qsys_top.avalon_st_adapter.timing_adapter_0,qsys_top_avalon_st_adapter_timing_adapter_0
qsys_top.rst_controller,altera_reset_controller
