INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UnFound/OneDrive - nyu.edu/6463_AHD/final/final/final.sim/sim_1/impl/timing/xsim/controller_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module controller_fpga
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UnFound/OneDrive - nyu.edu/6463_AHD/final/final.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/UnFound/OneDrive - nyu.edu/6463_AHD/final/final_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller_tb
