Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul 14 17:41:50 2022
| Host         : turing running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.297     -963.383                    117                 6282        0.060        0.000                      0                 6282        1.500        0.000                       0                  2658  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk           -10.297     -963.383                    117                  475        0.224        0.000                      0                  475        1.500        0.000                       0                   162  
clk_fpga_0         12.356        0.000                      0                 5803        0.060        0.000                      0                 5803        9.230        0.000                       0                  2496  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -5.025     -420.635                     96                  100        0.274        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          117  Failing Endpoints,  Worst Slack      -10.297ns,  Total Violation     -963.383ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.297ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.993ns  (logic 10.111ns (84.309%)  route 1.882ns (15.691%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    15.626 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[3]
                         net (fo=3, routed)           0.231    15.857    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[31]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.286     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.138     5.560    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                         -15.857    
  -------------------------------------------------------------------
                         slack                                -10.297    

Slack (VIOLATED) :        -10.295ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.997ns  (logic 10.111ns (84.281%)  route 1.886ns (15.719%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    15.626 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[3]
                         net (fo=3, routed)           0.235    15.861    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[31]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.286     5.735    
                         clock uncertainty           -0.035     5.700    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.134     5.566    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp
  -------------------------------------------------------------------
                         required time                          5.566    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                -10.295    

Slack (VIOLATED) :        -10.283ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.978ns  (logic 10.095ns (84.277%)  route 1.883ns (15.724%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    15.610 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[1]
                         net (fo=3, routed)           0.233    15.843    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[29]
    SLICE_X39Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/C  (IS_INVERTED)
                         clock pessimism              0.286     5.735    
                         clock uncertainty           -0.035     5.700    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.140     5.560    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          5.560    
                         arrival time                         -15.843    
  -------------------------------------------------------------------
                         slack                                -10.283    

Slack (VIOLATED) :        -10.260ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 10.095ns (84.255%)  route 1.886ns (15.745%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    15.610 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[1]
                         net (fo=3, routed)           0.236    15.846    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[29]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/C  (IS_INVERTED)
                         clock pessimism              0.286     5.735    
                         clock uncertainty           -0.035     5.700    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.114     5.586    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          5.586    
                         arrival time                         -15.846    
  -------------------------------------------------------------------
                         slack                                -10.260    

Slack (VIOLATED) :        -10.250ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.943ns  (logic 10.054ns (84.186%)  route 1.889ns (15.815%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193    15.569 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[2]
                         net (fo=3, routed)           0.238    15.807    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[30]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/C  (IS_INVERTED)
                         clock pessimism              0.286     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.141     5.557    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          5.557    
                         arrival time                         -15.807    
  -------------------------------------------------------------------
                         slack                                -10.250    

Slack (VIOLATED) :        -10.222ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.939ns  (logic 10.054ns (84.208%)  route 1.885ns (15.792%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.376 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.376    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193    15.569 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[2]
                         net (fo=3, routed)           0.235    15.804    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[30]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/C  (IS_INVERTED)
                         clock pessimism              0.286     5.735    
                         clock uncertainty           -0.035     5.700    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.118     5.582    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                -10.222    

Slack (VIOLATED) :        -10.209ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 10.019ns (84.180%)  route 1.883ns (15.820%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    15.534 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[3]
                         net (fo=3, routed)           0.232    15.766    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[27]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/C  (IS_INVERTED)
                         clock pessimism              0.286     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.141     5.557    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4
  -------------------------------------------------------------------
                         required time                          5.557    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                -10.209    

Slack (VIOLATED) :        -10.206ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 10.019ns (84.187%)  route 1.882ns (15.813%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 5.446 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250    15.534 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[3]
                         net (fo=3, routed)           0.231    15.765    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[27]
    SLICE_X39Y80         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.104     5.446    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y80         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/C  (IS_INVERTED)
                         clock pessimism              0.286     5.732    
                         clock uncertainty           -0.035     5.697    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)       -0.138     5.559    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4
  -------------------------------------------------------------------
                         required time                          5.559    
                         arrival time                         -15.765    
  -------------------------------------------------------------------
                         slack                                -10.206    

Slack (VIOLATED) :        -10.203ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.885ns  (logic 10.003ns (84.168%)  route 1.882ns (15.832%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    15.518 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[1]
                         net (fo=3, routed)           0.231    15.749    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[25]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/C  (IS_INVERTED)
                         clock pessimism              0.286     5.733    
                         clock uncertainty           -0.035     5.698    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.152     5.546    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                -10.203    

Slack (VIOLATED) :        -10.198ns  (required time - arrival time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        11.899ns  (logic 10.003ns (84.066%)  route 1.896ns (15.934%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=3 LUT2=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 5.446 - 2.000 ) 
    Source Clock Delay      (SCD):    3.864ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800     0.800 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663     2.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     2.543 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.321     3.864    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/ADC_CLK
    DSP48_X2Y26          DSP48E1                                      r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.960     6.824 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.826    system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.107     7.933 r  system_i/ADC_DAC_LOOP/inst/ADC0/MULT1/MULT1/p0__0/P[26]
                         net (fo=1, routed)           0.681     8.614    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/P[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      2.970    11.584 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    11.586    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107    12.693 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637    13.330    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097    13.427 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.427    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    13.822 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.822    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    14.052 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329    14.381    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225    14.606 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.606    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.008 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.008    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.100 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.100    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.192 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.192    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.284 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.284    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234    15.518 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[1]
                         net (fo=3, routed)           0.245    15.763    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[25]
    SLICE_X40Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.104     5.446    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X40Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/C  (IS_INVERTED)
                         clock pessimism              0.286     5.732    
                         clock uncertainty           -0.035     5.697    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)       -0.132     5.565    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                         -15.763    
  -------------------------------------------------------------------
                         slack                                -10.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[0]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[0]
    SLICE_X46Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.975 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[1]
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.811     1.973    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/C
                         clock pessimism             -0.356     1.617    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[2]
    SLICE_X46Y77         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.975 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[3]
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.811     1.973    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]/C
                         clock pessimism             -0.356     1.617    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[4]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[4]
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.975 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[5]
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.812     1.974    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/C
                         clock pessimism             -0.357     1.617    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[6]
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.975 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[7]
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.812     1.974    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]/C
                         clock pessimism             -0.357     1.617    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.293ns (81.875%)  route 0.065ns (18.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.547     1.618    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[8]/Q
                         net (fo=2, routed)           0.065     1.847    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[8]
    SLICE_X46Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.976 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.976    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[9]
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.813     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/C
                         clock pessimism             -0.357     1.618    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.134     1.752    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.183ns (54.141%)  route 0.155ns (45.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.550     1.621    system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/ADC_CLK
    SLICE_X39Y82         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.762 r  system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.155     1.917    system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X39Y82         LUT2 (Prop_lut2_I0_O)        0.042     1.959 r  system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X39Y82         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.816     1.978    system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/ADC_CLK
    SLICE_X39Y82         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.357     1.621    
    SLICE_X39Y82         FDRE (Hold_fdre_C_D)         0.107     1.728    system_i/ADC_DAC_LOOP/inst/ADC0/FSM0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.944%)  route 0.078ns (21.056%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.547     1.618    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/Q
                         net (fo=3, routed)           0.078     1.860    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/Q[0]
    SLICE_X46Y79         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.989 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[11]
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.813     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]/C
                         clock pessimism             -0.357     1.618    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.134     1.752    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.313ns (82.834%)  route 0.065ns (17.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[1]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[1]
    SLICE_X46Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.995 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[2]
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.811     1.973    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y77         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]/C
                         clock pessimism             -0.356     1.617    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.313ns (82.834%)  route 0.065ns (17.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.547     1.618    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.164     1.782 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[9]/Q
                         net (fo=2, routed)           0.065     1.847    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[9]
    SLICE_X46Y79         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.996 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.996    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[10]
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.813     1.975    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]/C
                         clock pessimism             -0.357     1.618    
    SLICE_X46Y79         FDRE (Hold_fdre_C_D)         0.134     1.752    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.313ns (82.834%)  route 0.065ns (17.166%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.674     1.044    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.546     1.617    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/Q
                         net (fo=2, routed)           0.065     1.846    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg_n_0_[5]
    SLICE_X46Y78         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.995 r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/p_2_in[6]
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.731     1.132    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.162 r  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         0.812     1.974    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/ADC_CLK
    SLICE_X46Y78         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]/C
                         clock pessimism             -0.357     1.617    
    SLICE_X46Y78         FDRE (Hold_fdre_C_D)         0.134     1.751    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408      BUFGCTRL_X0Y17  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/I
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y86    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[0]int_a_data_reg_reg[1]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y70    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[10]int_a_data_reg_reg[11]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y92    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[2]int_a_data_reg_reg[3]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y98    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[4]int_a_data_reg_reg[5]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y84    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[6]int_a_data_reg_reg[7]/C
Min Period        n/a     IDDR/C   n/a            1.263         4.000       2.737      ILOGIC_X1Y64    system_i/ADC_BLOCK/ADC_REG/inst/int_a_data_reg_reg[8]int_a_data_reg_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X58Y82    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/F_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X36Y83    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000      SLICE_X36Y83    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X37Y77    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_18/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X37Y77    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_20/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X37Y77    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_21/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y77    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_22/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X39Y77    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_26/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X36Y77    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X36Y77    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X36Y77    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X36Y77    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X37Y77    system_i/axi_cfg_register/inst/WORDS[2].BITS[16].FDRE_inst_psdsp_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y80    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y80    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y80    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y80    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y81    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y81    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y81    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X59Y81    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/COUNT0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X46Y78    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X46Y78    system_i/ADC_DAC_LOOP/inst/ADC0/ADC_AVERAGE0/SUM_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.356ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[16].BITS[8].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.544ns (7.855%)  route 6.382ns (92.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 22.005 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.494     6.160    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.391 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[8].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.888     9.279    system_i/axi_cfg_register/inst/p_49_out
    SLICE_X58Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[16].BITS[8].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.146    22.005    system_i/axi_cfg_register/inst/aclk
    SLICE_X58Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[16].BITS[8].FDRE_inst/C
                         clock pessimism              0.094    22.098    
                         clock uncertainty           -0.302    21.796    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)       -0.162    21.634    system_i/axi_cfg_register/inst/WORDS[16].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.634    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 12.356    

Slack (MET) :             12.375ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[17].BITS[8].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.544ns (7.863%)  route 6.374ns (92.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.006 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.494     6.160    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.391 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[8].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.881     9.271    system_i/axi_cfg_register/inst/p_49_out
    SLICE_X58Y80         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[17].BITS[8].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.147    22.006    system_i/axi_cfg_register/inst/aclk
    SLICE_X58Y80         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[17].BITS[8].FDRE_inst/C
                         clock pessimism              0.094    22.099    
                         clock uncertainty           -0.302    21.797    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.151    21.646    system_i/axi_cfg_register/inst/WORDS[17].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.646    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                 12.375    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.544ns (7.969%)  route 6.282ns (92.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 21.956 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.492     6.158    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.389 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.791     9.179    system_i/axi_cfg_register/inst/p_45_out
    SLICE_X51Y83         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.097    21.956    system_i/axi_cfg_register/inst/aclk
    SLICE_X51Y83         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst/C
                         clock pessimism              0.094    22.049    
                         clock uncertainty           -0.302    21.747    
    SLICE_X51Y83         FDRE (Setup_fdre_C_D)       -0.181    21.566    system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.566    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.462ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[25].BITS[5].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 0.528ns (7.639%)  route 6.384ns (92.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 21.947 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.939     6.605    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X34Y74         LUT3 (Prop_lut3_I1_O)        0.215     6.820 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[5].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.445     9.265    system_i/axi_cfg_register/inst/p_56_out
    SLICE_X50Y75         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[25].BITS[5].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.088    21.947    system_i/axi_cfg_register/inst/aclk
    SLICE_X50Y75         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[25].BITS[5].FDRE_inst/C
                         clock pessimism              0.094    22.040    
                         clock uncertainty           -0.302    21.738    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.012    21.726    system_i/axi_cfg_register/inst/WORDS[25].BITS[5].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.726    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                 12.462    

Slack (MET) :             12.513ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[27].BITS[4].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.528ns (7.746%)  route 6.288ns (92.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 21.955 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         4.353     7.019    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X34Y73         LUT3 (Prop_lut3_I1_O)        0.215     7.234 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[4].FDRE_inst_i_1/O
                         net (fo=32, routed)          1.936     9.169    system_i/axi_cfg_register/inst/p_58_out
    SLICE_X48Y74         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[27].BITS[4].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.096    21.955    system_i/axi_cfg_register/inst/aclk
    SLICE_X48Y74         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[27].BITS[4].FDRE_inst/C
                         clock pessimism              0.094    22.048    
                         clock uncertainty           -0.302    21.746    
    SLICE_X48Y74         FDRE (Setup_fdre_C_D)       -0.064    21.682    system_i/axi_cfg_register/inst/WORDS[27].BITS[4].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 12.513    

Slack (MET) :             12.516ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[25].BITS[10].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 0.544ns (8.089%)  route 6.181ns (91.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 21.955 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.492     6.158    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.389 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.689     9.078    system_i/axi_cfg_register/inst/p_45_out
    SLICE_X50Y82         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[25].BITS[10].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.096    21.955    system_i/axi_cfg_register/inst/aclk
    SLICE_X50Y82         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[25].BITS[10].FDRE_inst/C
                         clock pessimism              0.094    22.048    
                         clock uncertainty           -0.302    21.746    
    SLICE_X50Y82         FDRE (Setup_fdre_C_D)       -0.152    21.594    system_i/axi_cfg_register/inst/WORDS[25].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.594    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                 12.516    

Slack (MET) :             12.527ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[23].BITS[8].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 0.544ns (8.086%)  route 6.184ns (91.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 22.005 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.494     6.160    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.391 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[8].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.690     9.081    system_i/axi_cfg_register/inst/p_49_out
    SLICE_X56Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[23].BITS[8].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.146    22.005    system_i/axi_cfg_register/inst/aclk
    SLICE_X56Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[23].BITS[8].FDRE_inst/C
                         clock pessimism              0.094    22.098    
                         clock uncertainty           -0.302    21.796    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)       -0.189    21.607    system_i/axi_cfg_register/inst/WORDS[23].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.607    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 12.527    

Slack (MET) :             12.536ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[24].BITS[10].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.544ns (8.111%)  route 6.163ns (91.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 21.956 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.492     6.158    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.389 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[10].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.671     9.060    system_i/axi_cfg_register/inst/p_45_out
    SLICE_X50Y83         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[24].BITS[10].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.097    21.956    system_i/axi_cfg_register/inst/aclk
    SLICE_X50Y83         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[24].BITS[10].FDRE_inst/C
                         clock pessimism              0.094    22.049    
                         clock uncertainty           -0.302    21.747    
    SLICE_X50Y83         FDRE (Setup_fdre_C_D)       -0.152    21.595    system_i/axi_cfg_register/inst/WORDS[24].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.595    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 12.536    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[26].BITS[13].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 0.528ns (7.700%)  route 6.329ns (92.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 22.008 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.549     6.215    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X40Y83         LUT3 (Prop_lut3_I1_O)        0.215     6.430 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[13].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.780     9.210    system_i/axi_cfg_register/inst/p_39_out
    SLICE_X55Y84         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[26].BITS[13].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.149    22.008    system_i/axi_cfg_register/inst/aclk
    SLICE_X55Y84         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[26].BITS[13].FDRE_inst/C
                         clock pessimism              0.094    22.101    
                         clock uncertainty           -0.302    21.799    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)       -0.049    21.750    system_i/axi_cfg_register/inst/WORDS[26].BITS[13].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.750    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 12.541    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/int_wready_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_cfg_register/inst/WORDS[22].BITS[8].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 0.544ns (8.102%)  route 6.170ns (91.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 22.006 - 20.000 ) 
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.411     2.353    system_i/axi_cfg_register/inst/aclk
    SLICE_X39Y101        FDSE                                         r  system_i/axi_cfg_register/inst/int_wready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDSE (Prop_fdse_C_Q)         0.313     2.666 r  system_i/axi_cfg_register/inst/int_wready_reg_reg/Q
                         net (fo=201, routed)         3.494     6.160    system_i/axi_cfg_register/inst/s_axi_wready
    SLICE_X35Y83         LUT3 (Prop_lut3_I1_O)        0.231     6.391 r  system_i/axi_cfg_register/inst/WORDS[31].BITS[8].FDRE_inst_i_1/O
                         net (fo=32, routed)          2.676     9.067    system_i/axi_cfg_register/inst/p_49_out
    SLICE_X57Y80         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[22].BITS[8].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.147    22.006    system_i/axi_cfg_register/inst/aclk
    SLICE_X57Y80         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[22].BITS[8].FDRE_inst/C
                         clock pessimism              0.094    22.099    
                         clock uncertainty           -0.302    21.797    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.189    21.608    system_i/axi_cfg_register/inst/WORDS[22].BITS[8].FDRE_inst
  -------------------------------------------------------------------
                         required time                         21.608    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                 12.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.341%)  route 0.112ns (40.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.558     0.894    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y95         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.112     1.170    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y94         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.825     1.191    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.732%)  route 0.154ns (45.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.656     0.992    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.154     1.287    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[31]
    SLICE_X28Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.332 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_2/O
                         net (fo=1, routed)           0.000     1.332    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X28Y99         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.845     1.211    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y99         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.555     0.891    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.055     1.086    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X38Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.823     1.189    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.554     0.890    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y85         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.164     1.195    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y85         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.820     1.186    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y85         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X34Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.655     0.991    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.111     1.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y104        SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.929     1.295    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.007    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     1.136    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.446%)  route 0.156ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.575     0.911    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.156     1.208    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y91         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.843     1.209    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.555     0.891    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.113     1.132    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X38Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.823     1.189    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.033    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.568     0.904    system_i/PS7/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y80         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  system_i/PS7/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.053     1.098    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G0.READ_REG_GEN[31].reg1_reg
    SLICE_X30Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.143 r  system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.143    system_i/PS7/axi_gpio_0/U0/GPIO_DBus[31]
    SLICE_X30Y80         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.834     1.200    system_i/PS7/axi_gpio_0/U0/s_axi_aclk
    SLICE_X30Y80         FDRE                                         r  system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.283     0.917    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.121     1.038    system_i/PS7/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.840%)  route 0.116ns (45.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.556     0.892    system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/PS7/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.116     1.149    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X34Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.824     1.190    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.576     0.912    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y93         FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.100     1.153    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y94         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        0.844     1.210    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.045    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X41Y104   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y102   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y102   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y102   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y103   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y103   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y103   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y103   system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y98    system_i/PS7/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y98    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y94    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.770         10.000      9.230      SLICE_X50Y106   system_i/PS7/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y86    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X30Y86    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.000      9.230      SLICE_X34Y90    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :           96  Failing Endpoints,  Worst Slack       -5.025ns,  Total Violation     -420.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 6.253ns (79.635%)  route 1.599ns (20.365%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     9.801 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[3]
                         net (fo=3, routed)           0.231    10.032    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[31]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.000     5.447    
                         clock uncertainty           -0.302     5.145    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.138     5.007    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.023ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 6.253ns (79.594%)  route 1.603ns (20.406%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     9.801 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[3]
                         net (fo=3, routed)           0.235    10.036    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[31]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp/C  (IS_INVERTED)
                         clock pessimism              0.000     5.449    
                         clock uncertainty           -0.302     5.147    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.134     5.013    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp
  -------------------------------------------------------------------
                         required time                          5.013    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                 -5.023    

Slack (VIOLATED) :        -5.010ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 6.237ns (79.577%)  route 1.601ns (20.423%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     9.785 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[1]
                         net (fo=3, routed)           0.233    10.018    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[29]
    SLICE_X39Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2/C  (IS_INVERTED)
                         clock pessimism              0.000     5.449    
                         clock uncertainty           -0.302     5.147    
    SLICE_X39Y83         FDRE (Setup_fdre_C_D)       -0.140     5.007    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 -5.010    

Slack (VIOLATED) :        -4.987ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.841ns  (logic 6.237ns (79.546%)  route 1.604ns (20.454%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     9.785 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[1]
                         net (fo=3, routed)           0.236    10.021    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[29]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2/C  (IS_INVERTED)
                         clock pessimism              0.000     5.449    
                         clock uncertainty           -0.302     5.147    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.114     5.033    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_2
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 -4.987    

Slack (VIOLATED) :        -4.978ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 6.196ns (79.416%)  route 1.606ns (20.584%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     9.744 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[2]
                         net (fo=3, routed)           0.238     9.982    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[30]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1/C  (IS_INVERTED)
                         clock pessimism              0.000     5.447    
                         clock uncertainty           -0.302     5.145    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.141     5.004    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                 -4.978    

Slack (VIOLATED) :        -4.949ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 6.196ns (79.449%)  route 1.603ns (20.551%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.449ns = ( 5.449 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.551 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.551    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.193     9.744 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__6/O[2]
                         net (fo=3, routed)           0.235     9.979    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[30]
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.107     5.449    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X36Y83         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1/C  (IS_INVERTED)
                         clock pessimism              0.000     5.449    
                         clock uncertainty           -0.302     5.147    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.118     5.029    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          5.029    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                 -4.949    

Slack (VIOLATED) :        -4.937ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 6.161ns (79.383%)  route 1.600ns (20.617%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     9.709 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[3]
                         net (fo=3, routed)           0.232     9.941    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[27]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4/C  (IS_INVERTED)
                         clock pessimism              0.000     5.447    
                         clock uncertainty           -0.302     5.145    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.141     5.004    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_4
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 -4.937    

Slack (VIOLATED) :        -4.934ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 6.161ns (79.393%)  route 1.599ns (20.607%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 5.446 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.250     9.709 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[3]
                         net (fo=3, routed)           0.231     9.940    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[27]
    SLICE_X39Y80         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.104     5.446    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y80         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4/C  (IS_INVERTED)
                         clock pessimism              0.000     5.446    
                         clock uncertainty           -0.302     5.144    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)       -0.138     5.006    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_4
  -------------------------------------------------------------------
                         required time                          5.006    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 -4.934    

Slack (VIOLATED) :        -4.931ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 6.145ns (79.354%)  route 1.599ns (20.646%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 5.447 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     9.693 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[1]
                         net (fo=3, routed)           0.231     9.924    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[25]
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.105     5.447    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X39Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6/C  (IS_INVERTED)
                         clock pessimism              0.000     5.447    
                         clock uncertainty           -0.302     5.145    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.152     4.993    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__6_i_1__0_psdsp_6
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 -4.931    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk fall@2.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 6.145ns (79.205%)  route 1.613ns (20.795%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns = ( 5.446 - 2.000 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     0.942 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.238     2.180    system_i/axi_cfg_register/inst/aclk
    SLICE_X35Y72         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.341     2.521 r  system_i/axi_cfg_register/inst/WORDS[0].BITS[13].FDRE_inst/Q
                         net (fo=3, routed)           0.400     2.921    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      2.838     5.759 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.761    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.107     6.868 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2/P[3]
                         net (fo=2, routed)           0.637     7.505    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_n_102
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.097     7.602 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.602    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_i_4_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.997 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.997    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__0_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.227 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0_carry__1/O[1]
                         net (fo=2, routed)           0.329     8.556    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/p0__2_0[9]
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.225     8.781 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.781    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[11][1]
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.183 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.183    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.275 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.275    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.367 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.367    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.459 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.459    system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.234     9.693 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[1]
                         net (fo=3, routed)           0.245     9.938    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/D[25]
    SLICE_X40Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000     2.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.760     2.760 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.509     4.269    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.073     4.342 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.104     5.446    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0__2_7
    SLICE_X40Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6/C  (IS_INVERTED)
                         clock pessimism              0.000     5.446    
                         clock uncertainty           -0.302     5.144    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)       -0.132     5.012    system_i/ADC_DAC_LOOP/inst/DAC0/cal_mult/p0_carry__3_i_3__0_psdsp_6
  -------------------------------------------------------------------
                         required time                          5.012    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 -4.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.659ns  (logic 0.496ns (75.230%)  route 0.163ns (24.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 21.783 - 18.000 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 21.962 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.103    21.962    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.274    22.236 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.163    22.399    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[48]
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.078    22.477 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    22.477    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[19][0]
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.144    22.621 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/O[0]
                         net (fo=3, routed)           0.000    22.621    system_i/ADC_DAC_LOOP/inst/REG0/D[16]
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.240    21.783    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.783    
                         clock uncertainty            0.302    22.086    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.261    22.347    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        -22.347    
                         arrival time                          22.621    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.745ns  (logic 0.582ns (78.088%)  route 0.163ns (21.912%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 21.783 - 18.000 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 21.962 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.103    21.962    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.274    22.236 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.163    22.399    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[48]
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.078    22.477 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    22.477    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[19][0]
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.230    22.707 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/O[1]
                         net (fo=3, routed)           0.000    22.707    system_i/ADC_DAC_LOOP/inst/REG0/D[17]
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.240    21.783    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.783    
                         clock uncertainty            0.302    22.086    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.261    22.347    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        -22.347    
                         arrival time                          22.707    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.777ns  (logic 0.482ns (62.034%)  route 0.295ns (37.966%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 21.777 - 18.000 ) 
    Source Clock Delay      (SCD):    1.957ns = ( 21.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.098    21.957    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y74         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.274    22.231 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.295    22.526    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[33]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.078    22.604 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry_i_3/O
                         net (fo=1, routed)           0.000    22.604    system_i/ADC_DAC_LOOP/inst/ADD0/S[1]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.130    22.734 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry/O[1]
                         net (fo=3, routed)           0.000    22.734    system_i/ADC_DAC_LOOP/inst/REG0/D[1]
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.234    21.777    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.777    
                         clock uncertainty            0.302    22.080    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.261    22.341    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -22.341    
                         arrival time                          22.734    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.817ns  (logic 0.497ns (60.837%)  route 0.320ns (39.163%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 21.777 - 18.000 ) 
    Source Clock Delay      (SCD):    1.957ns = ( 21.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.098    21.957    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y74         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.274    22.231 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[3].FDRE_inst/Q
                         net (fo=2, routed)           0.320    22.551    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[35]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.078    22.629 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry_i_1/O
                         net (fo=1, routed)           0.000    22.629    system_i/ADC_DAC_LOOP/inst/ADD0/S[3]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.145    22.774 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry/O[3]
                         net (fo=3, routed)           0.000    22.774    system_i/ADC_DAC_LOOP/inst/REG0/D[3]
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.234    21.777    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.777    
                         clock uncertainty            0.302    22.080    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.261    22.341    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -22.341    
                         arrival time                          22.774    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.823ns  (logic 0.660ns (80.164%)  route 0.163ns (19.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 21.783 - 18.000 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 21.962 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.103    21.962    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.274    22.236 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.163    22.399    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[48]
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.078    22.477 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    22.477    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[19][0]
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.308    22.785 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/O[2]
                         net (fo=3, routed)           0.000    22.785    system_i/ADC_DAC_LOOP/inst/REG0/D[18]
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.240    21.783    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.783    
                         clock uncertainty            0.302    22.086    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.261    22.347    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        -22.347    
                         arrival time                          22.785    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.859ns  (logic 0.696ns (80.995%)  route 0.163ns (19.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 21.783 - 18.000 ) 
    Source Clock Delay      (SCD):    1.962ns = ( 21.962 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.103    21.962    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y79         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.274    22.236 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[16].FDRE_inst/Q
                         net (fo=2, routed)           0.163    22.399    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[48]
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.078    22.477 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__3_i_4/O
                         net (fo=1, routed)           0.000    22.477    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[19][0]
    SLICE_X36Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.344    22.821 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__3/O[3]
                         net (fo=3, routed)           0.000    22.821    system_i/ADC_DAC_LOOP/inst/REG0/D[19]
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.240    21.783    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y79         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.783    
                         clock uncertainty            0.302    22.086    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.261    22.347    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        -22.347    
                         arrival time                          22.821    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[24].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.864ns  (logic 0.496ns (57.424%)  route 0.368ns (42.576%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 21.785 - 18.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 21.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.106    21.965    system_i/axi_cfg_register/inst/aclk
    SLICE_X41Y84         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[24].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.274    22.239 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[24].FDRE_inst/Q
                         net (fo=2, routed)           0.368    22.606    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[56]
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.078    22.684 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    22.684    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[27][0]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.144    22.828 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[0]
                         net (fo=3, routed)           0.000    22.828    system_i/ADC_DAC_LOOP/inst/REG0/D[24]
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.242    21.785    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.785    
                         clock uncertainty            0.302    22.088    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.261    22.349    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        -22.349    
                         arrival time                          22.828    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[26].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.864ns  (logic 0.494ns (57.178%)  route 0.370ns (42.822%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 21.785 - 18.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 21.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.106    21.965    system_i/axi_cfg_register/inst/aclk
    SLICE_X41Y84         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[26].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.274    22.239 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[26].FDRE_inst/Q
                         net (fo=2, routed)           0.370    22.609    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[58]
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.078    22.687 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    22.687    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[27][2]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.142    22.829 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[2]
                         net (fo=3, routed)           0.000    22.829    system_i/ADC_DAC_LOOP/inst/REG0/D[26]
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.242    21.785    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.785    
                         clock uncertainty            0.302    22.088    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.261    22.349    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        -22.349    
                         arrival time                          22.829    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[27].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.905ns  (logic 0.497ns (54.938%)  route 0.408ns (45.062%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 21.785 - 18.000 ) 
    Source Clock Delay      (SCD):    1.965ns = ( 21.965 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.106    21.965    system_i/axi_cfg_register/inst/aclk
    SLICE_X41Y84         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[27].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDRE (Prop_fdre_C_Q)         0.274    22.239 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[27].FDRE_inst/Q
                         net (fo=2, routed)           0.408    22.646    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[59]
    SLICE_X36Y81         LUT2 (Prop_lut2_I1_O)        0.078    22.724 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry__5_i_1/O
                         net (fo=1, routed)           0.000    22.724    system_i/ADC_DAC_LOOP/inst/ADD0/int_data_reg_reg[27][3]
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.145    22.869 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry__5/O[3]
                         net (fo=3, routed)           0.000    22.869    system_i/ADC_DAC_LOOP/inst/REG0/D[27]
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.242    21.785    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y81         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.785    
                         clock uncertainty            0.302    22.088    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.261    22.349    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        -22.349    
                         arrival time                          22.869    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 system_i/axi_cfg_register/inst/WORDS[1].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.000ns  (adc_clk fall@18.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.906ns  (logic 0.496ns (54.768%)  route 0.410ns (45.232%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 21.777 - 18.000 ) 
    Source Clock Delay      (SCD):    1.957ns = ( 21.957 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.786    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    20.858 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2497, routed)        1.098    21.957    system_i/axi_cfg_register/inst/aclk
    SLICE_X37Y74         FDRE                                         r  system_i/axi_cfg_register/inst/WORDS[1].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.274    22.231 r  system_i/axi_cfg_register/inst/WORDS[1].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.410    22.640    system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/CFG_IN[32]
    SLICE_X36Y75         LUT2 (Prop_lut2_I1_O)        0.078    22.718 r  system_i/ADC_DAC_LOOP/inst/MULT1/MULT1/s0_carry_i_4/O
                         net (fo=1, routed)           0.000    22.718    system_i/ADC_DAC_LOOP/inst/ADD0/S[0]
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.144    22.862 r  system_i/ADC_DAC_LOOP/inst/ADD0/s0_carry/O[0]
                         net (fo=3, routed)           0.000    22.862    system_i/ADC_DAC_LOOP/inst/REG0/D[0]
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)   18.000    18.000 f  
    U18                                               0.000    18.000 f  adc_clk_p (IN)
                         net (fo=0)                   0.000    18.000    system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.800    18.800 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.663    20.463    system_i/ADC_BLOCK/ADC_REG/inst/int_clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080    20.543 f  system_i/ADC_BLOCK/ADC_REG/inst/adc_clk_inst/O
                         net (fo=167, routed)         1.234    21.777    system_i/ADC_DAC_LOOP/inst/REG0/ADC_CLK
    SLICE_X36Y75         FDRE                                         r  system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    21.777    
                         clock uncertainty            0.302    22.080    
    SLICE_X36Y75         FDRE (Hold_fdre_C_D)         0.261    22.341    system_i/ADC_DAC_LOOP/inst/REG0/int_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.341    
                         arrival time                          22.862    
  -------------------------------------------------------------------
                         slack                                  0.522    





