INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/dmen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_add_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_div_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_minmax_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_minmax_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_mul_fp32_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mul_fp32_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul2_vector_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul2_vector_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul_floating_points.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_floating_points
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_decode_to_execute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_decode_to_execute_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_fp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_decode_to_execute_fp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_execute_to_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_execute_to_memory_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_fetch_to_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_fetch_to_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/reg_floating.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_floating
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_memory_to_writeback
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_memory_to_writeback_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
