

================================================================
== Vitis HLS Report for 'fir_wrap'
================================================================
* Date:           Sat Aug  6 14:37:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fir_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |    Instance    | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fir_fu_773  |fir    |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |       99|       99|         2|          1|          1|    99|       yes|
        |- VITIS_LOOP_47_2  |        ?|        ?|        11|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    0|   25649|   9294|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|    3603|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|   29252|   9671|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      27|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+-------+------+-----+
    |CTRL_s_axi_U     |CTRL_s_axi     |        0|   0|     74|   104|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|    240|   424|    0|
    |grp_fir_fu_773   |fir            |        0|   0|  24823|  8186|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|    512|   580|    0|
    +-----------------+---------------+---------+----+-------+------+-----+
    |Total            |               |        2|   0|  25649|  9294|    0|
    +-----------------+---------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_1192_p2                |         +|   0|  0|  14|           7|           1|
    |i_2_fu_1838_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state28_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_1198_p2               |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln47_fu_1848_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp1_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_io                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 100|          89|          52|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  113|         23|    1|         23|
    |ap_enable_reg_pp0_iter1     |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter10    |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_754_p4  |    9|          2|    7|         14|
    |gmem_ARADDR                 |   14|          3|   64|        192|
    |gmem_ARLEN                  |   14|          3|   32|         96|
    |gmem_blk_n_AR               |    9|          2|    1|          2|
    |gmem_blk_n_AW               |    9|          2|    1|          2|
    |gmem_blk_n_B                |    9|          2|    1|          2|
    |gmem_blk_n_R                |    9|          2|    1|          2|
    |gmem_blk_n_W                |    9|          2|    1|          2|
    |i_1_reg_762                 |    9|          2|   31|         62|
    |i_reg_750                   |    9|          2|    7|         14|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  245|         52|  150|        418|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln41_reg_1876            |   7|   0|    7|          0|
    |ap_CS_fsm                    |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9      |   1|   0|    1|          0|
    |c_0                          |  32|   0|   32|          0|
    |c_1                          |  32|   0|   32|          0|
    |c_10                         |  32|   0|   32|          0|
    |c_11                         |  32|   0|   32|          0|
    |c_12                         |  32|   0|   32|          0|
    |c_13                         |  32|   0|   32|          0|
    |c_14                         |  32|   0|   32|          0|
    |c_15                         |  32|   0|   32|          0|
    |c_16                         |  32|   0|   32|          0|
    |c_17                         |  32|   0|   32|          0|
    |c_18                         |  32|   0|   32|          0|
    |c_19                         |  32|   0|   32|          0|
    |c_2                          |  32|   0|   32|          0|
    |c_20                         |  32|   0|   32|          0|
    |c_21                         |  32|   0|   32|          0|
    |c_22                         |  32|   0|   32|          0|
    |c_23                         |  32|   0|   32|          0|
    |c_24                         |  32|   0|   32|          0|
    |c_25                         |  32|   0|   32|          0|
    |c_26                         |  32|   0|   32|          0|
    |c_27                         |  32|   0|   32|          0|
    |c_28                         |  32|   0|   32|          0|
    |c_29                         |  32|   0|   32|          0|
    |c_3                          |  32|   0|   32|          0|
    |c_30                         |  32|   0|   32|          0|
    |c_31                         |  32|   0|   32|          0|
    |c_32                         |  32|   0|   32|          0|
    |c_33                         |  32|   0|   32|          0|
    |c_34                         |  32|   0|   32|          0|
    |c_35                         |  32|   0|   32|          0|
    |c_36                         |  32|   0|   32|          0|
    |c_37                         |  32|   0|   32|          0|
    |c_38                         |  32|   0|   32|          0|
    |c_39                         |  32|   0|   32|          0|
    |c_4                          |  32|   0|   32|          0|
    |c_40                         |  32|   0|   32|          0|
    |c_41                         |  32|   0|   32|          0|
    |c_42                         |  32|   0|   32|          0|
    |c_43                         |  32|   0|   32|          0|
    |c_44                         |  32|   0|   32|          0|
    |c_45                         |  32|   0|   32|          0|
    |c_46                         |  32|   0|   32|          0|
    |c_47                         |  32|   0|   32|          0|
    |c_48                         |  32|   0|   32|          0|
    |c_49                         |  32|   0|   32|          0|
    |c_5                          |  32|   0|   32|          0|
    |c_50                         |  32|   0|   32|          0|
    |c_51                         |  32|   0|   32|          0|
    |c_52                         |  32|   0|   32|          0|
    |c_53                         |  32|   0|   32|          0|
    |c_54                         |  32|   0|   32|          0|
    |c_55                         |  32|   0|   32|          0|
    |c_56                         |  32|   0|   32|          0|
    |c_57                         |  32|   0|   32|          0|
    |c_58                         |  32|   0|   32|          0|
    |c_59                         |  32|   0|   32|          0|
    |c_6                          |  32|   0|   32|          0|
    |c_60                         |  32|   0|   32|          0|
    |c_61                         |  32|   0|   32|          0|
    |c_62                         |  32|   0|   32|          0|
    |c_63                         |  32|   0|   32|          0|
    |c_64                         |  32|   0|   32|          0|
    |c_65                         |  32|   0|   32|          0|
    |c_66                         |  32|   0|   32|          0|
    |c_67                         |  32|   0|   32|          0|
    |c_68                         |  32|   0|   32|          0|
    |c_69                         |  32|   0|   32|          0|
    |c_7                          |  32|   0|   32|          0|
    |c_70                         |  32|   0|   32|          0|
    |c_71                         |  32|   0|   32|          0|
    |c_72                         |  32|   0|   32|          0|
    |c_73                         |  32|   0|   32|          0|
    |c_74                         |  32|   0|   32|          0|
    |c_75                         |  32|   0|   32|          0|
    |c_76                         |  32|   0|   32|          0|
    |c_77                         |  32|   0|   32|          0|
    |c_78                         |  32|   0|   32|          0|
    |c_79                         |  32|   0|   32|          0|
    |c_8                          |  32|   0|   32|          0|
    |c_80                         |  32|   0|   32|          0|
    |c_81                         |  32|   0|   32|          0|
    |c_82                         |  32|   0|   32|          0|
    |c_83                         |  32|   0|   32|          0|
    |c_84                         |  32|   0|   32|          0|
    |c_85                         |  32|   0|   32|          0|
    |c_86                         |  32|   0|   32|          0|
    |c_87                         |  32|   0|   32|          0|
    |c_88                         |  32|   0|   32|          0|
    |c_89                         |  32|   0|   32|          0|
    |c_9                          |  32|   0|   32|          0|
    |c_90                         |  32|   0|   32|          0|
    |c_91                         |  32|   0|   32|          0|
    |c_92                         |  32|   0|   32|          0|
    |c_93                         |  32|   0|   32|          0|
    |c_94                         |  32|   0|   32|          0|
    |c_95                         |  32|   0|   32|          0|
    |c_96                         |  32|   0|   32|          0|
    |c_97                         |  32|   0|   32|          0|
    |c_98                         |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1906    |  32|   0|   32|          0|
    |gmem_addr_reg_1870           |  64|   0|   64|          0|
    |grp_fir_fu_773_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_762                  |  31|   0|   31|          0|
    |i_reg_750                    |   7|   0|    7|          0|
    |icmp_ln41_reg_1881           |   1|   0|    1|          0|
    |icmp_ln47_reg_1902           |   1|   0|    1|          0|
    |len_read_reg_1853            |  32|   0|   32|          0|
    |res_reg_1911                 |  32|   0|   32|          0|
    |x_read_reg_1860              |  64|   0|   64|          0|
    |y_read_reg_1865              |  64|   0|   64|          0|
    |icmp_ln47_reg_1902           |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |3603|  32| 3540|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      fir_wrap|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

