Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 00:06:49 2024
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.883        0.000                      0                59667        0.072        0.000                      0                59667        3.000        0.000                       0                  7327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
clockSeparator/ip_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clockSeparator/ip_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0                        9.883        0.000                      0                59667        0.072        0.000                      0                59667       23.750        0.000                       0                  7323  
  clkfbout_clk_wiz_0                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clockSeparator/ip_clock/inst/clk_in1
  To Clock:  clockSeparator/ip_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockSeparator/ip_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockSeparator/ip_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.005ns  (logic 6.780ns (17.382%)  route 32.225ns (82.618%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 51.504 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.391    40.623    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/D
    SLICE_X66Y64         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.504    51.504    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/WCLK
    SLICE_X66Y64         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.504    
                         clock uncertainty           -0.098    51.406    
    SLICE_X66Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.506    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.506    
                         arrival time                         -40.623    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.873ns  (logic 6.780ns (17.442%)  route 32.093ns (82.558%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.259    40.491    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/D
    SLICE_X62Y68         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.498    51.498    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/WCLK
    SLICE_X62Y68         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.098    51.400    
    SLICE_X62Y68         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.500    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.500    
                         arrival time                         -40.491    
  -------------------------------------------------------------------
                         slack                                 10.010    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.864ns  (logic 6.780ns (17.445%)  route 32.084ns (82.555%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 51.503 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.250    40.482    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/D
    SLICE_X66Y65         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.503    51.503    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/WCLK
    SLICE_X66Y65         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.503    
                         clock uncertainty           -0.098    51.405    
    SLICE_X66Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.505    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.505    
                         arrival time                         -40.482    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.032ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.854ns  (logic 6.780ns (17.450%)  route 32.074ns (82.550%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.240    40.472    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/D
    SLICE_X66Y66         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.502    51.502    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/WCLK
    SLICE_X66Y66         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.502    
                         clock uncertainty           -0.098    51.404    
    SLICE_X66Y66         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.504    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.504    
                         arrival time                         -40.472    
  -------------------------------------------------------------------
                         slack                                 10.032    

Slack (MET) :             10.033ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.855ns  (logic 6.780ns (17.450%)  route 32.075ns (82.550%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 51.503 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.241    40.473    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/D
    SLICE_X62Y64         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.503    51.503    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/WCLK
    SLICE_X62Y64         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.503    
                         clock uncertainty           -0.098    51.405    
    SLICE_X62Y64         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.505    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.505    
                         arrival time                         -40.473    
  -------------------------------------------------------------------
                         slack                                 10.033    

Slack (MET) :             10.033ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/regs/regs_31_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.692ns  (logic 6.905ns (17.396%)  route 32.787ns (82.604%))
  Logic Levels:           32  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=11 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 51.653 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.220    30.774    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_14_14/A0
    SLICE_X60Y162        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.898 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_14_14/SP.LOW/O
                         net (fo=1, routed)           0.000    30.898    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_14_14/SPO0
    SLICE_X60Y162        MUXF7 (Prop_muxf7_I0_O)      0.241    31.139 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_14_14/F7.SP/O
                         net (fo=1, routed)           1.101    32.240    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_14_14_n_1
    SLICE_X59Y166        LUT6 (Prop_lut6_I1_O)        0.298    32.538 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[14]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    32.538    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[14]_INST_0_i_11_n_0
    SLICE_X59Y166        MUXF7 (Prop_muxf7_I0_O)      0.212    32.750 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[14]_INST_0_i_4/O
                         net (fo=1, routed)           2.019    34.769    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[14]_INST_0_i_4_n_0
    SLICE_X63Y140        LUT6 (Prop_lut6_I5_O)        0.299    35.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[14]_INST_0/O
                         net (fo=4, routed)           1.157    36.225    cpu/state/spo[14]
    SLICE_X68Y119        LUT6 (Prop_lut6_I0_O)        0.124    36.349 r  cpu/state/regs_31[6]_i_10/O
                         net (fo=1, routed)           1.131    37.480    cpu/state/regs_31[6]_i_10_n_0
    SLICE_X67Y129        LUT6 (Prop_lut6_I1_O)        0.124    37.604 r  cpu/state/regs_31[6]_i_6/O
                         net (fo=1, routed)           1.251    38.855    cpu/writeDataSelector/seg7_reg[14]
    SLICE_X59Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.979 r  cpu/writeDataSelector/regs_31[6]_i_2/O
                         net (fo=1, routed)           0.000    38.979    cpu/writeDataSelector/p_1_in[6]
    SLICE_X59Y141        MUXF7 (Prop_muxf7_I0_O)      0.238    39.217 r  cpu/writeDataSelector/regs_31_reg[6]_i_1/O
                         net (fo=31, routed)          2.094    41.310    cpu/regs/D[6]
    SLICE_X58Y174        FDRE                                         r  cpu/regs/regs_31_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.653    51.653    cpu/regs/clk_out2
    SLICE_X58Y174        FDRE                                         r  cpu/regs/regs_31_reg[6]/C
                         clock pessimism              0.007    51.660    
                         clock uncertainty           -0.098    51.562    
    SLICE_X58Y174        FDRE (Setup_fdre_C_D)       -0.219    51.343    cpu/regs/regs_31_reg[6]
  -------------------------------------------------------------------
                         required time                         51.343    
                         arrival time                         -41.310    
  -------------------------------------------------------------------
                         slack                                 10.033    

Slack (MET) :             10.066ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.824ns  (logic 6.780ns (17.463%)  route 32.044ns (82.537%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 51.506 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.101    30.655    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_23_23/A0
    SLICE_X60Y161        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.779 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_23_23/SP.LOW/O
                         net (fo=1, routed)           0.000    30.779    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_23_23/SPO0
    SLICE_X60Y161        MUXF7 (Prop_muxf7_I0_O)      0.241    31.020 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_23_23/F7.SP/O
                         net (fo=1, routed)           1.504    32.524    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_23_23_n_1
    SLICE_X61Y144        LUT6 (Prop_lut6_I0_O)        0.298    32.822 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.822    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0_i_9_n_0
    SLICE_X61Y144        MUXF7 (Prop_muxf7_I0_O)      0.238    33.060 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.744    33.804    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0_i_3_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I3_O)        0.298    34.102 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           1.285    35.388    cpu/state/spo[23]
    SLICE_X65Y127        LUT6 (Prop_lut6_I0_O)        0.124    35.512 r  cpu/state/ip_mem_i_172/O
                         net (fo=4, routed)           0.597    36.109    cpu/state/ip_mem_i_172_n_0
    SLICE_X64Y131        LUT6 (Prop_lut6_I1_O)        0.124    36.233 r  cpu/state/ip_mem_i_69/O
                         net (fo=1, routed)           0.000    36.233    cpu/state/ip_mem_i_69_n_0
    SLICE_X64Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    36.445 r  cpu/state/ip_mem_i_21/O
                         net (fo=195, routed)         3.998    40.442    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/D
    SLICE_X60Y56         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.506    51.506    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/WCLK
    SLICE_X60Y56         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A/CLK
                         clock pessimism              0.000    51.506    
                         clock uncertainty           -0.098    51.408    
    SLICE_X60Y56         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.508    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.508    
                         arrival time                         -40.442    
  -------------------------------------------------------------------
                         slack                                 10.066    

Slack (MET) :             10.086ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.796ns  (logic 6.780ns (17.476%)  route 32.016ns (82.524%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.182    40.414    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/D
    SLICE_X60Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.498    51.498    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/WCLK
    SLICE_X60Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.098    51.400    
    SLICE_X60Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.500    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.500    
                         arrival time                         -40.414    
  -------------------------------------------------------------------
                         slack                                 10.086    

Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.788ns  (logic 6.780ns (17.480%)  route 32.008ns (82.520%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 51.491 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.174    40.406    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/D
    SLICE_X58Y73         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.491    51.491    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/WCLK
    SLICE_X58Y73         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.491    
                         clock uncertainty           -0.098    51.393    
    SLICE_X58Y73         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.493    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.493    
                         arrival time                         -40.406    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.088ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.788ns  (logic 6.780ns (17.480%)  route 32.008ns (82.520%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 51.492 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.618     1.618    cpu/pc/clk_out2
    SLICE_X63Y145        FDRE                                         r  cpu/pc/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y145        FDRE (Prop_fdre_C_Q)         0.456     2.074 r  cpu/pc/pc_reg[2]/Q
                         net (fo=2055, routed)        3.870     5.944    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPRA0
    SLICE_X62Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.068 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.068    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/DPO1
    SLICE_X62Y93         MUXF7 (Prop_muxf7_I1_O)      0.214     6.282 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4/F7.DP/O
                         net (fo=1, routed)           1.239     7.521    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_4_4_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.297     7.818 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_12_n_0
    SLICE_X61Y101        MUXF7 (Prop_muxf7_I1_O)      0.217     8.035 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.695     8.730    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0_i_4_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.299     9.029 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[4]_INST_0/O
                         net (fo=51, routed)          3.937    12.966    cpu/memory/insRAM/insRAM/dpo[2]
    SLICE_X77Y149        LUT6 (Prop_lut6_I1_O)        0.124    13.090 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_37/O
                         net (fo=20, routed)          0.672    13.762    cpu/memory/insRAM/insRAM/regs_31[31]_i_37_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I1_O)        0.124    13.886 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_11/O
                         net (fo=1, routed)           0.433    14.320    cpu/memory/insRAM/insRAM/regs_31[18]_i_11_n_0
    SLICE_X72Y148        LUT5 (Prop_lut5_I0_O)        0.124    14.444 r  cpu/memory/insRAM/insRAM/regs_31[18]_i_8/O
                         net (fo=4, routed)           1.062    15.506    cpu/memory/insRAM/insRAM/insDecode_io_raw_imm[6]
    SLICE_X68Y148        LUT4 (Prop_lut4_I3_O)        0.152    15.658 r  cpu/memory/insRAM/insRAM/regs_31[6]_i_9/O
                         net (fo=3, routed)           1.824    17.482    cpu/operandSelector/immGen_io_real_imm[2]
    SLICE_X55Y150        LUT3 (Prop_lut3_I1_O)        0.356    17.838 r  cpu/operandSelector/ip_ram_i_120/O
                         net (fo=14, routed)          1.128    18.965    cpu/regs/operandSelector_io_operand2[6]
    SLICE_X64Y155        LUT2 (Prop_lut2_I1_O)        0.327    19.292 r  cpu/regs/ip_ram_i_138/O
                         net (fo=1, routed)           0.000    19.292    cpu/regs/ip_ram_i_138_n_0
    SLICE_X64Y155        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.690 r  cpu/regs/ip_ram_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.690    cpu/regs/ip_ram_i_61_n_0
    SLICE_X64Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.804 r  cpu/regs/ip_ram_i_94/CO[3]
                         net (fo=1, routed)           0.000    19.804    cpu/regs/ip_ram_i_94_n_0
    SLICE_X64Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.918 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.918    cpu/regs/ip_ram_i_82_n_0
    SLICE_X64Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.032 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.032    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X64Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.146 r  cpu/regs/pc_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.146    cpu/regs/pc_reg[23]_i_16_n_0
    SLICE_X64Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.480 f  cpu/regs/pc_reg[27]_i_16/O[1]
                         net (fo=1, routed)           0.445    20.925    cpu/memory/insRAM/insRAM/data1[25]
    SLICE_X65Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.228 f  cpu/memory/insRAM/insRAM/pc[25]_i_5/O
                         net (fo=1, routed)           0.880    22.108    cpu/memory/insRAM/insRAM/pc[25]_i_5_n_0
    SLICE_X72Y158        LUT5 (Prop_lut5_I4_O)        0.124    22.232 f  cpu/memory/insRAM/insRAM/pc[25]_i_2/O
                         net (fo=6, routed)           1.270    23.502    cpu/memory/insRAM/insRAM/pc_reg[25]
    SLICE_X53Y149        LUT5 (Prop_lut5_I2_O)        0.118    23.620 r  cpu/memory/insRAM/insRAM/ip_mem_i_237/O
                         net (fo=1, routed)           0.825    24.445    cpu/state/data_addr_reg[24]
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.326    24.771 r  cpu/state/ip_mem_i_133/O
                         net (fo=57, routed)          1.133    25.904    cpu/state/ip_mem_i_133_n_0
    SLICE_X64Y139        LUT6 (Prop_lut6_I5_O)        0.124    26.028 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         1.402    27.430    cpu/state/insRAM_io_write0
    SLICE_X72Y125        LUT4 (Prop_lut4_I0_O)        0.124    27.554 r  cpu/state/ip_mem_i_12/O
                         net (fo=6144, routed)        3.278    30.832    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/A0
    SLICE_X58Y156        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    30.956 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    30.956    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/SPO0
    SLICE_X58Y156        MUXF7 (Prop_muxf7_I0_O)      0.241    31.197 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22/F7.SP/O
                         net (fo=1, routed)           0.883    32.080    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_22_22_n_1
    SLICE_X59Y145        LUT6 (Prop_lut6_I5_O)        0.298    32.378 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.378    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_5_n_0
    SLICE_X59Y145        MUXF7 (Prop_muxf7_I0_O)      0.238    32.616 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, routed)           1.029    33.645    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0_i_1_n_0
    SLICE_X59Y139        LUT6 (Prop_lut6_I0_O)        0.298    33.943 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           1.666    35.609    cpu/state/spo[22]
    SLICE_X68Y115        LUT6 (Prop_lut6_I0_O)        0.124    35.733 r  cpu/state/ip_mem_i_175/O
                         net (fo=3, routed)           1.163    36.896    cpu/state/ip_mem_i_175_n_0
    SLICE_X65Y131        LUT6 (Prop_lut6_I1_O)        0.124    37.020 r  cpu/state/ip_mem_i_71/O
                         net (fo=1, routed)           0.000    37.020    cpu/state/ip_mem_i_71_n_0
    SLICE_X65Y131        MUXF7 (Prop_muxf7_I0_O)      0.212    37.232 r  cpu/state/ip_mem_i_22/O
                         net (fo=195, routed)         3.174    40.406    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/D
    SLICE_X58Y72         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.492    51.492    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/WCLK
    SLICE_X58Y72         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/RAMS64E_A/CLK
                         clock pessimism              0.000    51.492    
                         clock uncertainty           -0.098    51.394    
    SLICE_X58Y72         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.494    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.494    
                         arrival time                         -40.406    
  -------------------------------------------------------------------
                         slack                                 10.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.561     0.561    cpu/uartLoader/clk_out2
    SLICE_X52Y148        FDSE                                         r  cpu/uartLoader/data_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDSE (Prop_fdse_C_Q)         0.141     0.702 r  cpu/uartLoader/data_addr_reg[22]/Q
                         net (fo=5, routed)           0.134     0.835    cpu/uartLoader/io_mem_data_addr[22]
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.995 r  cpu/uartLoader/data_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    cpu/uartLoader/data_addr_reg[20]_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.034 r  cpu/uartLoader/data_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.035    cpu/uartLoader/data_addr_reg[24]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.089 r  cpu/uartLoader/data_addr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[28]_i_1_n_7
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[28]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X52Y150        FDSE (Hold_fdse_C_D)         0.105     1.017    cpu/uartLoader/data_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.561     0.561    cpu/uartLoader/clk_out2
    SLICE_X52Y148        FDSE                                         r  cpu/uartLoader/data_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDSE (Prop_fdse_C_Q)         0.141     0.702 r  cpu/uartLoader/data_addr_reg[22]/Q
                         net (fo=5, routed)           0.134     0.835    cpu/uartLoader/io_mem_data_addr[22]
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.995 r  cpu/uartLoader/data_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    cpu/uartLoader/data_addr_reg[20]_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.034 r  cpu/uartLoader/data_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.035    cpu/uartLoader/data_addr_reg[24]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.100 r  cpu/uartLoader/data_addr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.100    cpu/uartLoader/data_addr_reg[28]_i_1_n_5
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[30]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X52Y150        FDSE (Hold_fdse_C_D)         0.105     1.017    cpu/uartLoader/data_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.561     0.561    cpu/uartLoader/clk_out2
    SLICE_X52Y148        FDSE                                         r  cpu/uartLoader/data_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDSE (Prop_fdse_C_Q)         0.141     0.702 r  cpu/uartLoader/data_addr_reg[22]/Q
                         net (fo=5, routed)           0.134     0.835    cpu/uartLoader/io_mem_data_addr[22]
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.995 r  cpu/uartLoader/data_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    cpu/uartLoader/data_addr_reg[20]_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.034 r  cpu/uartLoader/data_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.035    cpu/uartLoader/data_addr_reg[24]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.125 r  cpu/uartLoader/data_addr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.125    cpu/uartLoader/data_addr_reg[28]_i_1_n_6
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[29]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X52Y150        FDSE (Hold_fdse_C_D)         0.105     1.017    cpu/uartLoader/data_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.561     0.561    cpu/uartLoader/clk_out2
    SLICE_X52Y148        FDSE                                         r  cpu/uartLoader/data_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y148        FDSE (Prop_fdse_C_Q)         0.141     0.702 r  cpu/uartLoader/data_addr_reg[22]/Q
                         net (fo=5, routed)           0.134     0.835    cpu/uartLoader/io_mem_data_addr[22]
    SLICE_X52Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.995 r  cpu/uartLoader/data_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.995    cpu/uartLoader/data_addr_reg[20]_i_1_n_0
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.034 r  cpu/uartLoader/data_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.035    cpu/uartLoader/data_addr_reg[24]_i_1_n_0
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.125 r  cpu/uartLoader/data_addr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.125    cpu/uartLoader/data_addr_reg[28]_i_1_n_4
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[31]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X52Y150        FDSE (Hold_fdse_C_D)         0.105     1.017    cpu/uartLoader/data_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cpu/pc/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/pc/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.562     0.562    cpu/pc/clk_out2
    SLICE_X61Y143        FDRE                                         r  cpu/pc/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y143        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  cpu/pc/pc_reg[0]/Q
                         net (fo=7, routed)           0.182     0.885    cpu/memory/insRAM/insRAM/Q[0]
    SLICE_X61Y143        LUT6 (Prop_lut6_I5_O)        0.045     0.930 r  cpu/memory/insRAM/insRAM/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    cpu/pc/D[0]
    SLICE_X61Y143        FDRE                                         r  cpu/pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.832     0.832    cpu/pc/clk_out2
    SLICE_X61Y143        FDRE                                         r  cpu/pc/pc_reg[0]/C
                         clock pessimism             -0.271     0.562    
    SLICE_X61Y143        FDRE (Hold_fdre_C_D)         0.092     0.654    cpu/pc/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/uartLoader/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.154%)  route 0.315ns (62.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.645     0.645    cpu/uartLoader/clk_out2
    SLICE_X48Y150        FDRE                                         r  cpu/uartLoader/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  cpu/uartLoader/cur_state_reg[0]/Q
                         net (fo=4, routed)           0.120     0.906    cpu/state/cur_state_reg[0]_0
    SLICE_X49Y150        LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  cpu/state/data_addr[0]_i_2/O
                         net (fo=32, routed)          0.195     1.146    cpu/uartLoader/state_reg[1]_0
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[28]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X52Y150        FDSE (Hold_fdse_C_CE)       -0.039     0.869    cpu/uartLoader/data_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/uartLoader/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.154%)  route 0.315ns (62.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.645     0.645    cpu/uartLoader/clk_out2
    SLICE_X48Y150        FDRE                                         r  cpu/uartLoader/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  cpu/uartLoader/cur_state_reg[0]/Q
                         net (fo=4, routed)           0.120     0.906    cpu/state/cur_state_reg[0]_0
    SLICE_X49Y150        LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  cpu/state/data_addr[0]_i_2/O
                         net (fo=32, routed)          0.195     1.146    cpu/uartLoader/state_reg[1]_0
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[29]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X52Y150        FDSE (Hold_fdse_C_CE)       -0.039     0.869    cpu/uartLoader/data_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/uartLoader/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[30]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.154%)  route 0.315ns (62.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.645     0.645    cpu/uartLoader/clk_out2
    SLICE_X48Y150        FDRE                                         r  cpu/uartLoader/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  cpu/uartLoader/cur_state_reg[0]/Q
                         net (fo=4, routed)           0.120     0.906    cpu/state/cur_state_reg[0]_0
    SLICE_X49Y150        LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  cpu/state/data_addr[0]_i_2/O
                         net (fo=32, routed)          0.195     1.146    cpu/uartLoader/state_reg[1]_0
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[30]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X52Y150        FDSE (Hold_fdse_C_CE)       -0.039     0.869    cpu/uartLoader/data_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/uartLoader/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.154%)  route 0.315ns (62.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.645     0.645    cpu/uartLoader/clk_out2
    SLICE_X48Y150        FDRE                                         r  cpu/uartLoader/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y150        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  cpu/uartLoader/cur_state_reg[0]/Q
                         net (fo=4, routed)           0.120     0.906    cpu/state/cur_state_reg[0]_0
    SLICE_X49Y150        LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  cpu/state/data_addr[0]_i_2/O
                         net (fo=32, routed)          0.195     1.146    cpu/uartLoader/state_reg[1]_0
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.917     0.917    cpu/uartLoader/clk_out2
    SLICE_X52Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[31]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X52Y150        FDSE (Hold_fdse_C_CE)       -0.039     0.869    cpu/uartLoader/data_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.560     0.560    cpu/uartLoader/clk_out2
    SLICE_X52Y145        FDSE                                         r  cpu/uartLoader/data_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDSE (Prop_fdse_C_Q)         0.141     0.701 r  cpu/uartLoader/data_addr_reg[10]/Q
                         net (fo=3, routed)           0.134     0.834    cpu/uartLoader/io_mem_data_addr[10]
    SLICE_X52Y145        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.945 r  cpu/uartLoader/data_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.945    cpu/uartLoader/data_addr_reg[8]_i_1_n_5
    SLICE_X52Y145        FDSE                                         r  cpu/uartLoader/data_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.829     0.829    cpu/uartLoader/clk_out2
    SLICE_X52Y145        FDSE                                         r  cpu/uartLoader/data_addr_reg[10]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X52Y145        FDSE (Hold_fdse_C_D)         0.105     0.665    cpu/uartLoader/data_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    clockSeparator/ip_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X53Y153    cpu/regs/regs_10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X72Y161    cpu/regs/regs_10_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X77Y152    cpu/regs/regs_10_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X52Y161    cpu/regs/regs_10_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X56Y163    cpu/regs/regs_10_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X73Y156    cpu/regs/regs_10_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X72Y161    cpu/regs/regs_10_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X79Y177    cpu/regs/regs_10_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X46Y93     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X46Y93     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X46Y93     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X62Y86     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_31_31/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X62Y86     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_31_31/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X62Y86     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_31_31/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X70Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X70Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X70Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_3_3/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         25.000      23.750     SLICE_X62Y151    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3840_3967_14_14/DP.HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X88Y89     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X78Y63     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X56Y82     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockSeparator/ip_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT



