// Copyright 2025 Xenon Emulator Project

#include <assert.h>
#include <chrono>
#include <thread>

#include "PPU.h"
#include "Base/Config.h"
#include "Base/Thread.h"
#include "Base/Logging/Log.h"
#include "Core/XCPU/Interpreter/PPCInterpreter.h"

PPU::PPU() {
  //
  // Set evrything as in POR. See CELL-BE Programming Handbook.
  //

  // Allocate memory for our PPU state.
  ppuState = new PPU_STATE;

  // Zero out PPU state.
  memset(ppuState, 0, sizeof(PPU_STATE));

  // Initialize Both threads as in a Reset.
  for (u8 thrdNum = 0; thrdNum < 2; thrdNum++) {
    // Set Reset vector for both threads
    ppuState->ppuThread[thrdNum].NIA = XE_RESET_VECTOR;
    // Set MSR for both Threads
    ppuState->ppuThread[thrdNum].SPR.MSR.MSR_Hex = 0x9000000000000000;
  }

  // Set Thread Timeout Register.
  ppuState->SPR.TTR = 0x1000; // Execute 4096 instructions.
}

#define TPI_FORMULA(ips) ((ips) / 500000)
void PPU::Initialize(XENON_CONTEXT *inXenonContext, RootBus *mainBus, u32 PVR,
                     u32 PIR, const char *ppuName) {
  // Asign global Xenon context.
  xenonContext = inXenonContext;

  // Asign Interpreter global variables.
  PPCInterpreter::intXCPUContext = xenonContext;
  PPCInterpreter::sysBus = mainBus;

  // Get the instructions per second that we're able to execute.
  u32 instrPerSecond = getIPS();
  LOG_INFO(Xenon, "{} Speed: {:#d} instructions per second.", ppuName, instrPerSecond);

  // Find a way to calculate the right ticks/IPS ratio.
  int configTpi = Config::tpi();
  ticksPerIntruction = configTpi ? configTpi : TPI_FORMULA(instrPerSecond);
  if (!configTpi)
      LOG_INFO(Xenon, "{} TPI: {} ticks per instruction", ppuName, ticksPerIntruction);
  else
      LOG_INFO(Xenon, "{} TPI: {} ticks per instruction (overrwriten! actual tps: {})", ppuName, ticksPerIntruction, TPI_FORMULA(instrPerSecond));

  for (u8 thrdID = 0; thrdID < 2; thrdID++) {
    ppuState->ppuThread[thrdID].ppuRes = new PPU_RES;
    memset(ppuState->ppuThread[thrdID].ppuRes, 0, sizeof(PPU_RES));
    xenonContext->xenonRes.Register(ppuState->ppuThread[thrdID].ppuRes);

    // Set the decrementer as per docs. See CBE Public Registers pdf in Docs.
    ppuState->ppuThread[ppuState->currentThread].SPR.DEC = 0x7FFFFFFF;
  }

  // Set PPU Name.
  ppuState->ppuName = ppuName;

  // Set thread name.
  Base::SetCurrentThreadName(ppuName);

  // Set PVR and PIR
  ppuState->SPR.PVR.PVR_Hex = PVR;
  ppuState->ppuThread[PPU_THREAD_0].SPR.PIR = PIR;
  ppuState->ppuThread[PPU_THREAD_1].SPR.PIR = PIR + 1;

  // PPU is running!
  ppuRunning = true;

  // TLB Software reload Mode?
  ppuState->SPR.LPCR = 0x0000000000000402;

  // HID6?
  ppuState->SPR.HID6 = 0x0001803800000000;

  // TSCR[WEXT] = 1??
  ppuState->SPR.TSCR = 0x100000;

  // If we're PPU0,thread0 then enable THRD 0 and set Reset Vector.
  if (strcmp(ppuState->ppuName, "PPU0") == false) {
    ppuState->SPR.CTRL = 0x800000; // CTRL[TE0] = 1;
    ppuState->SPR.HRMOR = 0x0000020000000000;
    ppuState->ppuThread[PPU_THREAD_0].NIA = 0x20000000100;
  }
}

// PPU Entry Point.
void PPU::StartExecution() {
  // While the CPU is running
  while (ppuRunning) {
    // See if we have any threads active.
    while (getCurrentRunningThreads() != PPU_THREAD_NONE) {
      // We have some threads active!

      // Check if the 1st thread is active and process instructions on it.
      if (getCurrentRunningThreads() == PPU_THREAD_0 ||
          getCurrentRunningThreads() == PPU_THREAD_BOTH) {
        // Thread 0 is running, process instructions until we reach TTR timeout.
        ppuState->currentThread = PPU_THREAD_0;

        // Loop on this thread for the amount of Instructions that TTR tells us.
        for (size_t instrCount = 0; instrCount < ppuState->SPR.TTR;
             instrCount++) {
          // Main processing loop.

          // Read next intruction from Memory.
          if (ppuReadNextInstruction()) {
            // Execute next intrucrtion.
            PPCInterpreter::ppcExecuteSingleInstruction(ppuState);
          }

          // Increase Time Base Counter
          if (xenonContext->timeBaseActive) {
            // HID6[15]: Time-base and decrementer facility enable.
            // 0 -> TBU, TBL, DEC, HDEC, and the hang-detection logic do not
            // update. 1 -> TBU, TBL, DEC, HDEC, and the hang-detection logic
            // are enabled to update.
            if (ppuState->SPR.HID6 & 0x1000000000000) {
              updateTimeBase();
            }
          }

          // Check if External interrupts are enabled and the IIC has a pending
          // interrupt.
          if (ppuState->ppuThread[ppuState->currentThread].SPR.MSR.EE) {
            if (xenonContext->xenonIIC.checkExtInterrupt(
                    ppuState->ppuThread[ppuState->currentThread].SPR.PIR)) {
              ppuState->ppuThread[ppuState->currentThread].exceptReg |=
                  PPU_EX_EXT;
            }
          }

          // Check Exceptions pending.
          ppuCheckExceptions();
        }
      }
      // Check again for the 2nd thread.
      if (getCurrentRunningThreads() == PPU_THREAD_1 ||
          getCurrentRunningThreads() == PPU_THREAD_BOTH) {
        // Thread 0 is running, process instructions until we reach TTR timeout.
        ppuState->currentThread = PPU_THREAD_1;

        // Loop on this thread for the amount of Instructions that TTR tells us.
        for (size_t instrCount = 0; instrCount < ppuState->SPR.TTR;
             instrCount++) {
          // Main processing loop.

          // Read next intruction from Memory.
          if (ppuReadNextInstruction()) {
            // Execute next intrucrtion.
            PPCInterpreter::ppcExecuteSingleInstruction(ppuState);
          }

          // Check if time base is active.
          if (xenonContext->timeBaseActive) {
            // HID6[15]: Time-base and decrementer facility enable.
            // 0 -> TBU, TBL, DEC, HDEC, and the hang-detection logic do not
            // update. 1 -> TBU, TBL, DEC, HDEC, and the hang-detection logic
            // are enabled to update.
            if (ppuState->SPR.HID6 & 0x1000000000000) {
              updateTimeBase();
            }
          }

          // Check if External interrupts are enabled and the IIC has a pending
          // interrupt.
          if (ppuState->ppuThread[ppuState->currentThread].SPR.MSR.EE) {
            if (xenonContext->xenonIIC.checkExtInterrupt(
                    ppuState->ppuThread[ppuState->currentThread].SPR.PIR)) {
              ppuState->ppuThread[ppuState->currentThread].exceptReg |=
                  PPU_EX_EXT;
            }
          }

          // Check Exceptions pending.
          ppuCheckExceptions();
        }
      }
    }

    //
    // Check for external interrupts that enable us if we're allowed to.
    //

    // If TSCR[WEXT] = ‘1’, wake up at System Reset and set SRR1[42:44] = ‘100’.
    bool WEXT = (ppuState->SPR.TSCR & 0x100000) >> 20;
    if (xenonContext->xenonIIC.checkExtInterrupt(
            ppuState->ppuThread[ppuState->currentThread].SPR.PIR) &&
        WEXT) {
      // Great, someone started us! Let's enable THRD0.
      ppuState->SPR.CTRL = 0x800000;
      // Issue reset!
      ppuState->ppuThread[PPU_THREAD_0].exceptReg |= PPU_EX_RESET;
      ppuState->ppuThread[PPU_THREAD_1].exceptReg |=
          PPU_EX_RESET; // Set CIA to 0x100 as per docs.
      ppuState->ppuThread[ppuState->currentThread].SPR.SRR1 =
          0x200000; // Set SRR1 42-44 = 100
    }
  }
}

// Returns a pointer to the specified thread.
PPU_THREAD_REGISTERS *PPU::GetPPUThread(u8 thrdID) {
  return &this->ppuState->ppuThread[thrdID];
}

// This is the calibration code for the getIPS() function. It branches to the
// 0x4 location in memory.
static u32 ipsCalibrationCode[] = {
    0x55726220, //  rlwinm   r18,r11,12,8,16
    0x723D7825, //  andi.    r29,r17,0x7825
    0x65723D78, //  oris     r18,r11,0x3D78
    0x4BFFFFF4  //  b        ipsCalibrationCode
};

// Performs a test using a loop to check the amount of IPS we're able to
// execute.
u32 PPU::getIPS() {
  // Instr Count: The amount of instructions to execute in order to test.

  // Write the calibration code to main memory.
  for (int i = 0; i < 4; i++) {
    PPCInterpreter::MMUWrite32(ppuState, 4 + (i * 4), ipsCalibrationCode[i]);
  }

  // Set our NIP to our calibration code address.
  ppuState->ppuThread[ppuState->currentThread].NIA = 4;

  // Start a timer.
  auto timerStart = std::chrono::steady_clock::now();

  // Instruction count.
  u64 instrCount = 0;

  // Execute the amount of cycles we're requested.
  while (auto timerEnd = std::chrono::steady_clock::now() <=
                         timerStart + std::chrono::seconds(1)) {
    ppuReadNextInstruction();
    PPCInterpreter::ppcExecuteSingleInstruction(ppuState);
    instrCount++;
  }

  // Reset our state.

  // Set the main memory to 0.
  for (int i = 0; i < 4; i++) {
    PPCInterpreter::MMUWrite32(ppuState, 4 + (i * 4), 0x00000000);
  }

  // Set the NIP back to default.
  ppuState->ppuThread[ppuState->currentThread].NIA = 0x100;

  // Set the registers back to 0.
  for (int i = 0; i < 32; i++) {
    ppuState->ppuThread[ppuState->currentThread].GPR[i] = 0;
  }

  return instrCount;
}

// Reads the next instruction from memory and advances the NIP accordingly.
bool PPU::ppuReadNextInstruction() {
  // Update CIA.
  ppuState->ppuThread[ppuState->currentThread].CIA =
      ppuState->ppuThread[ppuState->currentThread].NIA;
  // Increase Next Instruction Address.
  ppuState->ppuThread[ppuState->currentThread].NIA += 4;
  ppuState->ppuThread[ppuState->currentThread].iFetch = true;
  // Fetch the instruction from memory.
  ppuState->ppuThread[ppuState->currentThread].CI = PPCInterpreter::MMURead32(
      ppuState, ppuState->ppuThread[ppuState->currentThread].CIA);
  if (ppuState->ppuThread[ppuState->currentThread].exceptReg & PPU_EX_INSSTOR ||
      ppuState->ppuThread[ppuState->currentThread].exceptReg &
          PPU_EX_INSTSEGM) {
    return false;
  }
  ppuState->ppuThread[ppuState->currentThread].iFetch = false;
  return true;
}

// Checks for exceptions and process them in the correct order.
void PPU::ppuCheckExceptions() {
  // Check Exceptions pending and process them in order.
  u16 exceptions = ppuState->ppuThread[ppuState->currentThread].exceptReg;
  if (exceptions != PPU_EX_NONE) {
    // Non Maskable:

    //
    // 1. System Reset
    //
    if (exceptions & PPU_EX_RESET) {
      PPCInterpreter::ppcResetException(ppuState);
      exceptions &= ~PPU_EX_RESET;
      goto end;
    }

    //
    // 2. Machine Check
    //
    if (exceptions & PPU_EX_MC) {
      if (ppuState->ppuThread[ppuState->currentThread].SPR.MSR.ME) {
        PPCInterpreter::ppcResetException(ppuState);
        exceptions &= ~PPU_EX_MC;
        goto end;
      } else {
        // Checkstop Mode. Hard Fault.
        LOG_CRITICAL(Xenon, "{}: CHECKSTOP!", ppuState->ppuName);
        // TODO: Properly end execution.
        // A checkstop is a full - stop of the processor that requires a System
        // Reset to recover.
        system("PAUSE");
      }
    }

    // Maskable

    //
    // 3. Instruction-Dependent
    //

    // A. Program - Illegal Instruction
    if (exceptions & PPU_EX_PROG &&
        ppuState->ppuThread[ppuState->currentThread].exceptTrapType == 44) {
      LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Illegal Instruction.",
          ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_PROG;
      goto end;
    }
    // B. Floating-Point Unavailable
    if (exceptions & PPU_EX_FPU) {
        LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Floating-Point Unavailable.",
            ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_FPU;
      goto end;
    }
    // C. Data Storage, Data Segment, or Alignment
    // Data Storage
    if (exceptions & PPU_EX_DATASTOR) {
      PPCInterpreter::ppcDataStorageException(ppuState);
      exceptions &= ~PPU_EX_DATASTOR;
      goto end;
    }
    // Data Segment
    if (exceptions & PPU_EX_DATASEGM) {
      PPCInterpreter::ppcDataSegmentException(ppuState);
      exceptions &= ~PPU_EX_DATASEGM;
      goto end;
    }
    // Alignment
    if (exceptions & PPU_EX_ALIGNM) {
      LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Alignment.",
          ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_ALIGNM;
      goto end;
    }
    // D. Trace
    if (exceptions & PPU_EX_TRACE) {
      LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Trace.",
          ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_TRACE;
      goto end;
    }
    // E. Program Trap, System Call, Program Priv Inst, Program Illegal Inst
    // Program Trap
    if (exceptions & PPU_EX_PROG &&
        ppuState->ppuThread[ppuState->currentThread].exceptTrapType == 46) {
      PPCInterpreter::ppcProgramException(ppuState);
      exceptions &= ~PPU_EX_PROG;
      goto end;
    }
    // System Call
    if (exceptions & PPU_EX_SC) {
      PPCInterpreter::ppcSystemCallException(ppuState);
      exceptions &= ~PPU_EX_SC;
      goto end;
    }
    // Program - Privileged Instruction
    if (exceptions & PPU_EX_PROG &&
        ppuState->ppuThread[ppuState->currentThread].exceptTrapType == 45) {
        LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Privileged Instruction.",
            ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_PROG;
      goto end;
    }
    // F. Instruction Storage and Instruction Segment
    // Instruction Storage
    if (exceptions & PPU_EX_INSSTOR) {
      PPCInterpreter::ppcInstStorageException(ppuState);
      exceptions &= ~PPU_EX_INSSTOR;
      goto end;
    }
    // Instruction Segment
    if (exceptions & PPU_EX_INSTSEGM) {
      PPCInterpreter::ppcInstSegmentException(ppuState);
      exceptions &= ~PPU_EX_INSTSEGM;
      goto end;
    }

    //
    // 4. Program - Imprecise Mode Floating-Point Enabled Exception
    //

    if (exceptions & PPU_EX_PROG) {
        LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Imprecise Mode Floating-Point Enabled Exception.",
            ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_PROG;
      goto end;
    }

    //
    // 5. External, Decrementer, and Hypervisor Decrementer
    //

    // External
    if (exceptions & PPU_EX_EXT &&
        ppuState->ppuThread[ppuState->currentThread].SPR.MSR.EE) {
      PPCInterpreter::ppcExternalException(ppuState);
      exceptions &= ~PPU_EX_EXT;
      goto end;
    }
    // Decrementer. A dec exception may be present but will only be taken when
    // the EE bit of MSR is set.
    if (exceptions & PPU_EX_DEC &&
        ppuState->ppuThread[ppuState->currentThread].SPR.MSR.EE) {
      PPCInterpreter::ppcDecrementerException(ppuState);
      exceptions &= ~PPU_EX_DEC;
      goto end;
    }
    // Hypervisor Decrementer
    if (exceptions & PPU_EX_HDEC) {
      LOG_ERROR(Xenon, "{}(Thrd{:#d}): Unhandled Exception: Hypervisor Decrementer.",
          ppuState->ppuName, (u8)ppuState->currentThread);
      exceptions &= ~PPU_EX_HDEC;
      goto end;
    }

    // Set the new value for our exception register.
  end:
    ppuState->ppuThread[ppuState->currentThread].exceptReg = exceptions;
  }
}

// Updates the time base based on the amount of ticks and checks for decrementer
// interrupts if enabled.
void PPU::updateTimeBase() {
  // The Decrementer and the Time Base are driven by the same time frequency.
  u32 newDec = 0;
  u32 dec = 0;
  // Update the Time Base.
  ppuState->SPR.TB += ticksPerIntruction;
  // Get the decrementer value.
  dec = ppuState->ppuThread[ppuState->currentThread].SPR.DEC;
  newDec = dec - ticksPerIntruction;
  // Update the new decrementer value.
  ppuState->ppuThread[ppuState->currentThread].SPR.DEC = newDec;
  // Check if Previous decrementer measurement is smaller than current and a
  // decrementer exception is not pending.
  if (newDec > dec && ((ppuState->ppuThread[ppuState->currentThread].exceptReg &
                        PPU_EX_DEC) == 0)) {
    // The decrementer must issue an interrupt.
    ppuState->ppuThread[ppuState->currentThread].exceptReg |= PPU_EX_DEC;
  }
}

// Returns current executing thread by reading CTRL register.
PPU_THREAD PPU::getCurrentRunningThreads() {
  // Check CTRL Register CTRL>TE[0,1];
  u8 ctrlTE = (ppuState->SPR.CTRL & 0xC00000) >> 22;
  switch (ctrlTE) {
  case 0b10:
    return PPU_THREAD_0;
  case 0b01:
    return PPU_THREAD_1;
  case 0b11:
    return PPU_THREAD_BOTH;
  default:
    return PPU_THREAD_NONE;
  }
}
