###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID iron-502-28)
#  Generated on:      Tue May 24 09:04:35 2022
#  Design:            top
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[1]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.499
  Slack Time                   10.515
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time           10.084
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[1] v |                                   | 0.121 |        |  10.084 |   -0.431 | 
     | sram_inst/FE_OFC42_wbs_adr_i_1                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.121 | -0.003 |  10.080 |   -0.435 | 
     | sram_inst/FE_OFC42_wbs_adr_i_1                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.213 |  0.214 |  10.295 |   -0.220 | 
     | sram_inst/FE_OFC44_wbs_adr_i_1                 |                | sky130_fd_sc_hd__inv_2            | 0.213 |  0.002 |  10.297 |   -0.218 | 
     | sram_inst/FE_OFC44_wbs_adr_i_1                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.062 |  0.077 |  10.374 |   -0.141 | 
     | sram_inst/FE_OFC367_wbs_adr_i_1                |                | sky130_fd_sc_hd__buf_12           | 0.062 |  0.000 |  10.374 |   -0.141 | 
     | sram_inst/FE_OFC367_wbs_adr_i_1                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.023 |  0.125 |  10.499 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 |  0.000 |  10.499 |   -0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.628 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.629 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.731 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.731 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.830 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.856 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |    9.959 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |    9.965 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.061 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.062 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.158 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.159 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.289 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.289 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.434 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.439 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.554 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.555 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin controller_inst/op1_addr_reg_7_/CLK 
Endpoint:   controller_inst/op1_addr_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[29]                     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.003
  Arrival Time                 10.553
  Slack Time                   10.557
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time           10.026
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc       |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |                 |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-----------------+--------------------------+-------+-------+---------+----------| 
     |                                 | wbs_adr_i[29] v |                          | 0.034 |       |  10.026 |   -0.531 | 
     | wb_inst/U8                      |                 | sky130_fd_sc_hd__nand4_1 | 0.034 | 0.000 |  10.026 |   -0.530 | 
     | wb_inst/U8                      | A v -> Y ^      | sky130_fd_sc_hd__nand4_1 | 0.071 | 0.074 |  10.100 |   -0.456 | 
     | wb_inst/U14                     |                 | sky130_fd_sc_hd__nor4_1  | 0.071 | 0.000 |  10.100 |   -0.456 | 
     | wb_inst/U14                     | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1  | 0.103 | 0.109 |  10.209 |   -0.347 | 
     | controller_inst/U83             |                 | sky130_fd_sc_hd__a22o_1  | 0.103 | 0.000 |  10.209 |   -0.347 | 
     | controller_inst/U83             | A1 v -> X v     | sky130_fd_sc_hd__a22o_1  | 0.037 | 0.219 |  10.428 |   -0.128 | 
     | controller_inst/U29             |                 | sky130_fd_sc_hd__and2_0  | 0.037 | 0.000 |  10.428 |   -0.128 | 
     | controller_inst/U29             | A v -> X v      | sky130_fd_sc_hd__and2_0  | 0.040 | 0.125 |  10.553 |   -0.003 | 
     | controller_inst/op1_addr_reg_7_ |                 | sky130_fd_sc_hd__dfxtp_1 | 0.040 | 0.000 |  10.553 |   -0.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.670 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.671 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.772 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.773 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.872 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.898 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.000 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.007 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.102 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.104 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.224 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.229 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.357 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.358 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.586 | 
     | controller_inst/op1_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.586 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/web0 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[9]                                        (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.542
  Slack Time                   10.558
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time           10.049
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[9] ^ |                                   | 0.070 |       |  10.049 |   -0.509 | 
     | sram_inst/U20                                  |                | sky130_fd_sc_hd__nor2_1           | 0.070 | 0.000 |  10.049 |   -0.509 | 
     | sram_inst/U20                                  | B ^ -> Y v     | sky130_fd_sc_hd__nor2_1           | 0.094 | 0.077 |  10.127 |   -0.432 | 
     | sram_inst/U21                                  |                | sky130_fd_sc_hd__nand2_1          | 0.094 | 0.002 |  10.128 |   -0.430 | 
     | sram_inst/U21                                  | B v -> Y ^     | sky130_fd_sc_hd__nand2_1          | 0.215 | 0.195 |  10.324 |   -0.235 | 
     | sram_inst/FE_OFC224_n_5_net                    |                | sky130_fd_sc_hd__buf_2            | 0.215 | 0.001 |  10.325 |   -0.234 | 
     | sram_inst/FE_OFC224_n_5_net                    | A ^ -> X ^     | sky130_fd_sc_hd__buf_2            | 0.120 | 0.217 |  10.542 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.183 | 0.000 |  10.542 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.672 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.672 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.774 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.774 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.874 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.900 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.002 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.008 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.104 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.105 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.201 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.202 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.332 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.333 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.477 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.483 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.597 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.598 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/csb0 (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[9]                                        (^) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.542
  Slack Time                   10.558
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time           10.049
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[9] ^ |                                   | 0.070 |       |  10.049 |   -0.509 | 
     | sram_inst/U20                                  |                | sky130_fd_sc_hd__nor2_1           | 0.070 | 0.000 |  10.049 |   -0.509 | 
     | sram_inst/U20                                  | B ^ -> Y v     | sky130_fd_sc_hd__nor2_1           | 0.094 | 0.077 |  10.127 |   -0.432 | 
     | sram_inst/U21                                  |                | sky130_fd_sc_hd__nand2_1          | 0.094 | 0.002 |  10.128 |   -0.430 | 
     | sram_inst/U21                                  | B v -> Y ^     | sky130_fd_sc_hd__nand2_1          | 0.215 | 0.195 |  10.324 |   -0.235 | 
     | sram_inst/FE_OFC224_n_5_net                    |                | sky130_fd_sc_hd__buf_2            | 0.215 | 0.001 |  10.325 |   -0.234 | 
     | sram_inst/FE_OFC224_n_5_net                    | A ^ -> X ^     | sky130_fd_sc_hd__buf_2            | 0.120 | 0.217 |  10.542 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.183 | 0.000 |  10.542 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.672 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.672 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.774 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.774 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.874 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.900 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.002 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.008 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.104 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.105 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.201 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.202 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.332 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.333 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.477 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.483 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.597 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.598 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[3]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.551
  Slack Time                   10.567
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.158
     = Beginpoint Arrival Time           10.158
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[3] v |                                   | 0.225 |        |  10.158 |   -0.409 | 
     | sram_inst/FE_OFC32_wbs_adr_i_3                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.228 | -0.028 |  10.130 |   -0.437 | 
     | sram_inst/FE_OFC32_wbs_adr_i_3                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.149 |  0.233 |  10.363 |   -0.204 | 
     | sram_inst/FE_OFC34_wbs_adr_i_3                 |                | sky130_fd_sc_hd__inv_2            | 0.149 |  0.001 |  10.364 |   -0.203 | 
     | sram_inst/FE_OFC34_wbs_adr_i_3                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.050 |  0.067 |  10.431 |   -0.136 | 
     | sram_inst/FE_OFC374_wbs_adr_i_3                |                | sky130_fd_sc_hd__buf_12           | 0.050 |  0.000 |  10.431 |   -0.136 | 
     | sram_inst/FE_OFC374_wbs_adr_i_3                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.024 |  0.120 |  10.551 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 |  0.000 |  10.551 |   -0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.680 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.681 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.783 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.783 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.882 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.908 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.011 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.017 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.113 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.114 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.210 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.211 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.341 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.342 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.486 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.491 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.606 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.607 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin controller_inst/op1_addr_reg_5_/CLK 
Endpoint:   controller_inst/op1_addr_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[29]                     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.002
  Arrival Time                 10.575
  Slack Time                   10.578
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time           10.026
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc       |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |                 |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-----------------+--------------------------+-------+-------+---------+----------| 
     |                                 | wbs_adr_i[29] v |                          | 0.034 |       |  10.026 |   -0.552 | 
     | wb_inst/U8                      |                 | sky130_fd_sc_hd__nand4_1 | 0.034 | 0.000 |  10.026 |   -0.552 | 
     | wb_inst/U8                      | A v -> Y ^      | sky130_fd_sc_hd__nand4_1 | 0.071 | 0.074 |  10.100 |   -0.477 | 
     | wb_inst/U14                     |                 | sky130_fd_sc_hd__nor4_1  | 0.071 | 0.000 |  10.100 |   -0.477 | 
     | wb_inst/U14                     | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1  | 0.103 | 0.109 |  10.209 |   -0.369 | 
     | controller_inst/U81             |                 | sky130_fd_sc_hd__a22o_1  | 0.103 | 0.001 |  10.210 |   -0.368 | 
     | controller_inst/U81             | A1 v -> X v     | sky130_fd_sc_hd__a22o_1  | 0.051 | 0.237 |  10.447 |   -0.131 | 
     | controller_inst/U27             |                 | sky130_fd_sc_hd__and2_0  | 0.051 | 0.000 |  10.447 |   -0.131 | 
     | controller_inst/U27             | A v -> X v      | sky130_fd_sc_hd__and2_0  | 0.037 | 0.129 |  10.575 |   -0.002 | 
     | controller_inst/op1_addr_reg_5_ |                 | sky130_fd_sc_hd__dfxtp_1 | 0.037 | 0.000 |  10.575 |   -0.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.691 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.692 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.793 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.794 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.893 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.919 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.021 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.028 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.124 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.125 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.245 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.250 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.379 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.380 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.607 | 
     | controller_inst/op1_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.608 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin controller_inst/op1_addr_reg_6_/CLK 
Endpoint:   controller_inst/op1_addr_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[29]                     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.005
  Arrival Time                 10.575
  Slack Time                   10.581
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time           10.026
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc       |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |                 |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-----------------+--------------------------+-------+-------+---------+----------| 
     |                                 | wbs_adr_i[29] v |                          | 0.034 |       |  10.026 |   -0.555 | 
     | wb_inst/U8                      |                 | sky130_fd_sc_hd__nand4_1 | 0.034 | 0.000 |  10.026 |   -0.555 | 
     | wb_inst/U8                      | A v -> Y ^      | sky130_fd_sc_hd__nand4_1 | 0.071 | 0.074 |  10.100 |   -0.480 | 
     | wb_inst/U14                     |                 | sky130_fd_sc_hd__nor4_1  | 0.071 | 0.000 |  10.100 |   -0.480 | 
     | wb_inst/U14                     | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1  | 0.103 | 0.109 |  10.209 |   -0.372 | 
     | controller_inst/U82             |                 | sky130_fd_sc_hd__a22o_1  | 0.103 | 0.000 |  10.210 |   -0.371 | 
     | controller_inst/U82             | A1 v -> X v     | sky130_fd_sc_hd__a22o_1  | 0.047 | 0.232 |  10.441 |   -0.139 | 
     | controller_inst/U28             |                 | sky130_fd_sc_hd__and2_0  | 0.047 | 0.000 |  10.441 |   -0.139 | 
     | controller_inst/U28             | A v -> X v      | sky130_fd_sc_hd__and2_0  | 0.044 | 0.134 |  10.575 |   -0.005 | 
     | controller_inst/op1_addr_reg_6_ |                 | sky130_fd_sc_hd__dfxtp_1 | 0.044 | 0.000 |  10.575 |   -0.005 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.694 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.695 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.796 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.797 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.896 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.922 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.024 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.031 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.127 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.128 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.248 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.253 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.381 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.382 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.610 | 
     | controller_inst/op1_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.611 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin controller_inst/op1_addr_reg_4_/CLK 
Endpoint:   controller_inst/op1_addr_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: wbs_adr_i[29]                     (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.004
  Arrival Time                 10.584
  Slack Time                   10.588
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time           10.026
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc       |           Cell           |  Slew | Delay | Arrival | Required | 
     |                                 |                 |                          |       |       |  Time   |   Time   | 
     |---------------------------------+-----------------+--------------------------+-------+-------+---------+----------| 
     |                                 | wbs_adr_i[29] v |                          | 0.034 |       |  10.026 |   -0.562 | 
     | wb_inst/U8                      |                 | sky130_fd_sc_hd__nand4_1 | 0.034 | 0.000 |  10.026 |   -0.562 | 
     | wb_inst/U8                      | A v -> Y ^      | sky130_fd_sc_hd__nand4_1 | 0.071 | 0.074 |  10.100 |   -0.488 | 
     | wb_inst/U14                     |                 | sky130_fd_sc_hd__nor4_1  | 0.071 | 0.000 |  10.100 |   -0.488 | 
     | wb_inst/U14                     | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1  | 0.103 | 0.109 |  10.209 |   -0.379 | 
     | controller_inst/U80             |                 | sky130_fd_sc_hd__a22o_1  | 0.103 | 0.001 |  10.210 |   -0.378 | 
     | controller_inst/U80             | A1 v -> X v     | sky130_fd_sc_hd__a22o_1  | 0.054 | 0.240 |  10.450 |   -0.139 | 
     | controller_inst/U26             |                 | sky130_fd_sc_hd__and2_0  | 0.054 | 0.000 |  10.450 |   -0.139 | 
     | controller_inst/U26             | A v -> X v      | sky130_fd_sc_hd__and2_0  | 0.042 | 0.134 |  10.584 |   -0.004 | 
     | controller_inst/op1_addr_reg_4_ |                 | sky130_fd_sc_hd__dfxtp_1 | 0.042 | 0.000 |  10.584 |   -0.004 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.701 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.702 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.804 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.804 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.904 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.929 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.032 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.038 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.134 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.135 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.256 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.260 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.389 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.390 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.617 | 
     | controller_inst/op1_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.618 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[7] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[7]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.599
  Slack Time                   10.616
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time           10.037
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[7] v |                                   | 0.050 |       |  10.037 |   -0.578 | 
     | sram_inst/FE_OFC14_wbs_adr_i_7                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.050 | 0.000 |  10.038 |   -0.578 | 
     | sram_inst/FE_OFC14_wbs_adr_i_7                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.448 | 0.303 |  10.341 |   -0.275 | 
     | sram_inst/FE_OFC16_wbs_adr_i_7                 |                | sky130_fd_sc_hd__inv_2            | 0.448 | 0.005 |  10.346 |   -0.270 | 
     | sram_inst/FE_OFC16_wbs_adr_i_7                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.103 | 0.109 |  10.455 |   -0.161 | 
     | sram_inst/FE_OFC472_FE_OFN382_n                |                | sky130_fd_sc_hd__buf_12           | 0.103 | 0.000 |  10.455 |   -0.161 | 
     | sram_inst/FE_OFC472_FE_OFN382_n                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.024 | 0.144 |  10.599 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 | 0.000 |  10.599 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.729 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.730 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.831 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.832 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.931 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.957 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.059 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.066 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.161 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.163 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.259 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.259 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.389 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.390 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.534 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.540 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.654 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.655 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[4]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.607
  Slack Time                   10.624
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.179
     = Beginpoint Arrival Time           10.179
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[4] v |                                   | 0.266 |       |  10.179 |   -0.445 | 
     | sram_inst/FE_OFC28_wbs_adr_i_4                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.267 | 0.004 |  10.183 |   -0.440 | 
     | sram_inst/FE_OFC28_wbs_adr_i_4                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.138 | 0.239 |  10.423 |   -0.201 | 
     | sram_inst/FE_OFC30_wbs_adr_i_4                 |                | sky130_fd_sc_hd__inv_2            | 0.138 | 0.001 |  10.424 |   -0.200 | 
     | sram_inst/FE_OFC30_wbs_adr_i_4                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.048 | 0.065 |  10.489 |   -0.135 | 
     | sram_inst/FE_OFC473_FE_OFN375_n                |                | sky130_fd_sc_hd__buf_12           | 0.048 | 0.000 |  10.489 |   -0.135 | 
     | sram_inst/FE_OFC473_FE_OFN375_n                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.023 | 0.118 |  10.607 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 | 0.000 |  10.607 |   -0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.737 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.738 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.839 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.840 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.939 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.965 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.067 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.074 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.170 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.171 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.267 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.267 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.398 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.398 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.543 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.548 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.662 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.663 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[2]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.615
  Slack Time                   10.631
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time           10.094
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[2] v |                                   | 0.133 |        |  10.094 |   -0.537 | 
     | sram_inst/FE_OFC38_wbs_adr_i_2                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.134 | -0.006 |  10.088 |   -0.543 | 
     | sram_inst/FE_OFC38_wbs_adr_i_2                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.166 |  0.201 |  10.289 |   -0.342 | 
     | sram_inst/FE_OFC40_wbs_adr_i_2                 |                | sky130_fd_sc_hd__inv_2            | 0.166 |  0.001 |  10.290 |   -0.341 | 
     | sram_inst/FE_OFC40_wbs_adr_i_2                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.065 |  0.087 |  10.377 |   -0.254 | 
     | sram_inst/FE_OFC370_wbs_adr_i_2                |                | sky130_fd_sc_hd__buf_12           | 0.065 |  0.000 |  10.378 |   -0.253 | 
     | sram_inst/FE_OFC370_wbs_adr_i_2                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.025 |  0.128 |  10.506 |   -0.125 | 
     | sram_inst/FE_PDC1_FE_OFN370_n                  |                | sky130_fd_sc_hd__buf_12           | 0.025 |  0.000 |  10.506 |   -0.125 | 
     | sram_inst/FE_PDC1_FE_OFN370_n                  | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.024 |  0.109 |  10.615 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 |  0.000 |  10.615 |   -0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.744 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.745 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.847 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.847 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.946 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.972 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.075 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.081 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.177 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.178 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.274 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.275 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.405 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.406 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.550 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.555 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.670 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.671 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin controller_inst/op1_addr_reg_9_/CLK 
Endpoint:   controller_inst/op1_addr_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.002
  Arrival Time                 10.636
  Slack Time                   10.638
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.310 | 
     | controller_inst/U31             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.019 |  10.309 |   -0.328 | 
     | controller_inst/U31             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.037 |  0.326 |  10.636 |   -0.002 | 
     | controller_inst/op1_addr_reg_9_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.037 |  0.000 |  10.636 |   -0.002 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.751 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.752 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.853 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.854 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.953 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.979 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.081 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.088 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.184 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.185 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.305 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.310 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.439 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.440 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.667 | 
     | controller_inst/op1_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.668 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[5] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[5]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.623
  Slack Time                   10.640
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.186
     = Beginpoint Arrival Time           10.186
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[5] v |                                   | 0.257 |        |  10.186 |   -0.453 | 
     | sram_inst/FE_OFC22_wbs_adr_i_5                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.257 | -0.002 |  10.184 |   -0.455 | 
     | sram_inst/FE_OFC22_wbs_adr_i_5                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.142 |  0.240 |  10.424 |   -0.216 | 
     | sram_inst/FE_OFC24_wbs_adr_i_5                 |                | sky130_fd_sc_hd__inv_2            | 0.142 |  0.001 |  10.425 |   -0.214 | 
     | sram_inst/FE_OFC24_wbs_adr_i_5                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.056 |  0.076 |  10.501 |   -0.139 | 
     | sram_inst/FE_OFC378_wbs_adr_i_5                |                | sky130_fd_sc_hd__buf_12           | 0.056 |  0.000 |  10.501 |   -0.138 | 
     | sram_inst/FE_OFC378_wbs_adr_i_5                | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.023 |  0.122 |  10.623 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 |  0.000 |  10.623 |   -0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.753 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.754 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.855 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.856 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.955 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.981 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.083 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.090 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.185 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.187 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.283 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.283 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.413 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.414 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.558 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.564 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.678 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.679 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin controller_inst/op2_addr_reg_1_/CLK 
Endpoint:   controller_inst/op2_addr_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.028
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.011
  Arrival Time                 10.632
  Slack Time                   10.642
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.314 | 
     | controller_inst/U13             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.337 | 
     | controller_inst/U13             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.037 |  0.326 |  10.632 |   -0.011 | 
     | controller_inst/op2_addr_reg_1_ |            | sky130_fd_sc_hd__dfxtp_4 | 0.037 |  0.000 |  10.632 |   -0.011 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.756 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.756 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.858 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.858 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.958 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.984 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.086 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.092 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.188 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.189 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.310 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.315 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.443 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.444 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.659 | 
     | controller_inst/op2_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |   10.660 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin controller_inst/opcode_out_reg_0_/CLK 
Endpoint:   controller_inst/opcode_out_reg_0_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.003
  Arrival Time                 10.640
  Slack Time                   10.643
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                   |            |                          |       |        |  Time   |   Time   | 
     |-----------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                   | rst_n v    |                          | 0.473 |        |  10.328 |   -0.315 | 
     | controller_inst/U34               |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.018 |  10.310 |   -0.333 | 
     | controller_inst/U34               | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.039 |  0.329 |  10.640 |   -0.003 | 
     | controller_inst/opcode_out_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.039 |  0.000 |  10.640 |   -0.003 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.756 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.757 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.858 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.859 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.958 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.984 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.086 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.093 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.189 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.190 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.310 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.315 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.444 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.445 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.672 | 
     | controller_inst/opcode_out_reg_0_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.030 |   10.673 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin controller_inst/op1_addr_reg_8_/CLK 
Endpoint:   controller_inst/op1_addr_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.004
  Arrival Time                 10.641
  Slack Time                   10.645
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.317 | 
     | controller_inst/U30             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.018 |  10.310 |   -0.335 | 
     | controller_inst/U30             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.041 |  0.332 |  10.641 |   -0.004 | 
     | controller_inst/op1_addr_reg_8_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.041 |  0.000 |  10.641 |   -0.004 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.759 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.759 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.861 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.861 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.961 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.987 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.089 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.095 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.191 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.192 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.313 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.318 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.446 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.447 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.675 | 
     | controller_inst/op1_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.675 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin controller_inst/op1_addr_reg_0_/CLK 
Endpoint:   controller_inst/op1_addr_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.004
  Arrival Time                 10.643
  Slack Time                   10.646
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.318 | 
     | controller_inst/U22             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.311 |   -0.336 | 
     | controller_inst/U22             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.041 |  0.332 |  10.643 |   -0.004 | 
     | controller_inst/op1_addr_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.041 |  0.000 |  10.643 |   -0.004 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.760 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.760 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.862 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.863 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.962 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.988 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.090 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.097 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.192 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.194 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.314 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.319 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.447 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.448 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.676 | 
     | controller_inst/op1_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.676 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin controller_inst/op2_addr_reg_3_/CLK 
Endpoint:   controller_inst/op2_addr_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.012
  Arrival Time                 10.637
  Slack Time                   10.649
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.321 | 
     | controller_inst/U15             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.344 | 
     | controller_inst/U15             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.041 |  0.332 |  10.637 |   -0.012 | 
     | controller_inst/op2_addr_reg_3_ |            | sky130_fd_sc_hd__dfxtp_4 | 0.041 |  0.000 |  10.637 |   -0.012 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.762 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.763 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.865 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.865 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.964 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.990 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.093 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.099 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.195 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.196 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.316 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.321 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.450 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.451 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.666 | 
     | controller_inst/op2_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.001 |   0.018 |   10.667 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin controller_inst/op1_addr_reg_2_/CLK 
Endpoint:   controller_inst/op1_addr_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.006
  Arrival Time                 10.644
  Slack Time                   10.650
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.322 | 
     | controller_inst/U24             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.311 |   -0.339 | 
     | controller_inst/U24             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.046 |  0.333 |  10.644 |   -0.006 | 
     | controller_inst/op1_addr_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.046 |  0.000 |  10.644 |   -0.006 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.763 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.764 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.865 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.866 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.965 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.991 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.093 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.100 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.196 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.197 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.317 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.322 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.451 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.452 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.679 | 
     | controller_inst/op1_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.680 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin controller_inst/op2_addr_reg_6_/CLK 
Endpoint:   controller_inst/op2_addr_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.018
  Arrival Time                 10.633
  Slack Time                   10.652
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.324 | 
     | controller_inst/U18             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.022 |  10.306 |   -0.346 | 
     | controller_inst/U18             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.038 |  0.327 |  10.633 |   -0.018 | 
     | controller_inst/op2_addr_reg_6_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.038 |  0.000 |  10.633 |   -0.018 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.765 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.766 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.867 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.868 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.967 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.993 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.095 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.102 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.198 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.199 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.319 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.324 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.453 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.453 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.669 | 
     | controller_inst/op2_addr_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |   10.669 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin controller_inst/op2_addr_reg_5_/CLK 
Endpoint:   controller_inst/op2_addr_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.019
  Arrival Time                 10.635
  Slack Time                   10.654
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.326 | 
     | controller_inst/U17             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.349 | 
     | controller_inst/U17             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.040 |  0.330 |  10.635 |   -0.019 | 
     | controller_inst/op2_addr_reg_5_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.040 |  0.000 |  10.635 |   -0.019 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.768 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.768 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.870 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.870 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.970 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.996 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.098 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.104 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.200 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.201 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.322 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.327 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.455 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.456 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.671 | 
     | controller_inst/op2_addr_reg_5_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |   10.672 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[4] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[4]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 10.629
  Slack Time                   10.655
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.179
     = Beginpoint Arrival Time           10.179
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | wbs_adr_i[4] v |                                   | 0.266 |       |  10.179 |   -0.476 | 
     | sram_inst/FE_OFC521_FE_OFN396_FE_OFN376_n          |                | sky130_fd_sc_hd__buf_6            | 0.270 | 0.019 |  10.198 |   -0.457 | 
     | sram_inst/FE_OFC521_FE_OFN396_FE_OFN376_n          | A v -> X v     | sky130_fd_sc_hd__buf_6            | 0.028 | 0.214 |  10.412 |   -0.243 | 
     | sram_inst/FE_OFC23_FE_OFN491_FE_OFN396_FE_OFN376_n |                | sky130_fd_sc_hd__buf_8            | 0.028 | 0.000 |  10.412 |   -0.243 | 
     | sram_inst/FE_OFC23_FE_OFN491_FE_OFN396_FE_OFN376_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.025 | 0.108 |  10.520 |   -0.135 | 
     | sram_inst/FE_PDC0_FE_OFN22_FE_OFN491_FE_OFN396_FE_ |                | sky130_fd_sc_hd__buf_8            | 0.025 | 0.000 |  10.520 |   -0.135 | 
     | OFN376_n                                           |                |                                   |       |       |         |          | 
     | sram_inst/FE_PDC0_FE_OFN22_FE_OFN491_FE_OFN396_FE_ | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.026 | 0.109 |  10.629 |   -0.026 | 
     | OFN376_n                                           |                |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.040 | 0.000 |  10.629 |   -0.026 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.768 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.769 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.871 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.871 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.970 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |    9.996 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.099 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.105 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.201 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.202 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.298 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.299 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.421 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.425 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   10.555 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   10.562 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   10.672 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   10.685 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin controller_inst/op1_addr_reg_3_/CLK 
Endpoint:   controller_inst/op1_addr_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.006
  Arrival Time                 10.649
  Slack Time                   10.655
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.327 | 
     | controller_inst/U25             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.311 |   -0.345 | 
     | controller_inst/U25             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.047 |  0.338 |  10.649 |   -0.006 | 
     | controller_inst/op1_addr_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.047 |  0.000 |  10.649 |   -0.006 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.769 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.769 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.871 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.871 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.971 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |    9.997 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.099 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.105 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.201 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.202 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.323 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.328 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.456 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.457 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.685 | 
     | controller_inst/op1_addr_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.685 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin controller_inst/op2_addr_reg_8_/CLK 
Endpoint:   controller_inst/op2_addr_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.019
  Arrival Time                 10.640
  Slack Time                   10.659
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.331 | 
     | controller_inst/U20             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.311 |   -0.348 | 
     | controller_inst/U20             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.039 |  0.329 |  10.640 |   -0.019 | 
     | controller_inst/op2_addr_reg_8_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.039 |  0.000 |  10.640 |   -0.019 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.773 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.773 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.875 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.875 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.975 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.001 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.103 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.109 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.205 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.206 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.327 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.332 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.460 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.461 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.676 | 
     | controller_inst/op2_addr_reg_8_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   10.677 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin controller_inst/op1_addr_reg_1_/CLK 
Endpoint:   controller_inst/op1_addr_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.009
  Arrival Time                 10.651
  Slack Time                   10.660
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.332 | 
     | controller_inst/U23             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.311 |   -0.349 | 
     | controller_inst/U23             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.052 |  0.340 |  10.651 |   -0.009 | 
     | controller_inst/op1_addr_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.052 |  0.000 |  10.651 |   -0.009 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.773 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.774 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.875 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.876 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.975 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.001 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.103 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.110 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.206 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.207 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.327 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.332 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.461 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.462 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.689 | 
     | controller_inst/op1_addr_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.001 |   0.030 |   10.690 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin controller_inst/op2_addr_reg_0_/CLK 
Endpoint:   controller_inst/op2_addr_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.021
  Arrival Time                 10.640
  Slack Time                   10.661
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.332 | 
     | controller_inst/U12             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.355 | 
     | controller_inst/U12             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.043 |  0.334 |  10.640 |   -0.021 | 
     | controller_inst/op2_addr_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.043 |  0.000 |  10.640 |   -0.021 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.774 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.774 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.876 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.877 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.976 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.002 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.104 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.111 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.206 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.208 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.328 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.333 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.461 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.462 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.678 | 
     | controller_inst/op2_addr_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.000 |   0.017 |   10.678 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin controller_inst/op2_addr_reg_2_/CLK 
Endpoint:   controller_inst/op2_addr_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.017
+ Hold                         -0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.645
  Slack Time                   10.661
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.333 | 
     | controller_inst/U14             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.356 | 
     | controller_inst/U14             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.049 |  0.340 |  10.645 |   -0.016 | 
     | controller_inst/op2_addr_reg_2_ |            | sky130_fd_sc_hd__dfxtp_4 | 0.049 |  0.000 |  10.645 |   -0.016 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.774 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.775 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.876 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.877 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.976 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.002 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.104 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.111 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.207 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.208 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.328 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.333 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.462 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.462 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.678 | 
     | controller_inst/op2_addr_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_4   | 0.109 | 0.000 |   0.017 |   10.678 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin controller_inst/op2_addr_reg_4_/CLK 
Endpoint:   controller_inst/op2_addr_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.021
  Arrival Time                 10.640
  Slack Time                   10.661
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.333 | 
     | controller_inst/U16             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.023 |  10.305 |   -0.356 | 
     | controller_inst/U16             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.044 |  0.335 |  10.640 |   -0.021 | 
     | controller_inst/op2_addr_reg_4_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.044 |  0.000 |  10.640 |   -0.021 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.775 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.775 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.877 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.877 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.977 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.003 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.105 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.111 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.207 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.208 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.329 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.334 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.462 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.463 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.678 | 
     | controller_inst/op2_addr_reg_4_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |   10.679 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin controller_inst/opcode_out_reg_1_/CLK 
Endpoint:   controller_inst/opcode_out_reg_1_/D (v) checked with  leading edge 
of 'ideal_clock'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.009
  Arrival Time                 10.656
  Slack Time                   10.665
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                   |            |                          |       |        |  Time   |   Time   | 
     |-----------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                   | rst_n v    |                          | 0.473 |        |  10.328 |   -0.337 | 
     | controller_inst/U11               |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.017 |  10.312 |   -0.354 | 
     | controller_inst/U11               | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.052 |  0.344 |  10.656 |   -0.009 | 
     | controller_inst/opcode_out_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.052 |  0.000 |  10.656 |   -0.009 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.778 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.779 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.881 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.881 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.981 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.006 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.109 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.115 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.211 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.212 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.333 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.337 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.466 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.467 | 
     | controller_inst/clk_gate_op1_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.125 | 0.228 |   0.029 |   10.694 | 
     | controller_inst/opcode_out_reg_1_           |                 | sky130_fd_sc_hd__dfxtp_1   | 0.125 | 0.000 |   0.030 |   10.695 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin controller_inst/op2_addr_reg_7_/CLK 
Endpoint:   controller_inst/op2_addr_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.022
  Arrival Time                 10.645
  Slack Time                   10.668
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.340 | 
     | controller_inst/U19             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.021 |  10.307 |   -0.361 | 
     | controller_inst/U19             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.047 |  0.339 |  10.645 |   -0.022 | 
     | controller_inst/op2_addr_reg_7_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.047 |  0.000 |  10.645 |   -0.022 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.781 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.782 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.883 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.884 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.983 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.009 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.111 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.118 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.214 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.215 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.335 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.340 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.469 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.469 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.685 | 
     | controller_inst/op2_addr_reg_7_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |   10.685 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[6] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[6]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 10.658
  Slack Time                   10.674
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           10.072
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[6] v |                                   | 0.096 |        |  10.072 |   -0.602 | 
     | sram_inst/FE_OFC18_wbs_adr_i_6                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.096 | -0.002 |  10.070 |   -0.604 | 
     | sram_inst/FE_OFC18_wbs_adr_i_6                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.268 |  0.236 |  10.307 |   -0.368 | 
     | sram_inst/FE_OFC20_wbs_adr_i_6                 |                | sky130_fd_sc_hd__inv_2            | 0.268 |  0.003 |  10.309 |   -0.365 | 
     | sram_inst/FE_OFC20_wbs_adr_i_6                 | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.072 |  0.086 |  10.396 |   -0.279 | 
     | sram_inst/FE_OFC379_wbs_adr_i_6                |                | sky130_fd_sc_hd__clkbuf_16        | 0.072 |  0.000 |  10.396 |   -0.279 | 
     | sram_inst/FE_OFC379_wbs_adr_i_6                | A v -> X v     | sky130_fd_sc_hd__clkbuf_16        | 0.030 |  0.152 |  10.547 |   -0.127 | 
     | sram_inst/FE_PDC16_FE_OFN379_n                 |                | sky130_fd_sc_hd__buf_12           | 0.030 |  0.000 |  10.547 |   -0.127 | 
     | sram_inst/FE_PDC16_FE_OFN379_n                 | A v -> X v     | sky130_fd_sc_hd__buf_12           | 0.024 |  0.111 |  10.658 |   -0.016 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.036 |  0.000 |  10.658 |   -0.016 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.788 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.788 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |    9.890 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |    9.891 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |    9.990 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.016 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.118 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.125 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.220 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.221 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.318 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.318 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   10.448 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   10.449 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   10.593 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   10.599 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   10.713 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   10.714 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin controller_inst/op2_addr_reg_9_/CLK 
Endpoint:   controller_inst/op2_addr_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                             (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.018
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.023
  Arrival Time                 10.651
  Slack Time                   10.674
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                                 |            |                          |       |        |  Time   |   Time   | 
     |---------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                                 | rst_n v    |                          | 0.473 |        |  10.328 |   -0.346 | 
     | controller_inst/U21             |            | sky130_fd_sc_hd__and2_0  | 0.474 | -0.019 |  10.309 |   -0.365 | 
     | controller_inst/U21             | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.050 |  0.342 |  10.651 |   -0.024 | 
     | controller_inst/op2_addr_reg_9_ |            | sky130_fd_sc_hd__dfxtp_1 | 0.050 |  0.000 |  10.651 |   -0.023 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |                 |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^           |                            | 0.096 |       |  -0.887 |    9.788 | 
     | CTS_ccl_inv_00088                           |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.788 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.890 | 
     | CTS_ccl_inv_00085                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.891 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |    9.990 | 
     | CTS_ccl_a_inv_00083                         |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.016 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.118 | 
     | CTS_ccl_inv_00079                           |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.125 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.220 | 
     | controller_inst/CTS_ccl_a_inv_00073         |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.222 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.342 | 
     | controller_inst/CTS_ccl_a_inv_00053         |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.347 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.475 | 
     | controller_inst/clk_gate_op2_addr_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   10.476 | 
     | controller_inst/clk_gate_op2_addr_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_4 | 0.109 | 0.215 |   0.017 |   10.692 | 
     | controller_inst/op2_addr_reg_9_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.109 | 0.001 |   0.018 |   10.692 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin controller_inst/op_select_reg/CLK 
Endpoint:   controller_inst/op_select_reg/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                           (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.040
  Arrival Time                 10.650
  Slack Time                   10.690
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |           Cell           |  Slew |  Delay | Arrival | Required | 
     |                               |            |                          |       |        |  Time   |   Time   | 
     |-------------------------------+------------+--------------------------+-------+--------+---------+----------| 
     |                               | rst_n v    |                          | 0.473 |        |  10.328 |   -0.361 | 
     | controller_inst/U10           |            | sky130_fd_sc_hd__and2_0  | 0.475 | -0.015 |  10.313 |   -0.376 | 
     | controller_inst/U10           | B v -> X v | sky130_fd_sc_hd__and2_0  | 0.045 |  0.337 |  10.650 |   -0.040 | 
     | controller_inst/op_select_reg |            | sky130_fd_sc_hd__dfxtp_1 | 0.045 |  0.000 |  10.650 |   -0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |    9.803 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |    9.804 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |    9.905 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |    9.906 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.005 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.031 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.133 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.140 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.235 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.237 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.357 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.362 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   10.490 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   10.491 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |   10.692 | 
     | controller_inst/op_select_reg          |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |   10.692 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[0] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                                            (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 10.800
  Slack Time                   10.826
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[0] ^ |                                   | 0.049 |       |  10.034 |   -0.792 | 
     | FE_OFC45_wbs_adr_i_0                           |                | sky130_fd_sc_hd__clkinvlp_2       | 0.049 | 0.000 |  10.034 |   -0.792 | 
     | FE_OFC45_wbs_adr_i_0                           | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.066 | 0.089 |  10.123 |   -0.703 | 
     | FE_OFC46_wbs_adr_i_0                           |                | sky130_fd_sc_hd__clkinvlp_2       | 0.066 | 0.000 |  10.123 |   -0.703 | 
     | FE_OFC46_wbs_adr_i_0                           | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.555 | 0.340 |  10.464 |   -0.363 | 
     | sram_inst/FE_OFC539_FE_OFN408_FE_OFN366_n      |                | sky130_fd_sc_hd__buf_2            | 0.555 | 0.004 |  10.468 |   -0.358 | 
     | sram_inst/FE_OFC539_FE_OFN408_FE_OFN366_n      | A ^ -> X ^     | sky130_fd_sc_hd__buf_2            | 0.069 | 0.236 |  10.704 |   -0.122 | 
     | sram_inst/FE_OFC54_n                           |                | sky130_fd_sc_hd__buf_12           | 0.069 | 0.000 |  10.704 |   -0.122 | 
     | sram_inst/FE_OFC54_n                           | A ^ -> X ^     | sky130_fd_sc_hd__buf_12           | 0.028 | 0.096 |  10.800 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.043 | 0.000 |  10.800 |   -0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.939 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.940 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.042 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.042 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.142 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.167 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.270 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.276 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.372 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.373 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.469 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.470 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.592 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.597 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   10.726 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   10.733 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   10.844 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   10.856 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[7] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[7]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 10.853
  Slack Time                   10.879
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time           10.037
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | wbs_adr_i[7] v |                                   | 0.050 |       |  10.037 |   -0.841 | 
     | sram_inst/FE_OFC13_wbs_adr_i_7                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.050 | 0.000 |  10.038 |   -0.841 | 
     | sram_inst/FE_OFC13_wbs_adr_i_7                     | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.559 | 0.349 |  10.387 |   -0.492 | 
     | sram_inst/FE_OFC15_wbs_adr_i_7                     |                | sky130_fd_sc_hd__inv_2            | 0.557 | 0.027 |  10.414 |   -0.465 | 
     | sram_inst/FE_OFC15_wbs_adr_i_7                     | A ^ -> Y v     | sky130_fd_sc_hd__inv_2            | 0.102 | 0.089 |  10.502 |   -0.376 | 
     | sram_inst/FE_OFC537_FE_OFN399_FE_OFN383_n          |                | sky130_fd_sc_hd__buf_6            | 0.102 | 0.000 |  10.503 |   -0.376 | 
     | sram_inst/FE_OFC537_FE_OFN399_FE_OFN383_n          | A v -> X v     | sky130_fd_sc_hd__buf_6            | 0.025 | 0.139 |  10.642 |   -0.237 | 
     | sram_inst/FE_OFC52_FE_OFN507_FE_OFN399_FE_OFN383_n |                | sky130_fd_sc_hd__buf_8            | 0.025 | 0.000 |  10.642 |   -0.237 | 
     | sram_inst/FE_OFC52_FE_OFN507_FE_OFN399_FE_OFN383_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 | 0.106 |  10.747 |   -0.131 | 
     | sram_inst/FE_PDC7_FE_OFN51_FE_OFN507_FE_OFN399_FE_ |                | sky130_fd_sc_hd__buf_8            | 0.024 | 0.000 |  10.747 |   -0.131 | 
     | OFN383_n                                           |                |                                   |       |       |         |          | 
     | sram_inst/FE_PDC7_FE_OFN51_FE_OFN507_FE_OFN399_FE_ | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 | 0.106 |  10.853 |   -0.026 | 
     | OFN383_n                                           |                |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |  10.853 |   -0.026 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |    9.992 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |    9.993 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.094 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.095 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.194 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.220 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.322 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.329 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.425 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.426 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.522 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.523 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.645 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.649 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   10.779 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   10.786 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   10.896 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   10.909 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin controller_inst/done_reg/CLK 
Endpoint:   controller_inst/done_reg/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: wbs_adr_i[29]              (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.039
+ Hold                         -0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.002
  Arrival Time                 10.903
  Slack Time                   10.901
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time           10.026
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc       |           Cell            |  Slew | Delay | Arrival | Required | 
     |                                     |                 |                           |       |       |  Time   |   Time   | 
     |-------------------------------------+-----------------+---------------------------+-------+-------+---------+----------| 
     |                                     | wbs_adr_i[29] v |                           | 0.034 |       |  10.026 |   -0.875 | 
     | wb_inst/U8                          |                 | sky130_fd_sc_hd__nand4_1  | 0.034 | 0.000 |  10.026 |   -0.875 | 
     | wb_inst/U8                          | A v -> Y ^      | sky130_fd_sc_hd__nand4_1  | 0.071 | 0.074 |  10.100 |   -0.800 | 
     | wb_inst/U14                         |                 | sky130_fd_sc_hd__nor4_1   | 0.071 | 0.000 |  10.100 |   -0.800 | 
     | wb_inst/U14                         | C ^ -> Y v      | sky130_fd_sc_hd__nor4_1   | 0.103 | 0.109 |  10.209 |   -0.692 | 
     | controller_inst/FE_OFC311_config_en |                 | sky130_fd_sc_hd__clkbuf_1 | 0.103 | 0.000 |  10.209 |   -0.691 | 
     | controller_inst/FE_OFC311_config_en | A v -> X v      | sky130_fd_sc_hd__clkbuf_1 | 0.470 | 0.447 |  10.657 |   -0.244 | 
     | controller_inst/U33                 |                 | sky130_fd_sc_hd__nor2b_1  | 0.469 | 0.003 |  10.660 |   -0.241 | 
     | controller_inst/U33                 | A v -> Y ^      | sky130_fd_sc_hd__nor2b_1  | 0.094 | 0.243 |  10.903 |    0.002 | 
     | controller_inst/done_reg            |                 | sky130_fd_sc_hd__dfxtp_1  | 0.094 | 0.000 |  10.903 |    0.002 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |            |                            |       |       |  Time   |   Time   | 
     |--------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                          | clk ^      |                            | 0.096 |       |  -0.887 |   10.014 | 
     | CTS_ccl_inv_00088        |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.015 | 
     | CTS_ccl_inv_00088        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.116 | 
     | CTS_ccl_inv_00085        |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.117 | 
     | CTS_ccl_inv_00085        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.216 | 
     | CTS_ccl_a_inv_00083      |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.242 | 
     | CTS_ccl_a_inv_00083      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.344 | 
     | CTS_ccl_inv_00079        |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.351 | 
     | CTS_ccl_inv_00079        | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.447 | 
     | CTS_ccl_a_inv_00077      |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.448 | 
     | CTS_ccl_a_inv_00077      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |   10.544 | 
     | CTS_ccl_a_inv_00061      |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |   10.544 | 
     | CTS_ccl_a_inv_00061      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |   10.675 | 
     | CTS_ccl_inv_00039        |            | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.001 |  -0.226 |   10.675 | 
     | CTS_ccl_inv_00039        | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.124 | 0.144 |  -0.081 |   10.820 | 
     | CTS_ccl_a_inv_00020      |            | sky130_fd_sc_hd__clkinv_4  | 0.125 | 0.005 |  -0.076 |   10.825 | 
     | CTS_ccl_a_inv_00020      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.078 | 0.115 |   0.039 |   10.939 | 
     | controller_inst/done_reg |            | sky130_fd_sc_hd__dfxtp_1   | 0.078 | 0.001 |   0.039 |   10.940 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[3] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[3]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 10.894
  Slack Time                   10.920
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.158
     = Beginpoint Arrival Time           10.158
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                    |                |                                   |       |        |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                    | wbs_adr_i[3] v |                                   | 0.225 |        |  10.158 |   -0.762 | 
     | sram_inst/FE_OFC33_wbs_adr_i_3                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.227 | -0.029 |  10.129 |   -0.791 | 
     | sram_inst/FE_OFC33_wbs_adr_i_3                     | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.077 |  0.161 |  10.290 |   -0.630 | 
     | sram_inst/FE_OFC36_wbs_adr_i_3                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.077 |  0.000 |  10.290 |   -0.630 | 
     | sram_inst/FE_OFC36_wbs_adr_i_3                     | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.342 |  0.250 |  10.540 |   -0.380 | 
     | sram_inst/FE_OFC531_FE_OFN398_FE_OFN373_n          |                | sky130_fd_sc_hd__buf_6            | 0.342 |  0.003 |  10.544 |   -0.376 | 
     | sram_inst/FE_OFC531_FE_OFN398_FE_OFN373_n          | A v -> X v     | sky130_fd_sc_hd__buf_6            | 0.032 |  0.241 |  10.785 |   -0.135 | 
     | sram_inst/FE_OFC35_FE_OFN501_FE_OFN398_FE_OFN373_n |                | sky130_fd_sc_hd__buf_8            | 0.032 |  0.000 |  10.785 |   -0.135 | 
     | sram_inst/FE_OFC35_FE_OFN501_FE_OFN398_FE_OFN373_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 |  0.109 |  10.894 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 |  0.000 |  10.894 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.033 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.034 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.135 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.136 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.235 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.261 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.363 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.370 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.466 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.467 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.563 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.564 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.686 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.690 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   10.820 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   10.827 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   10.937 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   10.950 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[5] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[5]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 10.908
  Slack Time                   10.933
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.186
     = Beginpoint Arrival Time           10.186
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | wbs_adr_i[5] v |                                   | 0.257 |       |  10.186 |   -0.747 | 
     | sram_inst/FE_OFC23_wbs_adr_i_5                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.259 | 0.007 |  10.194 |   -0.740 | 
     | sram_inst/FE_OFC23_wbs_adr_i_5                     | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.079 | 0.167 |  10.361 |   -0.572 | 
     | sram_inst/FE_OFC26_wbs_adr_i_5                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.079 | 0.000 |  10.361 |   -0.572 | 
     | sram_inst/FE_OFC26_wbs_adr_i_5                     | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.183 | 0.159 |  10.520 |   -0.413 | 
     | sram_inst/FE_OFC535_FE_OFN397_FE_OFN377_n          |                | sky130_fd_sc_hd__buf_6            | 0.183 | 0.000 |  10.521 |   -0.413 | 
     | sram_inst/FE_OFC535_FE_OFN397_FE_OFN377_n          | A v -> X v     | sky130_fd_sc_hd__buf_6            | 0.026 | 0.176 |  10.697 |   -0.236 | 
     | sram_inst/FE_OFC48_FE_OFN505_FE_OFN397_FE_OFN377_n |                | sky130_fd_sc_hd__buf_8            | 0.026 | 0.000 |  10.697 |   -0.236 | 
     | sram_inst/FE_OFC48_FE_OFN505_FE_OFN397_FE_OFN377_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.023 | 0.105 |  10.802 |   -0.131 | 
     | sram_inst/FE_PDC11_FE_OFN47_FE_OFN505_FE_OFN397_FE |                | sky130_fd_sc_hd__buf_8            | 0.023 | 0.000 |  10.802 |   -0.131 | 
     | _OFN377_n                                          |                |                                   |       |       |         |          | 
     | sram_inst/FE_PDC11_FE_OFN47_FE_OFN505_FE_OFN397_FE | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 | 0.105 |  10.907 |   -0.026 | 
     | _OFN377_n                                          |                |                                   |       |       |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 | 0.000 |  10.908 |   -0.026 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.047 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.047 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.149 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.149 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.249 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.275 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.377 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.383 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.479 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.480 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.576 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.577 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.699 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.704 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   10.833 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   10.840 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   10.951 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   10.964 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[1] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[1]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 11.140
  Slack Time                   11.166
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.084
     = Beginpoint Arrival Time           10.084
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                    |                |                                   |       |        |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                    | wbs_adr_i[1] v |                                   | 0.121 |        |  10.084 |   -1.083 | 
     | sram_inst/FE_OFC41_wbs_adr_i_1                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.121 | -0.011 |  10.072 |   -1.094 | 
     | sram_inst/FE_OFC41_wbs_adr_i_1                     | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.485 |  0.274 |  10.346 |   -0.820 | 
     | sram_inst/FE_OFC43_wbs_adr_i_1                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.486 |  0.018 |  10.364 |   -0.802 | 
     | sram_inst/FE_OFC43_wbs_adr_i_1                     | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.120 |  0.207 |  10.571 |   -0.596 | 
     | sram_inst/FE_OFC368_wbs_adr_i_1                    |                | sky130_fd_sc_hd__inv_1            | 0.120 |  0.000 |  10.571 |   -0.596 | 
     | sram_inst/FE_OFC368_wbs_adr_i_1                    | A v -> Y ^     | sky130_fd_sc_hd__inv_1            | 0.072 |  0.103 |  10.674 |   -0.492 | 
     | sram_inst/FE_OFC369_wbs_adr_i_1                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.072 |  0.000 |  10.674 |   -0.492 | 
     | sram_inst/FE_OFC369_wbs_adr_i_1                    | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.095 |  0.118 |  10.792 |   -0.374 | 
     | sram_inst/FE_OFC499_FE_OFN412_FE_OFN369_n          |                | sky130_fd_sc_hd__buf_6            | 0.095 |  0.000 |  10.792 |   -0.374 | 
     | sram_inst/FE_OFC499_FE_OFN412_FE_OFN369_n          | A v -> X v     | sky130_fd_sc_hd__buf_6            | 0.025 |  0.137 |  10.929 |   -0.237 | 
     | sram_inst/FE_OFC51_FE_OFN469_FE_OFN412_FE_OFN369_n |                | sky130_fd_sc_hd__buf_8            | 0.025 |  0.000 |  10.929 |   -0.237 | 
     | sram_inst/FE_OFC51_FE_OFN469_FE_OFN412_FE_OFN369_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 |  0.105 |  11.034 |   -0.132 | 
     | sram_inst/FE_PDC12_FE_OFN50_FE_OFN469_FE_OFN412_FE |                | sky130_fd_sc_hd__buf_8            | 0.024 |  0.000 |  11.034 |   -0.132 | 
     | _OFN369_n                                          |                |                                   |       |        |         |          | 
     | sram_inst/FE_PDC12_FE_OFN50_FE_OFN469_FE_OFN412_FE | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.025 |  0.106 |  11.140 |   -0.026 | 
     | _OFN369_n                                          |                |                                   |       |        |         |          | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.038 |  0.000 |  11.140 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.279 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.280 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.382 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.382 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.482 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.507 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.610 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.616 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.712 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.713 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.809 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.810 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.932 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.936 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   11.066 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   11.073 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   11.184 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   11.196 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[2] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[2]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 11.178
  Slack Time                   11.203
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.094
     = Beginpoint Arrival Time           10.094
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                    |                |                                   |       |        |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                    | wbs_adr_i[2] v |                                   | 0.133 |        |  10.094 |   -1.110 | 
     | sram_inst/FE_OFC37_wbs_adr_i_2                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.133 | -0.013 |  10.081 |   -1.122 | 
     | sram_inst/FE_OFC37_wbs_adr_i_2                     | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.484 |  0.273 |  10.354 |   -0.849 | 
     | sram_inst/FE_OFC39_wbs_adr_i_2                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.486 |  0.017 |  10.372 |   -0.832 | 
     | sram_inst/FE_OFC39_wbs_adr_i_2                     | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.122 |  0.210 |  10.582 |   -0.622 | 
     | sram_inst/FE_OFC371_wbs_adr_i_2                    |                | sky130_fd_sc_hd__inv_1            | 0.122 |  0.000 |  10.582 |   -0.622 | 
     | sram_inst/FE_OFC371_wbs_adr_i_2                    | A v -> Y ^     | sky130_fd_sc_hd__inv_1            | 0.065 |  0.097 |  10.679 |   -0.525 | 
     | sram_inst/FE_OFC372_wbs_adr_i_2                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.065 |  0.000 |  10.679 |   -0.525 | 
     | sram_inst/FE_OFC372_wbs_adr_i_2                    | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.116 |  0.130 |  10.809 |   -0.395 | 
     | sram_inst/FE_OFC508_FE_OFN413_FE_OFN372_n          |                | sky130_fd_sc_hd__buf_8            | 0.116 |  0.000 |  10.809 |   -0.395 | 
     | sram_inst/FE_OFC508_FE_OFN413_FE_OFN372_n          | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.027 |  0.150 |  10.959 |   -0.245 | 
     | sram_inst/FE_PDC2_FE_OFN478_FE_OFN413_FE_OFN372_n  |                | sky130_fd_sc_hd__buf_8            | 0.027 |  0.000 |  10.959 |   -0.244 | 
     | sram_inst/FE_PDC2_FE_OFN478_FE_OFN413_FE_OFN372_n  | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.027 |  0.111 |  11.070 |   -0.133 | 
     | sram_inst/FE_PDC18_FE_OFN478_FE_OFN413_FE_OFN372_n |                | sky130_fd_sc_hd__buf_8            | 0.027 |  0.000 |  11.071 |   -0.133 | 
     | sram_inst/FE_PDC18_FE_OFN478_FE_OFN413_FE_OFN372_n | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 |  0.107 |  11.178 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 |  0.000 |  11.178 |   -0.026 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.317 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.317 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.419 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.419 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.519 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.545 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.647 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.653 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.749 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.750 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.846 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.847 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   10.969 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   10.974 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   11.103 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   11.110 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   11.221 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   11.234 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/web0 (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[9]                                        (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 11.258
  Slack Time                   11.284
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time           10.024
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[9] v |                                   | 0.031 |       |  10.024 |   -1.261 | 
     | sram_inst/U20                                  |                | sky130_fd_sc_hd__nor2_1           | 0.031 | 0.000 |  10.024 |   -1.260 | 
     | sram_inst/U20                                  | B v -> Y ^     | sky130_fd_sc_hd__nor2_1           | 0.373 | 0.166 |  10.190 |   -1.094 | 
     | sram_inst/U21                                  |                | sky130_fd_sc_hd__nand2_1          | 0.373 | 0.002 |  10.191 |   -1.093 | 
     | sram_inst/U21                                  | B ^ -> Y v     | sky130_fd_sc_hd__nand2_1          | 0.160 | 0.238 |  10.430 |   -0.854 | 
     | sram_inst/FE_OFC223_n_5_net                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.160 | 0.000 |  10.430 |   -0.854 | 
     | sram_inst/FE_OFC223_n_5_net                    | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.519 | 0.269 |  10.700 |   -0.585 | 
     | sram_inst/FE_OFC225_n_5_net                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.521 | 0.020 |  10.719 |   -0.565 | 
     | sram_inst/FE_OFC225_n_5_net                    | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.190 | 0.306 |  11.026 |   -0.258 | 
     | sram_inst/FE_OFC495_FE_OFN225_n_5_net          |                | sky130_fd_sc_hd__buf_2            | 0.190 | 0.001 |  11.026 |   -0.258 | 
     | sram_inst/FE_OFC495_FE_OFN225_n_5_net          | A v -> X v     | sky130_fd_sc_hd__buf_2            | 0.072 | 0.232 |  11.258 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.112 | 0.000 |  11.258 |   -0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.397 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.398 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.500 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.500 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.599 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.625 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.728 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.734 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.830 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.831 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.927 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.928 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   11.050 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   11.054 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   11.184 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   11.191 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   11.301 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   11.314 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/csb0 (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[9]                                        (v) triggered 
by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 11.258
  Slack Time                   11.284
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time           10.024
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |                |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | wbs_adr_i[9] v |                                   | 0.031 |       |  10.024 |   -1.261 | 
     | sram_inst/U20                                  |                | sky130_fd_sc_hd__nor2_1           | 0.031 | 0.000 |  10.024 |   -1.260 | 
     | sram_inst/U20                                  | B v -> Y ^     | sky130_fd_sc_hd__nor2_1           | 0.373 | 0.166 |  10.190 |   -1.094 | 
     | sram_inst/U21                                  |                | sky130_fd_sc_hd__nand2_1          | 0.373 | 0.002 |  10.191 |   -1.093 | 
     | sram_inst/U21                                  | B ^ -> Y v     | sky130_fd_sc_hd__nand2_1          | 0.160 | 0.238 |  10.430 |   -0.854 | 
     | sram_inst/FE_OFC223_n_5_net                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.160 | 0.000 |  10.430 |   -0.854 | 
     | sram_inst/FE_OFC223_n_5_net                    | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.519 | 0.269 |  10.700 |   -0.585 | 
     | sram_inst/FE_OFC225_n_5_net                    |                | sky130_fd_sc_hd__clkinvlp_2       | 0.521 | 0.020 |  10.719 |   -0.565 | 
     | sram_inst/FE_OFC225_n_5_net                    | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.190 | 0.306 |  11.026 |   -0.258 | 
     | sram_inst/FE_OFC495_FE_OFN225_n_5_net          |                | sky130_fd_sc_hd__buf_2            | 0.190 | 0.001 |  11.026 |   -0.258 | 
     | sram_inst/FE_OFC495_FE_OFN225_n_5_net          | A v -> X v     | sky130_fd_sc_hd__buf_2            | 0.072 | 0.232 |  11.258 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.112 | 0.000 |  11.258 |   -0.026 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.397 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.398 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.500 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.500 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.599 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.625 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.728 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.734 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.830 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.831 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.927 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.928 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   11.050 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   11.054 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   11.184 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   11.191 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   11.301 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   11.314 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sram_inst/width_macro1_0__depth_macro1_0__sram/
clk0 
Endpoint:   sram_inst/width_macro1_0__depth_macro1_0__sram/addr0[6] (v) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[6]                                            (v) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.026
  Arrival Time                 11.268
  Slack Time                   11.294
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.072
     = Beginpoint Arrival Time           10.072
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |               Cell                |  Slew |  Delay | Arrival | Required | 
     |                                                |                |                                   |       |        |  Time   |   Time   | 
     |------------------------------------------------+----------------+-----------------------------------+-------+--------+---------+----------| 
     |                                                | wbs_adr_i[6] v |                                   | 0.096 |        |  10.072 |   -1.221 | 
     | sram_inst/FE_OFC17_wbs_adr_i_6                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.096 | -0.003 |  10.070 |   -1.224 | 
     | sram_inst/FE_OFC17_wbs_adr_i_6                 | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.600 |  0.454 |  10.524 |   -0.770 | 
     | sram_inst/FE_OFC19_wbs_adr_i_6                 |                | sky130_fd_sc_hd__clkinvlp_2       | 0.600 |  0.010 |  10.534 |   -0.760 | 
     | sram_inst/FE_OFC19_wbs_adr_i_6                 | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.145 |  0.241 |  10.775 |   -0.519 | 
     | sram_inst/FE_OFC380_wbs_adr_i_6                |                | sky130_fd_sc_hd__inv_1            | 0.145 |  0.000 |  10.775 |   -0.519 | 
     | sram_inst/FE_OFC380_wbs_adr_i_6                | A v -> Y ^     | sky130_fd_sc_hd__inv_1            | 0.081 |  0.117 |  10.892 |   -0.402 | 
     | sram_inst/FE_OFC381_wbs_adr_i_6                |                | sky130_fd_sc_hd__clkinvlp_2       | 0.081 |  0.000 |  10.892 |   -0.401 | 
     | sram_inst/FE_OFC381_wbs_adr_i_6                | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.102 |  0.130 |  11.022 |   -0.271 | 
     | sram_inst/FE_OFC446_FE_OFN381_n                |                | sky130_fd_sc_hd__buf_8            | 0.102 |  0.000 |  11.022 |   -0.271 | 
     | sram_inst/FE_OFC446_FE_OFN381_n                | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 |  0.140 |  11.162 |   -0.132 | 
     | sram_inst/FE_PDC9_FE_OFN416_FE_OFN381_n        |                | sky130_fd_sc_hd__buf_8            | 0.024 |  0.000 |  11.162 |   -0.131 | 
     | sram_inst/FE_PDC9_FE_OFN416_FE_OFN381_n        | A v -> X v     | sky130_fd_sc_hd__buf_8            | 0.024 |  0.106 |  11.268 |   -0.026 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.037 |  0.000 |  11.268 |   -0.026 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.407 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.408 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.509 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.510 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.609 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.635 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.737 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.744 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.840 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.841 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.937 | 
     | CTS_ccl_a_inv_00059                            |            | sky130_fd_sc_hd__clkinv_8         | 0.079 | 0.001 |  -0.356 |   10.938 | 
     | CTS_ccl_a_inv_00059                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_8         | 0.116 | 0.122 |  -0.234 |   11.059 | 
     | sram_inst/CTS_ccl_inv_00041                    |            | sky130_fd_sc_hd__clkinv_16        | 0.116 | 0.005 |  -0.230 |   11.064 | 
     | sram_inst/CTS_ccl_inv_00041                    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.129 |  -0.100 |   11.193 | 
     | sram_inst/CTS_ccl_a_inv_00018                  |            | sky130_fd_sc_hd__clkinv_16        | 0.109 | 0.007 |  -0.093 |   11.201 | 
     | sram_inst/CTS_ccl_a_inv_00018                  | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.086 | 0.110 |   0.017 |   11.311 | 
     | sram_inst/width_macro1_0__depth_macro1_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.136 | 0.013 |   0.030 |   11.324 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sram_inst/width_macro2_0__depth_macro2_0__sram/
clk0 
Endpoint:   sram_inst/width_macro2_0__depth_macro2_0__sram/addr0[0] (^) checked 
with  leading edge of 'ideal_clock'
Beginpoint: wbs_adr_i[0]                                            (^) 
triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.040
+ Hold                         -0.056
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.016
  Arrival Time                 11.285
  Slack Time                   11.301
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time           10.034
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | wbs_adr_i[0] ^ |                                   | 0.049 |       |  10.034 |   -1.267 | 
     | FE_OFC45_wbs_adr_i_0                               |                | sky130_fd_sc_hd__clkinvlp_2       | 0.049 | 0.000 |  10.034 |   -1.267 | 
     | FE_OFC45_wbs_adr_i_0                               | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.066 | 0.089 |  10.123 |   -1.178 | 
     | FE_OFC46_wbs_adr_i_0                               |                | sky130_fd_sc_hd__clkinvlp_2       | 0.066 | 0.000 |  10.123 |   -1.178 | 
     | FE_OFC46_wbs_adr_i_0                               | A v -> Y ^     | sky130_fd_sc_hd__clkinvlp_2       | 0.555 | 0.340 |  10.464 |   -0.838 | 
     | sram_inst/FE_OFC48_wbs_adr_i_0                     |                | sky130_fd_sc_hd__clkinvlp_2       | 0.554 | 0.008 |  10.471 |   -0.830 | 
     | sram_inst/FE_OFC48_wbs_adr_i_0                     | A ^ -> Y v     | sky130_fd_sc_hd__clkinvlp_2       | 0.188 | 0.294 |  10.766 |   -0.536 | 
     | sram_inst/FE_OFC49_wbs_adr_i_0                     |                | sky130_fd_sc_hd__inv_2            | 0.188 | 0.000 |  10.766 |   -0.535 | 
     | sram_inst/FE_OFC49_wbs_adr_i_0                     | A v -> Y ^     | sky130_fd_sc_hd__inv_2            | 0.135 | 0.174 |  10.940 |   -0.362 | 
     | sram_inst/FE_OFC496_FE_OFN407_FE_OFN365_n          |                | sky130_fd_sc_hd__buf_8            | 0.135 | 0.002 |  10.942 |   -0.359 | 
     | sram_inst/FE_OFC496_FE_OFN407_FE_OFN365_n          | A ^ -> X ^     | sky130_fd_sc_hd__buf_8            | 0.043 | 0.124 |  11.066 |   -0.235 | 
     | sram_inst/FE_OFC33_FE_OFN466_FE_OFN407_FE_OFN365_n |                | sky130_fd_sc_hd__buf_12           | 0.043 | 0.000 |  11.067 |   -0.234 | 
     | sram_inst/FE_OFC33_FE_OFN466_FE_OFN407_FE_OFN365_n | A ^ -> X ^     | sky130_fd_sc_hd__buf_12           | 0.053 | 0.106 |  11.173 |   -0.128 | 
     | sram_inst/FE_PDC14_FE_OFN32_FE_OFN466_FE_OFN407_FE |                | sky130_fd_sc_hd__buf_12           | 0.053 | 0.003 |  11.176 |   -0.125 | 
     | _OFN365_n                                          |                |                                   |       |       |         |          | 
     | sram_inst/FE_PDC14_FE_OFN32_FE_OFN466_FE_OFN407_FE | A ^ -> X ^     | sky130_fd_sc_hd__buf_12           | 0.050 | 0.107 |  11.283 |   -0.018 | 
     | _OFN365_n                                          |                |                                   |       |       |         |          | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram     |                | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.076 | 0.002 |  11.285 |   -0.016 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |    Arc     |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                |            |                                   |       |       |  Time   |   Time   | 
     |------------------------------------------------+------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                | clk ^      |                                   | 0.096 |       |  -0.887 |   10.414 | 
     | CTS_ccl_inv_00088                              |            | sky130_fd_sc_hd__clkinv_4         | 0.096 | 0.001 |  -0.886 |   10.415 | 
     | CTS_ccl_inv_00088                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.102 |  -0.784 |   10.517 | 
     | CTS_ccl_inv_00085                              |            | sky130_fd_sc_hd__clkinv_16        | 0.079 | 0.001 |  -0.784 |   10.517 | 
     | CTS_ccl_inv_00085                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.100 | 0.099 |  -0.685 |   10.617 | 
     | CTS_ccl_a_inv_00083                            |            | sky130_fd_sc_hd__clkinv_16        | 0.107 | 0.026 |  -0.659 |   10.642 | 
     | CTS_ccl_a_inv_00083                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16        | 0.080 | 0.102 |  -0.556 |   10.745 | 
     | CTS_ccl_inv_00079                              |            | sky130_fd_sc_hd__clkinv_16        | 0.081 | 0.007 |  -0.550 |   10.751 | 
     | CTS_ccl_inv_00079                              | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16        | 0.075 | 0.096 |  -0.454 |   10.847 | 
     | CTS_ccl_a_inv_00077                            |            | sky130_fd_sc_hd__clkinv_4         | 0.075 | 0.001 |  -0.453 |   10.848 | 
     | CTS_ccl_a_inv_00077                            | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.096 |  -0.357 |   10.944 | 
     | CTS_ccl_a_inv_00061                            |            | sky130_fd_sc_hd__clkinv_4         | 0.079 | 0.001 |  -0.356 |   10.945 | 
     | CTS_ccl_a_inv_00061                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.130 |  -0.226 |   11.075 | 
     | CTS_ccl_inv_00039                              |            | sky130_fd_sc_hd__clkinv_4         | 0.123 | 0.001 |  -0.226 |   11.076 | 
     | CTS_ccl_inv_00039                              | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4         | 0.124 | 0.144 |  -0.081 |   11.220 | 
     | CTS_ccl_a_inv_00020                            |            | sky130_fd_sc_hd__clkinv_4         | 0.125 | 0.005 |  -0.076 |   11.225 | 
     | CTS_ccl_a_inv_00020                            | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4         | 0.078 | 0.115 |   0.039 |   11.340 | 
     | sram_inst/width_macro2_0__depth_macro2_0__sram |            | sky130_sram_1kbyte_1rw1r_32x256_8 | 0.120 | 0.001 |   0.040 |   11.341 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin controller_inst/en_reg/CLK 
Endpoint:   controller_inst/en_reg/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: rst_n                    (v) triggered by  leading edge of 'ideal_
clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.039
+ Hold                         -0.048
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.009
  Arrival Time                 11.294
  Slack Time                   11.303
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                        |            |                             |       |        |  Time   |   Time   | 
     |------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                        | rst_n v    |                             | 0.473 |        |  10.328 |   -0.975 | 
     | controller_inst/U37    |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -0.992 | 
     | controller_inst/U37    | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.642 | 
     | controller_inst/U38    |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.642 | 
     | controller_inst/U38    | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.288 | 
     | controller_inst/U32    |            | sky130_fd_sc_hd__and2_0     | 0.313 |  0.001 |  11.016 |   -0.287 | 
     | controller_inst/U32    | B v -> X v | sky130_fd_sc_hd__and2_0     | 0.050 |  0.278 |  11.294 |   -0.009 | 
     | controller_inst/en_reg |            | sky130_fd_sc_hd__dfxtp_1    | 0.050 |  0.000 |  11.294 |   -0.009 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                        |            |                            |       |       |  Time   |   Time   | 
     |------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                        | clk ^      |                            | 0.096 |       |  -0.887 |   10.416 | 
     | CTS_ccl_inv_00088      |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.417 | 
     | CTS_ccl_inv_00088      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.519 | 
     | CTS_ccl_inv_00085      |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.519 | 
     | CTS_ccl_inv_00085      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.618 | 
     | CTS_ccl_a_inv_00083    |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.644 | 
     | CTS_ccl_a_inv_00083    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.747 | 
     | CTS_ccl_inv_00079      |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.753 | 
     | CTS_ccl_inv_00079      | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.849 | 
     | CTS_ccl_a_inv_00077    |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.850 | 
     | CTS_ccl_a_inv_00077    | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.096 |  -0.357 |   10.946 | 
     | CTS_ccl_a_inv_00061    |            | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.001 |  -0.356 |   10.947 | 
     | CTS_ccl_a_inv_00061    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.130 |  -0.226 |   11.077 | 
     | CTS_ccl_inv_00039      |            | sky130_fd_sc_hd__clkinv_4  | 0.123 | 0.001 |  -0.226 |   11.078 | 
     | CTS_ccl_inv_00039      | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.124 | 0.144 |  -0.081 |   11.222 | 
     | CTS_ccl_a_inv_00020    |            | sky130_fd_sc_hd__clkinv_4  | 0.125 | 0.005 |  -0.076 |   11.227 | 
     | CTS_ccl_a_inv_00020    | A v -> Y ^ | sky130_fd_sc_hd__clkinv_4  | 0.078 | 0.115 |   0.039 |   11.342 | 
     | controller_inst/en_reg |            | sky130_fd_sc_hd__dfxtp_1   | 0.078 | 0.001 |   0.039 |   11.342 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin controller_inst/row_reg_3_/CLK 
Endpoint:   controller_inst/row_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.038
  Arrival Time                 11.287
  Slack Time                   11.325
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                            |            |                             |       |        |  Time   |   Time   | 
     |----------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                            | rst_n v    |                             | 0.473 |        |  10.328 |   -0.997 | 
     | controller_inst/U37        |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -1.014 | 
     | controller_inst/U37        | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.664 | 
     | controller_inst/U38        |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.664 | 
     | controller_inst/U38        | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.310 | 
     | controller_inst/U8         |            | sky130_fd_sc_hd__and2_0     | 0.313 |  0.001 |  11.016 |   -0.309 | 
     | controller_inst/U8         | B v -> X v | sky130_fd_sc_hd__and2_0     | 0.042 |  0.271 |  11.287 |   -0.038 | 
     | controller_inst/row_reg_3_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.042 |  0.000 |  11.287 |   -0.038 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   10.439 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.439 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.541 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.541 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.641 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.667 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.769 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.775 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.871 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.872 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.993 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.998 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   11.126 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   11.127 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |   11.327 | 
     | controller_inst/row_reg_3_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |   11.328 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin controller_inst/row_reg_0_/CLK 
Endpoint:   controller_inst/row_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.038
  Arrival Time                 11.287
  Slack Time                   11.326
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                            |            |                             |       |        |  Time   |   Time   | 
     |----------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                            | rst_n v    |                             | 0.473 |        |  10.328 |   -0.997 | 
     | controller_inst/U37        |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -1.014 | 
     | controller_inst/U37        | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.664 | 
     | controller_inst/U38        |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.664 | 
     | controller_inst/U38        | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.310 | 
     | controller_inst/U9         |            | sky130_fd_sc_hd__and2_0     | 0.313 |  0.001 |  11.016 |   -0.309 | 
     | controller_inst/U9         | B v -> X v | sky130_fd_sc_hd__and2_0     | 0.042 |  0.271 |  11.287 |   -0.038 | 
     | controller_inst/row_reg_0_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.042 |  0.000 |  11.287 |   -0.038 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   10.439 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.440 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.541 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.542 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.641 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.667 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.769 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.776 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.871 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.873 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.993 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   10.998 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   11.126 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   11.127 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |   11.328 | 
     | controller_inst/row_reg_0_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |   11.328 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin controller_inst/row_reg_2_/CLK 
Endpoint:   controller_inst/row_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.039
  Arrival Time                 11.289
  Slack Time                   11.328
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                            |            |                             |       |        |  Time   |   Time   | 
     |----------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                            | rst_n v    |                             | 0.473 |        |  10.328 |   -1.000 | 
     | controller_inst/U37        |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -1.017 | 
     | controller_inst/U37        | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.667 | 
     | controller_inst/U38        |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.667 | 
     | controller_inst/U38        | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.313 | 
     | controller_inst/U7         |            | sky130_fd_sc_hd__and2_0     | 0.313 |  0.001 |  11.016 |   -0.312 | 
     | controller_inst/U7         | B v -> X v | sky130_fd_sc_hd__and2_0     | 0.044 |  0.273 |  11.289 |   -0.039 | 
     | controller_inst/row_reg_2_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.044 |  0.000 |  11.289 |   -0.039 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   10.442 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.442 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.544 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.544 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.644 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.670 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.772 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.778 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.874 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.875 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   10.996 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   11.001 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   11.129 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   11.130 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |   11.330 | 
     | controller_inst/row_reg_2_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |   11.331 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin controller_inst/row_reg_1_/CLK 
Endpoint:   controller_inst/row_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: rst_n                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.002
+ Hold                         -0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.041
  Arrival Time                 11.294
  Slack Time                   11.335
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                            |            |                             |       |        |  Time   |   Time   | 
     |----------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                            | rst_n v    |                             | 0.473 |        |  10.328 |   -1.007 | 
     | controller_inst/U37        |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -1.024 | 
     | controller_inst/U37        | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.674 | 
     | controller_inst/U38        |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.674 | 
     | controller_inst/U38        | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.320 | 
     | controller_inst/U6         |            | sky130_fd_sc_hd__and2_0     | 0.313 |  0.001 |  11.016 |   -0.319 | 
     | controller_inst/U6         | B v -> X v | sky130_fd_sc_hd__and2_0     | 0.048 |  0.278 |  11.294 |   -0.041 | 
     | controller_inst/row_reg_1_ |            | sky130_fd_sc_hd__dfxtp_1    | 0.048 |  0.000 |  11.294 |   -0.041 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                Instance                |       Arc       |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                        |                 |                            |       |       |  Time   |   Time   | 
     |----------------------------------------+-----------------+----------------------------+-------+-------+---------+----------| 
     |                                        | clk ^           |                            | 0.096 |       |  -0.887 |   10.449 | 
     | CTS_ccl_inv_00088                      |                 | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.449 | 
     | CTS_ccl_inv_00088                      | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.551 | 
     | CTS_ccl_inv_00085                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.551 | 
     | CTS_ccl_inv_00085                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.651 | 
     | CTS_ccl_a_inv_00083                    |                 | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.677 | 
     | CTS_ccl_a_inv_00083                    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.779 | 
     | CTS_ccl_inv_00079                      |                 | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.785 | 
     | CTS_ccl_inv_00079                      | A v -> Y ^      | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.881 | 
     | controller_inst/CTS_ccl_a_inv_00073    |                 | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.882 | 
     | controller_inst/CTS_ccl_a_inv_00073    | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   11.003 | 
     | controller_inst/CTS_ccl_a_inv_00053    |                 | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   11.008 | 
     | controller_inst/CTS_ccl_a_inv_00053    | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   11.136 | 
     | controller_inst/clk_gate_row_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_2 | 0.101 | 0.001 |  -0.199 |   11.137 | 
     | controller_inst/clk_gate_row_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_2 | 0.097 | 0.201 |   0.002 |   11.337 | 
     | controller_inst/row_reg_1_             |                 | sky130_fd_sc_hd__dfxtp_1   | 0.097 | 0.000 |   0.002 |   11.338 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Hold Check with Pin controller_inst/clk_gate_op1_addr_
reg/latch/CLK 
Endpoint:   controller_inst/clk_gate_op1_addr_reg/latch/GATE (^) checked with  
leading edge of 'ideal_clock'
Beginpoint: rst_n                                            (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {In2Reg}
Analysis View: analysis_default
Other End Arrival Time         -0.198
+ Clock Gating Hold            -0.054
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.252
  Arrival Time                 11.175
  Slack Time                   11.427
     Clock Rise Edge                      0.000
     + Input Delay                       10.000
     + Drive Adjustment                   0.328
     = Beginpoint Arrival Time           10.328
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell             |  Slew |  Delay | Arrival | Required | 
     |                                             |            |                             |       |        |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------------------------+-------+--------+---------+----------| 
     |                                             | rst_n v    |                             | 0.473 |        |  10.328 |   -1.099 | 
     | controller_inst/U37                         |            | sky130_fd_sc_hd__nand2_1    | 0.474 | -0.017 |  10.311 |   -1.116 | 
     | controller_inst/U37                         | B v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.231 |  0.350 |  10.661 |   -0.766 | 
     | controller_inst/U38                         |            | sky130_fd_sc_hd__clkinvlp_2 | 0.231 |  0.000 |  10.661 |   -0.766 | 
     | controller_inst/U38                         | A ^ -> Y v | sky130_fd_sc_hd__clkinvlp_2 | 0.313 |  0.354 |  11.015 |   -0.412 | 
     | controller_inst/U60                         |            | sky130_fd_sc_hd__nand2_1    | 0.313 |  0.000 |  11.016 |   -0.411 | 
     | controller_inst/U60                         | A v -> Y ^ | sky130_fd_sc_hd__nand2_1    | 0.063 |  0.159 |  11.175 |   -0.252 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4  | 0.063 |  0.000 |  11.175 |   -0.252 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.067
     + Source Insertion Delay            -0.954
     = Beginpoint Arrival Time           -0.887
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                             |            |                            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+----------------------------+-------+-------+---------+----------| 
     |                                             | clk ^      |                            | 0.096 |       |  -0.887 |   10.540 | 
     | CTS_ccl_inv_00088                           |            | sky130_fd_sc_hd__clkinv_4  | 0.096 | 0.001 |  -0.886 |   10.541 | 
     | CTS_ccl_inv_00088                           | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.079 | 0.102 |  -0.784 |   10.643 | 
     | CTS_ccl_inv_00085                           |            | sky130_fd_sc_hd__clkinv_16 | 0.079 | 0.001 |  -0.784 |   10.643 | 
     | CTS_ccl_inv_00085                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.100 | 0.099 |  -0.685 |   10.742 | 
     | CTS_ccl_a_inv_00083                         |            | sky130_fd_sc_hd__clkinv_16 | 0.107 | 0.026 |  -0.659 |   10.768 | 
     | CTS_ccl_a_inv_00083                         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_16 | 0.080 | 0.102 |  -0.556 |   10.871 | 
     | CTS_ccl_inv_00079                           |            | sky130_fd_sc_hd__clkinv_16 | 0.081 | 0.007 |  -0.550 |   10.877 | 
     | CTS_ccl_inv_00079                           | A v -> Y ^ | sky130_fd_sc_hd__clkinv_16 | 0.075 | 0.096 |  -0.454 |   10.973 | 
     | controller_inst/CTS_ccl_a_inv_00073         |            | sky130_fd_sc_hd__clkinv_4  | 0.075 | 0.001 |  -0.453 |   10.974 | 
     | controller_inst/CTS_ccl_a_inv_00073         | A ^ -> Y v | sky130_fd_sc_hd__clkinv_4  | 0.115 | 0.120 |  -0.333 |   11.094 | 
     | controller_inst/CTS_ccl_a_inv_00053         |            | sky130_fd_sc_hd__clkinv_2  | 0.115 | 0.005 |  -0.328 |   11.099 | 
     | controller_inst/CTS_ccl_a_inv_00053         | A v -> Y ^ | sky130_fd_sc_hd__clkinv_2  | 0.101 | 0.128 |  -0.199 |   11.228 | 
     | controller_inst/clk_gate_op1_addr_reg/latch |            | sky130_fd_sc_hd__sdlclkp_4 | 0.101 | 0.001 |  -0.198 |   11.229 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

