<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CANode: CMSIS/device/stm32f4xx.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CANode
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="../../dir_c319213ecf7c211576cfd27cbc9ec2ee.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dfd/stm32f4xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_H</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __STM32F4xx_H</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  </div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Uncomment the line below according to the target STM32 device used in your</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">   application </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#if !defined(STM32F40_41xxx) &amp;&amp; !defined(STM32F427_437xx) &amp;&amp; !defined(STM32F429_439xx) &amp;&amp; !defined(STM32F401xx) &amp;&amp; !defined(STM32F410xx) &amp;&amp; \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">    !defined(STM32F411xE) &amp;&amp; !defined(STM32F412xG) &amp;&amp; !defined(STM32F413_423xx) &amp;&amp; !defined(STM32F446xx) &amp;&amp; !defined(STM32F469_479xx)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#ga317241f394c57389b4699c5f1bf9b897">   70</a></span>&#160;<span class="preprocessor">   #define STM32F40_41xxx    </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F427_437xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F429_439xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F401xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F410xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F411xE */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F412xG */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F413_423xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F446xx */</span><span class="preprocessor">      </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  </span><span class="comment">/* #define STM32F469_479xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F413_423xx &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Old STM32F40XX definition, maintained for legacy purpose */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#ifdef STM32F40XX</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// #define STM32F40_41xxx</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40XX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/* Old STM32F427X definition, maintained for legacy purpose */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#ifdef STM32F427X</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #define STM32F427_437xx</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427X */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#if !defined(STM32F40_41xxx) &amp;&amp; !defined(STM32F427_437xx) &amp;&amp; !defined(STM32F429_439xx) &amp;&amp; !defined(STM32F401xx) &amp;&amp; !defined(STM32F410xx) &amp;&amp; \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">    !defined(STM32F411xE) &amp;&amp; !defined(STM32F412xG) &amp;&amp; !defined(STM32F413_423xx) &amp;&amp; !defined(STM32F446xx) &amp;&amp; !defined(STM32F469_479xx)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"> #error &quot;Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)&quot;</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx &amp;&amp; STM32F427_437xx &amp;&amp; STM32F429_439xx &amp;&amp; STM32F401xx &amp;&amp; STM32F410xx &amp;&amp; STM32F411xE &amp;&amp; STM32F412xG &amp;&amp; STM32F413_23xx &amp;&amp; STM32F446xx &amp;&amp; STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#if !defined  (USE_STDPERIPH_DRIVER)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx)  || defined(STM32F429_439xx) || defined(STM32F401xx) || \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">    defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"> #if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"> #endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">  146</a></span>&#160;<span class="preprocessor">#elif defined (STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"> #if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"> #endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT) </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #define HSE_STARTUP_TIMEOUT    ((uint16_t)0x05000)   </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  158</a></span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)   </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)16000000) </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  162</a></span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_MAIN   (0x01) </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB1   (0x08) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#gab16ffe03509714c63d5e530131c494f4">  168</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_SUB2   (0x00) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#gadce716e810a51b042298fb21b63e5366">  169</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION_RC     (0x00) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#ga4b16607e43a35289dc5ebb608b1261d4">  170</a></span>&#160;<span class="preprocessor">#define __STM32F4XX_STDPERIPH_VERSION        ((__STM32F4XX_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#gad5bec5e54ac96b9238a6363f2088f85c">  171</a></span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../de/d13/group__Library__configuration__section.html#ga2e0157b17c803dbc58b024ec8b2942e1">  172</a></span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">                                             |(__STM32F4XX_STDPERIPH_VERSION_RC))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define __CM4_REV                 0x0001  </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define __MPU_PRESENT             1       </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">  188</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#ga4127d1b31aaf336fab3d7329d117f448">  189</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">  190</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT             1       </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">typedef enum IRQn</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#ga666eb0caeb12ec0e281415592ae89083">  198</a></span>&#160;<span class="comment">/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  201</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  202</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  203</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  204</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  205</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  206</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  207</a></span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers **********************************************************************/</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  208</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  210</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">  211</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">  212</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">  213</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  214</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  215</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">  216</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">  217</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">  218</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">  219</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">  220</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">  221</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">  222</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">  223</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">  224</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">  225</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">  226</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  228</a></span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx)</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">  231</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">  232</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">  233</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">  234</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">  235</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">  236</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">  237</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">  238</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">  239</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">  240</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">  241</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">  242</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">  243</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">  244</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">  245</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">  246</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">  247</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  248</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">  249</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">  250</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">  251</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">  252</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">  253</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">  254</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">  255</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">  256</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">  257</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">  258</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">  259</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">  260</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">  261</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">  262</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">  263</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">  264</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">  265</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">  266</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">  267</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">  268</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">  269</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">  270</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">  271</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">  272</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">  273</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">  274</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">  275</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">  276</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">  277</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">  278</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">  279</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">  280</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">  281</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  282</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">  283</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">  284</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">  285</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">  286</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">  287</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">  288</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">  289</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">  290</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">  291</a></span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81      </div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">  292</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">  293</a></span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx)</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  FMC_IRQn                    = 48,     </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  UART7_IRQn                  = 82,     </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  UART8_IRQn                  = 83,     </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  SPI5_IRQn                   = 85,     </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  SPI6_IRQn                   = 86,     </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  SAI1_IRQn                   = 87,     </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  DMA2D_IRQn                  = 90      </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if defined(STM32F429_439xx)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  FMC_IRQn                    = 48,     </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  UART7_IRQn                  = 82,     </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  UART8_IRQn                  = 83,     </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  SPI5_IRQn                   = 85,     </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  SPI6_IRQn                   = 86,     </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  SAI1_IRQn                   = 87,     </div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  LTDC_IRQn                   = 88,     </div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  LTDC_ER_IRQn                = 89,     </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  DMA2D_IRQn                  = 90      </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429_439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  TIM1_UP_IRQn                = 25,     </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  RNG_IRQn                    = 80,     </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  SPI5_IRQn                   = 85,     </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  FMPI2C1_EV_IRQn             = 95,     </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  FMPI2C1_ER_IRQn             = 96,     </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  LPTIM1_IRQn                 = 97      </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;   </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#if defined(STM32F401xx) || defined(STM32F411xE)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,      </div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#if defined(STM32F401xx)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  SPI4_IRQn                   = 84       </div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  SPI5_IRQn                   = 85      </div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xx || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  FMC_IRQn                    = 48,     </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a>                    = 61,     </div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a>               = 62,     </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a>                   = 79,     </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a>               = 80,     </div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  UART7_IRQn                  = 82,     </div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  UART8_IRQn                  = 83,     </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  SPI5_IRQn                   = 85,     </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  SPI6_IRQn                   = 86,     </div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  SAI1_IRQn                   = 87,     </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  LTDC_IRQn                   = 88,     </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  LTDC_ER_IRQn                = 89,     </div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  DMA2D_IRQn                  = 90,     </div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  QUADSPI_IRQn                = 91,     </div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  DSI_IRQn                    = 92      </div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  TIM8_BRK_IRQn               = 43,     </div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  FMC_IRQn                    = 48,     </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a>         = 74,     </div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a>          = 75,     </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a>            = 76,     </div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a>                 = 77,     </div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a>                   = 78,     </div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  SAI1_IRQn                   = 87,     </div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  SAI2_IRQn                   = 91,     </div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  QUADSPI_IRQn                = 92,     </div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  CEC_IRQn                    = 93,     </div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  SPDIF_RX_IRQn               = 94,     </div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  FMPI2C1_EV_IRQn             = 95,     </div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  FMPI2C1_ER_IRQn             = 96      </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if defined(STM32F412xG)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  TIM6_IRQn                   = 54,     </div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  DFSDM1_FLT0_IRQn            = 61,     </div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  DFSDM1_FLT1_IRQn            = 62,     </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  RNG_IRQn                    = 80,     </div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  SPI5_IRQn                   = 85,      </div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  QUADSPI_IRQn                = 92,     </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  FMPI2C1_EV_IRQn             = 95,     </div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  FMPI2C1_ER_IRQn             = 96      </div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a>                = 19,     </div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a>               = 20,     </div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a>               = 21,     </div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a>               = 22,     </div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a>          = 25,     </div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a>            = 42,     </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a>         = 43,     </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a>          = 44,     </div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a>     = 45,     </div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a>                = 46,     </div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a>                   = 49,     </div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  DFSDM1_FLT0_IRQn            = 61,     </div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  DFSDM1_FLT1_IRQn            = 62,     </div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a>                = 63,     </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a>               = 64,     </div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a>               = 65,     </div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a>               = 66,     </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a>                 = 67,     </div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a>                = 72,     </div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a>                = 73,     </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  CAN3_TX_IRQn                = 74,     </div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  CAN3_RX0_IRQn               = 75,     </div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  CAN3_RX1_IRQn               = 76,     </div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  CAN3_SCE_IRQn               = 77,     </div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  RNG_IRQn                    = 80,     </div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  UART7_IRQn                  = 82,     </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  UART8_IRQn                  = 83,     </div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  SPI4_IRQn                   = 84,     </div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  SPI5_IRQn                   = 85,     </div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  SAI1_IRQn                   = 87,     </div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  UART9_IRQn                  = 88,     </div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  UART10_IRQn                 = 89,     </div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  QUADSPI_IRQn                = 92,     </div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  FMPI2C1_EV_IRQn             = 95,     </div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  FMPI2C1_ER_IRQn             = 96,     </div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  LPTIM1_IRQn                 = 97,     </div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  DFSDM2_FLT0_IRQn            = 98,     </div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  DFSDM2_FLT1_IRQn            = 99,     </div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  DFSDM2_FLT2_IRQn            = 100,    </div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  DFSDM2_FLT3_IRQn            = 101     </div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;} <a class="code" href="../../df/d32/group__Configuration__section__for__CMSIS.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d35/core__cm4_8h.html">core_cm4.h</a>&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/df2/system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">  825</a></span>&#160;<span class="keyword">typedef</span> int32_t  <a class="code" href="../../d6/d81/group__Exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gaa980e2c02ba2305e0f489d5650655425">  826</a></span>&#160;<span class="keyword">typedef</span> int16_t <a class="code" href="../../d6/d81/group__Exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a>;</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">  827</a></span>&#160;<span class="keyword">typedef</span> int8_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a>;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gad97679599f3791409523fdb1c6156a28">  829</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int32_t <a class="code" href="../../d6/d81/group__Exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a>;  </div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">  830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int16_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a>;  </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">  831</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int8_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a>;   </div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga476e2cb441f8e689433350ae2eeee510">  833</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int32_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a>;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">  834</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int16_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a>;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">  835</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int8_t   <a class="code" href="../../d6/d81/group__Exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">  837</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int32_t <a class="code" href="../../d6/d81/group__Exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a>;  </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">  838</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int16_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a>;  </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga47463bcded079ac61d5da46aff497803">  839</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int8_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a>;   </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">  841</a></span>&#160;<span class="keyword">typedef</span> uint32_t  <a class="code" href="../../d6/d81/group__Exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a>;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">  842</a></span>&#160;<span class="keyword">typedef</span> uint16_t <a class="code" href="../../d6/d81/group__Exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a>;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">  843</a></span>&#160;<span class="keyword">typedef</span> uint8_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga5b628e6a05856ff67e535fa391a57683">  845</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a>;  </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">  846</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint16_t <a class="code" href="../../d6/d81/group__Exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a>;  </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">  847</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t <a class="code" href="../../d6/d81/group__Exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a>;   </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">  849</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a>;</div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">  850</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a>;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">  851</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="../../d6/d81/group__Exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">  853</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a>;  </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">  854</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t <a class="code" href="../../d6/d81/group__Exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a>;  </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">  855</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="../../d6/d81/group__Exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a>;   </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">  857</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">  859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="../../d6/d81/group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="../../d6/d81/group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="../../d6/d81/group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">  860</a></span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">  862</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code" href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code" href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code" href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="../../da/dcd/structADC__TypeDef.html">  876</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;{</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9745df96e98f3cdc2d05ccefce681f64">  878</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9745df96e98f3cdc2d05ccefce681f64">SR</a>;     </div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga89b1ff4376683dd2896ea8b32ded05b2">  879</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga89b1ff4376683dd2896ea8b32ded05b2">CR1</a>;    </div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1053a65a21af0d27afe1bf9cf7b7aca7">  880</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1053a65a21af0d27afe1bf9cf7b7aca7">CR2</a>;    </div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga73009a8122fcc628f467a4e997109347">  881</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga73009a8122fcc628f467a4e997109347">SMPR1</a>;  </div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9e68fe36c4c8fbbac294b5496ccf7130">  882</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9e68fe36c4c8fbbac294b5496ccf7130">SMPR2</a>;  </div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa005e656f528aaad28d70d61c9db9b81">  883</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa005e656f528aaad28d70d61c9db9b81">JOFR1</a>;  </div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa20f76044c11042dde41c1060853fb82">  884</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa20f76044c11042dde41c1060853fb82">JOFR2</a>;  </div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae9c78142f6edf8122384263878d09015">  885</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae9c78142f6edf8122384263878d09015">JOFR3</a>;  </div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga92f5c1a5aaa8b286317f923482e09d35">  886</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga92f5c1a5aaa8b286317f923482e09d35">JOFR4</a>;  </div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga297ac2d83a1837bfdc0333474b977de0">  887</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga297ac2d83a1837bfdc0333474b977de0">HTR</a>;    </div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafdaf8050fb01739206a92c9ad610f396">  888</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafdaf8050fb01739206a92c9ad610f396">LTR</a>;    </div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0185aa54962ba987f192154fb7a2d673">  889</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0185aa54962ba987f192154fb7a2d673">SQR1</a>;   </div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6b6e55e6c667042e5a46a76518b73d5a">  890</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6b6e55e6c667042e5a46a76518b73d5a">SQR2</a>;   </div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga51dbdba74c4d3559157392109af68fc6">  891</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga51dbdba74c4d3559157392109af68fc6">SQR3</a>;   </div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5438a76a93ac1bd2526e92ef298dc193">  892</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5438a76a93ac1bd2526e92ef298dc193">JSQR</a>;   </div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">  893</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">JDR1</a>;   </div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga898b87cab4f099bcca981cc4c9318b51">  894</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga898b87cab4f099bcca981cc4c9318b51">JDR2</a>;   </div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga40999cd0a255ef62b2340e2726695063">  895</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga40999cd0a255ef62b2340e2726695063">JDR3</a>;   </div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabae6e9d688b16ef350878998f5e21c0b">  896</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabae6e9d688b16ef350878998f5e21c0b">JDR4</a>;   </div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga84114accead82bd11a0e12a429cdfed9">  897</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga84114accead82bd11a0e12a429cdfed9">DR</a>;     </div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;} <a class="code" href="../../da/dcd/structADC__TypeDef.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="../../df/d4f/structADC__Common__TypeDef.html">  900</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;{</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac38e24f600f9e134a54a0c43b976a4f4">  902</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac38e24f600f9e134a54a0c43b976a4f4">CSR</a>;    </div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaee6d4af7571a1bad2fec9e7b53733277">  903</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaee6d4af7571a1bad2fec9e7b53733277">CCR</a>;    </div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6f7399bf70f677ef5de46a3038f414e1">  904</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6f7399bf70f677ef5de46a3038f414e1">CDR</a>;    </div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;} <a class="code" href="../../df/d4f/structADC__Common__TypeDef.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="../../df/d78/structCAN__TxMailBox__TypeDef.html">  913</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;{</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga22f525c909de2dcec1d4093fe1d562b8">  915</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga22f525c909de2dcec1d4093fe1d562b8">TIR</a>;  </div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2351cb865d064cf75f61642aaa887f76">  916</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2351cb865d064cf75f61642aaa887f76">TDTR</a>; </div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga408c96501b1cc8bd527432736d132a39">  917</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga408c96501b1cc8bd527432736d132a39">TDLR</a>; </div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">  918</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">TDHR</a>; </div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;} <a class="code" href="../../df/d78/structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">  925</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga034504d43f7b16b320745a25b3a8f12d">  927</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga034504d43f7b16b320745a25b3a8f12d">RIR</a>;  </div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">  928</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">RDTR</a>; </div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac7d62861de29d0b4fcf11fabbdbd76e7">  929</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac7d62861de29d0b4fcf11fabbdbd76e7">RDLR</a>; </div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga95890984bd67845015d40e82fb091c93">  930</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga95890984bd67845015d40e82fb091c93">RDHR</a>; </div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;} <a class="code" href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">  937</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;{</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac9bc1e42212239d6830582bf0c696fc5">  939</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac9bc1e42212239d6830582bf0c696fc5">FR1</a>; </div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga77959e28a302b05829f6a1463be7f800">  940</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga77959e28a302b05829f6a1463be7f800">FR2</a>; </div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;} <a class="code" href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="../../de/d31/structCAN__TypeDef.html">  947</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;{</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1282eee79a22003257a7a5daa7f4a35f">  949</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1282eee79a22003257a7a5daa7f4a35f">MCR</a>;                 </div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf98b957a4e887751fbd407d3e2cf93b5">  950</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf98b957a4e887751fbd407d3e2cf93b5">MSR</a>;                 </div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacbc82ac4e87e75350fc586be5e56d95b">  951</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gacbc82ac4e87e75350fc586be5e56d95b">TSR</a>;                 </div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad8e858479e26ab075ee2ddb630e8769d">  952</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gad8e858479e26ab075ee2ddb630e8769d">RF0R</a>;                </div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga69a528d1288c1de666df68655af1d20e">  953</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#ga69a528d1288c1de666df68655af1d20e">RF1R</a>;                </div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">  954</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">IER</a>;                 </div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab1a1b6a7c587443a03d654d3b9a94423">  955</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gab1a1b6a7c587443a03d654d3b9a94423">ESR</a>;                 </div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaccad1e4155459a13369f5ad0e7c6da29">  956</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gaccad1e4155459a13369f5ad0e7c6da29">BTR</a>;                 </div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad0cc7fb26376c435bbf148e962739337">  957</a></span>&#160;  uint32_t                   RESERVED0[88];       </div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga328925e230f68a775f6f4ad1076c27ce">  958</a></span>&#160;  <a class="code" href="../../df/d78/structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a>      sTxMailBox[3];       </div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa6053bc607535d9ecf7a3d887c0cc053">  959</a></span>&#160;  <a class="code" href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a>    sFIFOMailBox[2];     </div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga046ef464378aaaaafaf999c23a4dc55e">  960</a></span>&#160;  uint32_t                   RESERVED1[12];       </div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">  961</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">FMR</a>;                 </div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">  962</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">FM1R</a>;                </div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab29069c9fd10eeec47414abd8d06822f">  963</a></span>&#160;  uint32_t                   <a class="code" href="../../dd/d3b/group__CMSIS.html#gab29069c9fd10eeec47414abd8d06822f">RESERVED2</a>;           </div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac6296402924b37966c67ccf14a381976">  964</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gac6296402924b37966c67ccf14a381976">FS1R</a>;                </div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf730af32307f845895465e8ead57d20c">  965</a></span>&#160;  uint32_t                   <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf730af32307f845895465e8ead57d20c">RESERVED3</a>;           </div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae2decd14b26f851e00a31b42d15293ce">  966</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gae2decd14b26f851e00a31b42d15293ce">FFA1R</a>;               </div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga51c408c7c352b8080f0c6d42bf811d43">  967</a></span>&#160;  uint32_t                   <a class="code" href="../../dd/d3b/group__CMSIS.html#ga51c408c7c352b8080f0c6d42bf811d43">RESERVED4</a>;           </div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">  968</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="../../dd/d3b/group__CMSIS.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">FA1R</a>;                </div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad4339975b6064cfe2aaeb642f916d6e0">  969</a></span>&#160;  uint32_t                   RESERVED5[8];        </div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga23a22b903fdc909ac9f61edd68029f35">  970</a></span>&#160;  <a class="code" href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28]; </div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;} <a class="code" href="../../de/d31/structCAN__TypeDef.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;{</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;         </div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;         </div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;         </div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;          </div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;          </div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;}CEC_TypeDef;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="../../de/d0e/structCRC__TypeDef.html">  992</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;{</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga50cb22870dbb9001241cec694994e5ef">  994</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga50cb22870dbb9001241cec694994e5ef">DR</a>;         </div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad84e8694cd4b5375ee533c2d875c3b5a">  995</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#gad84e8694cd4b5375ee533c2d875c3b5a">IDR</a>;        </div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga70dfd1730dba65041550ef55a44db87c">  996</a></span>&#160;  uint8_t       <a class="code" href="../../dd/d3b/group__CMSIS.html#ga70dfd1730dba65041550ef55a44db87c">RESERVED0</a>;  </div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8b205c6e25b1808ac016db2356b3021d">  997</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8b205c6e25b1808ac016db2356b3021d">RESERVED1</a>;  </div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf33fa5c173e1c102e6d0242fe60e569f">  998</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf33fa5c173e1c102e6d0242fe60e569f">CR</a>;         </div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;} <a class="code" href="../../de/d0e/structCRC__TypeDef.html">CRC_TypeDef</a>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="../../d6/d41/structDAC__TypeDef.html"> 1005</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;{</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga394324f0b573837ca15a87127b2a37ea"> 1007</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga394324f0b573837ca15a87127b2a37ea">CR</a>;       </div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4ccb66068a1ebee1179574dda20206b6"> 1008</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4ccb66068a1ebee1179574dda20206b6">SWTRIGR</a>;  </div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafbfd2855cdb81939b4efc58e08aaf3e5"> 1009</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DHR12R1</a>;  </div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5eb63912e39085e3e13d64bdb0cf38bd"> 1010</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DHR12L1</a>;  </div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3a382d341fb608a04390bacb8c00b0f0"> 1011</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3a382d341fb608a04390bacb8c00b0f0">DHR8R1</a>;   </div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab1f777540c487c26bf27e6fa37a644cc"> 1012</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab1f777540c487c26bf27e6fa37a644cc">DHR12R2</a>;  </div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9f612b6b3e065e810e5a2fb254d6a40b"> 1013</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9f612b6b3e065e810e5a2fb254d6a40b">DHR12L2</a>;  </div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3b096b71656f8fb32cd18b4c8b1d2334"> 1014</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3b096b71656f8fb32cd18b4c8b1d2334">DHR8R2</a>;   </div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9"> 1015</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DHR12RD</a>;  </div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaea4d055e3697999b44cdcf2702d79d40"> 1016</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaea4d055e3697999b44cdcf2702d79d40">DHR12LD</a>;  </div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga03f8d95bbf0ce3a53cb79506d5bf995a"> 1017</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">DHR8RD</a>;   </div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga50b4f0b0d2a376f729c8d7acf47864c3"> 1018</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DOR1</a>;     </div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1bde8391647d6422b39ab5ba4f13848b"> 1019</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1bde8391647d6422b39ab5ba4f13848b">DOR2</a>;     </div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1d3fd83d6ed8b2d90b471db4509b0e70"> 1020</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">SR</a>;       </div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;} <a class="code" href="../../d6/d41/structDAC__TypeDef.html">DAC_TypeDef</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;{</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR1;         </div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCR2;         </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTISR;         </div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTICR;         </div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTJCHGR;       </div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTFCR;         </div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTJDATAR;      </div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTRDATAR;      </div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWHTR;       </div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWLTR;       </div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWSR;        </div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTAWCFR;       </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTEXMAX;       </div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTEXMIN;       </div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTCNVTIMR;     </div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;} DFSDM_Filter_TypeDef;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;{</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHCFGR1;     </div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHCFGR2;     </div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHAWSCDR;    </div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHWDATAR;    </div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHDATINR;    </div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;} DFSDM_Channel_TypeDef;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define DFSDM_TypeDef        DFSDM_Filter_TypeDef</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="../../d5/dd3/structDBGMCU__TypeDef.html"> 1066</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;{</div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0cc3561c124d06bb57dfa855e43ed99f"> 1068</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0cc3561c124d06bb57dfa855e43ed99f">IDCODE</a>;  </div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga15981828f2b915d38570cf6684e99a53"> 1069</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga15981828f2b915d38570cf6684e99a53">CR</a>;      </div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaac341c7e09cd5224327eeb7d9f122bed"> 1070</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaac341c7e09cd5224327eeb7d9f122bed">APB1FZ</a>;  </div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga011f892d86367dbe786964b14bc515a6"> 1071</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga011f892d86367dbe786964b14bc515a6">APB2FZ</a>;  </div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;}<a class="code" href="../../d5/dd3/structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="../../d8/d69/structDCMI__TypeDef.html"> 1078</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;{</div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3cfcc9860ca551cbcb10c1c3dd4304f0"> 1080</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3cfcc9860ca551cbcb10c1c3dd4304f0">CR</a>;       </div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1bbe4b3cc5d9552526bec462b42164d5"> 1081</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1bbe4b3cc5d9552526bec462b42164d5">SR</a>;       </div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae0aba9f38498cccbe0186b7813825026"> 1082</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae0aba9f38498cccbe0186b7813825026">RISR</a>;     </div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga91ce93b57d8382147574c678ee497c63"> 1083</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga91ce93b57d8382147574c678ee497c63">IER</a>;      </div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab367c4ca2e8ac87238692e6d55d622ec"> 1084</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab367c4ca2e8ac87238692e6d55d622ec">MISR</a>;     </div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0371fc07916e3043e1151eaa97e172c9"> 1085</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0371fc07916e3043e1151eaa97e172c9">ICR</a>;      </div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga52c16b920a3f25fda961d0cd29749433"> 1086</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga52c16b920a3f25fda961d0cd29749433">ESCR</a>;     </div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf00a94620e33f4eff74430ff25c12b94"> 1087</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf00a94620e33f4eff74430ff25c12b94">ESUR</a>;     </div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4d58830323e567117c12ae3feac613b9"> 1088</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4d58830323e567117c12ae3feac613b9">CWSTRTR</a>;  </div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1b9c8048339e19b110ecfbea486f55df"> 1089</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1b9c8048339e19b110ecfbea486f55df">CWSIZER</a>;  </div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga266cec1031b0be730b0e35523f5e2934"> 1090</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga266cec1031b0be730b0e35523f5e2934">DR</a>;       </div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;} <a class="code" href="../../d8/d69/structDCMI__TypeDef.html">DCMI_TypeDef</a>;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="../../d4/d4e/structDMA__Stream__TypeDef.html"> 1097</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;{</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf893adc5e821b15d813237b2bfe4378b"> 1099</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf893adc5e821b15d813237b2bfe4378b">CR</a>;     </div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2cc2a52628182f9e79ab1e49bb78a1eb"> 1100</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">NDTR</a>;   </div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadbeac1d47cb85ab52dac71d520273947"> 1101</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadbeac1d47cb85ab52dac71d520273947">PAR</a>;    </div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga965da718db7d0303bff185d367d96fd6"> 1102</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga965da718db7d0303bff185d367d96fd6">M0AR</a>;   </div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga142ca5a1145ba9cf4cfa557655af1c13"> 1103</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga142ca5a1145ba9cf4cfa557655af1c13">M1AR</a>;   </div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaad3d78ab35e7af48951be5be53392f9f"> 1104</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaad3d78ab35e7af48951be5be53392f9f">FCR</a>;    </div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;} <a class="code" href="../../d4/d4e/structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="../../dd/dfd/structDMA__TypeDef.html"> 1107</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;{</div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaacb4a0977d281bc809cb5974e178bc2b"> 1109</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaacb4a0977d281bc809cb5974e178bc2b">LISR</a>;   </div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga01a90a5fcd6459e10b81c0ab737dd2e3"> 1110</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">HISR</a>;   </div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga11adb689c874d38b49fa44990323b653"> 1111</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga11adb689c874d38b49fa44990323b653">LIFCR</a>;  </div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1e4f50b935bab2520788ae936f2e55c1"> 1112</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1e4f50b935bab2520788ae936f2e55c1">HIFCR</a>;  </div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;} <a class="code" href="../../dd/dfd/structDMA__TypeDef.html">DMA_TypeDef</a>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160; </div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="../../d0/d0b/structDMA2D__TypeDef.html"> 1119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;{</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafb0ef686f69afae3e9614a9b30558dcf"> 1121</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafb0ef686f69afae3e9614a9b30558dcf">CR</a>;            </div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga03ffbd962bae5def253311b5b385cd07"> 1122</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga03ffbd962bae5def253311b5b385cd07">ISR</a>;           </div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaede126199a74ea2a7477c1361537f3c4"> 1123</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaede126199a74ea2a7477c1361537f3c4">IFCR</a>;          </div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8f6597d73722df5394be67c0ac22fe66"> 1124</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8f6597d73722df5394be67c0ac22fe66">FGMAR</a>;         </div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9a1b3799763c47fefd4772f10b7df91b"> 1125</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9a1b3799763c47fefd4772f10b7df91b">FGOR</a>;          </div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9d9d6051b0db4c369c7aa77c0c8740d0"> 1126</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">BGMAR</a>;         </div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga93ae9fddd0bab5c8938015a540e6371e"> 1127</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga93ae9fddd0bab5c8938015a540e6371e">BGOR</a>;          </div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae98f793825b09b2b70300582d2f8a9fe"> 1128</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae98f793825b09b2b70300582d2f8a9fe">FGPFCCR</a>;       </div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8e2ca425d2b5655573fd89bca5efb272"> 1129</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8e2ca425d2b5655573fd89bca5efb272">FGCOLR</a>;        </div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2469616cbbe6a9e9afa1b943f326add0"> 1130</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2469616cbbe6a9e9afa1b943f326add0">BGPFCCR</a>;       </div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9dad401dfd995251a189d457bc6a5ebd"> 1131</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9dad401dfd995251a189d457bc6a5ebd">BGCOLR</a>;        </div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafdbd6e3f06436d655b464e1ea804ea31"> 1132</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafdbd6e3f06436d655b464e1ea804ea31">FGCMAR</a>;        </div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7b6a846a09e204c29664759983853ec0"> 1133</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7b6a846a09e204c29664759983853ec0">BGCMAR</a>;        </div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga50f9ee49cd295305a56ac58b96d11ded"> 1134</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga50f9ee49cd295305a56ac58b96d11ded">OPFCCR</a>;        </div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga07566e4390ac1c55a3fd7f58dd6e33c6"> 1135</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">OCOLR</a>;         </div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4ecac7187f1a8fcd108b14abdfb4934d"> 1136</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4ecac7187f1a8fcd108b14abdfb4934d">OMAR</a>;          </div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga118208b8645815a2aa670e92d6277199"> 1137</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga118208b8645815a2aa670e92d6277199">OOR</a>;           </div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga96a187a30051332f029676b6ecd36167"> 1138</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga96a187a30051332f029676b6ecd36167">NLR</a>;           </div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa78b34a419d5a35c5504f1818ef9f122"> 1139</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa78b34a419d5a35c5504f1818ef9f122">LWR</a>;           </div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5e5f5a73a2c943723044960897daccc3"> 1140</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5e5f5a73a2c943723044960897daccc3">AMTCR</a>;         </div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga996362d8114c5c841da6c763b0df3df1"> 1141</a></span>&#160;  uint32_t      RESERVED[236]; </div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4f8c1dc3470960b18ec9e3c358d0b0ad"> 1142</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FGCLUT[256];   </div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2ee6a30b394faf8442becbfa8b737413"> 1143</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BGCLUT[256];   </div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;} <a class="code" href="../../d0/d0b/structDMA2D__TypeDef.html">DMA2D_TypeDef</a>;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;{</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VR;             </div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;             </div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;            </div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LVCIDR;         </div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCOLCR;         </div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPCR;           </div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCR;          </div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  uint32_t      RESERVED0[4];   </div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR;            </div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GVCIDR;         </div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;            </div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCR;           </div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCR;           </div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCR;           </div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCR;          </div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACR;         </div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCR;         </div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCR;           </div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACR;         </div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCR;         </div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCR;         </div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACR;          </div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCR;           </div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMCR;           </div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GHCR;           </div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPDR;           </div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPSR;           </div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCCR[6];        </div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCR;           </div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLCR;           </div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLTCR;          </div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLTCR;          </div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCTLR;          </div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCONFR;         </div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUCR;           </div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PTTCR;          </div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR;            </div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  uint32_t      RESERVED1[2];   </div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR[2];         </div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER[2];         </div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  uint32_t      RESERVED2[3];   </div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIR[2];         </div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  uint32_t      RESERVED3[8];   </div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VSCR;           </div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  uint32_t      RESERVED4[2];   </div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCVCIDR;        </div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCCCR;          </div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  uint32_t      RESERVED5;      </div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPMCCR;         </div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  uint32_t      RESERVED6[7];   </div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VMCCR;          </div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VPCCR;          </div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VCCCR;          </div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VNPCCR;         </div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHSACCR;        </div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VHBPCCR;        </div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VLCCR;          </div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVSACCR;        </div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVBPCCR;        </div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVFPCCR;        </div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VVACCR;         </div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  uint32_t      RESERVED7[11];  </div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCCR;          </div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  uint32_t      RESERVED8[155]; </div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCFGR;          </div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WCR;            </div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIER;           </div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WISR;           </div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WIFCR;          </div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  uint32_t      RESERVED9;      </div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPCR[5];        </div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  uint32_t      RESERVED10;     </div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPCR;          </div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;} DSI_TypeDef;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="../../df/d21/structETH__TypeDef.html"> 1233</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga68d7e7c68b5b8adcf7b2b96bc1eea7d9"> 1235</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga68d7e7c68b5b8adcf7b2b96bc1eea7d9">MACCR</a>;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafdf573860dd5dcd13f2b6b19dcb92cc1"> 1236</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafdf573860dd5dcd13f2b6b19dcb92cc1">MACFFR</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gace541cc94118ec2db7c930a44960aa18"> 1237</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gace541cc94118ec2db7c930a44960aa18">MACHTHR</a>;</div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga22bd30c653a4c1c8f46a59e0a821dcf8"> 1238</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga22bd30c653a4c1c8f46a59e0a821dcf8">MACHTLR</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf697fcc940139f7dcb483766420852be"> 1239</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf697fcc940139f7dcb483766420852be">MACMIIAR</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3d4c60bb689285b937c939b36a1233a3"> 1240</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3d4c60bb689285b937c939b36a1233a3">MACMIIDR</a>;</div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacdbe493d9d68ddfed4c758f0a7bde058"> 1241</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gacdbe493d9d68ddfed4c758f0a7bde058">MACFCR</a>;</div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0792c8c170502e3466518d200ca297c3"> 1242</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0792c8c170502e3466518d200ca297c3">MACVLANTR</a>;             <span class="comment">/*    8 */</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga77b23b4cce3105e15265164ed009c25e"> 1243</a></span>&#160;  uint32_t      RESERVED0[2];</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8cd8da723ca1469d767de1334e16ec9d"> 1244</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8cd8da723ca1469d767de1334e16ec9d">MACRWUFFR</a>;             <span class="comment">/*   11 */</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1deaafa44dbc3c8a2daaaf317dee5624"> 1245</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1deaafa44dbc3c8a2daaaf317dee5624">MACPMTCSR</a>;</div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6c1b7750957e9b47b56cfe9f5f18ffb5"> 1246</a></span>&#160;  uint32_t      RESERVED1[2];</div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9bee2fa58555f6725fc14a8d42484d42"> 1247</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9bee2fa58555f6725fc14a8d42484d42">MACSR</a>;                 <span class="comment">/*   15 */</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga45d413bc59caf6c14eb230266d7ab8c3"> 1248</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga45d413bc59caf6c14eb230266d7ab8c3">MACIMR</a>;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaee8d5fcb4edf8c156e70188d7ab24423"> 1249</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaee8d5fcb4edf8c156e70188d7ab24423">MACA0HR</a>;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9c939e1e21924c888ee2c31dee9e810a"> 1250</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9c939e1e21924c888ee2c31dee9e810a">MACA0LR</a>;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8f7f8cbf64bf3ce73a6d25ca019ca712"> 1251</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8f7f8cbf64bf3ce73a6d25ca019ca712">MACA1HR</a>;</div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad0b7882917068bd398d4d8e209794ead"> 1252</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad0b7882917068bd398d4d8e209794ead">MACA1LR</a>;</div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1ad00033d223abb9075df5bf38894445"> 1253</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1ad00033d223abb9075df5bf38894445">MACA2HR</a>;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae9332525bb7ec86518eecf7153caef19"> 1254</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae9332525bb7ec86518eecf7153caef19">MACA2LR</a>;</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad4dd976fada7085d87aa017f160e70d4"> 1255</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad4dd976fada7085d87aa017f160e70d4">MACA3HR</a>;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf31f33c1487ae0ee89ac427d9f0f037d"> 1256</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf31f33c1487ae0ee89ac427d9f0f037d">MACA3LR</a>;               <span class="comment">/*   24 */</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga47cde93bacea505d8d5534aa9b995e91"> 1257</a></span>&#160;  uint32_t      RESERVED2[40];</div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga530d6551e73b9b616d8dc23a53e29708"> 1258</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga530d6551e73b9b616d8dc23a53e29708">MMCCR</a>;                 <span class="comment">/*   65 */</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga336820119836db549e754619be7f6aa5"> 1259</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga336820119836db549e754619be7f6aa5">MMCRIR</a>;</div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa417b3dbd6f2bd86562b6a09f51d97ac"> 1260</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa417b3dbd6f2bd86562b6a09f51d97ac">MMCTIR</a>;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga80c2cf41b95fc14f304d60e4421b1bbd"> 1261</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga80c2cf41b95fc14f304d60e4421b1bbd">MMCRIMR</a>;</div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacbe0f472d72f011c5903806d12c4e086"> 1262</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gacbe0f472d72f011c5903806d12c4e086">MMCTIMR</a>;               <span class="comment">/*   69 */</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga29ee4a2d45de49e668cb116aaf8f81be"> 1263</a></span>&#160;  uint32_t      RESERVED3[14];</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1b55806b0e28cc18316cb1b9350aab2c"> 1264</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1b55806b0e28cc18316cb1b9350aab2c">MMCTGFSCCR</a>;            <span class="comment">/*   84 */</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacec318669d03f140af4a760093411150"> 1265</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gacec318669d03f140af4a760093411150">MMCTGFMSCCR</a>;</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4ee31fe4f86d03838346172e368842d6"> 1266</a></span>&#160;  uint32_t      RESERVED4[5];</div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0e2a79b3b31db0f07e269db092a74f1e"> 1267</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0e2a79b3b31db0f07e269db092a74f1e">MMCTGFCR</a>;</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga109a8b399964988c3cf76db98789e2c1"> 1268</a></span>&#160;  uint32_t      RESERVED5[10];</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafe50f13adc614758cba541f942e8ef0e"> 1269</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafe50f13adc614758cba541f942e8ef0e">MMCRFCECR</a>;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad057b9031295ab3b64e79145f7607469"> 1270</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad057b9031295ab3b64e79145f7607469">MMCRFAECR</a>;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga385c760f26ab4a4f8ce38a956e20d453"> 1271</a></span>&#160;  uint32_t      RESERVED6[10];</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga832a684c8f476941845d0fcba0fb75fc"> 1272</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga832a684c8f476941845d0fcba0fb75fc">MMCRGUFCR</a>;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad7dff0a9ab65fe6273a8cab3e4152ed3"> 1273</a></span>&#160;  uint32_t      RESERVED7[334];</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga09c223e5355a8c5885f3e168dd568079"> 1274</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga09c223e5355a8c5885f3e168dd568079">PTPTSCR</a>;</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae4f81e69555bf3deef2f1404752861ad"> 1275</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae4f81e69555bf3deef2f1404752861ad">PTPSSIR</a>;</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga30881f198009fd17e28644d9449045f5"> 1276</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga30881f198009fd17e28644d9449045f5">PTPTSHR</a>;</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga56638794c54141bb1b8ef6ac31a6997d"> 1277</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga56638794c54141bb1b8ef6ac31a6997d">PTPTSLR</a>;</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5e5c20f4ddc155ec5c7f976ebfb60c2a"> 1278</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5e5c20f4ddc155ec5c7f976ebfb60c2a">PTPTSHUR</a>;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0b388c052998631c58d82536ecf3c560"> 1279</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0b388c052998631c58d82536ecf3c560">PTPTSLUR</a>;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa10f988327487d24260f0af1890273b2"> 1280</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa10f988327487d24260f0af1890273b2">PTPTSAR</a>;</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga10ebf9b64b96114e8bc16bf03d24a4b2"> 1281</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga10ebf9b64b96114e8bc16bf03d24a4b2">PTPTTHR</a>;</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga018a92d638dd4bd98b1640c8dae2a289"> 1282</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga018a92d638dd4bd98b1640c8dae2a289">PTPTTLR</a>;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4b086ebc9087098ce0909c37d9f784b9"> 1283</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4b086ebc9087098ce0909c37d9f784b9">RESERVED8</a>;</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga42a4a6ca26d00623ed87ff25483a6dfb"> 1284</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga42a4a6ca26d00623ed87ff25483a6dfb">PTPTSSR</a>;</div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadcfd698765291bf8e4f5d6724bf42c1c"> 1285</a></span>&#160;  uint32_t      RESERVED9[565];</div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga32b1c260b8ab0b3f67cbfa97f4d910d1"> 1286</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga32b1c260b8ab0b3f67cbfa97f4d910d1">DMABMR</a>;</div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaab836646e2e03cde9af74e439e875403"> 1287</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaab836646e2e03cde9af74e439e875403">DMATPDR</a>;</div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaedb2e74c294ffed25c952b17e5bc0fc4"> 1288</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaedb2e74c294ffed25c952b17e5bc0fc4">DMARPDR</a>;</div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga46aafb9acbd753c23f89a9f57b68b64f"> 1289</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga46aafb9acbd753c23f89a9f57b68b64f">DMARDLAR</a>;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga480a59fd0e4c6088a693fc8160831154"> 1290</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga480a59fd0e4c6088a693fc8160831154">DMATDLAR</a>;</div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa55a721ec8bb2239012aa7202e75abef"> 1291</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa55a721ec8bb2239012aa7202e75abef">DMASR</a>;</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga28b3943a7ad7db88c59a5f690446eacd"> 1292</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga28b3943a7ad7db88c59a5f690446eacd">DMAOMR</a>;</div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf35764e78c9cb2a8743822f63134ef42"> 1293</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf35764e78c9cb2a8743822f63134ef42">DMAIER</a>;</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa031754e61b60bbbec393be19fb30036"> 1294</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa031754e61b60bbbec393be19fb30036">DMAMFBOCR</a>;</div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2dd103ceba1159cefa4307bc31786640"> 1295</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2dd103ceba1159cefa4307bc31786640">DMARSWTR</a>;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga830d55501ce06b93d8670ec02e58bb3e"> 1296</a></span>&#160;  uint32_t      RESERVED10[8];</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab02310e389320a383022b666af621ba9"> 1297</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab02310e389320a383022b666af621ba9">DMACHTDR</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab4a222f725cc43952993519b20466637"> 1298</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab4a222f725cc43952993519b20466637">DMACHRDR</a>;</div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabb2eba5ee2a1621abeeb59e3aadc0318"> 1299</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabb2eba5ee2a1621abeeb59e3aadc0318">DMACHTBAR</a>;</div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga03160db5ffae457bab55c0358c4ef998"> 1300</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga03160db5ffae457bab55c0358c4ef998">DMACHRBAR</a>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;} <a class="code" href="../../df/d21/structETH__TypeDef.html">ETH_TypeDef</a>;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="../../dd/d71/structEXTI__TypeDef.html"> 1307</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;{</div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga17d061db586d4a5aa646b68495a8e6a4"> 1309</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga17d061db586d4a5aa646b68495a8e6a4">IMR</a>;    </div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9c5bff67bf9499933959df7eb91a1bd6"> 1310</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9c5bff67bf9499933959df7eb91a1bd6">EMR</a>;    </div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac019d211d8c880b327a1b90a06cc0675"> 1311</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac019d211d8c880b327a1b90a06cc0675">RTSR</a>;   </div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaee667dc148250bbf37fdc66dc4a9874d"> 1312</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaee667dc148250bbf37fdc66dc4a9874d">FTSR</a>;   </div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5c1f538e64ee90918cd158b808f5d4de"> 1313</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5c1f538e64ee90918cd158b808f5d4de">SWIER</a>;  </div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga133294b87dbe6a01e8d9584338abc39a"> 1314</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga133294b87dbe6a01e8d9584338abc39a">PR</a>;     </div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;} <a class="code" href="../../dd/d71/structEXTI__TypeDef.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="../../d8/d7f/structFLASH__TypeDef.html"> 1321</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;{</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaaf432a8a8948613f4f66fcace5d2e5fe"> 1323</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaaf432a8a8948613f4f66fcace5d2e5fe">ACR</a>;      </div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga802e9a26a89b44decd2d32d97f729dd3"> 1324</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga802e9a26a89b44decd2d32d97f729dd3">KEYR</a>;     </div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga793cd13a4636c9785fdb99316f7fd7ab"> 1325</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga793cd13a4636c9785fdb99316f7fd7ab">OPTKEYR</a>;  </div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga52c4943c64904227a559bf6f14ce4de6"> 1326</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga52c4943c64904227a559bf6f14ce4de6">SR</a>;       </div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7919306d0e032a855200420a57f884d7"> 1327</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7919306d0e032a855200420a57f884d7">CR</a>;       </div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga54026c3b5bc2059f1b187acb6c4817ac"> 1328</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga54026c3b5bc2059f1b187acb6c4817ac">OPTCR</a>;    </div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga180354afdf5ff27d04befd794c46156d"> 1329</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga180354afdf5ff27d04befd794c46156d">OPTCR1</a>;   </div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;} <a class="code" href="../../d8/d7f/structFLASH__TypeDef.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="../../d9/d32/structFSMC__Bank1__TypeDef.html"> 1337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;{</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6d3aefd66a99e71ae4a22444a507a720"> 1339</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;} <a class="code" href="../../d9/d32/structFSMC__Bank1__TypeDef.html">FSMC_Bank1_TypeDef</a>; </div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="../../d3/de8/structFSMC__Bank1E__TypeDef.html"> 1346</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;{</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafe650877ca972faff9c61fcb364c7b66"> 1348</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;} <a class="code" href="../../d3/de8/structFSMC__Bank1E__TypeDef.html">FSMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="../../d3/ded/structFSMC__Bank2__TypeDef.html"> 1355</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;{</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad1eabc89a4eadb5cc6a42c1e39a39ff8"> 1357</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad1eabc89a4eadb5cc6a42c1e39a39ff8">PCR2</a>;       </div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga38ad7403e05c899dc266cf47f932cc8f"> 1358</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga38ad7403e05c899dc266cf47f932cc8f">SR2</a>;        </div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga29b2b75e74520e304e31c18cf9e4a7f8"> 1359</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga29b2b75e74520e304e31c18cf9e4a7f8">PMEM2</a>;      </div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9b2c273e4b84f24efbd731bd4ba76a84"> 1360</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9b2c273e4b84f24efbd731bd4ba76a84">PATT2</a>;      </div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac0433330a92f2bd04812384f63bb4a52"> 1361</a></span>&#160;  uint32_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gac0433330a92f2bd04812384f63bb4a52">RESERVED0</a>;  </div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafebea17b3ac79d86ad59ce299ab5dd83"> 1362</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gafebea17b3ac79d86ad59ce299ab5dd83">ECCR2</a>;      </div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;} <a class="code" href="../../d3/ded/structFSMC__Bank2__TypeDef.html">FSMC_Bank2_TypeDef</a>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="../../d8/d9b/structFSMC__Bank3__TypeDef.html"> 1369</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;{</div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1f772e1028641cab7b923bf02115b919"> 1371</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1f772e1028641cab7b923bf02115b919">PCR3</a>;       </div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab89f16f64018a1f1e55d36f92b84be94"> 1372</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab89f16f64018a1f1e55d36f92b84be94">SR3</a>;        </div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga756258d9266b1eee3455bc850107beb6"> 1373</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga756258d9266b1eee3455bc850107beb6">PMEM3</a>;      </div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0cbf1b4647f98914238202828de47416"> 1374</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0cbf1b4647f98914238202828de47416">PATT3</a>;      </div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2e9cac528ee7bfce11b0b9a36db3b954"> 1375</a></span>&#160;  uint32_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2e9cac528ee7bfce11b0b9a36db3b954">RESERVED0</a>;  </div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6935beb5bbc2de668024c1989eecd46c"> 1376</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6935beb5bbc2de668024c1989eecd46c">ECCR3</a>;      </div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;} <a class="code" href="../../d8/d9b/structFSMC__Bank3__TypeDef.html">FSMC_Bank3_TypeDef</a>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="../../dc/db2/structFSMC__Bank4__TypeDef.html"> 1383</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;{</div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0470b5bbb53e9f1bbde09829371eb72f"> 1385</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0470b5bbb53e9f1bbde09829371eb72f">PCR4</a>;       </div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1e0f09be7fa48bb7b14233866da1dd9f"> 1386</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1e0f09be7fa48bb7b14233866da1dd9f">SR4</a>;        </div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4ed4ce751e7a8b3207bd20675b1d9085"> 1387</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4ed4ce751e7a8b3207bd20675b1d9085">PMEM4</a>;      </div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4cccc7802b573135311cc38e7f247ff5"> 1388</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4cccc7802b573135311cc38e7f247ff5">PATT4</a>;      </div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga531ebc38c47bebfb198eafb4de24cb2a"> 1389</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga531ebc38c47bebfb198eafb4de24cb2a">PIO4</a>;       </div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;} <a class="code" href="../../dc/db2/structFSMC__Bank4__TypeDef.html">FSMC_Bank4_TypeDef</a>; </div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;{</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];    </div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;} FMC_Bank1_TypeDef; </div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;{</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];    </div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;} FMC_Bank1E_TypeDef;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;{</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR2;       </div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM2;      </div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT2;      </div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  uint32_t      RESERVED0;  </div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR2;      </div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;} FMC_Bank2_TypeDef;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;{</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR3;       </div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR3;        </div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM3;      </div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT3;      </div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  uint32_t      RESERVED0;  </div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECCR3;      </div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;} FMC_Bank3_TypeDef;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;{</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;       </div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;        </div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;      </div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;      </div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4;       </div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;} FMC_Bank4_TypeDef; </div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;{</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCR[2];        </div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDTR[2];        </div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDCMR;       </div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDRTR;       </div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SDSR;        </div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;} FMC_Bank5_6_TypeDef; </div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="../../d0/d6b/structGPIO__TypeDef.html"> 1471</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;{</div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac2505d096b6b650f1647b8e0ff8b196b"> 1473</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac2505d096b6b650f1647b8e0ff8b196b">MODER</a>;    </div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga910885e4d881c3a459dd11640237107f"> 1474</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga910885e4d881c3a459dd11640237107f">OTYPER</a>;   </div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0d233d720f18ae2050f9131fa6faf7c6"> 1475</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0d233d720f18ae2050f9131fa6faf7c6">OSPEEDR</a>;  </div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga44ada3bfbe891e2efc1e06bda4c8014e"> 1476</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga44ada3bfbe891e2efc1e06bda4c8014e">PUPDR</a>;    </div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacf11156409414ad8841bb0b62959ee96"> 1477</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gacf11156409414ad8841bb0b62959ee96">IDR</a>;      </div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6fb78f4a978a36032cdeac93ac3c9c8b"> 1478</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">ODR</a>;      </div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad2528bbb921532be8116534651b1faee"> 1479</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad2528bbb921532be8116534651b1faee">BSRRL</a>;    </div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad4b5f8bc936e26e3980686d2aba9d882"> 1480</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad4b5f8bc936e26e3980686d2aba9d882">BSRRH</a>;    </div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga95a59d4b1d52be521f3246028be32f3e"> 1481</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga95a59d4b1d52be521f3246028be32f3e">LCKR</a>;     </div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2245603433e102f0fd8a85f7de020755"> 1482</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;} <a class="code" href="../../d0/d6b/structGPIO__TypeDef.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="../../de/d88/structSYSCFG__TypeDef.html"> 1489</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;{</div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga85b9d3df2274b730327b181c402a7bf5"> 1491</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga85b9d3df2274b730327b181c402a7bf5">MEMRMP</a>;       </div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab5c47c570566cb8ff9d0436c17cc9241"> 1492</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab5c47c570566cb8ff9d0436c17cc9241">PMC</a>;          </div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga66a06b3aab7ff5c8fa342f7c1994bf7d"> 1493</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#if defined (STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  uint32_t      RESERVED;     </div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;        </div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPCR;        </div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  uint32_t      RESERVED1[2]; </div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;         </div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#else  </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga43926e6d31a976a0018b2d1f5c92645d"> 1501</a></span>&#160;  uint32_t      RESERVED[2];  </div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gada13497abc6402300570ff5f430a612e"> 1502</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gada13497abc6402300570ff5f430a612e">CMPCR</a>;        </div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || defined(STM32F412xG) || defined(STM32F413_423xx) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCHDLYCR;     </div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;} <a class="code" href="../../de/d88/structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="../../dc/da5/structI2C__TypeDef.html"> 1513</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;{</div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad35ea0b199cefb757de20e9b78168534"> 1515</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad35ea0b199cefb757de20e9b78168534">CR1</a>;        </div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaee6ec4cf81ee0bb5b038576ba0d738a2"> 1516</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaee6ec4cf81ee0bb5b038576ba0d738a2">RESERVED0</a>;  </div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac8bff45acc455489620d50e697a24c9d"> 1517</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac8bff45acc455489620d50e697a24c9d">CR2</a>;        </div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6c3d147223993f2b832b508ee5a5178e"> 1518</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6c3d147223993f2b832b508ee5a5178e">RESERVED1</a>;  </div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad218fdcb9606477c1d63f8ee38d3c5c9"> 1519</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad218fdcb9606477c1d63f8ee38d3c5c9">OAR1</a>;       </div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5e98c83a176deeb4a8a68f9ca12fdfd2"> 1520</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5e98c83a176deeb4a8a68f9ca12fdfd2">RESERVED2</a>;  </div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga03189e2a57c81ae5d103739b72f52c93"> 1521</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga03189e2a57c81ae5d103739b72f52c93">OAR2</a>;       </div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga355b2c5aa0dd467de1f9dea4a9afe986"> 1522</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga355b2c5aa0dd467de1f9dea4a9afe986">RESERVED3</a>;  </div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5c1551b886fbb8e801b9203f6d7dc7c5"> 1523</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5c1551b886fbb8e801b9203f6d7dc7c5">DR</a>;         </div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga05a1a3482d9534ba9ef976e3277040f0"> 1524</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga05a1a3482d9534ba9ef976e3277040f0">RESERVED4</a>;  </div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae1602cd1c9cad449523099c97138f991"> 1525</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae1602cd1c9cad449523099c97138f991">SR1</a>;        </div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae736412dcff4daa38bfa8bf8628df316"> 1526</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gae736412dcff4daa38bfa8bf8628df316">RESERVED5</a>;  </div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga95c7f729b10eb2acafe499d9c9a81a83"> 1527</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga95c7f729b10eb2acafe499d9c9a81a83">SR2</a>;        </div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaaf1b319262f53669f49e244d94955a60"> 1528</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaaf1b319262f53669f49e244d94955a60">RESERVED6</a>;  </div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1775e779008da2b4d1807c2b5033b8a5"> 1529</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1775e779008da2b4d1807c2b5033b8a5">CCR</a>;        </div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0f398bdcc3f24e7547c3cb9343111fd0"> 1530</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0f398bdcc3f24e7547c3cb9343111fd0">RESERVED7</a>;  </div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaaba7a808e4dfae5cc06b197c298af206"> 1531</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaaba7a808e4dfae5cc06b197c298af206">TRISE</a>;      </div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6e762751c9d5a1e41efb6033a26d8ed8"> 1532</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6e762751c9d5a1e41efb6033a26d8ed8">RESERVED8</a>;  </div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga932d5b47f494828fbe8e2448bb324ca8"> 1533</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga932d5b47f494828fbe8e2448bb324ca8">FLTR</a>;       </div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga669f1406f19f2944cb73d02b3620880f"> 1534</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga669f1406f19f2944cb73d02b3620880f">RESERVED9</a>;  </div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;} <a class="code" href="../../dc/da5/structI2C__TypeDef.html">I2C_TypeDef</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;{</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;      </div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;      </div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;     </div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;     </div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMINGR;  </div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TIMEOUTR; </div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;      </div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;      </div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PECR;     </div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXDR;     </div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXDR;     </div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}FMPI2C_TypeDef;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="../../d1/d73/structIWDG__TypeDef.html"> 1562</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;{</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga63089aaa5f4ad34ee2677ebcdee49cd9"> 1564</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">KR</a>;   </div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5f2717885ff171e686e0347af9e6b68d"> 1565</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5f2717885ff171e686e0347af9e6b68d">PR</a>;   </div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa3703eaa40e447dcacc69c0827595532"> 1566</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa3703eaa40e447dcacc69c0827595532">RLR</a>;  </div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9bbfbe921f2acfaf58251849bd0a511c"> 1567</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9bbfbe921f2acfaf58251849bd0a511c">SR</a>;   </div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;} <a class="code" href="../../d1/d73/structIWDG__TypeDef.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="../../d7/d3b/structLTDC__TypeDef.html"> 1574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;{</div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1a43b1a297bbe2126e6697a09d21612d"> 1576</a></span>&#160;  uint32_t      RESERVED0[2];  </div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa5bb98a48470eaf50559e916bce23278"> 1577</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa5bb98a48470eaf50559e916bce23278">SSCR</a>;          </div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaefc3daf9db06d441115572be02bb49bd"> 1578</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaefc3daf9db06d441115572be02bb49bd">BPCR</a>;          </div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga20602a2e34b3e4e97e07474e5ad9c22b"> 1579</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga20602a2e34b3e4e97e07474e5ad9c22b">AWCR</a>;          </div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7a7b8762321bdcdc8def7a6ace94a455"> 1580</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7a7b8762321bdcdc8def7a6ace94a455">TWCR</a>;          </div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga154e0514cfca7449156dd5a9133631ac"> 1581</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga154e0514cfca7449156dd5a9133631ac">GCR</a>;           </div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaadd4b8262474fe610f5414e1ff2fbcbe"> 1582</a></span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga502dd9d2d17025a90bdf968eb29827f2"> 1583</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga502dd9d2d17025a90bdf968eb29827f2">SRCR</a>;          </div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae3e85d4ed370a42e7fd46d059dffaaa8"> 1584</a></span>&#160;  uint32_t      RESERVED2[1];  </div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacf20a59c07d3e013d0207b1719b973b6"> 1585</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gacf20a59c07d3e013d0207b1719b973b6">BCCR</a>;          </div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gafffbe3c266a4f2bd842eb96103b65dac"> 1586</a></span>&#160;  uint32_t      RESERVED3[1];  </div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0ab6c92574cc246707aa1371e3c5cb85"> 1587</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0ab6c92574cc246707aa1371e3c5cb85">IER</a>;           </div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf"> 1588</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf">ISR</a>;           </div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7c7225eb9029a81f17b60cf4104eaffb"> 1589</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7c7225eb9029a81f17b60cf4104eaffb">ICR</a>;           </div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga74a5f74bb4f174bbda1e2dc3cce9f536"> 1590</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga74a5f74bb4f174bbda1e2dc3cce9f536">LIPCR</a>;         </div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf019d85ce2b876ee99d994a09de12ec3"> 1591</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf019d85ce2b876ee99d994a09de12ec3">CPSR</a>;          </div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6d6675f23322e241122468935ee60ed1"> 1592</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6d6675f23322e241122468935ee60ed1">CDSR</a>;         </div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;} <a class="code" href="../../d7/d3b/structLTDC__TypeDef.html">LTDC_TypeDef</a>;  </div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="../../d1/d08/structLTDC__Layer__TypeDef.html"> 1599</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;{  </div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9"> 1601</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9">CR</a>;            </div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9c72a83598a0ee20148f01a486f54ac0"> 1602</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9c72a83598a0ee20148f01a486f54ac0">WHPCR</a>;         </div><div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa3238d4c30b3ec500b2007bc061020db"> 1603</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa3238d4c30b3ec500b2007bc061020db">WVPCR</a>;         </div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1037f0255519c1c6c14af5b17a4de3ca"> 1604</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1037f0255519c1c6c14af5b17a4de3ca">CKCR</a>;          </div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga401b8bbdd7d666b112a747b1a6d163ae"> 1605</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga401b8bbdd7d666b112a747b1a6d163ae">PFCR</a>;          </div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf3708f47198ca52e0149584a8c382362"> 1606</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf3708f47198ca52e0149584a8c382362">CACR</a>;          </div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaaedb1dc65cb10a98f4c53f162b19bb39"> 1607</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaaedb1dc65cb10a98f4c53f162b19bb39">DCCR</a>;          </div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad597faecb079859e9cdb849c8cf78aec"> 1608</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad597faecb079859e9cdb849c8cf78aec">BFCR</a>;          </div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga69d1bd327c7b02f9a1c9372992939406"> 1609</a></span>&#160;  uint32_t      RESERVED0[2];  </div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345"> 1610</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">CFBAR</a>;         </div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae4673c5b4a2df7b770d82e43b1806ccf"> 1611</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae4673c5b4a2df7b770d82e43b1806ccf">CFBLR</a>;         </div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadbd3ad2a70d1578d630acfdb9a526320"> 1612</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadbd3ad2a70d1578d630acfdb9a526320">CFBLNR</a>;        </div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad08bb6a4577311f9dfcc7a3a15f0c7c9"> 1613</a></span>&#160;  uint32_t      RESERVED1[3];  </div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae4ce84d11912847542fcdc03ae337176"> 1614</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae4ce84d11912847542fcdc03ae337176">CLUTWR</a>;         </div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;} <a class="code" href="../../d1/d08/structLTDC__Layer__TypeDef.html">LTDC_Layer_TypeDef</a>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="../../d2/d83/structPWR__TypeDef.html"> 1622</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;{</div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac"> 1624</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">CR</a>;   </div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae17097e69c88b6c00033d6fb84a8182b"> 1625</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae17097e69c88b6c00033d6fb84a8182b">CSR</a>;  </div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;} <a class="code" href="../../d2/d83/structPWR__TypeDef.html">PWR_TypeDef</a>;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="../../d0/dea/structRCC__TypeDef.html"> 1632</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;{</div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabcb9ff48b9afb990283fefad0554b5b3"> 1634</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabcb9ff48b9afb990283fefad0554b5b3">CR</a>;            </div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2a7ccb4e23cb05a574f243f6278b7b26"> 1635</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2a7ccb4e23cb05a574f243f6278b7b26">PLLCFGR</a>;       </div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0721b1b729c313211126709559fad371"> 1636</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0721b1b729c313211126709559fad371">CFGR</a>;          </div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaeadf3a69dd5795db4638f71938704ff0"> 1637</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaeadf3a69dd5795db4638f71938704ff0">CIR</a>;           </div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad6abf71a348744aa3f2b7e8b214c1ca4"> 1638</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad6abf71a348744aa3f2b7e8b214c1ca4">AHB1RSTR</a>;      </div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga343e0230ded55920ff2a04fbde0e5bcd"> 1639</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga343e0230ded55920ff2a04fbde0e5bcd">AHB2RSTR</a>;      </div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga39a90d838fbd0b8515f03e4a1be6374f"> 1640</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga39a90d838fbd0b8515f03e4a1be6374f">AHB3RSTR</a>;      </div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga646631532167f3386763a2d10a881a04"> 1641</a></span>&#160;  uint32_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga646631532167f3386763a2d10a881a04">RESERVED0</a>;     </div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga600f4d6d592f43edb2fc653c5cba023a"> 1642</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga600f4d6d592f43edb2fc653c5cba023a">APB1RSTR</a>;      </div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4491ab20a44b70bf7abd247791676a59"> 1643</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4491ab20a44b70bf7abd247791676a59">APB2RSTR</a>;      </div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga291f9ae23a96c1bfbab257aad87597a5"> 1644</a></span>&#160;  uint32_t      RESERVED1[2];  </div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf58a7ad868f07f8759eac3e31b6fa79e"> 1645</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf58a7ad868f07f8759eac3e31b6fa79e">AHB1ENR</a>;       </div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf326cb98c318fc08894a8dd79c2c675f"> 1646</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf326cb98c318fc08894a8dd79c2c675f">AHB2ENR</a>;       </div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad4ea7be562b42e2ae1a84db44121195d"> 1647</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad4ea7be562b42e2ae1a84db44121195d">AHB3ENR</a>;       </div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga94cb7e7b923ebacab99c967d0f808235"> 1648</a></span>&#160;  uint32_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga94cb7e7b923ebacab99c967d0f808235">RESERVED2</a>;     </div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaec7622ba90341c9faf843d9ee54a759f"> 1649</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaec7622ba90341c9faf843d9ee54a759f">APB1ENR</a>;       </div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga619b4c22f630a269dfd0c331f90f6868"> 1650</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga619b4c22f630a269dfd0c331f90f6868">APB2ENR</a>;       </div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga74071ea325d6bc064817ed0a7a4d7def"> 1651</a></span>&#160;  uint32_t      RESERVED3[2];  </div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga89d6c21f02196b7f59bcc30c1061dd87"> 1652</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga89d6c21f02196b7f59bcc30c1061dd87">AHB1LPENR</a>;     </div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1de344446cba3f4dd15c56fbe20eb0dd"> 1653</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1de344446cba3f4dd15c56fbe20eb0dd">AHB2LPENR</a>;     </div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga95edda857c3725bfb410d3a4707edfd8"> 1654</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga95edda857c3725bfb410d3a4707edfd8">AHB3LPENR</a>;     </div><div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0f009e4bd1777ac1b86ca27e23361a0e"> 1655</a></span>&#160;  uint32_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0f009e4bd1777ac1b86ca27e23361a0e">RESERVED4</a>;     </div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5c8e710c40b642dcbf296201a7ecb2da"> 1656</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5c8e710c40b642dcbf296201a7ecb2da">APB1LPENR</a>;     </div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7e46c65220f00a6858a5b35b74a37b51"> 1657</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7e46c65220f00a6858a5b35b74a37b51">APB2LPENR</a>;     </div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf9159a971013ef0592be8be3e256a344"> 1658</a></span>&#160;  uint32_t      RESERVED5[2];  </div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga05be375db50e8c9dd24fb3bcf42d7cf1"> 1659</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">BDCR</a>;          </div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7e913b8bf59d4351e1f3d19387bd05b9"> 1660</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7e913b8bf59d4351e1f3d19387bd05b9">CSR</a>;           </div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga30cfd1a2f2eb931bacfd2be965e53d1b"> 1661</a></span>&#160;  uint32_t      RESERVED6[2];  </div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga52270ad1423c68cd536f62657bb669f5"> 1662</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga52270ad1423c68cd536f62657bb669f5">SSCGR</a>;         </div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac3beb02dccd9131d6ce55bb29c5fa69f"> 1663</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac3beb02dccd9131d6ce55bb29c5fa69f">PLLI2SCFGR</a>;    </div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac4b6f819b8e4f7981b998bd75dafcbce"> 1664</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac4b6f819b8e4f7981b998bd75dafcbce">PLLSAICFGR</a>;    </div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1"> 1665</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">DCKCFGR</a>;       </div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga744988eef66294323f32fdca172ad7ad"> 1666</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga744988eef66294323f32fdca172ad7ad">CKGATENR</a>;       <span class="comment">/* Only for STM32F412xG, STM32413_423xx and STM32F446xx devices */</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab93289a279c9809be3f93217722e4973"> 1667</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab93289a279c9809be3f93217722e4973">DCKCFGR2</a>;       <span class="comment">/* Only for STM32F410xx, STM32F412xG, STM32413_423xx and STM32F446xx devices */</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;} <a class="code" href="../../d0/dea/structRCC__TypeDef.html">RCC_TypeDef</a>;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="../../df/d35/structRTC__TypeDef.html"> 1675</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;{</div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2e8783857f8644a4eb80ebc51e1cba42"> 1677</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2e8783857f8644a4eb80ebc51e1cba42">TR</a>;      </div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8750eae683cb3d382476dc7cdcd92b96"> 1678</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8750eae683cb3d382476dc7cdcd92b96">DR</a>;      </div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga731d9209ce40dce6ea61fcc6f818c892"> 1679</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga731d9209ce40dce6ea61fcc6f818c892">CR</a>;      </div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5a7b104d80b48b5708b50cdc487d6a78"> 1680</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5a7b104d80b48b5708b50cdc487d6a78">ISR</a>;     </div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5f43a11e0873212f598e41db5f2dcf6a"> 1681</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5f43a11e0873212f598e41db5f2dcf6a">PRER</a>;    </div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad93017bb0a778a2aad9cd71211fc770a"> 1682</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad93017bb0a778a2aad9cd71211fc770a">WUTR</a>;    </div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2403d29b2bfffb734ebef6642c0d2724"> 1683</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2403d29b2bfffb734ebef6642c0d2724">CALIBR</a>;  </div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f"> 1684</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">ALRMAR</a>;  </div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9816616e1f00955c8982469d0dd9c953"> 1685</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9816616e1f00955c8982469d0dd9c953">ALRMBR</a>;  </div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad54765af56784498a3ae08686b79a1ff"> 1686</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad54765af56784498a3ae08686b79a1ff">WPR</a>;     </div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaefbd38be87117d1fced289bf9c534414"> 1687</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaefbd38be87117d1fced289bf9c534414">SSR</a>;     </div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6082856c9191f5003b6163c0d3afcaff"> 1688</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6082856c9191f5003b6163c0d3afcaff">SHIFTR</a>;  </div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1ddbb2a5eaa54ff43835026dec99ae1c"> 1689</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">TSTR</a>;    </div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa4633dbcdb5dd41a714020903fd67c82"> 1690</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa4633dbcdb5dd41a714020903fd67c82">TSDR</a>;    </div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1"> 1691</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">TSSSR</a>;   </div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaea66ea813830c2f3ff207464794397a4"> 1692</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaea66ea813830c2f3ff207464794397a4">CALR</a>;    </div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga498ecce9715c916dd09134fddd0072c0"> 1693</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga498ecce9715c916dd09134fddd0072c0">TAFCR</a>;   </div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1"> 1694</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">ALRMASSR</a>;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga249009cd672e7bcd52df1a41de4619e1"> 1695</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga249009cd672e7bcd52df1a41de4619e1">ALRMBSSR</a>;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga09936292ef8d82974b55a03a1080534e"> 1696</a></span>&#160;  uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga09936292ef8d82974b55a03a1080534e">RESERVED7</a>;    </div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab32c76ca1f3bd0f0f46d42c2dfa74524"> 1697</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">BKP0R</a>;   </div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5439bfca3708c6b8be6a74626f06111f"> 1698</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5439bfca3708c6b8be6a74626f06111f">BKP1R</a>;   </div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa845c401b24d2ef1049f489f26d35626"> 1699</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa845c401b24d2ef1049f489f26d35626">BKP2R</a>;   </div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac3802c3b17482a0667fb34ddd1863434"> 1700</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac3802c3b17482a0667fb34ddd1863434">BKP3R</a>;   </div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6131b2f2896c122cf223206e4cfd2bd0"> 1701</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6131b2f2896c122cf223206e4cfd2bd0">BKP4R</a>;   </div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0f3a33de81247ec5729e400a1261f917"> 1702</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0f3a33de81247ec5729e400a1261f917">BKP5R</a>;   </div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga766e2071c5826e3a299ae1cd5bbf06f7"> 1703</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga766e2071c5826e3a299ae1cd5bbf06f7">BKP6R</a>;   </div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9934af6ae6b3f5660204d48ceb2f3192"> 1704</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9934af6ae6b3f5660204d48ceb2f3192">BKP7R</a>;   </div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0e7fca11f1c953270ee0ee6028860add"> 1705</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0e7fca11f1c953270ee0ee6028860add">BKP8R</a>;   </div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabadf1ac26350bf00575428be6a05708b"> 1706</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabadf1ac26350bf00575428be6a05708b">BKP9R</a>;   </div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5feba3d5adae3f234b3d172459163c5a"> 1707</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5feba3d5adae3f234b3d172459163c5a">BKP10R</a>;  </div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8fef38e1e122778601e18f5b757c037a"> 1708</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8fef38e1e122778601e18f5b757c037a">BKP11R</a>;  </div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6606b5d249f923aa15ab74b382cbaf7e"> 1709</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6606b5d249f923aa15ab74b382cbaf7e">BKP12R</a>;  </div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga138903d4681455a660dccbaf3409263d"> 1710</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga138903d4681455a660dccbaf3409263d">BKP13R</a>;  </div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadaae50f5c3213014fb9818eaee389676"> 1711</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadaae50f5c3213014fb9818eaee389676">BKP14R</a>;  </div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga797f43f9cc1858baebd1799be288dff6"> 1712</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga797f43f9cc1858baebd1799be288dff6">BKP15R</a>;  </div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga181ad73082bde7d74010aac16bd373fc"> 1713</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga181ad73082bde7d74010aac16bd373fc">BKP16R</a>;  </div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga90a305a8e00b357f28daef5041e5a8b1"> 1714</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga90a305a8e00b357f28daef5041e5a8b1">BKP17R</a>;  </div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga171288f82cab2623832de779fb435d74"> 1715</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga171288f82cab2623832de779fb435d74">BKP18R</a>;  </div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga993f54e8feff9254f795dfd3e000fc55"> 1716</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga993f54e8feff9254f795dfd3e000fc55">BKP19R</a>;  </div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;} <a class="code" href="../../df/d35/structRTC__TypeDef.html">RTC_TypeDef</a>;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="../../d3/db2/structSAI__TypeDef.html"> 1724</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;{</div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gada6999b49bbe697c1dd5fdabc9bad7f4"> 1726</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gada6999b49bbe697c1dd5fdabc9bad7f4">GCR</a>;      </div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;} <a class="code" href="../../d3/db2/structSAI__TypeDef.html">SAI_TypeDef</a>;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="../../df/d07/structSAI__Block__TypeDef.html"> 1729</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;{</div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8935f3f22c733c1cb5a05cecf3cfa38c"> 1731</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8935f3f22c733c1cb5a05cecf3cfa38c">CR1</a>;      </div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad9976416e6199c8c1f7bcdabe20e4bd2"> 1732</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad9976416e6199c8c1f7bcdabe20e4bd2">CR2</a>;      </div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga56001d4b130f392c99dde9a06379af96"> 1733</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga56001d4b130f392c99dde9a06379af96">FRCR</a>;     </div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaaef957d89b76c3fa2c09ff61ee0db11d"> 1734</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaaef957d89b76c3fa2c09ff61ee0db11d">SLOTR</a>;    </div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaefcc864961c2bb0465e2ced3bd8b4a14"> 1735</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaefcc864961c2bb0465e2ced3bd8b4a14">IMR</a>;      </div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad1505a32bdca9a2f8da708c7372cdafc"> 1736</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad1505a32bdca9a2f8da708c7372cdafc">SR</a>;       </div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga52dffdfbe572129cc142023f3daeeffe"> 1737</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga52dffdfbe572129cc142023f3daeeffe">CLRFR</a>;    </div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9217ce4fb1e7e16dc0ead8523a6c045a"> 1738</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9217ce4fb1e7e16dc0ead8523a6c045a">DR</a>;       </div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;} <a class="code" href="../../df/d07/structSAI__Block__TypeDef.html">SAI_Block_TypeDef</a>;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="../../d0/d77/structSDIO__TypeDef.html"> 1745</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;{</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7c156bc55f6d970a846a459d57a9e940"> 1747</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7c156bc55f6d970a846a459d57a9e940">POWER</a>;          </div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaeb1e30ce2038628e45264f75e5e926bb"> 1748</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaeb1e30ce2038628e45264f75e5e926bb">CLKCR</a>;          </div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3e24392875e98cd09043e54a0990ab7a"> 1749</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3e24392875e98cd09043e54a0990ab7a">ARG</a>;            </div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabbbdc3174e12dab21123d746d65f345d"> 1750</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabbbdc3174e12dab21123d746d65f345d">CMD</a>;            </div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9d881ed6c2fdecf77e872bcc6b404774"> 1751</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9d881ed6c2fdecf77e872bcc6b404774">RESPCMD</a>;        </div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2b6f1ca5a5a50f8ef5417fe7be22553c"> 1752</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2b6f1ca5a5a50f8ef5417fe7be22553c">RESP1</a>;          </div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9228c8a38c07c508373644220dd322f0"> 1753</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9228c8a38c07c508373644220dd322f0">RESP2</a>;          </div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga70f3e911570bd326bff852664fd8a7d5"> 1754</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga70f3e911570bd326bff852664fd8a7d5">RESP3</a>;          </div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac7b45c7672922d38ffb0a1415a122716"> 1755</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#gac7b45c7672922d38ffb0a1415a122716">RESP4</a>;          </div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5af1984c7c00890598ca74fc85449f9f"> 1756</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5af1984c7c00890598ca74fc85449f9f">DTIMER</a>;         </div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa98ab507ed05468ca4baccd1731231cd"> 1757</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa98ab507ed05468ca4baccd1731231cd">DLEN</a>;           </div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga801519a7af801ad43b88007bf4e2e906"> 1758</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga801519a7af801ad43b88007bf4e2e906">DCTRL</a>;          </div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0366564e2795952d520c0de4be70020f"> 1759</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0366564e2795952d520c0de4be70020f">DCOUNT</a>;         </div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6b917b09c127e77bd3128bbe19a00499"> 1760</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6b917b09c127e77bd3128bbe19a00499">STA</a>;            </div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae3c052b85cc438d2b3069f99620e5139"> 1761</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae3c052b85cc438d2b3069f99620e5139">ICR</a>;            </div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9a08e405ab985c60ff9031025ab37d31"> 1762</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9a08e405ab985c60ff9031025ab37d31">MASK</a>;           </div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga33cb9d9c17ad0f0c3071cac5e75297a9"> 1763</a></span>&#160;  uint32_t      RESERVED0[2];   </div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae30d52b6556f5d17db8e5cfd2641e7b4"> 1764</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t  <a class="code" href="../../dd/d3b/group__CMSIS.html#gae30d52b6556f5d17db8e5cfd2641e7b4">FIFOCNT</a>;        </div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4017b35303754e115249d3c75bdf6894"> 1765</a></span>&#160;  uint32_t      RESERVED1[13];  </div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab4757027388ea3a0a6f114d7de2ed4cf"> 1766</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab4757027388ea3a0a6f114d7de2ed4cf">FIFO</a>;           </div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;} <a class="code" href="../../d0/d77/structSDIO__TypeDef.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="../../db/d58/structSPI__TypeDef.html"> 1773</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;{</div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1e398155ddd013fcdd41309b4bd0bd5f"> 1775</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1e398155ddd013fcdd41309b4bd0bd5f">CR1</a>;        </div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7f16c40933b8a713085436be72d30a46"> 1776</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7f16c40933b8a713085436be72d30a46">RESERVED0</a>;  </div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac891e34644b8dc27bacc906cfd18b235"> 1777</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac891e34644b8dc27bacc906cfd18b235">CR2</a>;        </div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1b7a800c0f56532a431b19cf868e4102"> 1778</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1b7a800c0f56532a431b19cf868e4102">RESERVED1</a>;  </div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga017d7d54a7bf1925facea6b5e02fec83"> 1779</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga017d7d54a7bf1925facea6b5e02fec83">SR</a>;         </div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga09ce56649bb5477e2fcf3e92bca8f735"> 1780</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga09ce56649bb5477e2fcf3e92bca8f735">RESERVED2</a>;  </div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae192c943732b6ab5e5611e860cc05544"> 1781</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae192c943732b6ab5e5611e860cc05544">DR</a>;         </div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaeb1d1d561f1d51232369197fa7acb53a"> 1782</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaeb1d1d561f1d51232369197fa7acb53a">RESERVED3</a>;  </div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga353c64e49ec9ae93b950668941f41175"> 1783</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga353c64e49ec9ae93b950668941f41175">CRCPR</a>;      </div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga20e3ac1445ed1e7a9792ca492c46a73a"> 1784</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga20e3ac1445ed1e7a9792ca492c46a73a">RESERVED4</a>;  </div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab53da6fb851d911ae0b1166be2cfe48a"> 1785</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab53da6fb851d911ae0b1166be2cfe48a">RXCRCR</a>;     </div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab63440e38c7872a8ed11fb2d8d94714e"> 1786</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gab63440e38c7872a8ed11fb2d8d94714e">RESERVED5</a>;  </div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3c0c1be66bc0a1846274a7511f4a36f5"> 1787</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3c0c1be66bc0a1846274a7511f4a36f5">TXCRCR</a>;     </div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0870177921541602a44f744f1b66e823"> 1788</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0870177921541602a44f744f1b66e823">RESERVED6</a>;  </div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga20a4775ce461eec0d9a437bed464c0a5"> 1789</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga20a4775ce461eec0d9a437bed464c0a5">I2SCFGR</a>;    </div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga98df0a538eb077b2cfc5194eda200f1b"> 1790</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga98df0a538eb077b2cfc5194eda200f1b">RESERVED7</a>;  </div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaecee11b0d2e534b5243e9db6a0e10026"> 1791</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaecee11b0d2e534b5243e9db6a0e10026">I2SPR</a>;      </div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0ffe762827b71caff20c75bf105387f6"> 1792</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0ffe762827b71caff20c75bf105387f6">RESERVED8</a>;  </div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;} <a class="code" href="../../db/d58/structSPI__TypeDef.html">SPI_TypeDef</a>;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;{</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   CR;           </div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   IMR;          </div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  uint16_t        RESERVED0;    </div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   SR;           </div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   IFCR;         </div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  uint16_t        RESERVED1;    </div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   DR;           </div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   CSR;          </div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;   <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  DIR;          </div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  uint16_t        RESERVED2;    </div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;} SPDIFRX_TypeDef;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;{</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;      </div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;      </div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLR;      </div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;      </div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;       </div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ABR;      </div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;       </div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMKR;    </div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSMAR;    </div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIR;      </div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPTR;     </div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;} QUADSPI_TypeDef;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;{</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   CR;           </div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   IMR;          </div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  uint16_t        RESERVED0;    </div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   SR;           </div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t   IFCR;         </div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  uint16_t        RESERVED1;    </div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   DR;           </div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t   CSR;          </div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;   <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  DIR;          </div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  uint16_t        RESERVED2;    </div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;} SPDIF_TypeDef;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="../../d6/d12/structTIM__TypeDef.html"> 1859</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;{</div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga410988826004fdd21d55071215144ba9"> 1861</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga410988826004fdd21d55071215144ba9">CR1</a>;         </div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga88caad1e82960cc6df99d935ece26c1b"> 1862</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga88caad1e82960cc6df99d935ece26c1b">RESERVED0</a>;   </div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga954eb69fd4e2e6b43ba6c80986f691d8"> 1863</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;         </div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e"> 1864</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">RESERVED1</a>;   </div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga476012f1b4567ffc21ded0b5fd50985e"> 1865</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;        </div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf62f86f55f2a387518f3de10d916eb7c"> 1866</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf62f86f55f2a387518f3de10d916eb7c">RESERVED2</a>;   </div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga25b145e57a694bb384eee08fcd107c3a"> 1867</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a>;        </div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8f952613a22049f3ea2b50b7e0d10472"> 1868</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8f952613a22049f3ea2b50b7e0d10472">RESERVED3</a>;   </div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf686e22c1792dc59dfeffe451d47cf13"> 1869</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a>;          </div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga36afe894c9b0878347d0c038c80e4c22"> 1870</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga36afe894c9b0878347d0c038c80e4c22">RESERVED4</a>;   </div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga724fd21b7131fb9ac78c1b661dee3a8d"> 1871</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga724fd21b7131fb9ac78c1b661dee3a8d">EGR</a>;         </div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga15944db86d7a7a69db35512f68eca15c"> 1872</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga15944db86d7a7a69db35512f68eca15c">RESERVED5</a>;   </div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9094f9bb312461d2fc1499f5f8d91c64"> 1873</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;       </div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7fd09a4911f813464a454b507832a0b9"> 1874</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7fd09a4911f813464a454b507832a0b9">RESERVED6</a>;   </div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga22bb9f39aae46365d3ec3c5973f90039"> 1875</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;       </div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4157fa8f6e188281292f019ea24f5599"> 1876</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4157fa8f6e188281292f019ea24f5599">RESERVED7</a>;   </div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2a7ebf9d3041dc20da591668d916f5bc"> 1877</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;        </div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac708e4f0f142ac14d7e1c46778ed6f96"> 1878</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gac708e4f0f142ac14d7e1c46778ed6f96">RESERVED8</a>;   </div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6fdd2a7fb88d28670b472aaac0d9d262"> 1879</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;         </div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad58e05db30d309608402a69d87c36505"> 1880</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad58e05db30d309608402a69d87c36505">PSC</a>;         </div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6754dd714ff0885e8e511977d2f393ce"> 1881</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6754dd714ff0885e8e511977d2f393ce">RESERVED9</a>;   </div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6a42766a6ca3c7fe10a810ebd6b9d627"> 1882</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>;         </div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa6957ece6ee709031ab5241d6019fcce"> 1883</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa6957ece6ee709031ab5241d6019fcce">RCR</a>;         </div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab0e228ff39a37b472aa48ba3afd18333"> 1884</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gab0e228ff39a37b472aa48ba3afd18333">RESERVED10</a>;  </div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0dd9c06729a5eb6179c6d0d60faca7ed"> 1885</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;        </div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4d1171e9a61538424b8ef1f2571986d0"> 1886</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;        </div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac83441bfb8d0287080dcbd945a272a74"> 1887</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a>;        </div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5ba381c3f312fdf5e0b4119641b3b0aa"> 1888</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;        </div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga32bbedb8b418359c6873375ec949cf8b"> 1889</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga32bbedb8b418359c6873375ec949cf8b">BDTR</a>;        </div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga7a96436f300141eb48768ffa90ee6e71"> 1890</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga7a96436f300141eb48768ffa90ee6e71">RESERVED11</a>;  </div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad3186a43824621f049e7eff37c88ad4e"> 1891</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad3186a43824621f049e7eff37c88ad4e">DCR</a>;         </div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga994061b8b26ae9b2e8ddb981cb3eec11"> 1892</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga994061b8b26ae9b2e8ddb981cb3eec11">RESERVED12</a>;  </div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"> 1893</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">DMAR</a>;        </div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5a831b0a42a5428fbbfd550b7a9c8108"> 1894</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5a831b0a42a5428fbbfd550b7a9c8108">RESERVED13</a>;  </div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga145760563b46fcdeedddf7c92ee68d61"> 1895</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga145760563b46fcdeedddf7c92ee68d61">OR</a>;          </div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga548510ebbe395a3947dbbc49fcccec0d"> 1896</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga548510ebbe395a3947dbbc49fcccec0d">RESERVED14</a>;  </div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;} <a class="code" href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="../../d1/d3e/structUSART__TypeDef.html"> 1903</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;{</div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3f1fd9f0c004d3087caeba4815faa41c"> 1905</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3f1fd9f0c004d3087caeba4815faa41c">SR</a>;         </div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga84ccd64c74c8dbc78b94172ce759de10"> 1906</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga84ccd64c74c8dbc78b94172ce759de10">RESERVED0</a>;  </div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaccee34aaec89aad4aeef512bba173ae5"> 1907</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaccee34aaec89aad4aeef512bba173ae5">DR</a>;         </div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6d78680272a465db0ee43eba4e9c54f3"> 1908</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6d78680272a465db0ee43eba4e9c54f3">RESERVED1</a>;  </div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2044eb2a0a8a731400d309741bceb2f7"> 1909</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2044eb2a0a8a731400d309741bceb2f7">BRR</a>;        </div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf2b7924854e56d0ebd3e8699dfd0e369"> 1910</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf2b7924854e56d0ebd3e8699dfd0e369">RESERVED2</a>;  </div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga5de50313b1437f7f926093f00902d37a"> 1911</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga5de50313b1437f7f926093f00902d37a">CR1</a>;        </div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga158066c974911c14efd7ea492ea31137"> 1912</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga158066c974911c14efd7ea492ea31137">RESERVED3</a>;  </div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2a494156d185762e4596696796c393bc"> 1913</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2a494156d185762e4596696796c393bc">CR2</a>;        </div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6ac527c7428ad8807a7740c1f33f0351"> 1914</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6ac527c7428ad8807a7740c1f33f0351">RESERVED4</a>;  </div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2b9d1df38cb1d745305c8190a8707a0f"> 1915</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2b9d1df38cb1d745305c8190a8707a0f">CR3</a>;        </div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa893512291681dfbecc5baa899cfafbf"> 1916</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa893512291681dfbecc5baa899cfafbf">RESERVED5</a>;  </div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gabe51502097b1fd281d0a2a1b157d769e"> 1917</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gabe51502097b1fd281d0a2a1b157d769e">GTPR</a>;       </div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacd89bb1cba0381c2be8a551e6d14e9f7"> 1918</a></span>&#160;  uint16_t      <a class="code" href="../../dd/d3b/group__CMSIS.html#gacd89bb1cba0381c2be8a551e6d14e9f7">RESERVED6</a>;  </div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;} <a class="code" href="../../d1/d3e/structUSART__TypeDef.html">USART_TypeDef</a>;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="../../d5/d99/structWWDG__TypeDef.html"> 1925</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;{</div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4caf530d45f7428c9700d9c0057135f8"> 1927</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4caf530d45f7428c9700d9c0057135f8">CR</a>;   </div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadcd6a7e5d75022e46ce60291f4b8544c"> 1928</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadcd6a7e5d75022e46ce60291f4b8544c">CFR</a>;  </div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga15655cda4854cc794db1f27b3c0bba38"> 1929</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga15655cda4854cc794db1f27b3c0bba38">SR</a>;   </div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;} <a class="code" href="../../d5/d99/structWWDG__TypeDef.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="../../d2/de2/structCRYP__TypeDef.html"> 1936</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;{</div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga65da2a40a06c5c391cbe346dbaa5380c"> 1938</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga65da2a40a06c5c391cbe346dbaa5380c">CR</a>;         </div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1d5cabaf9aea97e1b6f08352bc249094"> 1939</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1d5cabaf9aea97e1b6f08352bc249094">SR</a>;         </div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab478a4717a3fa209b9c060ecaf70c9a1"> 1940</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab478a4717a3fa209b9c060ecaf70c9a1">DR</a>;         </div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga0b3e1f1551d11a01f7b2356e91281e7d"> 1941</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga0b3e1f1551d11a01f7b2356e91281e7d">DOUT</a>;       </div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad525241894427fc83a16e3370bb5b1d8"> 1942</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad525241894427fc83a16e3370bb5b1d8">DMACR</a>;      </div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3ee13f960f6631c574b1018c97f95925"> 1943</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3ee13f960f6631c574b1018c97f95925">IMSCR</a>;      </div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga04be1b2f14a37aed1deff4d57e6261dd"> 1944</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga04be1b2f14a37aed1deff4d57e6261dd">RISR</a>;       </div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa807ff93c7ce98e9d13cbc52d245770f"> 1945</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa807ff93c7ce98e9d13cbc52d245770f">MISR</a>;       </div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9dc2c37bda5dd59196c295be21c1f88b"> 1946</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga9dc2c37bda5dd59196c295be21c1f88b">K0LR</a>;       </div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2a1fdc979620667cc9c40c5caa5cd6ba"> 1947</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2a1fdc979620667cc9c40c5caa5cd6ba">K0RR</a>;       </div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga816fc42432d8064efbf944430e45050d"> 1948</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga816fc42432d8064efbf944430e45050d">K1LR</a>;       </div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga496e0b1dee706ce76274ae74ee4e8095"> 1949</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga496e0b1dee706ce76274ae74ee4e8095">K1RR</a>;       </div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaa0dc0e8f97e7b7333083c1429c41bca8"> 1950</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaa0dc0e8f97e7b7333083c1429c41bca8">K2LR</a>;       </div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga96ef270d5244bd331fb8db5b0deffb4a"> 1951</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga96ef270d5244bd331fb8db5b0deffb4a">K2RR</a>;       </div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga39e099c27b2be81a03c09810f390454b"> 1952</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga39e099c27b2be81a03c09810f390454b">K3LR</a>;       </div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga1c3230419aed39ab61263b87547cbc3e"> 1953</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga1c3230419aed39ab61263b87547cbc3e">K3RR</a>;       </div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3b9c6cf4e4ef58624504b08a5fc2242d"> 1954</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3b9c6cf4e4ef58624504b08a5fc2242d">IV0LR</a>;      </div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4d6479478d84d3b85dcebb667ad963de"> 1955</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4d6479478d84d3b85dcebb667ad963de">IV0RR</a>;      </div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8d837d2677d8ca1d8ed8bc018d6bb176"> 1956</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8d837d2677d8ca1d8ed8bc018d6bb176">IV1LR</a>;      </div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaca99392151eb711971f5260ca675c81b"> 1957</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaca99392151eb711971f5260ca675c81b">IV1RR</a>;      </div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga926db5a8be35fdd38102fb4b9d3a12ed"> 1958</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga926db5a8be35fdd38102fb4b9d3a12ed">CSGCMCCM0R</a>; </div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4851d377da2a935b55cb832befef6b4e"> 1959</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4851d377da2a935b55cb832befef6b4e">CSGCMCCM1R</a>; </div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gad79968d5d5f78b8092c4de4e2c2c667b"> 1960</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gad79968d5d5f78b8092c4de4e2c2c667b">CSGCMCCM2R</a>; </div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4b7a644727bdc5f4c18d546968a61012"> 1961</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4b7a644727bdc5f4c18d546968a61012">CSGCMCCM3R</a>; </div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gae78c4644295e025c55630d78f11e4b1f"> 1962</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gae78c4644295e025c55630d78f11e4b1f">CSGCMCCM4R</a>; </div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4ec4296951d313a1cf46367832752701"> 1963</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4ec4296951d313a1cf46367832752701">CSGCMCCM5R</a>; </div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2f9c622eea7f715471d37025beed5a46"> 1964</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2f9c622eea7f715471d37025beed5a46">CSGCMCCM6R</a>; </div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga2798980d0154fe0dfadc7419655f8c49"> 1965</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga2798980d0154fe0dfadc7419655f8c49">CSGCMCCM7R</a>; </div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac981185bb8c7a4c3cf75e25b06741ac3"> 1966</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac981185bb8c7a4c3cf75e25b06741ac3">CSGCM0R</a>;    </div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga6b3c0b0492c1941412dbe5abd1f64566"> 1967</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga6b3c0b0492c1941412dbe5abd1f64566">CSGCM1R</a>;    </div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga3b14b272307919449e84c96247e92dff"> 1968</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga3b14b272307919449e84c96247e92dff">CSGCM2R</a>;    </div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga040ae185cd8181a78b40d0115466405b"> 1969</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga040ae185cd8181a78b40d0115466405b">CSGCM3R</a>;    </div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab656f3f8c56857eb0b6ac5a3897254c5"> 1970</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab656f3f8c56857eb0b6ac5a3897254c5">CSGCM4R</a>;    </div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga064e623ceccfdb07a7857aa20273dd33"> 1971</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga064e623ceccfdb07a7857aa20273dd33">CSGCM5R</a>;    </div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gaf4b7c440d7156226fd2788c366b9eaba"> 1972</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gaf4b7c440d7156226fd2788c366b9eaba">CSGCM6R</a>;    </div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadc9500a1222f448f5598e39a5998883f"> 1973</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadc9500a1222f448f5598e39a5998883f">CSGCM7R</a>;    </div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;} <a class="code" href="../../d2/de2/structCRYP__TypeDef.html">CRYP_TypeDef</a>;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="../../d3/dc4/structHASH__TypeDef.html"> 1980</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;{</div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gadba940f3265121b77f9304b1843010ea"> 1982</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gadba940f3265121b77f9304b1843010ea">CR</a>;               </div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gac4f283960465f7a1d318ed66d4b88f74"> 1983</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gac4f283960465f7a1d318ed66d4b88f74">DIN</a>;              </div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4b07bc8eb36129062d3f331921316d66"> 1984</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4b07bc8eb36129062d3f331921316d66">STR</a>;              </div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gacb0d3ac4cdf8c478ca0ffeebadc04840"> 1985</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[5];            </div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga01011d00eb28b8798af8c5dfedf6f35d"> 1986</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga01011d00eb28b8798af8c5dfedf6f35d">IMR</a>;              </div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga8af8c27ac134cbeb13af4e4e856de537"> 1987</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga8af8c27ac134cbeb13af4e4e856de537">SR</a>;               </div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga9f95e7cb8f85cae58cc429e14e96f663"> 1988</a></span>&#160;       uint32_t RESERVED[52];     </div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4a5c1f1632eefa894a966313663e9337"> 1989</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR[54];          </div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;} <a class="code" href="../../d3/dc4/structHASH__TypeDef.html">HASH_TypeDef</a>;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="../../df/d41/structHASH__DIGEST__TypeDef.html"> 1996</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;{</div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga13ebb694ffb07e21fb7869e4006f41c5"> 1998</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HR[8];     </div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;} <a class="code" href="../../df/d41/structHASH__DIGEST__TypeDef.html">HASH_DIGEST_TypeDef</a>;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="../../d3/d8a/structRNG__TypeDef.html"> 2005</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;{</div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#gab422a7aeea33d29d0f8b841bb461e3a8"> 2007</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#gab422a7aeea33d29d0f8b841bb461e3a8">CR</a>;  </div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga4e4c38cd6a078fea5f9fa5e31bc0d326"> 2008</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga4e4c38cd6a078fea5f9fa5e31bc0d326">SR</a>;  </div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="../../dd/d3b/group__CMSIS.html#ga89f3352fb11cca430aaecc0c9b49c6d3"> 2009</a></span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="../../dd/d3b/group__CMSIS.html#ga89f3352fb11cca430aaecc0c9b49c6d3">DR</a>;  </div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;} <a class="code" href="../../d3/d8a/structRNG__TypeDef.html">RNG_TypeDef</a>;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;{</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;         </div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;         </div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;         </div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;        </div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;          </div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMP;         </div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;} LPTIM_TypeDef;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 2037</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gabea1f1810ebeac402164b42ab54bcdf9"> 2038</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BASE       ((uint32_t)0x10000000) </span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd"> 2039</a></span>&#160;<span class="preprocessor">#define SRAM1_BASE            ((uint32_t)0x20000000) </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) </span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gadbb42a3d0a8a90a79d2146e4014241b1"> 2041</a></span>&#160;<span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x2001C000) </span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gadb41012a2428a526d7ee5ff0f61d2344"> 2042</a></span>&#160;<span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20020000) </span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#elif defined(STM32F469_479xx)</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x20028000) </span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define SRAM3_BASE            ((uint32_t)0x20030000) </span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#elif defined(STM32F413_423xx)</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define SRAM2_BASE            ((uint32_t)0x20040000) </span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F411xE || STM32F410xx || STM32F412xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx ||  STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0"> 2050</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga52e57051bdf8909222b36e5408a48f32"> 2051</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BASE          ((uint32_t)0x40024000) </span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed"> 2054</a></span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define FMC_R_BASE            ((uint32_t)0xA0000000) </span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define QSPI_R_BASE           ((uint32_t)0xA0001000) </span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf98d1f99ecd952ee59e80b345d835bb0"> 2065</a></span>&#160;<span class="preprocessor">#define CCMDATARAM_BB_BASE    ((uint32_t)0x12000000) </span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c"> 2066</a></span>&#160;<span class="preprocessor">#define SRAM1_BB_BASE         ((uint32_t)0x22000000) </span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac33cb6edadf184ab9860d77089503922"> 2068</a></span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22380000) </span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaebfa4db60f9ac39c7c7f3fed98090410"> 2069</a></span>&#160;<span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22400000) </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#elif defined(STM32F469_479xx)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22500000) </span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define SRAM3_BB_BASE         ((uint32_t)0x22600000) </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#elif defined(STM32F413_423xx)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define SRAM2_BB_BASE         ((uint32_t)0x22800000) </span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* STM32F411xE || STM32F410xx || STM32F412xG */</span><span class="preprocessor"></span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx ||  STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a"> 2077</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaee19a30c9fa326bb10b547e4eaf4e250"> 2078</a></span>&#160;<span class="preprocessor">#define BKPSRAM_BB_BASE       ((uint32_t)0x42480000) </span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc"> 2081</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454"> 2082</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb"> 2086</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb"> 2087</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000)</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4"> 2088</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000)</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46"> 2089</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000)</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5"> 2092</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a"> 2093</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d"> 2094</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e"> 2095</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac"> 2096</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387"> 2097</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd"> 2101</a></span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590"> 2102</a></span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8"> 2103</a></span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022"> 2104</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62"> 2105</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55"> 2106</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaa5f7b241ed5b756decd835300c9e7bc9"> 2107</a></span>&#160;<span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400)</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86"> 2108</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162"> 2109</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)                              </span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define SPDIFRX_BASE          (APB1PERIPH_BASE + 0x4000)</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga89b61d6e6b09e94f3fccb7bef34e0263"> 2113</a></span>&#160;<span class="preprocessor">#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090"> 2114</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251"> 2115</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 2116</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a"> 2117</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3"> 2118</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d"> 2119</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga4e8b9198748235a1729e1e8f8f24983b"> 2120</a></span>&#160;<span class="preprocessor">#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00)</span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">#define FMPI2C1_BASE          (APB1PERIPH_BASE + 0x6000)</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 2124</a></span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1"> 2125</a></span>&#160;<span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define CAN3_BASE             (APB1PERIPH_BASE + 0x6C00)</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x6C00)</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a"> 2132</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38"> 2133</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3150e4b10ec876c0b20f22de12a8fa40"> 2134</a></span>&#160;<span class="preprocessor">#define UART7_BASE            (APB1PERIPH_BASE + 0x7800)</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac9c6cd59a248941d9d2462ab21a2346e"> 2135</a></span>&#160;<span class="preprocessor">#define UART8_BASE            (APB1PERIPH_BASE + 0x7C00)</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a"> 2138</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db"> 2139</a></span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d"> 2140</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gade4d3907fd0387ee832f426f52d568bb"> 2141</a></span>&#160;<span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga64b2f176e780697154032c4bb1699571"> 2142</a></span>&#160;<span class="preprocessor">#define UART9_BASE            (APB2PERIPH_BASE + 0x1800U)</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga9bca806fe1f6787fc437cf5c59f7c23f"> 2143</a></span>&#160;<span class="preprocessor">#define UART10_BASE           (APB2PERIPH_BASE + 0x1C00U)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91"> 2144</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6"> 2145</a></span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2100)</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82"> 2146</a></span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x2200)</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad06cb9e5985bd216a376f26f22303cd6"> 2147</a></span>&#160;<span class="preprocessor">#define ADC_BASE              (APB2PERIPH_BASE + 0x2300)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52"> 2148</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 2149</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac5cfaedf263cee1e79554665f921c708"> 2150</a></span>&#160;<span class="preprocessor">#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400)</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga62246020bf3b34b6a4d8d0e84ec79d3d"> 2151</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061"> 2152</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08"> 2153</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000)</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a"> 2154</a></span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d"> 2155</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa"> 2156</a></span>&#160;<span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf69c602bd348dc0aa1b4e829e40ebb70"> 2157</a></span>&#160;<span class="preprocessor">#define SPI6_BASE             (APB2PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga24c1053b754946b512f9c31123e09d21"> 2158</a></span>&#160;<span class="preprocessor">#define SAI1_BASE             (APB2PERIPH_BASE + 0x5800)</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga31f72e5e5d7aea23bc8a5191bc32e900"> 2159</a></span>&#160;<span class="preprocessor">#define SAI1_Block_A_BASE     (SAI1_BASE + 0x004)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gacdb59b321830def8c7a57c154178bc48"> 2160</a></span>&#160;<span class="preprocessor">#define SAI1_Block_B_BASE     (SAI1_BASE + 0x024)</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define SAI2_BASE             (APB2PERIPH_BASE + 0x5C00)</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define SAI2_Block_A_BASE     (SAI2_BASE + 0x004)</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define SAI2_Block_B_BASE     (SAI2_BASE + 0x024)</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac6e45c39fafa3e82cdedbf447b461704"> 2166</a></span>&#160;<span class="preprocessor">#define LTDC_BASE             (APB2PERIPH_BASE + 0x6800)</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga81a2641d0a8e698f32b160b2d20d070b"> 2167</a></span>&#160;<span class="preprocessor">#define LTDC_Layer1_BASE      (LTDC_BASE + 0x84)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga696614b764a3820d9f9560a0eec1e111"> 2168</a></span>&#160;<span class="preprocessor">#define LTDC_Layer2_BASE      (LTDC_BASE + 0x104)</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define DSI_BASE              (APB2PERIPH_BASE + 0x6C00)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define DFSDM1_BASE           (APB2PERIPH_BASE + 0x6000)</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define DFSDM1_Channel0_BASE  (DFSDM1_BASE + 0x00)</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define DFSDM1_Channel1_BASE  (DFSDM1_BASE + 0x20)</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define DFSDM1_Channel2_BASE  (DFSDM1_BASE + 0x40)</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define DFSDM1_Channel3_BASE  (DFSDM1_BASE + 0x60)</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define DFSDM1_Filter0_BASE   (DFSDM1_BASE + 0x100)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define DFSDM1_Filter1_BASE   (DFSDM1_BASE + 0x180)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define DFSDM1_0              ((DFSDM_TypeDef *) DFSDM1_Filter0_BASE)</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define DFSDM1_1              ((DFSDM_TypeDef *) DFSDM1_Filter1_BASE)</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="comment">/* Legacy Defines */</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define DFSDM0                DFSDM1_0              </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define DFSDM1                DFSDM1_1              </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define DFSDM2_BASE           (APB2PERIPH_BASE + 0x6400U)</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define DFSDM2_Channel0_BASE  (DFSDM2_BASE + 0x00U)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define DFSDM2_Channel1_BASE  (DFSDM2_BASE + 0x20U)</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define DFSDM2_Channel2_BASE  (DFSDM2_BASE + 0x40U)</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define DFSDM2_Channel3_BASE  (DFSDM2_BASE + 0x60U)</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define DFSDM2_Channel4_BASE  (DFSDM2_BASE + 0x80U)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define DFSDM2_Channel5_BASE  (DFSDM2_BASE + 0xA0U)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define DFSDM2_Channel6_BASE  (DFSDM2_BASE + 0xC0U)</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define DFSDM2_Channel7_BASE  (DFSDM2_BASE + 0xE0U)</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define DFSDM2_Filter0_BASE   (DFSDM2_BASE + 0x100U)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define DFSDM2_Filter1_BASE   (DFSDM2_BASE + 0x180U)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define DFSDM2_Filter2_BASE   (DFSDM2_BASE + 0x200U)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define DFSDM2_Filter3_BASE   (DFSDM2_BASE + 0x280U)</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define DFSDM2_0              ((DFSDM_TypeDef *) DFSDM2_Filter0_BASE)</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define DFSDM2_1              ((DFSDM_TypeDef *) DFSDM2_Filter1_BASE)</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define DFSDM2_2              ((DFSDM_TypeDef *) DFSDM2_Filter2_BASE)</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define DFSDM2_3              ((DFSDM_TypeDef *) DFSDM2_Filter3_BASE)</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG ||  STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 2207</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 2208</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 2209</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec"> 2210</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d"> 2211</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e"> 2212</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB1PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe"> 2213</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (AHB1PERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaee4716389f3a1c727495375b76645608"> 2214</a></span>&#160;<span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga50acf918c2e1c4597d5ccfe25eb3ad3d"> 2215</a></span>&#160;<span class="preprocessor">#define GPIOI_BASE            (AHB1PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga73f5a4e42f41acc614ee82c8ebfe0b85"> 2216</a></span>&#160;<span class="preprocessor">#define GPIOJ_BASE            (AHB1PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga46d3f8cd7c045b5e13cd7395b8e936e5"> 2217</a></span>&#160;<span class="preprocessor">#define GPIOK_BASE            (AHB1PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e"> 2218</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d"> 2219</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b"> 2220</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72"> 2221</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga0d3c52aa35dcc68f78b704dfde57ba95"> 2222</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga5b4152cef577e37eccc9311d8bdbf3c2"> 2223</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga48a551ee91d3f07dd74347fdb35c703d"> 2224</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040)</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac51deb54ff7cfe1290dfcf517ae67127"> 2225</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058)</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga757a3c0d866c0fe68c6176156065a26b"> 2226</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga0ded7bed8969fe2e2d616e7f90eb7654"> 2227</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga58998ddc40adb6361704d6c9dad08125"> 2228</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga82186dd6d3f60995d428b34c041919d7"> 2229</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64"> 2230</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gac4c67b24726ba6b94d03adb351bcec4d"> 2231</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga35512bdc3f5e9df4557c2fbe7935d0b1"> 2232</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaed33a06f08188466f2ede06160984e9a"> 2233</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf3a9480e08c6ae94f4482e0cdaebdd17"> 2234</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad1e67740e6301233473f64638145dd1f"> 2235</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaed1460fdc407b6decfbffccb0260d0af"> 2236</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088)</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga5e81174c96fd204fa7c82c815e85c8e6"> 2237</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0)</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d"> 2238</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8)</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad965a7b1106ece575ed3da10c45c65cc"> 2239</a></span>&#160;<span class="preprocessor">#define ETH_BASE              (AHB1PERIPH_BASE + 0x8000)</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3cf7005808feb61bff1fee01e50a711a"> 2240</a></span>&#160;<span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga4946f2b3b03f7998343ac1778fbcf725"> 2241</a></span>&#160;<span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaa0f60b922aeb7275c785cbaa8f94ecf0"> 2242</a></span>&#160;<span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93"> 2243</a></span>&#160;<span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gacec66385fd1604e69584eb19a0aaa303"> 2244</a></span>&#160;<span class="preprocessor">#define DMA2D_BASE            (AHB1PERIPH_BASE + 0xB000)</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga55b794507e021135486de57129a2505c"> 2247</a></span>&#160;<span class="preprocessor">#define DCMI_BASE             (AHB2PERIPH_BASE + 0x50000)</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga019f3ad3b3212e56b45984efd8b8efef"> 2248</a></span>&#160;<span class="preprocessor">#define CRYP_BASE             (AHB2PERIPH_BASE + 0x60000)</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga398d121ca28c3f0f90a140b62184e242"> 2249</a></span>&#160;<span class="preprocessor">#define HASH_BASE             (AHB2PERIPH_BASE + 0x60400)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga41efdf0e6db11dad3003d01882ee8bcb"> 2250</a></span>&#160;<span class="preprocessor">#define HASH_DIGEST_BASE      (AHB2PERIPH_BASE + 0x60710)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c"> 2251</a></span>&#160;<span class="preprocessor">#define RNG_BASE              (AHB2PERIPH_BASE + 0x60800)</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2"> 2255</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2"> 2256</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga3cb46d62f4f6458e186a5a4c753e4918"> 2257</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gacf056152c9e5aefcc67db78d1302c0d7"> 2258</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#gaf9e5417133160b0bdd0498d982acec19"> 2259</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define FMC_Bank1_R_BASE      (FMC_R_BASE + 0x0000)</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define FMC_Bank1E_R_BASE     (FMC_R_BASE + 0x0104)</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define FMC_Bank2_R_BASE      (FMC_R_BASE + 0x0060)</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define FMC_Bank3_R_BASE      (FMC_R_BASE + 0x0080)</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define FMC_Bank4_R_BASE      (FMC_R_BASE + 0x00A0)</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define FMC_Bank5_6_R_BASE    (FMC_R_BASE + 0x0140)</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="comment">/* Debug MCU registers base address */</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="../../d7/db9/group__Peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 2273</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           ((uint32_t )0xE0042000)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define QUADSPI             ((QUADSPI_TypeDef *) QSPI_R_BASE)</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 2285</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9"> 2286</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 2287</a></span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 2288</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 2289</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 2290</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53"> 2291</a></span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18"> 2292</a></span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe"> 2293</a></span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 2294</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 2295</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 2296</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga9efe6de71871a01dd38abcb229f30c02"> 2297</a></span>&#160;<span class="preprocessor">#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 2298</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 2299</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define SPDIFRX             ((SPDIFRX_TypeDef *) SPDIFRX_BASE)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga15b3a03302ed53911099c5216da0b1cf"> 2303</a></span>&#160;<span class="preprocessor">#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 2304</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225"> 2305</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800"> 2306</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 2307</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 2308</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 2309</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga1489b37ed2bca9d9c659119590583bda"> 2310</a></span>&#160;<span class="preprocessor">#define I2C3                ((I2C_TypeDef *) I2C3_BASE)</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define FMPI2C1             ((FMPI2C_TypeDef *) FMPI2C1_BASE)</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 2317</a></span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033"> 2318</a></span>&#160;<span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define CAN3                ((CAN_TypeDef *) CAN3_BASE)</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 2325</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 2326</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga20bc10f5b73e8b51724b2f23c5b2e785"> 2327</a></span>&#160;<span class="preprocessor">#define UART7               ((USART_TypeDef *) UART7_BASE)</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2fe70804956e53dcbdc82dbacbbbfabc"> 2328</a></span>&#160;<span class="preprocessor">#define UART8               ((USART_TypeDef *) UART8_BASE)</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga71a1040f1375b0c4963cb4502de1de09"> 2329</a></span>&#160;<span class="preprocessor">#define UART9               ((USART_TypeDef *) UART9_BASE)</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga0e7fc8acff8e61a31e0c93170dd81d5f"> 2330</a></span>&#160;<span class="preprocessor">#define UART10              ((USART_TypeDef *) UART10_BASE)</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 2331</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga9a3660400b17735e91331f256095810e"> 2332</a></span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 2333</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84"> 2334</a></span>&#160;<span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea"> 2335</a></span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 2336</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e"> 2337</a></span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74"> 2338</a></span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div><div class="line"><a name="l02339"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331"> 2339</a></span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 2340</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE) </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2a2e6edef68cfe1946f39a5033da2301"> 2341</a></span>&#160;<span class="preprocessor">#define SPI4                ((SPI_TypeDef *) SPI4_BASE)</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8"> 2342</a></span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 2343</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e"> 2344</a></span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 2345</a></span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 2346</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5e676c061e19ced149b7c6de6b8985e5"> 2347</a></span>&#160;<span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga0f05da7f4b924ab39c1f8afcea225074"> 2348</a></span>&#160;<span class="preprocessor">#define SPI6                ((SPI_TypeDef *) SPI6_BASE)</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaa878b214698fcf74a3268d07562abbb2"> 2349</a></span>&#160;<span class="preprocessor">#define SAI1                ((SAI_TypeDef *) SAI1_BASE)</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaa29e42155e075c03d156d759b4e69c5c"> 2350</a></span>&#160;<span class="preprocessor">#define SAI1_Block_A        ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaaa4ab9bf6de588a9309acd4bf007c4e0"> 2351</a></span>&#160;<span class="preprocessor">#define SAI1_Block_B        ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define SAI2                ((SAI_TypeDef *) SAI2_BASE)</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define SAI2_Block_A        ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define SAI2_Block_B        ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga4459673012beca799917db0644a908c1"> 2357</a></span>&#160;<span class="preprocessor">#define LTDC                ((LTDC_TypeDef *)LTDC_BASE)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga6f3ddebb027d7bdf4e8636e67a42ad17"> 2358</a></span>&#160;<span class="preprocessor">#define LTDC_Layer1         ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gada57137d7b85a1223b5bf289e158e363"> 2359</a></span>&#160;<span class="preprocessor">#define LTDC_Layer2         ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define DSI                 ((DSI_TypeDef *)DSI_BASE)</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define DFSDM1_Channel0     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">#define DFSDM1_Channel1     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">#define DFSDM1_Channel2     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define DFSDM1_Channel3     ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define DFSDM1_Filter0      ((DFSDM_TypeDef *) DFSDM_Filter0_BASE)</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define DFSDM1_Filter1      ((DFSDM_TypeDef *) DFSDM_Filter1_BASE)</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">#define DFSDM2_Channel0     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel0_BASE)</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define DFSDM2_Channel1     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel1_BASE)</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define DFSDM2_Channel2     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel2_BASE)</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define DFSDM2_Channel3     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel3_BASE)</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define DFSDM2_Channel4     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel4_BASE)</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define DFSDM2_Channel5     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel5_BASE)</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define DFSDM2_Channel6     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel6_BASE)</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define DFSDM2_Channel7     ((DFSDM_Channel_TypeDef *) DFSDM2_Channel7_BASE)</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define DFSDM2_Filter0      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter0_BASE)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define DFSDM2_Filter1      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter1_BASE)</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define DFSDM2_Filter2      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter2_BASE)</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define DFSDM2_Filter3      ((DFSDM_Filter_TypeDef *) DFSDM2_Filter3_BASE)</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 2385</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 2386</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 2387</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 2388</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 2389</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d"> 2390</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414"> 2391</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gadeacbb43ae86c879945afe98c679b285"> 2392</a></span>&#160;<span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gad15f13545ecdbbabfccf43d5997e5ade"> 2393</a></span>&#160;<span class="preprocessor">#define GPIOI               ((GPIO_TypeDef *) GPIOI_BASE)</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga7d3020a351195b6600a5d64c01c461fa"> 2394</a></span>&#160;<span class="preprocessor">#define GPIOJ               ((GPIO_TypeDef *) GPIOJ_BASE)</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga273d78d198f0221223b3e9d7798f1649"> 2395</a></span>&#160;<span class="preprocessor">#define GPIOK               ((GPIO_TypeDef *) GPIOK_BASE)</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 2396</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 2397</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 2398</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 2399</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8"> 2400</a></span>&#160;<span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2"> 2401</a></span>&#160;<span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250"> 2402</a></span>&#160;<span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d"> 2403</a></span>&#160;<span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb"> 2404</a></span>&#160;<span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652"> 2405</a></span>&#160;<span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d"> 2406</a></span>&#160;<span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"> 2407</a></span>&#160;<span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 2408</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016"> 2409</a></span>&#160;<span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a"> 2410</a></span>&#160;<span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1"> 2411</a></span>&#160;<span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e"> 2412</a></span>&#160;<span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f"> 2413</a></span>&#160;<span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83"> 2414</a></span>&#160;<span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc"> 2415</a></span>&#160;<span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce"> 2416</a></span>&#160;<span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc"> 2417</a></span>&#160;<span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)  </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga46ffe4de9c874b15e9adb93a448d0778"> 2418</a></span>&#160;<span class="preprocessor">#define DMA2D               ((DMA2D_TypeDef *)DMA2D_BASE)</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga049d9f61cb078d642e68f3c22bb6d90c"> 2419</a></span>&#160;<span class="preprocessor">#define DCMI                ((DCMI_TypeDef *) DCMI_BASE)</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf8c417168aefe66429b5f1b6adc9effa"> 2420</a></span>&#160;<span class="preprocessor">#define CRYP                ((CRYP_TypeDef *) CRYP_BASE)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga7172fe24d1ffc31d15b20a77ea9f34dd"> 2421</a></span>&#160;<span class="preprocessor">#define HASH                ((HASH_TypeDef *) HASH_BASE)</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gaf3fca8c1cf565b0422dd4cfae7709bde"> 2422</a></span>&#160;<span class="preprocessor">#define HASH_DIGEST         ((HASH_DIGEST_TypeDef *) HASH_DIGEST_BASE)</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5b0885b8b55bbc13691092b704d9309f"> 2423</a></span>&#160;<span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220"> 2426</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759"> 2427</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a"> 2428</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736"> 2429</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df"> 2430</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define FMC_Bank1           ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define FMC_Bank1E          ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define FMC_Bank2           ((FMC_Bank2_TypeDef *) FMC_Bank2_R_BASE)</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define FMC_Bank3           ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define FMC_Bank4           ((FMC_Bank4_TypeDef *) FMC_Bank4_R_BASE)</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define FMC_Bank5_6         ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="../../d9/d74/group__Peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 2442</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b7f27694281e4cad956da567e5583b2"> 2466</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 2467</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc9f07589bb1a4e398781df372389b56"> 2468</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7340a01ffec051c06e80a037eee58a14"> 2469</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 2470</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"> 2471</a></span>&#160;<span class="preprocessor">#define  ADC_SR_OVR                          ((uint8_t)0x20)               </span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 2474</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 2475</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 2476</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga625eebdc95937325cad90a151853f5a0"> 2477</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb768d4aafbabc114d4650cf962392ec"> 2478</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 2479</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 2480</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd44f86b189696d5a3780342516de722"> 2481</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 2482</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 2483</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 2484</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 2485</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd690297fc73fca40d797f4c90800b9a"> 2486</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd06a2840346bf45ff335707db0b6e30"> 2487</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeaa416a291023449ae82e7ef39844075"> 2488</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 2489</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39940d3611126052f4f748934c629ebf"> 2490</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 2491</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 2492</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 2493</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5"> 2494</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacfc432ddbd2140a92d877f6d9dc52417"> 2495</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_0                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga674904864f540043692a5b5ead9fae10"> 2496</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_RES_1                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa892fda7c204bf18a33a059f28be0fba"> 2497</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_OVRIE                       ((uint32_t)0x04000000)         </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89b646f092b052d8488d2016f6290f0e"> 2500</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 2501</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 2502</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"> 2503</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DDS                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9dac2004ab20295e04012060ab24aeb"> 2504</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EOCS                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5950b5a7438a447584f6dd86c343362"> 2505</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 2506</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 2507</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 2508</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga571bb97f950181fedbc0d4756482713d"> 2509</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae34f5dda7a153ffd927c9cd38999f822"> 2510</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_3                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07330f702208792faca3a563dc4fd9c6"> 2511</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN                      ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b3c99510de210ff3137ff8de328889b"> 2512</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga949c70fdf36a32a6afcbf44fec123832"> 2513</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTEN_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 2514</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 2515</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 2516</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a6725419743a8d01b4a223609952893"> 2517</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 2518</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga387de6160834197888efa43e164c2db9"> 2519</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_3                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga574b4d8e90655d0432882d620e629234"> 2520</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN                       ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3519da0cc6fbd31444a16244c70232e6"> 2521</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_0                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17e37edddbb6ad791bffb350cca23d4d"> 2522</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTEN_1                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 2523</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 2526</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a8996c53042759f01e966fb00351ebf"> 2527</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 2528</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 2529</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 2530</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60780d613953f48a2dfc8debce72fb28"> 2531</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 2532</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 2533</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 2534</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 2535</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 2536</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 2537</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2df120cd93a177ea17946a656259129e"> 2538</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 2539</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 2540</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4cd285d46485136deb6223377d0b17c"> 2541</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1574fc02a40f22fc751073e02ebb781"> 2542</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9243898272b1d27018c971eecfa57f78"> 2543</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 2544</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e658a8b72bac244bf919a874690e49e"> 2545</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 2546</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 2547</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 2548</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 2549</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 2550</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 2551</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 2552</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade321fdbf74f830e54951ccfca285686"> 2553</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 2554</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42b004d74f288cb191bfc6a327f94480"> 2555</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 2556</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac81ceec799a7da2def4f33339bd5e273"> 2557</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3c7d84a92899d950de236fe9d14df2c"> 2558</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18                     ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6862168bb7688638764defc72120716b"> 2559</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72a01c59a0a785b18235641b36735090"> 2560</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec1addc9c417b4b7693768817b058059"> 2561</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP18_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 2564</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 2565</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 2566</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga361de56c56c45834fc837df349f155dc"> 2567</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 2568</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 2569</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 2570</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 2571</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 2572</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 2573</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 2574</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 2575</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 2576</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 2577</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 2578</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40682268fa8534bd369eb64a329bdf46"> 2579</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 2580</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 2581</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3edf57b459804d17d5a588dd446c763"> 2582</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 2583</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9500281fa740994b9cfa6a7df8227849"> 2584</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 2585</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 2586</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 2587</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 2588</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbebc0a7f368e5846408d768603d9b44"> 2589</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 2590</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 2591</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 2592</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 2593</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c8708fc97082257b43fa4534c721068"> 2594</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 2595</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0695c289e658b772070a7f29797e9cc3"> 2596</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 2597</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 2598</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 2599</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 2600</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 2601</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 2602</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga070135017850599b1e19766c6aa31cd1"> 2603</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad76f97130b391455094605a6c803026c"> 2606</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 2609</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 2612</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 2615</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad685f031174465e636ef75a5bd7b637d"> 2618</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7ac18b970378acf726f04ae68232c24"> 2621</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 2624</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 2625</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 2626</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 2627</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga412374f7ce1f62ee187c819391898778"> 2628</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 2629</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 2630</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 2631</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 2632</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 2633</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 2634</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 2635</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 2636</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 2637</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 2638</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 2639</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 2640</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 2641</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafecb33099669a080cede6ce0236389e7"> 2642</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 2643</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 2644</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 2645</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 2646</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7af851b5898b4421958e7a100602c8cd"> 2647</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 2648</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 2649</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52708c6570da08c295603e5b52461ecd"> 2650</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 2651</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffdd34daa55da53d18055417ae895c47"> 2652</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa9f66f702fc124040956117f20ef8df4"> 2655</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 2656</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 2657</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74bda24f18a95261661a944cecf45a52"> 2658</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 2659</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 2660</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 2661</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga858717a28d6c26612ad4ced46863ba13"> 2662</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 2663</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 2664</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23e22da18926dd107adc69282a445412"> 2665</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacadd092f31f37bb129065be175673c63"> 2666</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 2667</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace032949b436d9af8a20ea10a349d55b"> 2668</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 2669</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3389c07a9de242151ffa434908fee39d"> 2670</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 2671</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 2672</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 2673</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5a36056dbfce703d22387432ac12262"> 2674</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09a1de734fe67156af26edf3b8a61044"> 2675</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 2676</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 2677</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7df899f74116e6cb3205af2767840cfb"> 2678</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 2679</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 2680</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e142789d2bd0584480e923754544ff5"> 2681</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 2682</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 2683</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 2684</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8731660b1710e63d5423cd31c11be184"> 2685</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 2686</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5930c4a07d594aa23bc868526b42601"> 2687</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 2688</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 2689</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 2690</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52491114e8394648559004f3bae718d9"> 2693</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 2694</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 2695</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 2696</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 2697</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 2698</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 2699</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaede0302eb64f023913c7a9e588d77937"> 2700</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga158ab7429a864634a46c81fdb51d7508"> 2701</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae729e21d590271c59c0d653300d5581c"> 2702</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 2703</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 2704</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 2705</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 2706</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga214580377dd3a424ad819f14f6b025d4"> 2707</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 2708</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 2709</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5279e505b1a59b223f30e5be139d5042"> 2710</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 2711</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 2712</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 2713</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 2714</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 2715</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 2716</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae841d68049442e4568b86322ed4be6f"> 2717</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 2718</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f704feb58eecb39bc7f199577064172"> 2719</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88a7994f637a75d105cc5975b154c373"> 2720</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 2721</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 2722</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga723792274b16b342d16d6a02fce74ba6"> 2723</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 2724</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab29847362a613b43eeeda6db758d781e"> 2725</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 2726</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed2d7edb11fb84b02c175acff305a922"> 2727</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 2728</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 2731</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 2732</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 2733</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 2734</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 2735</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 2736</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 2737</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabf0889d056b56e4a113142b3694166d"> 2738</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga048f97e9e332adb21eca27b647af1378"> 2739</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18bee187ed94e73b16eeea7501394581"> 2740</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 2741</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga064d6ccde30a22430c658b8efc431e59"> 2742</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 2743</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 2744</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 2745</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga693542d5a536304f364476589ba0bec9"> 2746</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga139ddd01c0faf219dca844477453149e"> 2747</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1452b8cf4acc90fb522d90751043aac"> 2748</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39a279051ef198ee34cad73743b996f4"> 2749</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13e250d329673c02f7a0d24d25e83649"> 2750</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 2751</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 2752</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 2753</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaede3a17ef541039943d9dcd85df223ca"> 2754</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 2755</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 2756</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 2757</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 2760</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 2763</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 2766</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 2769</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada596183c4087696c486546e88176038"> 2772</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67c396288ac97bfab2d37017bd536b98"> 2773</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e640f7443f14d01a37e29cff004223f"> 2776</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 2777</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 2778</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 2779</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 2780</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT1                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52c109fe013835222183c22b26d6edec"> 2781</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR1                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80d8090a99ec65807ed831fea0d5524c"> 2782</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD2                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga411d79254769bbb4eeb14964abad497a"> 2783</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC2                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf24dbb77fadc6f928b8e38199a08abc7"> 2784</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC2                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ca65d6d580299518fb7491e1cebac1d"> 2785</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT2                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9e79005049b17d08c28aeca86677655"> 2786</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT2                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b0e80da58202660466f6916c0bbb9da"> 2787</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR2                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8883de33c5a7b30c611db11340fec6d"> 2788</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_AWD3                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a94c410343ba459146b2bb17833a795"> 2789</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_EOC3                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7d3c36f449ef1ee9ee20c5686b4e974"> 2790</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JEOC3                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94140d21b4c83d9f401cc459a7ec6060"> 2791</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_JSTRT3                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13ca665cc575b64588475723f5289d4a"> 2792</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_STRT3                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab76495b35a2bc7fc5f1b51ab1ee92384"> 2793</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_OVR3                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga321ed2ccdf98d3a3307947056a8c401a"> 2796</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00e2a30df5568b5663e9f016743b3a35"> 2797</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR2                        ADC_CSR_OVR2</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga396513974cf26f2a4aa0f36e755e227c"> 2798</a></span>&#160;<span class="preprocessor">#define  ADC_CSR_DOVR3                        ADC_CSR_OVR3</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 2801</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 2802</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8781dec7f076b475b85f8470aee94d06"> 2803</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 2804</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 2805</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 2806</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_MULTI_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c13aa04949ed520cf92613d3a619198"> 2807</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY                       ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 2808</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_0                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d0d5785cb6c75e700517e88af188573"> 2809</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_1                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 2810</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_2                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 2811</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DELAY_3                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 2812</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DDS                         ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 2813</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA                         ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 2814</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_0                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 2815</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_DMA_1                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 2816</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE                      ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 2817</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa090830d2d359db04f365d46c6644d5"> 2818</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_ADCPRE_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 2819</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_VBATE                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 2820</a></span>&#160;<span class="preprocessor">#define  ADC_CCR_TSVREFE                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 2823</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA1                      ((uint32_t)0x0000FFFF)         </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 2824</a></span>&#160;<span class="preprocessor">#define  ADC_CDR_DATA2                      ((uint32_t)0xFFFF0000)         </span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 2833</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf9602dfb2f95b481b6e642b95991176"> 2834</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 2835</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 2836</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2774f04e286942d36a5b6135c8028049"> 2837</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 2838</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 2839</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 2840</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 2841</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2871cee90ebecb760bab16e9c039b682"> 2844</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1611badb362f0fd9047af965509f074"> 2845</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 2846</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 2847</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 2848</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga651580d35b658e90ea831cb13b8a8988"> 2849</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 2850</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 2851</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6564a1d2f23f246053188a454264eb4b"> 2852</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 2855</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 2856</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 2857</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 2858</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 2859</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd3118dec59c3a45d2f262b090699538"> 2860</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea918e510c5471b1ac797350b7950151"> 2861</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 2862</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 2863</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 2864</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 2865</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga782c591bb204d751b470dd53a37d240e"> 2866</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 2867</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 2868</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 2869</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac00145ea43822f362f3d473bba62fa13"> 2870</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61ab11e97b42c5210109516e30af9b05"> 2872</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 2873</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 2874</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 2875</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 2877</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 2878</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 2879</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 2880</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 2883</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint8_t)0x03)               </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae934674f6e22a758e430f32cfc386d70"> 2884</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 2885</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 2886</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 2889</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint8_t)0x03)               </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 2890</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 2891</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 2892</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe027af7acd051f5a52db78608a36e26"> 2895</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 2896</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 2897</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c423699fdcd2ddddb3046a368505679"> 2898</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 2899</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 2900</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 2901</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa80103eca53d74a2b047f761336918e3"> 2902</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e3307992cabee858287305a64e5031b"> 2903</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d953fd5b625af04f95f5414259769ef"> 2904</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 2905</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 2906</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37f3438e80288c1791de27042df9838e"> 2907</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82389b79f21410f5d5f6bef38d192812"> 2908</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 2911</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 2912</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga619d49f67f1835a7efc457205fea1225"> 2913</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9f86741dd89034900e300499ae2272e"> 2915</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 2916</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae570e9ba39dbe11808db929392250cf4"> 2917</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4998e7bfd002999413c68107911c6e8c"> 2918</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3de2080f48cc851c20d920acfd1737d"> 2920</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 2921</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96a5522b4c06551856f7185bdd448b02"> 2924</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 2925</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 2926</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 2927</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 2928</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 2929</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 2933</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 2934</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga06f761a877f8ad39f878284f69119c0b"> 2935</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 2936</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 2937</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 2940</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2d329960b527a62fab099a084bfa906"> 2941</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga104ba91151bf88edd44593b1690b879a"> 2942</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadec3350607b41410ddb6e00a71a4384e"> 2945</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1cd20d218027e7432178c67414475830"> 2946</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 2947</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga283a1bfa52851ea4ee45f45817985752"> 2948</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 2951</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 2952</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 2953</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 2954</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0adf4a08415673753fafedf463f93bee"> 2957</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 2958</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 2959</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 2960</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 2961</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 2964</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35757787e6481553885fdf4fd2738c4b"> 2965</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad28ac334a59a6679c362611d65666910"> 2966</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 2969</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bf459dee1be706b38141722be67e4ab"> 2970</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb92a65c225432fab0daa30808d5065c"> 2971</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 2972</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41c3f19eea0d63211f643833da984c90"> 2975</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 2976</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 2977</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 2978</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4edd8438a684e353c497f80cb37365f"> 2981</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga980cfab3daebb05da35b6166a051385d"> 2982</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 2983</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 2984</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 2985</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 2988</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 2989</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga508aea584f7c81700b485916a13431fa"> 2990</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 2993</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5be1bcda68f562be669184b30727be1"> 2994</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 2995</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 2996</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 2999</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 3000</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 3001</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga895341b943e4b01938857b84a0b0dbda"> 3002</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 3005</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga688074182caafff289c921548bc9afca"> 3006</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d81487e8b340810e3193cd8f1386240"> 3007</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 3008</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 3011</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 3012</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 3013</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44313106efc3a5a65633168a2ad1928d"> 3016</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 3017</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 3018</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 3019</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 3022</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 3023</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 3024</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 3025</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 3028</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 3029</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 3030</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f3c3aab0f24533821188d14901b3980"> 3031</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 3034</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 3035</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac112cba5a4cd0b541c1150263132c68a"> 3036</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 3039</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 3040</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea34eded40932d364743969643a598c4"> 3041</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 3042</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 3045</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 3046</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39212ea40388510bde1931f7b3a064ae"> 3047</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 3048</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 3052</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint8_t)0x01)               </span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga481099e17a895e92cfbcfca617d52860"> 3055</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 3056</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 3057</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 3058</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d129b27c2af41ae39e606e802a53386"> 3059</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 3060</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 3061</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 3062</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 3063</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 3064</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga375758246b99234dda725b7c64daff32"> 3065</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 3066</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab88796333c19954176ef77208cae4964"> 3067</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 3068</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 3069</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab41471f35878bcdff72d9cd05acf4714"> 3072</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 3073</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 3074</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 3075</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 3076</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 3077</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 3078</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 3079</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga206d175417e2c787b44b0734708a5c9a"> 3080</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7209f008874dadf147cb5357ee46c226"> 3081</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 3082</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93162a66091ffd4829ed8265f53fe977"> 3083</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 3084</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 3085</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2df1f2a554fc014529da34620739bc4"> 3086</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 3089</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 3090</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba35e135e17431de861e57b550421386"> 3091</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 3092</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 3093</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 3094</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 3095</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2afec157fe9684f1fa4b4401500f035"> 3096</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 3097</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 3098</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 3099</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 3100</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacd7e79ab503ec5143b5848edac71817"> 3101</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 3102</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 3103</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 3106</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 3107</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 3108</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66354c26d0252cc86729365b315a69ee"> 3109</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 3110</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 3111</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga548238c7babf34116fdb44b4575e2664"> 3112</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 3113</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 3114</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 3115</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 3116</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 3117</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 3118</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae78ec392640f05b20a7c6877983588ae"> 3119</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 3120</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38014ea45b62975627f8e222390f6819"> 3123</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 3124</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga083282146d4db7f757fef86cf302eded"> 3125</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 3126</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 3127</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5381c154ba89611bf4381657305ecb85"> 3128</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae224160853946732608f00ad008a6b1a"> 3129</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 3130</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga465e092af3e73882f9eaffad13f36dea"> 3131</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 3132</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b8a688856ca6b53417948f79932534d"> 3133</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72b81011a2d626ac398a387c89055935"> 3134</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 3135</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 3136</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe16c95f454da44949977e4225590658"> 3137</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 3138</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf019423a4b07e564dfe917b859e68e80"> 3139</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 3140</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga827a459cd51a193d571a16e1d38fac22"> 3141</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 3142</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 3143</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb71599bae1e35e750524708ac5824f1"> 3144</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7589f9a62f9f5406934266820a265f3a"> 3145</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 3146</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 3147</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 3148</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d82ba565f065b4dec733d002c02498b"> 3149</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga199d63d7155cb5212982d4902e31e70c"> 3150</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 3151</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 3152</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 3153</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 3154</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 3157</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 3158</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 3159</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 3160</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 3161</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga163dda15630c6f057bac420a8cb393d8"> 3162</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd27041e24d500c940abed9aaa53910d"> 3163</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 3164</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf2588b13464de27f12768d33a75d2ba"> 3165</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 3166</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f049fa606d557a8a468747c6d285357"> 3167</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 3168</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 3169</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 3170</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45bad406315318f9cecb0c783ac7218d"> 3171</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b105deaf668c0e04950be0de975bcde"> 3172</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 3173</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 3174</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 3175</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 3176</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 3177</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 3178</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42841c82744146dc70e8e679b5904e02"> 3179</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1f961b642e42faaaf495c9ec099c128"> 3180</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96670686c71a15631ec2f772973dd7d5"> 3181</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 3182</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf027c958889ab93acfb1b86988269874"> 3183</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32400e283bc0037da21f0c913bb860b6"> 3184</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 3185</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 3186</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga85034e026be1af5e45e5d15537449e6d"> 3187</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 3188</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf17f4c3e553020ee893415796bd29d84"> 3191</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae97de172023462e5f40d4b420209809b"> 3192</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 3193</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad559580b386d0c621a6bf7292c706e36"> 3194</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 3195</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 3196</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 3197</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 3198</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad484c083bc2023deda5840facc549908"> 3199</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 3200</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 3201</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 3202</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 3203</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 3204</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga421a366074fb422686461a92abd1259e"> 3205</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga178a0308db954b97818401be1f28a990"> 3206</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab60aef7e45f8d12777032321a33cdb38"> 3207</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 3208</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 3209</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 3210</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 3211</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 3212</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 3213</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 3214</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 3215</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 3216</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 3217</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 3218</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 3219</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 3220</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad79345a758898023543bd5384be09758"> 3221</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaada8442f47c1fffb00c13e404d036122"> 3222</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 3225</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 3226</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 3227</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 3228</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 3229</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 3230</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 3231</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 3232</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 3233</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 3234</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 3235</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 3236</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 3237</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 3238</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 3239</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 3240</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 3241</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47c5296c991b481548302478df85e477"> 3242</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 3243</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 3244</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 3245</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 3246</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91f5887e884fcf423d680798f4e372bb"> 3247</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 3248</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7581186f0241f6db9f63a0a0db22919"> 3249</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 3250</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 3251</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7539a7f651425a757a549205544e508c"> 3252</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 3253</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8268be8b5477f813c165e851acd41a2"> 3254</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga494ad7f35d8552b8494379916a987074"> 3255</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 3256</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eb0d4d21c082c8381271ab146431993"> 3259</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 3260</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03261"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae56f77f869114e69525353f96004f955"> 3261</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga951a8213e55b01ecedcef870c85841e7"> 3262</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 3263</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 3264</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 3265</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 3266</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 3267</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac658a1ced873fd9dff54833d8c413536"> 3268</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 3269</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 3270</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 3271</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 3272</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 3273</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 3274</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 3275</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga893837534cbc7a043fa995de4619e2da"> 3276</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 3277</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 3278</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5646609987ce174cf3b94bb4538172f4"> 3279</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga356faa77de97c61e9b5f6b763173a987"> 3280</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6b246b3df35cc1db06e8c809137562f"> 3281</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 3282</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 3283</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a5ca327060530761d71362d39b2d364"> 3284</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 3285</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 3286</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 3287</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb165ede225dc35a825647e5efcab437"> 3288</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 3289</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 3290</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 3293</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 3294</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 3295</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 3296</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 3297</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 3298</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 3299</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 3300</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 3301</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9715c4445159d0068172309092e574e3"> 3302</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7de15e73395473569a447023dae53c4"> 3303</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 3304</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 3305</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 3306</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 3307</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 3308</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 3309</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 3310</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4992301536d388de215273769708b843"> 3311</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 3312</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 3313</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 3314</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 3315</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 3316</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 3317</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 3318</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a0d31d96e75ea32299e78845f584632"> 3319</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade5db4ad8b19580b895356fff66bb6be"> 3320</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 3321</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga923a0086ada8e09a9202338b588f27d1"> 3322</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 3323</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8d28066798958e5730a95353690bcd0"> 3324</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb57fe42259bd37deffe11eded640c76"> 3327</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 3328</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 3329</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 3330</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 3331</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 3332</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 3333</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 3334</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 3335</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 3336</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 3337</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 3338</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9c9c04edb492e48619de926196ab695"> 3339</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 3340</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 3341</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 3342</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 3343</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 3344</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1542ea54030e3052c8991b249cd0e504"> 3345</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 3346</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 3347</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga556f3b08cee839e038109e604e5bba4c"> 3348</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 3349</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 3350</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 3351</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 3352</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 3353</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 3354</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 3355</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 3356</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 3357</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 3358</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 3361</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 3362</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 3363</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2224329373b490c8dd4f0c148ef58997"> 3364</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3574ea4882319ac08e0df065bdd3566"> 3365</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76f63e712a9a57dacab2874dd695254d"> 3366</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 3367</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae89ec51b51c83c108880e361caf17ac"> 3368</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67fca99c67cab6713605e14d96a9df62"> 3369</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 3370</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf56408d9914f566396d64609830e2d4f"> 3371</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65947100832111c7fb427d1982f801eb"> 3372</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 3373</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 3374</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7108bc449a6e328748dd8d2209b83753"> 3375</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc47acac1bb59603f58d9aef661d9334"> 3376</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 3377</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 3378</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga473e4917f35772cd08b06e166d6e475e"> 3379</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 3380</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5854aa102655334a6242e43c0b25aede"> 3381</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga505dbdeaf89d103795046fb689b81664"> 3382</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 3383</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 3384</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68815c969c231268a63c8809a55bc866"> 3385</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 3386</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19ab918d9499635e8199a143833c6fdb"> 3387</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 3388</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga681e922052442801310265bab7356fc4"> 3389</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 3390</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6774583920f7cd42976daa4cf389eff3"> 3391</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 3392</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13cd870005a4712c3a8b9675a962c642"> 3395</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 3396</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 3397</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 3398</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5842614b55172086992fc085955168d7"> 3399</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga373c77cab88912e816a6e12195bd3205"> 3400</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 3401</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 3402</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 3403</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 3404</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 3405</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 3406</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 3407</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 3408</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 3409</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 3410</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 3411</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 3412</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 3413</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 3414</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19663b29868ae926896961451768d748"> 3415</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19d8c89621a78de5177481d217bb5033"> 3416</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab265fadfeb8674b869264ad25bedcac4"> 3417</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 3418</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 3419</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 3420</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5826d272442cf9b69336172a039bc439"> 3421</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacdb656881f89c0da122383403a816ce1"> 3422</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d8c536aab73553ff1913ba806be351c"> 3423</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 3424</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78861665c78657330f9fcfc17283529f"> 3425</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 3426</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga930a17d830cb9a95a79531dac2220785"> 3429</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8671eac978ebea75e6345adbcdf78026"> 3430</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 3431</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga807e831fafa69e9df65618de855ea186"> 3432</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddce646e28626a508b2f98c4f35148b3"> 3433</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 3434</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 3435</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 3436</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf1a8f02576caccfddc12f2ead734762"> 3437</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80a2594aaa275fd88225927e7115085b"> 3438</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3db445a3214057317d84269116c9a3de"> 3439</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf09c1d038af593122315a878c15f608"> 3440</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 3441</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 3442</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 3443</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35e8769a1e21c4cf3714667e07201804"> 3444</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7060a1863aa5b08ce8469001d46c630"> 3445</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf015fb7231bd315f82948019dcfc725"> 3446</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga02c06b01abb3414394747a7cf8eac888"> 3447</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99a1a20417252e33a4817c0530745239"> 3448</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 3449</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 3450</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c72a8d17db1de69086f19579b169c04"> 3451</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 3452</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 3453</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa72247fe16d8f777c26726063fa43536"> 3454</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 3455</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 3456</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 3457</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fda159c684d7361094da1883473b544"> 3458</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83cf4080564c51a0123b97840576c0ab"> 3459</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 3460</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 3463</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 3464</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 3465</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 3466</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1859eaac9ae1220c752218e5ad526179"> 3467</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 3468</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 3469</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 3470</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 3471</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 3472</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 3473</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 3474</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 3475</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 3476</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 3477</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 3478</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 3479</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 3480</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga424940f535aa9a1520e25df53673d01f"> 3481</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga166a4035770c58147d583c3dc571d10a"> 3482</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga302214ece439e8913b47949bd07d118a"> 3483</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 3484</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 3485</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 3486</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f9083faf8395701c892814694b45d2c"> 3487</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaeb6942affe306b407940fdf01534e4a"> 3488</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 3489</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99153cddc8fc7e846fcc44383936541f"> 3490</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 3491</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 3492</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 3493</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0424bf38917058b166a8bfd861d22b40"> 3494</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 3497</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad74b116cda63fcd1a662c4de835616e7"> 3498</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 3499</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 3500</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga450dbed19882423d70ed7606aada2453"> 3501</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 3502</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1459d395a3b08a948c3f5002e0914516"> 3503</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 3504</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 3505</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e69f7001534264fd027371fa188ac52"> 3506</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 3507</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 3508</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 3509</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 3510</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 3511</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 3512</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga603d63333a621594a15696cb03f59eeb"> 3513</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 3514</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 3515</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf2c4828b07b2b315d27b382818de285"> 3516</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 3517</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 3518</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 3519</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8b379e3832482f2b18f01713d3338d5"> 3520</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 3521</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga351a183cfab10d3daab415c85cc16203"> 3522</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb854a85c7a575a45cdade37efb4edee"> 3523</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga131776c359f81500d3d2a97535d7e718"> 3524</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 3525</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 3526</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 3527</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 3528</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 3531</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae625d21947ae82cc3509b06363ad0635"> 3532</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 3533</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 3534</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 3535</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d005c10fe75169336104c3155294000"> 3536</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51256bfed734a95da3e7880e279432bf"> 3537</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c967f124b03968372d801e1393fa209"> 3538</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga592f9953deeb56888144c72060d04e24"> 3539</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 3540</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 3541</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 3542</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e2e318cc14828c118bd40d982922e14"> 3543</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 3544</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 3545</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga846d84b3d53e305b093198379f442528"> 3546</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 3547</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 3548</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 3549</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09e179b38460e47b81616c46a5f356f8"> 3550</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 3551</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 3552</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 3553</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 3554</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 3555</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 3556</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 3557</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 3558</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 3559</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 3560</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 3561</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 3562</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa20d063950ad122a1965527a17d93c37"> 3565</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 3566</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 3567</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga043282b30813ce88dbdb320936ff6aca"> 3568</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 3569</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 3570</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa389b53582e5cacf326fff4512626d68"> 3571</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 3572</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 3573</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac579473f666edec0e0fcce278b642a9d"> 3574</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14640c225c434428ef1870f462eb9bbd"> 3575</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 3576</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 3577</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 3578</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga355b438a5abccec89e13bdd00206b36f"> 3579</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 3580</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 3581</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 3582</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 3583</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 3584</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 3585</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 3586</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 3587</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 3588</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 3589</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 3590</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 3591</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 3592</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 3593</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga050fb1e9555d0d24f81682e194677684"> 3594</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga761164856a25bc246396c7c82fdeb447"> 3595</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 3596</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34282ddec559ecea4b613f2430334237"> 3599</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 3600</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 3601</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7867b1d377088c63cdcc615932101997"> 3602</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 3603</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae04b27aad09a3027f20a4eb48884c463"> 3604</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae58d87c9513c11593041c3d43b955e8b"> 3605</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 3606</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92fd1acf48665f966b670a0457456deb"> 3607</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 3608</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 3609</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 3610</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 3611</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 3612</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 3613</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 3614</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 3615</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae87c14b75911aa0a9d0349d02d342711"> 3616</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 3617</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaea36db8fcada46357137efeea256457"> 3618</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 3619</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 3620</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 3621</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 3622</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 3623</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 3624</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 3625</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea82daeaa71ecddb187613df9517e51c"> 3626</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 3627</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 3628</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 3629</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 3630</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 3633</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 3634</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 3635</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77cf2217ec29e2043bada827249dedd5"> 3636</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 3637</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 3638</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 3639</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 3640</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 3641</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 3642</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 3643</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf1aa2e62d4eede199196f81795d309c"> 3644</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 3645</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 3646</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac66691ca840db6c861460d311a942a87"> 3647</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabcdd57022e26859db1f81f2df08c8725"> 3648</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 3649</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 3650</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 3651</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 3652</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 3653</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 3654</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 3655</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 3656</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 3657</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 3658</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 3659</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga085c38b511aa4895b6c939a06070c916"> 3660</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 3661</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 3662</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 3663</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21cbfc217d67062d265753964c871065"> 3664</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36964e4bf6aa10467b3d95781da56814"> 3667</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 3668</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 3669</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 3670</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 3671</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 3672</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 3673</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 3674</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafeaac84fa5eec0173c531e9940327f86"> 3675</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga532413ea309fa031e65397a5b31ac92c"> 3676</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 3677</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 3678</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0956873246e63b41c0a640bc8d117319"> 3679</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53202218de27d073d577c27427fe0cbe"> 3680</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga960a1ffd4b153168494d91df69e30742"> 3681</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 3682</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 3683</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 3684</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 3685</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 3686</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 3687</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacecb18e779a44989b724901f6c2af84f"> 3688</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 3689</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 3690</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3086667a209f91ed6d6b496b83111044"> 3691</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 3692</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 3693</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 3694</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 3695</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 3696</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 3697</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 3698</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 3701</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 3702</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 3703</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 3704</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga731e9949d77054ba176340652083ad46"> 3705</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 3706</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 3707</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 3708</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97d82554ce38567e44cd87ed99175928"> 3709</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 3710</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb635843951fb42ffeb776d8564d7e14"> 3711</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5db557239646008004286de15847ced4"> 3712</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 3713</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 3714</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 3715</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 3716</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 3717</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 3718</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 3719</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 3720</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 3721</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 3722</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 3723</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 3724</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 3725</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 3726</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 3727</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga850c21b26100c68b9cb57608c0249543"> 3728</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 3729</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 3730</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 3731</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 3732</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 3735</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga145e11678ee6062df5164894ad8f80b1"> 3736</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d19193baf5412ec2e38822d062196b8"> 3737</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94b8b1428b640932aced6446f8b41f83"> 3738</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93164ec00412eb5eed168e8a30557f25"> 3739</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 3740</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 3741</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 3742</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad33f7d788aea161826a86bc2c5567450"> 3743</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 3744</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 3745</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 3746</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 3747</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad491689799985f0c8f17b270cd8873c4"> 3748</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1b80d40d87204de4687735de852f47f"> 3749</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0994b341ba8a73b950f01d83d012780d"> 3750</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ae8b77d791ba7403618989a77e62922"> 3751</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc116988117a7e7fabc722855351d257"> 3752</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 3753</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 3754</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga363da353073d7ee6421cf171688ef52b"> 3755</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 3756</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0f8c1ef382225198407474f2b7fa073"> 3757</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 3758</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 3759</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 3760</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa683635426f418ead45032c25e0179ee"> 3761</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23c77145ea84805a785b49c0a7f31774"> 3762</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18492e954ec07174a1b140104062f941"> 3763</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf94626a8450c20e241ad6298660ec23"> 3764</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 3765</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 3766</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 3769</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 3770</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 3771</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d8828885a79299bc65c2011f71240e2"> 3772</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadfa978108927c827e3021499a20d0372"> 3773</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3b3c48011935170a9bd120b724030fe"> 3774</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 3775</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 3776</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 3777</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 3778</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga392844657c800d2e16e7916ed5fb9891"> 3779</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb35a3bbc447c46929643115490e250d"> 3780</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga974bae58f9819eee0377d709c985bcbe"> 3781</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2823bb25e138cc52d11b154456947ab7"> 3782</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 3783</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 3784</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 3785</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 3786</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga070940536728fad3c0e5336926131b4b"> 3787</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 3788</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1788704faad47f1d45017df41a35f053"> 3789</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 3790</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 3791</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 3792</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 3793</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 3794</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 3795</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49542b9334bc4917e25d6808c78787d1"> 3796</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 3797</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 3798</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf81786b7519b39f705729de2c55e4faa"> 3799</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 3800</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71ad6452660daed3d6c436533a25efc2"> 3803</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 3804</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 3805</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 3806</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 3807</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97d29588281c546d98e09760cc5ef593"> 3808</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53f5717aca9932255049b133661765bf"> 3809</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 3810</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 3811</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 3812</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 3813</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 3814</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5095a203d07244e75dd6deca125b4468"> 3815</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 3816</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b95be922291e534609302c0c833f1f7"> 3817</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 3818</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 3819</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 3820</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 3821</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 3822</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 3823</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 3824</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 3825</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 3826</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 3827</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3854a1a11c72e64d3c4722494f463421"> 3828</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 3829</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac01a4accedd624ceccf8f8976a043177"> 3830</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 3831</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga471631ee112af3bde77d848c22d743ef"> 3832</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9574ec7dddcea6b80368778c01f62598"> 3833</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 3834</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec0803330590bf9aba9d09342034b2c1"> 3837</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 3838</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 3839</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 3840</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac81d4c021f4579021ddf9485472a84f5"> 3841</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 3842</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 3843</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga780440ce173cde12fd117b519419424c"> 3844</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 3845</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace90c0624446480421fac233739413dc"> 3846</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae60d566699df87580584ed496681562"> 3847</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 3848</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace846d293ac11d535ee2aad17cf099bc"> 3849</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91b26397a75fc4c0124e84903d31221e"> 3850</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 3851</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 3852</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 3853</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad898ca382f57efb1842884d46217245c"> 3854</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 3855</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae991abb6f2e64443be7e39633f192aba"> 3856</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 3857</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 3858</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae616e53b9d961571eea4ff2df31f8399"> 3859</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2049c9bb27af3cde01334b1901aa417"> 3860</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 3861</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 3862</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 3863</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 3864</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbd6032652515423412ad73b8a004bbb"> 3865</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 3866</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaedae5e816af0dd734311bf44be7571f2"> 3867</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 3868</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 3871</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 3872</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 3873</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 3874</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51e2af45725e06538c4d09ad07296316"> 3875</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 3876</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66c636150cfad43a32652dba3ded8383"> 3877</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 3878</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68a36336242e8259c779f1c8f4544737"> 3879</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0014717b3c4c65afb7542308980803d"> 3880</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 3881</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga353aad2279bf6b72bd861f6c79253635"> 3882</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 3883</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 3884</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 3885</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 3886</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 3887</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 3888</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 3889</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 3890</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 3891</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae186c9794783eb47b460532801afe43a"> 3892</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 3893</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 3894</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 3895</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8267e4cdc484abd75634469f9b255c5"> 3896</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga697d286473e81666c91f28e853aab4ad"> 3897</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga295c26638700a849ee3c6504caf6ceab"> 3898</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 3899</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 3900</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 3901</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 3902</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 3905</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 3906</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 3907</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabab5a59d405ae1684853988e95ab9844"> 3908</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b5b46878001f43618c726b3429e4b50"> 3909</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 3910</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 3911</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 3912</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 3913</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 3914</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 3915</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga989f1dea5a35e78b08649ac699955563"> 3916</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 3917</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 3918</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 3919</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 3920</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 3921</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 3922</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 3923</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 3924</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 3925</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac318672024cefb98843d473cbb2d46b2"> 3926</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 3927</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21d8d812323030dd39f417318c36b8dc"> 3928</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 3929</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade5290535026c192f7e94a4cb98e48b4"> 3930</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 3931</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae965845f1e45d1f45831be60829e63bc"> 3932</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 3933</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 3934</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 3935</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 3936</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga616898121d5befed0eb5ab61492872f2"> 3939</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 3940</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 3941</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2348cdfff622628147e2c1df0a35363c"> 3942</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 3943</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 3944</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 3945</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed755173b9d4375b40d73cab90396adc"> 3946</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 3947</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 3948</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 3949</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 3950</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62bba82d177602a29448acf481a7f691"> 3951</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 3952</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 3953</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 3954</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 3955</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 3956</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 3957</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f0b00c508bddf59fd290091e738a340"> 3958</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 3959</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 3960</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae70893925ea53547e9ce780c0480587b"> 3961</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 3962</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 3963</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga678702522f87f63edfcad21194be3c53"> 3964</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4523c34e7f333636fade643b895b8f5"> 3965</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf0e55fcb496970abe8fea481561f886"> 3966</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e4683223d46d60897b2c46b02addec5"> 3967</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 3968</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 3969</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 3970</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacad6560088b586891d446952bbd8fbbe"> 3973</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 3974</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 3975</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 3976</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 3977</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 3978</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9db1830185822d66619059a644d86ffe"> 3979</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab35bedade0c9f71455abfbbac2edee14"> 3980</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 3981</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5900c2273c405ce35b9bd52b189c102"> 3982</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 3983</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9285109080a523012f27b3bdbabc6949"> 3984</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 3985</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 3986</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 3987</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 3988</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 3989</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69c7d6a41708543278980035b64bd31b"> 3990</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 3991</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 3992</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 3993</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 3994</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeebe934727476f5fde11c888c424c417"> 3995</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8324877e56a61c15119f2ebf929894cc"> 3996</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadfd994c36da11529ac494df973b5759c"> 3997</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 3998</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5da4d794a9797d14536197679b7b2b14"> 3999</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 4000</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf162471f4c070d13fa409d44467373fc"> 4001</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 4002</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 4003</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 4004</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5fd095552b3108c685514e78e43e52d"> 4007</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 4008</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17875db304b98c38e627f7d7db339136"> 4009</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 4010</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 4011</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 4012</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 4013</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 4014</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a946c991cee617b322ff9a372af3512"> 4015</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0ab582743e96fcd36662a9434b875bd"> 4016</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 4017</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 4018</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadad0db6fe916794156f773e98b524b07"> 4019</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 4020</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 4021</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 4022</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 4023</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 4024</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 4025</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga758cacc8b96577bb3663da1fae36040b"> 4026</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 4027</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 4028</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24e87973f51235e81195d84f78489cb0"> 4029</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e917f2a362569d86a75a34eddce636c"> 4030</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 4031</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaad1149501e8f926a247aa532405c0b9"> 4032</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 4033</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 4034</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 4035</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71b870003e469dcb24979e835a2f81a4"> 4036</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 4037</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 4038</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 4041</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 4042</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 4043</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 4044</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 4045</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 4046</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 4047</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabca970c306c9c9b576ef3424f686f324"> 4048</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 4049</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 4050</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 4051</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47f5215de00574378a489f90eb11eff4"> 4052</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 4053</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 4054</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 4055</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 4056</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 4057</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 4058</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 4059</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 4060</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 4061</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7023986be02dd8f736e04e658844061"> 4062</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd059121f2a882342a409ebef8a96999"> 4063</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 4064</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 4065</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 4066</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 4067</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 4068</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 4069</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26161b84a5fc507f959b620c8e380703"> 4070</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e753550a0a8547c7f64346e22925012"> 4071</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 4072</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="comment">/*                          HDMI-CEC (CEC)                                    */</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="comment">/*******************  Bit definition for CEC_CR register  *********************/</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define  CEC_CR_CECEN                        ((uint32_t)0x00000001)       </span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define  CEC_CR_TXSOM                        ((uint32_t)0x00000002)       </span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define  CEC_CR_TXEOM                        ((uint32_t)0x00000004)       </span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_CFGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define  CEC_CFGR_SFT                        ((uint32_t)0x00000007)       </span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define  CEC_CFGR_RXTOL                      ((uint32_t)0x00000008)       </span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define  CEC_CFGR_BRESTP                     ((uint32_t)0x00000010)       </span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define  CEC_CFGR_BREGEN                     ((uint32_t)0x00000020)       </span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define  CEC_CFGR_LREGEN                     ((uint32_t)0x00000040)       </span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define  CEC_CFGR_SFTOPT                     ((uint32_t)0x00000100)       </span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define  CEC_CFGR_BRDNOGEN                   ((uint32_t)0x00000080)       </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define  CEC_CFGR_OAR                        ((uint32_t)0x7FFF0000)       </span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define  CEC_CFGR_LSTN                       ((uint32_t)0x80000000)       </span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_TXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define  CEC_TXDR_TXD                        ((uint32_t)0x000000FF)       </span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_RXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define  CEC_TXDR_RXD                        ((uint32_t)0x000000FF)       </span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define  CEC_ISR_RXBR                        ((uint32_t)0x00000001)       </span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define  CEC_ISR_RXEND                       ((uint32_t)0x00000002)       </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define  CEC_ISR_RXOVR                       ((uint32_t)0x00000004)       </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define  CEC_ISR_BRE                         ((uint32_t)0x00000008)       </span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define  CEC_ISR_SBPE                        ((uint32_t)0x00000010)       </span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define  CEC_ISR_LBPE                        ((uint32_t)0x00000020)       </span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define  CEC_ISR_RXACKE                      ((uint32_t)0x00000040)       </span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define  CEC_ISR_ARBLST                      ((uint32_t)0x00000080)       </span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define  CEC_ISR_TXBR                        ((uint32_t)0x00000100)       </span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor">#define  CEC_ISR_TXEND                       ((uint32_t)0x00000200)       </span></div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;<span class="preprocessor">#define  CEC_ISR_TXUDR                       ((uint32_t)0x00000400)       </span></div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define  CEC_ISR_TXERR                       ((uint32_t)0x00000800)       </span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define  CEC_ISR_TXACKE                      ((uint32_t)0x00001000)       </span></div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CEC_IER register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor">#define  CEC_IER_RXBRIE                      ((uint32_t)0x00000001)       </span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define  CEC_IER_RXENDIE                     ((uint32_t)0x00000002)       </span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define  CEC_IER_RXOVRIE                     ((uint32_t)0x00000004)       </span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor">#define  CEC_IER_BREIEIE                     ((uint32_t)0x00000008)       </span></div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define  CEC_IER_SBPEIE                      ((uint32_t)0x00000010)       </span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define  CEC_IER_LBPEIE                      ((uint32_t)0x00000020)       </span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define  CEC_IER_RXACKEIE                    ((uint32_t)0x00000040)       </span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="preprocessor">#define  CEC_IER_ARBLSTIE                    ((uint32_t)0x00000080)       </span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define  CEC_IER_TXBRIE                      ((uint32_t)0x00000100)       </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define  CEC_IER_TXENDIE                     ((uint32_t)0x00000200)       </span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define  CEC_IER_TXUDRIE                     ((uint32_t)0x00000400)       </span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define  CEC_IER_TXERRIE                     ((uint32_t)0x00000800)       </span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define  CEC_IER_TXACKEIE                    ((uint32_t)0x00001000)       </span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 4140</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 4144</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d57481fb891a0964b40f721354c56d7"> 4148</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint8_t)0x01)        </span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="comment">/*                            Crypto Processor                                */</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/******************* Bits definition for CRYP_CR register  ********************/</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d0b1fad863e32d3bd9b95ecc7082e43"> 4156</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGODIR                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40666a9903ed0e307b0f97ae7473f7fe"> 4158</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE                     ((uint32_t)0x00080038)</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf63b47c94b9fc9dad1382b9eabddb3a7"> 4159</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_0                   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b1c1d672a3959c76b36321a17b9bfaf"> 4160</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_1                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac04af940f21f9f865aaf43fc1c352331"> 4161</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_2                   ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac63bb6a7288f4287842acc3b82a5252e"> 4162</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_ECB            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaff78552081418931926c17802e4e3bb"> 4163</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_TDES_CBC            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30e3cb1cae9167a9548d91baee97ec35"> 4164</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_ECB             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e84254439a55f626512f909c1182f2e"> 4165</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_DES_CBC             ((uint32_t)0x00000018)</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad5ef5312e7abda965d91a542dbfb33f"> 4166</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_ECB             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c8b2e0fc771fafb1c9194a8bc4fe9ef"> 4167</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CBC             ((uint32_t)0x00000028)</span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03eb6f14043a083c78fd0b27d1432530"> 4168</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_CTR             ((uint32_t)0x00000030)</span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga122cc878a5d8a4cee1185acb84e6bb51"> 4169</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_AES_KEY             ((uint32_t)0x00000038)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74666b00f58b456a15c19e8614ae1854"> 4171</a></span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE                     ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b0e6c625b9ac13ed14230e5d9361522"> 4172</a></span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE_0                   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf52b335e410455efe82e65fd1bfdd790"> 4173</a></span>&#160;<span class="preprocessor">#define CRYP_CR_DATATYPE_1                   ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc5c522813daf4eaffdf6f8be153125b"> 4174</a></span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE                      ((uint32_t)0x00000300)</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65f21ce543e31df15cd17c59376620ce"> 4175</a></span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE_0                    ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12b74eda84734e53cf2a947eb04d2deb"> 4176</a></span>&#160;<span class="preprocessor">#define CRYP_CR_KEYSIZE_1                    ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a359cd42efacc743ee2dedc39880f8a"> 4177</a></span>&#160;<span class="preprocessor">#define CRYP_CR_FFLUSH                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25df318843643ead955eca7609b28d73"> 4178</a></span>&#160;<span class="preprocessor">#define CRYP_CR_CRYPEN                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;</div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf61fd2f9d1f47ec7ea3d2e10f0b57f3d"> 4180</a></span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH                    ((uint32_t)0x00030000)</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44f12cbb1f370dad12d1ba31362182d8"> 4181</a></span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d3cddffd085eb0f93412c7816ad357e"> 4182</a></span>&#160;<span class="preprocessor">#define CRYP_CR_GCM_CCMPH_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab949a7e6ddad78b872c50d610f203b93"> 4183</a></span>&#160;<span class="preprocessor">#define CRYP_CR_ALGOMODE_3                   ((uint32_t)0x00080000) </span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="comment">/****************** Bits definition for CRYP_SR register  *********************/</span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d87f1dbfad020facc86ee16d252e8b4"> 4186</a></span>&#160;<span class="preprocessor">#define CRYP_SR_IFEM                         ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0660e3027e8beb744e899a8aa84a01e"> 4187</a></span>&#160;<span class="preprocessor">#define CRYP_SR_IFNF                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d771e3eecaee296480a963f6401fda8"> 4188</a></span>&#160;<span class="preprocessor">#define CRYP_SR_OFNE                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88d5c4f860a950322b174617da6d4c87"> 4189</a></span>&#160;<span class="preprocessor">#define CRYP_SR_OFFU                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbb845ce0da21442b692233390fb9ec0"> 4190</a></span>&#160;<span class="preprocessor">#define CRYP_SR_BUSY                         ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">/****************** Bits definition for CRYP_DMACR register  ******************/</span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ec62fd5243301ec46f39704fa87d2b0"> 4192</a></span>&#160;<span class="preprocessor">#define CRYP_DMACR_DIEN                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a958dc3179d0b1af43041573182bf02"> 4193</a></span>&#160;<span class="preprocessor">#define CRYP_DMACR_DOEN                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/*****************  Bits definition for CRYP_IMSCR register  ******************/</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga823629d5a10df713041ca2cbca436324"> 4195</a></span>&#160;<span class="preprocessor">#define CRYP_IMSCR_INIM                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04ca7302961b816f45a629b858794276"> 4196</a></span>&#160;<span class="preprocessor">#define CRYP_IMSCR_OUTIM                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="comment">/****************** Bits definition for CRYP_RISR register  *******************/</span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga191ad1ada022ccbcb0cee1200eea8cf8"> 4198</a></span>&#160;<span class="preprocessor">#define CRYP_RISR_OUTRIS                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46c6f8f9f70420f0cd1d9df6d89d77d3"> 4199</a></span>&#160;<span class="preprocessor">#define CRYP_RISR_INRIS                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/****************** Bits definition for CRYP_MISR register  *******************/</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5760130c56f24263ac1a51b5db5598e"> 4201</a></span>&#160;<span class="preprocessor">#define CRYP_MISR_INMIS                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbfecc9bb7988213f9d72282c2bbebb0"> 4202</a></span>&#160;<span class="preprocessor">#define CRYP_MISR_OUTMIS                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 4210</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 4211</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 4212</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 4214</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8dfa13ec123c583136e24b7890add45b"> 4215</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga265e32c4fc43310acdf3ebea01376766"> 4216</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa625d7638422e90a616ac93edd4bf408"> 4217</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90491f31219d07175629eecdcdc9271e"> 4219</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0871e6466e3a7378103c431832ae525a"> 4220</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 4221</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bcf611b2f0b975513325895bf16e085"> 4223</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 4224</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6cc15817842cb7992d449c448684f68d"> 4225</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 4226</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdc83b4feb742c632ba66f55d102432b"> 4227</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 4229</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 4230</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa65db2420e02fc6813842f57134d898f"> 4231</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd6f660a5f15262beca06b9098a559e9"> 4232</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8fc527f6ddb787123da09d2085b772f"> 4233</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 4235</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 4236</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 4237</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 4238</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 4240</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 4241</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 4242</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 4244</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8d952192721dbdcea8d707d43096454"> 4245</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga860032e8196838cd36a655c1749139d6"> 4246</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 4247</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 4248</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 4250</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga803e3bae78ced744b93aa76615303e15"> 4251</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAUDRIE2                    ((uint32_t)0x20000000U)        </span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 4254</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 4255</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 4258</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 4261</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 4264</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7506e369b37d55826042b540b10e44c7"> 4267</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f66bd794202221e1a55547673b7abab"> 4270</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 4273</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 4276</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3edd68db1697af93027e05f6b764c540"> 4277</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 4280</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 4281</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 4284</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae31631eaac76ebecb059918c351ef3c9"> 4285</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 4288</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacaaa39c1e82279918918b072fd56db04"> 4291</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 4294</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 4295</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">/*                                    DCMI                                    */</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e"> 4309</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47bacab13c750dc0ecc9aaf935d1f435"> 4310</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CM                           ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216"> 4311</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CROP                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd10a1f9c5a588f468e550bb56051b03"> 4312</a></span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46851e2b6011a84ecdfc5218a855ad78"> 4313</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ESS                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad"> 4314</a></span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2042d3da2719b7c9c6708e0566e46c5"> 4315</a></span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb"> 4316</a></span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL                        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13263970b396f75e00278ff7b78b313d"> 4317</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_0                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1658bed43e7d0c3579151498104d5747"> 4318</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_1                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9efa61252be662ff473d14156f09d32c"> 4319</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_0                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga884b51a3e5bf0d615944f46b1751a97c"> 4320</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_1                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79e4190a772dc07958573a110106db69"> 4321</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CRE                          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06"> 4322</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;</div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb10174e5a89c32d6413ecf77e6610a0"> 4325</a></span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9608c2fdd5feb3c8c022545f8d7e6adf"> 4326</a></span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2"> 4327</a></span>&#160;<span class="preprocessor">#define DCMI_SR_FNE                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;</div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="comment">/********************  Bits definition for DCMI_RIS register  *****************/</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga188d7dafa72efe56f8363ffee4b0662b"> 4330</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS                   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaeb2e93438e3aa6b72a2f897c3ed86bc"> 4331</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60312c64ac11224348e6817b16b38ace"> 4332</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57777e4dfeb6df63ffc1eee8e1fd51e9"> 4333</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS                   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7df083b857fd655d11a90a7a1ee94d66"> 4334</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99308f49b63dd49db671a2a26d0d07fa"> 4336</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_FRAME_RIS                  DCMI_RIS_FRAME_RIS</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae893218ce7d16540e5af7c3afb03bc98"> 4337</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_OVR_RIS                    DCMI_RIS_OVR_RIS</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf03ca1f0e5e1a7868c07c8237d7e33a3"> 4338</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_ERR_RIS                    DCMI_RIS_ERR_RIS</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08625c101d8419ca58cc7032f4a936ec"> 4339</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_VSYNC_RIS                  DCMI_RIS_VSYNC_RIS</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf06b386a61d97e046a7f0546478b91b8"> 4340</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_LINE_RIS                   DCMI_RIS_LINE_RIS</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga510c3f423fdddf8a41b6b69d55b6c66d"> 4341</a></span>&#160;<span class="preprocessor">#define DCMI_RISR_OVF_RIS                    DCMI_RIS_OVR_RIS</span></div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d"> 4344</a></span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE                    ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3526fa00f78f05a35551294374134d81"> 4345</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc9d64d6edc4e8ff9452db0065c12831"> 4346</a></span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc"> 4347</a></span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE                    ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a06c700c5e779551834862a2d14612e"> 4348</a></span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;</div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f313352a86f6b09726e63f89e161187"> 4351</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVF_IE                      DCMI_IER_OVR_IE</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment">/********************  Bits definition for DCMI_MIS register  ****************/</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga941155c6f476426df918e806a0f32e4e"> 4354</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS                   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bf479b833da567f2ee940d570a54517"> 4355</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46deae49ce6acb93a2c9827b7de125ed"> 4356</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8559771f71aa7c77eec58339c628f26a"> 4357</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS                   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga340adf786e70c8b9ebc2deef9aa30ced"> 4358</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS                    ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;</div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73b7d7359389df61668089920ed5b28e"> 4361</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_FRAME_MIS                  DCMI_MIS_FRAME_MIS</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacaced5931c5790bdf6fc9ede4591496"> 4362</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_OVF_MIS                    DCMI_MIS_OVR_MIS</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga117dd3b10b1c7a03016fce867a6a8281"> 4363</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_ERR_MIS                    DCMI_MIS_ERR_MIS</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a02749de4576d3631cf35dbb4e4bf5c"> 4364</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_VSYNC_MIS                  DCMI_MIS_VSYNC_MIS</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77aad6389ea95913c34b2ba3a14cfdca"> 4365</a></span>&#160;<span class="preprocessor">#define DCMI_MISR_LINE_MIS                   DCMI_MIS_LINE_MIS</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ce2decf4166be0a5376ea2810403030"> 4368</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC                   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9d9f8083bf587a6e6d6f5470fb29a88"> 4369</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc"> 4370</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaedd101bdda4f13c30d7af5a85156a047"> 4371</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC                   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae64182a042ceb8275c54819458b1ca9c"> 4372</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC                    ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;</div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="comment">/* Legacy defines */</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0318fb46a8594834640d08a9ae06f79e"> 4375</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVF_ISC                     DCMI_ICR_OVR_ISC</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESCR register  ******************/</span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga822e9340b78048f18504488c6af07b17"> 4378</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC                        ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f673b3dfe4d73c36ec941780cc91ce5"> 4379</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC                        ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga174d7f3b7ae442fa4fa8a95bc551d7fe"> 4380</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC                        ((uint32_t)0x00FF0000)</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab398e0b4ccde3ef98da25a420ad0d47d"> 4381</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC                        ((uint32_t)0xFF000000)</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;</div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">/********************  Bits definition for DCMI_ESUR register  ******************/</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07da26e3445ad620bf9f79853f521985"> 4384</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU                        ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef06107788d6ef1164cca2eec17ccd82"> 4385</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU                        ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65e5d6c1fa10262d9deb97e557fd294c"> 4386</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU                        ((uint32_t)0x00FF0000)</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71824df64b1b6626e66e5a83d4663a6e"> 4387</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU                        ((uint32_t)0xFF000000)</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSTRT register  ******************/</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae099a5f83a683df21addd2efd2d9400a"> 4390</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT                  ((uint32_t)0x00003FFF)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1f7a07e86f5331bd024197bf986f7fb"> 4391</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST                      ((uint32_t)0x1FFF0000)</span></div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;</div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CWSIZE register  ******************/</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c31745cc8efc121ae47c30cc42b384f"> 4394</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT                   ((uint32_t)0x00003FFF)</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11c87e423cc974fce1a8a50213e47af8"> 4395</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE                    ((uint32_t)0x3FFF0000)</span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">/********************  Bits definition for DCMI_DR register  ******************/</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0910a5a593672f96d201adc561a04b9"> 4398</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0                        ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab01aefc5cd095660ac49a2b7b9180c82"> 4399</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1                        ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1bfbeeca97efa76992487f3c22d6aff"> 4400</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2                        ((uint32_t)0x00FF0000)</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa63e80a5e9f30b03e3b01b0c597a5cf"> 4401</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3                        ((uint32_t)0xFF000000)</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="comment">/*                 Digital Filter for Sigma Delta Modulators                  */</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;</div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment">/****************   DFSDM channel configuration registers  ********************/</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="comment">/***************  Bit definition for DFSDM_CHCFGR1 register  ******************/</span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad01643e1b9fdae24a6e4a21200a123e6"> 4412</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DFSDMEN                ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b"> 4413</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_CKOUTSRC               ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400"> 4414</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_CKOUTDIV               ((uint32_t)0x00FF0000)            </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaceec63c5f0918035568b8382bbe3b69"> 4415</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK                ((uint32_t)0x0000C000)            </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72594a0b7fa5bba4708544faab5d63aa"> 4416</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK_1              ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d437e63b9045a12c8d6cc4e7569a25d"> 4417</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATPACK_0              ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddaae3662409a67c8afed0579489c332"> 4418</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX                 ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73beb77478ce011631a5c6a8e4aac694"> 4419</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX_1               ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ab9eaa035906ed0db6e805fd15cc82c"> 4420</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_DATMPX_0               ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab5f1e1631f818f4fc1bc9a8d46194e8"> 4421</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_CHINSEL                ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaced1f34e12333509a41e0420e11f47c3"> 4422</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_CHEN                   ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73dd15825afa4601a44a52a76db4b609"> 4423</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_CKABEN                 ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacae1e26bd51dcf6a84368c2ab13ec146"> 4424</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SCDEN                  ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafda8d5f5f6edfb7b82bdc0f81ca4770"> 4425</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL               ((uint32_t)0x0000000C)            </span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7e3ef13cbb13f469828ca44fec4b0b2"> 4426</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL_1             ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3976592ef1c4da4d90f27909c739ea2"> 4427</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SPICKSEL_0             ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd51ddd93fce6cd6882930ee01336a2d"> 4428</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SITP                   ((uint32_t)0x00000003)            </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f9f748cfec9d7387461e9a4f97b9b04"> 4429</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SITP_1                 ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7933bb2955416be37aee87784d8654c"> 4430</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR1_SITP_0                 ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_CHCFGR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a5a863edf94aab965cadfb5efb41e83"> 4433</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR2_OFFSET                 ((uint32_t)0xFFFFFF00)            </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63ce7c4229cb5c8593ecdb946e241960"> 4434</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHCFGR2_DTRBS                  ((uint32_t)0x000000F8)            </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DFSDM_CHAWSCDR register ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc422e62db991d6b8a9e85a60c13d869"> 4437</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD                ((uint32_t)0x00C00000)            </span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b3f65079f14f0285ce310d4f790af31"> 4438</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD_1              ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada87005ab384a75acde342c8f36c4a64"> 4439</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFORD_0              ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4189ea28ed783a22d4479308380e3fa8"> 4440</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_AWFOSR                ((uint32_t)0x001F0000)            </span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0df2260c99dfca1da5577fbc7deb45b8"> 4441</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_BKSCD                 ((uint32_t)0x0000F000)            </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b5bd00a908d74debd89428f0959bd03"> 4442</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHAWSCDR_SCDT                  ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHWDATR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d4c3e69b19e7720e91296726126500d"> 4445</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHWDATR_WDATA                  ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHDATINR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab924bfb56de163df51c169055a1e697f"> 4448</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHDATINR_INDAT0                ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b4f2a5fb81740ac4dcd996c1deb7b37"> 4449</a></span>&#160;<span class="preprocessor">#define  DFSDM_CHDATINR_INDAT1                ((uint32_t)0xFFFF0000)            </span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor"></span><span class="comment">/************************   DFSDM module registers  ****************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;</div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="comment">/*****************  Bit definition for DFSDM_FLTCR1 register *******************/</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafdd462a56f4759072952dcf6fdd0a0c"> 4454</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_AWFSEL                  ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b26a11d686215c40b86124618c4e1d6"> 4455</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_FAST                    ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a337800ee02a94301bff8989f867c9b"> 4456</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_RCH                     ((uint32_t)0x07000000)            </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b896809b8973be7d72fce31769f5be0"> 4457</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_RDMAEN                  ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga444f7086b0d5aed04d1786e6e01509f3"> 4458</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_RSYNC                   ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7443f54c7b9002fa10bec57635baae0"> 4459</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_RCONT                   ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9380339b702b5de8ba81b8e5a35f4ce"> 4460</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_RSWSTART                ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga790186025b6086595574861cbb4a7be6"> 4461</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN                  ((uint32_t)0x00006000)            </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89e8554da2e4bf0f5038050718add647"> 4462</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN_1                ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15a4218d7b4b428d7c8691e90d36620e"> 4463</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTEN_0                ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58de73c06e689135c3645bc5fbd7f1bf"> 4464</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL                 ((uint32_t)0x00000700)            </span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1ac3399e765498c905f2ed3366fca39"> 4465</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_2               ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga48d560e4921ea3f15f5bc41d71cfa617"> 4466</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_1               ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2"> 4467</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JEXTSEL_0               ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fe0de7b362971df2a458926ee30b50b"> 4468</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JDMAEN                  ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga529b30384947f752a33dcad4c42996b4"> 4469</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JSCAN                   ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16dd2807004f72158df0ab76f5d71cdf"> 4470</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JSYNC                   ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4fbc194f6878cb1810b86848c53d588"> 4471</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_JSWSTART                ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga423ecc4eddc6b34c15fa994850bf708d"> 4472</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR1_DFEN                    ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DFSDM_FLTCR2 register ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19bd17ef9448e6495d84f898a9b8f90f"> 4475</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_AWDCH                   ((uint32_t)0x000F0000)            </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a1a13644cd06762ad4451c2dd29923d"> 4476</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_EXCH                    ((uint32_t)0x00000F00)            </span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga670875be1c00d4cc34b2871252b7b35e"> 4477</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_CKABIE                  ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca2bef8aaed0842cd1ebf7254cd0c021"> 4478</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_SCDIE                   ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade1e86493b61d14fae73457b1eae7b9d"> 4479</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_AWDIE                   ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad44298bb6ea8ed2251517165c4363797"> 4480</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_ROVRIE                  ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41d725e8f2c98f510955a1894cd3396c"> 4481</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_JOVRIE                  ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga827fa1c77ef1817ffaa6994ae337502c"> 4482</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_REOCIE                  ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6598008195ecf24e5d1bea4a254c0a2"> 4483</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCR2_JEOCIE                  ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTISR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b220f1486225a65cbae55901f0bfb03"> 4486</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_SCDF                    ((uint32_t)0x0F000000)            </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabcf9b44ec742a2d0ab08eb665e6b382"> 4487</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_CKABF                   ((uint32_t)0x000F0000)            </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ff907ddcf8d00cd88f3a3fe79ff8105"> 4488</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_RCIP                    ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24b0a726264f800cf6741a998944b5ab"> 4489</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_JCIP                    ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga157092712e166161c3f56799cff7b8f7"> 4490</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_AWDF                    ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2df1657fd8272295989e2eaabc641aaa"> 4491</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_ROVRF                   ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l04492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacae30cffa9451c3ab16ad15ed9cb23e7"> 4492</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_JOVRF                   ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l04493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91c8ad1d385ff6f8874eefee32245627"> 4493</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_REOCF                   ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ef1e6dc513e78d71a1e0e3d10dee0dd"> 4494</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTISR_JEOCF                   ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTICR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38a676458954a7307e46991c98865bd4"> 4497</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTICR_CLRSCSDF                ((uint32_t)0x0F000000)            </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga708aeeb25ba642e772c59095c80d2c18"> 4498</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTICR_CLRCKABF                ((uint32_t)0x000F0000)            </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8466d67e9efb261a8a1dfa50238ee0ec"> 4499</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTICR_CLRROVRF                ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga671d4ade002807420d4f07ad3d1a82d3"> 4500</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTICR_CLRJOVRF                ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_FLTJCHGR register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf4b96059d73144172cf2340b6619dd7"> 4503</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTJCHGR_JCHG                  ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTFCR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91433a380778edd3d7ea1d051e81a62a"> 4506</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_FORD                    ((uint32_t)0xE0000000)            </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f9adcd54c6ca0808b83d99d1cfd5185"> 4507</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_FORD_2                  ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab67197a4a282b8fea2f7538cc3f1ea1f"> 4508</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_FORD_1                  ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c8da4224aef759de753f06831872c84"> 4509</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_FORD_0                  ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f06d2770c0ebe51576fa82820483454"> 4510</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_FOSR                    ((uint32_t)0x03FF0000)            </span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f"> 4511</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTFCR_IOSR                    ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTJDATAR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a36a61fd972100bc59a763ed2f33904"> 4514</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTJDATAR_JDATA                ((uint32_t)0xFFFFFF00)            </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3cb962b42a9e2c8755471999a7f6e69b"> 4515</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTJDATAR_JDATACH              ((uint32_t)0x00000007)            </span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTRDATAR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee28fc90dfb6656fc39d7947300e619d"> 4518</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTRDATAR_RDATA                ((uint32_t)0xFFFFFF00)            </span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7942e51fce347d2d933a2fcbad01f4c"> 4519</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTRDATAR_RPEND                ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff35e147c720b6add837974fcc3bbf09"> 4520</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTRDATAR_RDATACH              ((uint32_t)0x00000007)            </span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWHTR register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c544e94da40907dc8a12f31fef5127d"> 4523</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWHTR_AWHT                 ((uint32_t)0xFFFFFF00)             </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5407027129a700d61b1928163e60d027"> 4524</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWHTR_BKAWH                ((uint32_t)0x0000000F)             </span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWLTR register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931"> 4527</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWLTR_AWLT                 ((uint32_t)0xFFFFFF00)             </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga167cde3da03aa0e79ac5dd7a97956ebf"> 4528</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWLTR_BKAWL                ((uint32_t)0x0000000F)             </span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWSR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61d739fd7df7251e6acf32636e8664a9"> 4531</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWSR_AWHTF                 ((uint32_t)0x00000F00)             </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd4a07ca25156e5cc903cdd6d8b94de9"> 4532</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWSR_AWLTF                 ((uint32_t)0x0000000F)             </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWCFR register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ae85655dfb066469073cf652fb85284"> 4535</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWCFR_CLRAWHTF             ((uint32_t)0x00000F00)             </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc761f0ff79dc3659db1ec4d9920fba3"> 4536</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTAWCFR_CLRAWLTF             ((uint32_t)0x0000000F)             </span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMAX register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9189c2aeb0cbc28231f67b991bd127d9"> 4539</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTEXMAX_EXMAX                ((uint32_t)0xFFFFFF00)             </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd2a135d52cd00623d77280160610107"> 4540</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTEXMAX_EXMAXCH              ((uint32_t)0x00000007)             </span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMIN register ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a839013d37fce60c0c151c7a3317ca4"> 4543</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTEXMIN_EXMIN                ((uint32_t)0xFFFFFF00)             </span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf588faa4a8fa60c29431030ccfd4f601"> 4544</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTEXMIN_EXMINCH              ((uint32_t)0x00000007)             </span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTCNVTIMR register ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3925ad7c3718a33374e66e2e203de2c"> 4547</a></span>&#160;<span class="preprocessor">#define  DFSDM_FLTCNVTIMR_CNVCNT             ((uint32_t)0xFFFFFFF0)             </span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span> </div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6"> 4555</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL                       ((uint32_t)0x0E000000)</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17d34dad5c7bdb97fdcadaebfed80d90"> 4556</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_0                     ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa59d7ef4d7e0895f18ca4ef1210edae"> 4557</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_1                     ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae001e60d3fd84c18bb5e2f96b695af38"> 4558</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CHSEL_2                     ((uint32_t)0x08000000) </span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f"> 4559</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST                      ((uint32_t)0x01800000)</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 4560</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_0                    ((uint32_t)0x00800000)</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf28eac7212392083bbf1b3d475022b74"> 4561</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MBURST_1                    ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e"> 4562</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST                      ((uint32_t)0x00600000)</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf0eee1ad1788868a194f95107057a16"> 4563</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_0                    ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga061207b2c654a0dd62e40187c9557eda"> 4564</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PBURST_1                    ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f597f58faf86d2b78ad931079f57305"> 4565</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_ACK                         ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d"> 4566</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CT                          ((uint32_t)0x00080000)  </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497"> 4567</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DBM                         ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c"> 4568</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL                          ((uint32_t)0x00030000)</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 4569</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_0                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 4570</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PL_1                        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70"> 4571</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINCOS                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773"> 4572</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE                       ((uint32_t)0x00006000)</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 4573</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_0                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 4574</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MSIZE_1                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0"> 4575</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE                       ((uint32_t)0x00001800)</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 4576</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_0                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f376d0900380a3045cbeadd6a037302"> 4577</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PSIZE_1                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719"> 4578</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_MINC                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b"> 4579</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PINC                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb"> 4580</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_CIRC                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4"> 4581</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR                         ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadca9547536f3d2f76577275964b4875e"> 4582</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_0                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 4583</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DIR_1                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2"> 4584</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_PFCTRL                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7"> 4585</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TCIE                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20"> 4586</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_HTIE                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602"> 4587</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_TEIE                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41"> 4588</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_DMEIE                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e"> 4589</a></span>&#160;<span class="preprocessor">#define DMA_SxCR_EN                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;</div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62e0e1a1121885de705e618855ba83b0"> 4592</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT                            ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ae52f0e22e621d60861143ca6027852"> 4593</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c4223f0a871ccfee403988befa42d94"> 4594</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4766cc41262f7b530351ecc5939fc222"> 4595</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 4596</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 4597</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_4                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 4598</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_5                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 4599</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_6                          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 4600</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_7                          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 4601</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_8                          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 4602</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_9                          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 4603</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_10                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 4604</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_11                         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 4605</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_12                         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f320a375482fe097d3f1579925013bb"> 4606</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_13                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 4607</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_14                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga386a1a2048a470bed80654cd548dea65"> 4608</a></span>&#160;<span class="preprocessor">#define DMA_SxNDT_15                         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span> </div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba9ca2264bc381abe0f4183729ab1fb1"> 4611</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FEIE                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853"> 4612</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS                         ((uint32_t)0x00000038)</span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 4613</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_0                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 4614</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_1                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51558a53d17a6deeed3937c15787361c"> 4615</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FS_2                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9"> 4616</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_DMDIS                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f"> 4617</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH                        ((uint32_t)0x00000003)</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63716e11d34bca95927671055aa63fe8"> 4618</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3d780fc1222a183071c73e62a0524a1"> 4619</a></span>&#160;<span class="preprocessor">#define DMA_SxFCR_FTH_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;</div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span> </div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44e5bf8adbb2646d325cba8d5dd670d8"> 4622</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF3                       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa10c891ee2ec333b7f87eea5886d574f"> 4623</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF3                       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f"> 4624</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF3                       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01fd1397b41221f5bdf6f107cb92e196"> 4625</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF3                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5367443a1378eef82aed62ca22763952"> 4626</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF3                       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8"> 4627</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF2                       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ca25185d14a1f0c208ec8ceadc787a6"> 4628</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF2                       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74d540802cadde42bdd6debae5d8ab89"> 4629</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF2                       ((uint32_t)0x00080000)</span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc7edcd7404f0dcf19a724dfad22026a"> 4630</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99c42b194213872753460ef9b7745213"> 4631</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF2                       ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae02aec39ded937b3ce816d3df4520d9b"> 4632</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF1                       ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04304a9f8891e325247c0aaa4c9fac72"> 4633</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF1                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0cd826db0b9ea5544d1a93beb90f8972"> 4634</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF1                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4903814bfc12dd6193416374fbddf8c"> 4635</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF1                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbc4fecde60c09e12f10113a156bb922"> 4636</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF1                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d"> 4637</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TCIF0                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9"> 4638</a></span>&#160;<span class="preprocessor">#define DMA_LISR_HTIF0                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba"> 4639</a></span>&#160;<span class="preprocessor">#define DMA_LISR_TEIF0                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878"> 4640</a></span>&#160;<span class="preprocessor">#define DMA_LISR_DMEIF0                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f"> 4641</a></span>&#160;<span class="preprocessor">#define DMA_LISR_FEIF0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span> </div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad20a0a5e103def436d4e329fc0888482"> 4644</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF7                       ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf535d1a3209d2e2e0e616e2d7501525d"> 4645</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF7                       ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga960f094539b5afc7f9d5e45b7909afe6"> 4646</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF7                       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bb23848f8a022a47ab4abd5aa9b7d39"> 4647</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF7                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadea53385fca360f16c4474db1cf18bc1"> 4648</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF7                       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad29468aa609150e241d9ae62c477cf45"> 4649</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF6                       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d39c14138e9ff216c203b288137144b"> 4650</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF6                       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c"> 4651</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF6                       ((uint32_t)0x00080000)</span></div><div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7b58e7ba316d3fc296f4433b3e62c38"> 4652</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF6                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb297f94bde8d1aea580683d466ca8ca"> 4653</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF6                       ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64f15eaf1dd30450d1d35ee517507321"> 4654</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF5                       ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8617bf8160d1027879ffd354e04908d9"> 4655</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF5                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf16fb0e5d87f704c89824f961bfb7637"> 4656</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF5                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5ee964eee9c88fa28d32ce3ea6478f2"> 4657</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF5                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d62494b31bb830433ddd683f4872519"> 4658</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF5                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcce25c245499f9e62cb757e1871d973"> 4659</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TCIF4                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadba8d24329c676d70560eda0b8c1e5b0"> 4660</a></span>&#160;<span class="preprocessor">#define DMA_HISR_HTIF4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9005d4b958193fbd701c879eede467c1"> 4661</a></span>&#160;<span class="preprocessor">#define DMA_HISR_TEIF4                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf716f1bc12ea70f49802d84fb77646e8"> 4662</a></span>&#160;<span class="preprocessor">#define DMA_HISR_DMEIF4                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacab90057201b1da9774308ff3fb6cfa1"> 4663</a></span>&#160;<span class="preprocessor">#define DMA_HISR_FEIF4                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span> </div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5210736d34dc24eb9507975921233137"> 4666</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF3                     ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ed3ab4e5d7975f985eb25dc65f99be3"> 4667</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF3                     ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a51c601387d1ae49333d5ace8ae86ee"> 4668</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF3                     ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabea10cdf2d3b0773b4e6b7fc9422f361"> 4669</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF3                    ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9432964145dc55af9186aea425e9963"> 4670</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF3                     ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52d6df2b5ab2b43da273a702fe139b59"> 4671</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF2                     ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae19254e8ad726a73c6edc01bc7cf2cfa"> 4672</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF2                     ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa9d761752657a3d268da5434a04c6c6a"> 4673</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF2                     ((uint32_t)0x00080000)</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7680fc5f5e6c0032044f1d8ab7766de8"> 4674</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF2                    ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0f58173c721a4cee3f3885b352fa2a3"> 4675</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF2                     ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7494c54901b8f5bcb4894d20b8cfafed"> 4676</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF1                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2f38b0c141a9afb3943276dacdcb969"> 4677</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF1                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6d8adf52567aee2969492db65d448d4"> 4678</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a5aea54a390886f7de82e87e6dfc936"> 4679</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF1                    ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96cea0049553ab806bbc956f52528c37"> 4680</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF1                     ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7a0b2cc41c63504195714614e59dc8e"> 4681</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTCIF0                     ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44f83ba08feb98240a553403d977b8d1"> 4682</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CHTIF0                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5824a64683ce2039260c952d989bf420"> 4683</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CTEIF0                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe80a122bf0537e8c95877ccf2b7b6d9"> 4684</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CDMEIF0                    ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf6b8892189f3779f7fecf529ed87c74"> 4685</a></span>&#160;<span class="preprocessor">#define DMA_LIFCR_CFEIF0                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span> </div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf8056629f4948fb236b4339e213cc69"> 4688</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF7                     ((uint32_t)0x08000000)</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95e9989cbd70b18d833bb4cfcb8afce9"> 4689</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF7                     ((uint32_t)0x04000000)</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84ab215e0b217547745beefb65dfefdf"> 4690</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF7                     ((uint32_t)0x02000000)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad70bf852fd8c24d79fcc104c950a589f"> 4691</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF7                    ((uint32_t)0x01000000)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50332abe2e7b5a4f9cffd65d9a29382a"> 4692</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF7                     ((uint32_t)0x00400000)</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd88be16962491e41e586f5109014bc6"> 4693</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF6                     ((uint32_t)0x00200000)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed7cbbbc0602d00e101e3f57aa3b696a"> 4694</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF6                     ((uint32_t)0x00100000)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69e01e2f6a5cd1c800321e4121f8e788"> 4695</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF6                     ((uint32_t)0x00080000)</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f73fa93a4e01fbf279e920eca139807"> 4696</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF6                    ((uint32_t)0x00040000)</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39a0a7f42498f71dedae8140483b7ced"> 4697</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF6                     ((uint32_t)0x00010000)</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa55d19705147a6ee16effe9ec1012a72"> 4698</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF5                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cef7eeccd11737c1ebf5735284046cc"> 4699</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF5                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33394fe20a3567c8baaeb15ad9aab586"> 4700</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF5                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15b404d9e1601cf3627cbf0163b50221"> 4701</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF5                    ((uint32_t)0x00000100)</span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a4e90af967fa0a76c842384264e0e52"> 4702</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF5                     ((uint32_t)0x00000040)</span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42e529507a40f0dc4c16da7cc6d659db"> 4703</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTCIF4                     ((uint32_t)0x00000020)</span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8f0afa9a6526f7f4413766417a56be8"> 4704</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CHTIF4                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"> 4705</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CTEIF4                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d70d58a4423ac8973c30ddbc7404b44"> 4706</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CDMEIF4                    ((uint32_t)0x00000004)</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e5ea118900178d4fa2d19656c1b48ff"> 4707</a></span>&#160;<span class="preprocessor">#define DMA_HIFCR_CFEIF4                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;</div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/*                         AHB Master DMA2D Controller (DMA2D)                */</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;</div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_CR register  ******************/</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;</div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21ef0ff3efbf1ac68d1221fef8f05371"> 4717</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_START                     ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64fa2b2fd936575f41106f14e3e0292a"> 4718</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_SUSP                      ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad12973bf311ed4aa10e3f97766d589ca"> 4719</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_ABORT                     ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga615079079a7f8c65843b98ea13c89890"> 4720</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TEIE                      ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf750d5a2ed4ca7f746777dbf6927149e"> 4721</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TCIE                      ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6c26d2a790fef15f60efa32c442918f"> 4722</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_TWIE                      ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd16a66047d3972bc09c799fa5d83294"> 4723</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CAEIE                     ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1799fced31c6fca2cde47755211f05dd"> 4724</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CTCIE                     ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f88086bf1cf446a499f39615eb595ce"> 4725</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_CEIE                      ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad8f10cbb0de796eb4a96448806ecf56"> 4726</a></span>&#160;<span class="preprocessor">#define DMA2D_CR_MODE                      ((uint32_t)0x00030000)               </span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_ISR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga797e73d0317c5351ebfa81fcec9ee74a"> 4730</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TEIF                     ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebfdf3351d8b08d4e6cb20e53027f286"> 4731</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TCIF                     ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2602aa4cf6d5ddc62a69221e81650f6d"> 4732</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_TWIF                     ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae12132e7245c4850274fcdd20bd1b1fd"> 4733</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CAEIF                    ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bb26c8920a05593c5a4adf37859c8cc"> 4734</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CTCIF                    ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00b811475a96958284c17f32467a19a4"> 4735</a></span>&#160;<span class="preprocessor">#define DMA2D_ISR_CEIF                     ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_IFCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;</div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cdbdb20e91f692ab5a88bd14390fef6"> 4739</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTEIF                   ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25202fe085a2364676d43a19f4ff5338"> 4740</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTCIF                   ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa09a567e729b486217584e51d68c403c"> 4741</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CTWIF                   ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33acd3c0b766643e754c6eca065dbe38"> 4742</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CAECIF                  ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7581cf290760437ef949a3eef56e843f"> 4743</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCTCIF                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga266c7a5e127e3f4a88a4c0373a3ce2d5"> 4744</a></span>&#160;<span class="preprocessor">#define DMA2D_IFCR_CCEIF                   ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga700ffb7c66ff9b6e587f54b4d6f9d409"> 4747</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTEIF                   DMA2D_IFCR_CTEIF                     </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5ff825263374c6a82a940cef3f22def"> 4748</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTCIF                   DMA2D_IFCR_CTCIF                     </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08d11dcc310801f1a21fa1621a911a69"> 4749</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CTWIF                   DMA2D_IFCR_CTWIF                     </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9331ca07d508ec2330248ead234e759"> 4750</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCAEIF                  DMA2D_IFCR_CAECIF                    </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga603151f7582af8487dbca059b8c2797c"> 4751</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCTCIF                  DMA2D_IFCR_CCTCIF                    </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga037c3669077ab408fc19f9a56d85dbeb"> 4752</a></span>&#160;<span class="preprocessor">#define DMA2D_IFSR_CCEIF                   DMA2D_IFCR_CCEIF                     </span></div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGMAR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga040254533141c16e79385b1d53f5e200"> 4756</a></span>&#160;<span class="preprocessor">#define DMA2D_FGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l04758"></a><span class="lineno"> 4758</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGOR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3994214fb7867cdd705a98306261d4d"> 4760</a></span>&#160;<span class="preprocessor">#define DMA2D_FGOR_LO                      ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGMAR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae232ec07c8af265cf273378b9bd1441"> 4764</a></span>&#160;<span class="preprocessor">#define DMA2D_BGMAR_MA                     ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGOR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;</div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52a7059b6f751d5c08c80f2685ad6ae0"> 4768</a></span>&#160;<span class="preprocessor">#define DMA2D_BGOR_LO                      ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGPFCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab96e4329f0cce1ff4939b86794ace4a5"> 4772</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae19d74a8747e3ff1d59bbf8281bef16"> 4773</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM_0                 ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20389b903fceabce35ef86afbb195b8e"> 4774</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM_1                 ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ee3da8a8b64107d1e2f9a78580133b1"> 4775</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM_2                 ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM_3                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91559d3b49cc6eabc6e5c56fed4d90df"> 4777</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79281f18fe5f1d8f72bfc5493f7fa5f5"> 4778</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_START                ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga499d209664516db6d8e51c156d297a64"> 4779</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga662bae660d091cd661ae03b7b83b9fff"> 4780</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9a0f72a3311c7addc80cb4b2a6dd606"> 4781</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_AM_0                 ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad31741e936457f10c0018d17a668f8a7"> 4782</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_AM_1                 ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31134d8c12473dc1a2993ae779c97764"> 4783</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCOLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;</div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a5f83d5dbcacb5368cbd7b961eb681a"> 4787</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga883726ad2d4c810d52f1488fb88fbee8"> 4788</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d6b0972e557412c73e0f16f36fcb5c2"> 4789</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGPFCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68eb0acaf75ebd3ad3c91c09d1120f4e"> 4793</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM                   ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90de47ab23a989fdcb87b80a2ba19e77"> 4794</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM_0                 ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0775cf25afbe6b7c532cd1be3292ac4"> 4795</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM_1                 ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4329cef34024ce9da66cc50742fa8664"> 4796</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CM_2                 ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32cf1cafe2d77d4287c13f9b35387471"> 4797</a></span>&#160;<span class="preprocessor">#define DMA2D_FGPFCCR_CM_3                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7af16ab77cfa65b68d87955f8174c374"> 4798</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CCM                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a80d7360eacbea6bdaf6e9e917fcfb3"> 4799</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_START                ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6815a2ca2215068895c9a472d7ddda39"> 4800</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_CS                   ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabed12e8c87f469181c517b5bf45dddf"> 4801</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_AM                   ((uint32_t)0x00030000)               </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b0b7efdbc0b6d9e79283513a8182e56"> 4802</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_AM_0                 ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60d8adf261814b395b285745b3ed906f"> 4803</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_AM_1                 ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bc612a1b1244f639b71a4d32951d0ed"> 4804</a></span>&#160;<span class="preprocessor">#define DMA2D_BGPFCCR_ALPHA                ((uint32_t)0xFF000000)               </span></div><div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCOLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7eed8c8ec566069a0d09afb988562b85"> 4808</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_BLUE                  ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00f2e6030b2805bc1317cf9a176128dd"> 4809</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_GREEN                 ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40b707327b395aa7ed5dcb17d5d63025"> 4810</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCOLR_RED                   ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCMAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;</div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44e06e669220bd1ec2684822441e98b3"> 4814</a></span>&#160;<span class="preprocessor">#define DMA2D_FGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_BGCMAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;</div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6dc532dedbdffb9510e22260244a0559"> 4818</a></span>&#160;<span class="preprocessor">#define DMA2D_BGCMAR_MA                    ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OPFCCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab6aab6b2bb5740ad6b5b79f5510eed4a"> 4822</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM                    ((uint32_t)0x00000007)               </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed17ce29894511ebece5f982af327845"> 4823</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_0                  ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeac900ad7b654976b210a5a3f3a1f95d"> 4824</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_1                  ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga093ffc44792d3708c93ce6438870956d"> 4825</a></span>&#160;<span class="preprocessor">#define DMA2D_OPFCCR_CM_2                  ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OCOLR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga164c96762ec6cbaac2bff45dd84b97cf"> 4831</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_1                 ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8545d0dcde8b511d0ec64eb0c338fe2c"> 4832</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_1                ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3928724c5937ffda60f29f272dda4fc"> 4833</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_1                  ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaada795f8e861c5a220054e78c31c512"> 4834</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_1                ((uint32_t)0xFF000000)               </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga302e4754b96470c3c0e1c42f7a513001"> 4837</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_2                 ((uint32_t)0x0000001F)               </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga885ce0eaadc6ca878568ff43ee710958"> 4838</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_2                ((uint32_t)0x000007E0)               </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0af9cee2f3d6ab752e910249adb89816"> 4839</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_2                  ((uint32_t)0x0000F800)               </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0aa0634e409fb6d9fc68ecf9533c8d9c"> 4842</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_3                 ((uint32_t)0x0000001F)               </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf4c97dc43e39e09956c2f4d8e092d17"> 4843</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_3                ((uint32_t)0x000003E0)               </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea63157a41a08d213f6cb8395373b385"> 4844</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_3                  ((uint32_t)0x00007C00)               </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc0bf21946366343cedce1a2e9b07259"> 4845</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_3                ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd2439915c875a33bf9119382276cb89"> 4848</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_BLUE_4                 ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga801078def8b64717b6fa0688483e3b78"> 4849</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_GREEN_4                ((uint32_t)0x000000F0)               </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3dd8ba291eeaec6bdf282570dc94699f"> 4850</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_RED_4                  ((uint32_t)0x00000F00)               </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0b00eb37c77d6852cfbb731b603a9d5"> 4851</a></span>&#160;<span class="preprocessor">#define DMA2D_OCOLR_ALPHA_4                ((uint32_t)0x0000F000)               </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OMAR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;</div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4898744c8de9d7d0d59d7ff41653a04f"> 4855</a></span>&#160;<span class="preprocessor">#define DMA2D_OMAR_MA                      ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_OOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;</div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd4dae0dd24a62d5a70fce6d095761ab"> 4859</a></span>&#160;<span class="preprocessor">#define DMA2D_OOR_LO                       ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_NLR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;</div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7be9ed42e3543c13c9976a738470d2e"> 4863</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_NL                       ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade633c0e602bb412837333b687b1619a"> 4864</a></span>&#160;<span class="preprocessor">#define DMA2D_NLR_PL                       ((uint32_t)0x3FFF0000)               </span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_LWR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;</div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ebac2dac47e0480401202c86c3dacd4"> 4868</a></span>&#160;<span class="preprocessor">#define DMA2D_LWR_LW                       ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_AMTCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;</div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe04b2be922ba53ca5c46a4ab9f38d15"> 4872</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_EN                     ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e5dccef2a3b408c458365114ca277ac"> 4873</a></span>&#160;<span class="preprocessor">#define DMA2D_AMTCR_DT                     ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DMA2D_FGCLUT register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;                                                                     </div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="comment">/********************  Bit definition for DMA2D_BGCLUT register  **************/</span></div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad03b2ba6cde99065627fccabd54ac097"> 4888</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 4889</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 4890</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 4891</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23e920ad334439cd2ad4d683054914e3"> 4892</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 4893</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 4894</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 4895</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 4896</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 4897</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 4898</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 4899</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad21caf923d2083fb106852493667c16e"> 4900</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 4901</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8827cee06670f256bc8f6301bea9cab"> 4902</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 4903</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 4904</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 4905</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 4906</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 4907</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 4908</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 4911</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 4912</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 4913</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 4914</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab80f809ead83e747677a31c80c6aae03"> 4915</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65976f75b703f740dea3562ba3b8db59"> 4916</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 4917</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbb27ff8664928994ef96f87052d14be"> 4918</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 4919</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga109af342179fff1fccfdde582834867a"> 4920</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 4921</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 4922</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 4923</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 4924</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 4925</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 4926</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34b1a6934265da759bc061f73d5d1374"> 4927</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 4928</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 4929</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 4930</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 4931</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb1823a87cd797a6066681a3256cecc6"> 4934</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c42cc3763c52d1061b32219fc441566"> 4935</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c073b519f09b130e4ab4039823e290c"> 4936</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga090f295579a774c215585a55e5066b11"> 4937</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 4938</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 4939</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 4940</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 4941</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 4942</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3127246b2db3571b00c6af2453941d17"> 4943</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 4944</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 4945</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 4946</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 4947</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 4948</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 4949</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 4950</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 4951</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 4952</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 4953</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 4954</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 4957</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 4958</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c4503803cbe1933cd35519cfc809041"> 4959</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 4960</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 4961</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 4962</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 4963</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf408315e497b902922a9bf40a4c6f567"> 4964</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00f1bded4d121e21116627b8e80784fc"> 4965</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 4966</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 4967</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 4968</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3992511ec1785bdf107873b139d74245"> 4969</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0714519a1edcba4695f92f1bba70e825"> 4970</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 4971</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 4972</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 4973</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga009e618c9563b3a8dcaec493006115c7"> 4974</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga405285cdc474ee20085b17ef1f61517e"> 4975</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 4976</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 4977</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 4980</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 4981</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 4982</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 4983</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 4984</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 4985</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8ad0142288597993852e4cf350f61ed"> 4986</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 4987</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e83a373926804449d500b115e9090ce"> 4988</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab102aa929ffe463ffe9f2db651704a61"> 4989</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 4990</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 4991</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d67869db50c848f57633ebf00566539"> 4992</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 4993</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 4994</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 4995</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 4996</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0da944251419887af3a87c86080fb455"> 4997</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 4998</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 4999</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 5000</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER23                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 5003</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 5004</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga085d2105381752a0aadc9be5a93ea665"> 5005</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga064dab3e0d5689b92125713100555ce0"> 5006</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 5007</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 5008</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 5009</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 5010</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 5011</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 5012</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 5013</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 5014</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 5015</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 5016</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5396ec2dbbee9d7585224fa12273598"> 5017</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 5018</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 5019</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 5020</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 5021</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 5022</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 5023</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR23                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="comment">/*                                    FLASH                                   */</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 5031</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                    ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga936324709ea40109331b76849da2c8b2"> 5032</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0WS                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec66af244e6afb5bbf9816d7c76e1621"> 5033</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1WS                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9b09ca8db6df455d0b8f810f8521257"> 5034</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2WS                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3437dcee177845a407919d3b2d9bd063"> 5035</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_3WS                ((uint32_t)0x00000003)</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3594f2a9e12213efe75cd7df646e1ad"> 5036</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_4WS                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67e55ca49f028a701d0c81420a6e2918"> 5037</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_5WS                ((uint32_t)0x00000005)</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3019ff197b4fd698e9625c9abb67f4be"> 5038</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_6WS                ((uint32_t)0x00000006)</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa164c6e6fdfcae274a84dc87ca87b95e"> 5039</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_7WS                ((uint32_t)0x00000007)</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9f8078f5374cc3f5a03d32d820166d1"> 5040</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_8WS                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c1eb3fa1ed22b5eaf27127dbc595c94"> 5041</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_9WS                ((uint32_t)0x00000009)</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cfa58b7a1ceac2a54a01c35183c606f"> 5042</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_10WS               ((uint32_t)0x0000000A)</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga090b61ac30c669a4aa444e6ac8b1840d"> 5043</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_11WS               ((uint32_t)0x0000000B)</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab15fcf83d62d874c46a2693f2436e14e"> 5044</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_12WS               ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac69dcbabace32e958f918bf10aaf3460"> 5045</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_13WS               ((uint32_t)0x0000000D)</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf4fe4205ceb9511137d1649849d3761"> 5046</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_14WS               ((uint32_t)0x0000000E)</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91adfcf84aadad50a0127d2865353683"> 5047</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_15WS               ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;</div><div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga082e7e91fffee86db39676396d01a8e0"> 5049</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTEN                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51d8b1dd2c46942d377c579a38dce711"> 5050</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICEN                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a9a5cc3aa05dc62264addab1008c896"> 5051</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCEN                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga923ff88475799eea9285f77f5383ced5"> 5052</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_ICRST                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac53d7c85551a9829014d6027d67ce6c7"> 5053</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_DCRST                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga277876cbec14426a7a70ed6b3ead6d49"> 5054</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS              ((uint32_t)0x40023C00)</span></div><div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7c5712edb158a725d8647c6af19544e"> 5055</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS              ((uint32_t)0x40023C03)</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;</div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 5058</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                         ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab779aa8b88258e15c183041744a846ff"> 5059</a></span>&#160;<span class="preprocessor">#define FLASH_SR_SOP                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 5060</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPERR                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac98c2458e114e7f419f3222673878ce0"> 5061</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGAERR                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fd2704724528be959f82089f67e3869"> 5062</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGPERR                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d76ad3629a288bee0136b8b34f274f4"> 5063</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGSERR                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 5064</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;</div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 5067</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0e561d67b381c4bd8714cd6a9c15f56"> 5068</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SER                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a287aa5a625125301306a02fb69c53a"> 5069</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga035fdd19649827a4231d9e718fff67be"> 5070</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER1                        FLASH_CR_MER</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4375b021000bd1acdecab7f72240f57d"> 5071</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB                         ((uint32_t)0x000000F8)</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9937f2386c7127f9855f68e2ec121448"> 5072</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_0                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 5073</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_1                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 5074</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_2                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga417708b5b7aabfe219fb671f2955af31"> 5075</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_3                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga734972442e2704a86bfb69c5707b33a1"> 5076</a></span>&#160;<span class="preprocessor">#define FLASH_CR_SNB_4                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga948ebea4921be9f981292b6e6733b00f"> 5077</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE                       ((uint32_t)0x00000300)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 5078</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga196dca8b265486bf05782e6bbe81d854"> 5079</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PSIZE_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3eb5af925f8183d38a85dad10fc34528"> 5080</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER2                        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 5081</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05082"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9e69856f654ec430a42791a34799db0"> 5082</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab25f1fa4127fa015361b61a6f3180784"> 5083</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                        ((uint32_t)0x80000000)</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c1da080e341fca41ce7f7d661cc4904"> 5086</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTLOCK                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0858d561d4790c86b64a60204a09a3b5"> 5087</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_OPTSTRT                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf842eaac29efd86925c9431a8eb99b27"> 5088</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2971824f63351f09ad3db521d6a5b212"> 5089</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62cadc42caa03753ab8733da2b957ead"> 5090</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BOR_LEV                 ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9198e76e4af532cb78ba3d8d7b1b35a3"> 5091</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_BFB2                    ((uint32_t)0x00000010)</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf38cbe85e3a2c30dbe6ccb3b3e636504"> 5093</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_WDG_SW                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12b1ec98e521815433b3eec1e4136fd2"> 5094</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STOP               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82102d640fe1d3e6e9f9c6a3e0adb56f"> 5095</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa180c5732c34b271618aa58695c8ff5a"> 5096</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP                     ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 5097</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_0                   ((uint32_t)0x00000100)</span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 5098</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_1                   ((uint32_t)0x00000200)</span></div><div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga02ba844244e374fe8105a7cad59ad523"> 5099</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_2                   ((uint32_t)0x00000400)</span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 5100</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_3                   ((uint32_t)0x00000800)</span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 5101</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_4                   ((uint32_t)0x00001000)</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 5102</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_5                   ((uint32_t)0x00002000)</span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 5103</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_6                   ((uint32_t)0x00004000)</span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad00a8584a84d18d76e147e4873740b4d"> 5104</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_RDP_7                   ((uint32_t)0x00008000)</span></div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c2bbd885cff2e6c16662a014f3125e1"> 5105</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP                    ((uint32_t)0x0FFF0000)</span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga823e5c42b89e152a8394c3fa6c8811ca"> 5106</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d0ef7c876b297706a26dda017441f9c"> 5107</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96c5b96918f1871febfb31a026028522"> 5108</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_2                  ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb0fa51cc0e95dcc79b74f451898f634"> 5109</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_3                  ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad936542dd4c587babd790e92783d90fb"> 5110</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_4                  ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae20268ac71dad90ee983642bb328e8ca"> 5111</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_5                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga947616eac2be3f26ae1a3d748e70cac8"> 5112</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_6                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4d248e42a97e1c852cbea42b25598e1"> 5113</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_7                  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb38a3c5a67d67160a33d1762ed0f51f"> 5114</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_8                  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e186dbacd1587760b167b9ae4166c5c"> 5115</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_9                  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38f22bae03f31d60f0c6aded7cd29ead"> 5116</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_10                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac11ce7f6df6922142fc54fb8d376e239"> 5117</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_nWRP_11                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b7d9725eafd522586664407fb9fe905"> 5119</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_DB1M                    ((uint32_t)0x40000000) </span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga319a7b9c8e58943de71013d952264a16"> 5120</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR_SPRMOD                  ((uint32_t)0x80000000) </span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;                                             </div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga166b108d44b55fef7da25bb1a9696d4a"> 5123</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP                    ((uint32_t)0x0FFF0000)</span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 5124</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 5125</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95055e7aee08960157182164896ab53e"> 5126</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_2                  ((uint32_t)0x00040000)</span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 5127</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_3                  ((uint32_t)0x00080000)</span></div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 5128</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_4                  ((uint32_t)0x00100000)</span></div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4370733a7b56759492f1af72272d086"> 5129</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_5                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 5130</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_6                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 5131</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_7                  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97aac6b31d856505401e3bef486df10f"> 5132</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_8                  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 5133</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_9                  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 5134</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_10                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 5135</a></span>&#160;<span class="preprocessor">#define FLASH_OPTCR1_nWRP_11                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad154cab86ce34cebfe1f76e5c2f78e61"> 5144</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28dd9f93d8687cdc08745df9fcc38e89"> 5145</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bab7a47703902d187502ac765ebb05d"> 5147</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29b921567bd5a422c51f9a0f426ac3f6"> 5148</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0"> 5149</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa12297787a0580fedbd5244f0caa0a76"> 5151</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c"> 5152</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65592a6a20efa6aed5b59fe1eba508d8"> 5153</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14aaca2a8bccab73c7726cf73ee9be16"> 5155</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94857a0177ae12f1172da65d8708ae97"> 5156</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4"> 5157</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad215e95feee8339393bd93a2bcea11f1"> 5158</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga141a337e3f1479e79d62b567ba685bcf"> 5159</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7349a91da7ba38277a068f4e8eea314"> 5160</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe4611a02a4fa635b66d5b5e52328fc5"> 5161</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7936ff74a1cfba880a9b5bc943dc8661"> 5162</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5673d96c0fb27c7faed335e05ad41c1"> 5163</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga015672f5aa2132a55e316f5b7a577174"> 5164</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9c99df3c6cebc68f6695ad7bc13f717"> 5167</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f65c4348ab55c12695730bde8be8986"> 5168</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabdf82247710aaeff72fb37113bff3daf"> 5170</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac595e1e3045aad0b379367f47bf10a84"> 5171</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b9e5b00171ea739ba67a627a2484f47"> 5172</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4099746e30f71a98ea71d1048a5d028a"> 5174</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8501d3ce728f6a074061294a9e5a54cf"> 5175</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74276c5828d545cf4b2db2d568c60627"> 5176</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a4e1ad30533ab54b45987cab30d51a0"> 5178</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf"> 5179</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0f59e7aa2664f9c767ce22bec369698"> 5180</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e93e4e902a636d4d75a1fd7e884afea"> 5181</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5141640b4dcb78a524740b681819f9f1"> 5182</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad446f2fcb7909b80a8c1731141be5186"> 5183</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7"> 5184</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76d3e5d899ba2399d3318da577d58ac6"> 5185</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a"> 5186</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae64b1874f1ab83a1d0224cb66e504dff"> 5187</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d"> 5190</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadaae648c8591e7650cba828910638d3d"> 5191</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga319fb6069b651eb947b4d0ba3c9f6196"> 5193</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5"> 5194</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a038553e3a30df4b6e331cad504069b"> 5195</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2"> 5197</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga373b764c1a4104300eb587aa4510c1f1"> 5198</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43c7292c185269cc11d986f3ae0ceb24"> 5199</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga380c39b95426ac9a18c70e3f56016c81"> 5201</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9badf60f5caa010e041d66d40af596a"> 5202</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747"> 5203</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44fc6e205695d39b63c0f5b18c3cd214"> 5204</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab845515c37adae28d0e1452596cca7ea"> 5205</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22c9b0145aa62cafd915a4c7da1931b5"> 5206</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9665b36b791862c464f07ad49dea315c"> 5207</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7"> 5208</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44"> 5209</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70c6da37696af84767f82efd0df3a7da"> 5210</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"> 5213</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92d644d34b59762d0b48f7784d3aed4b"> 5214</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f9bf2c236b772e76174aff4388a1b6f"> 5216</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66d358ec27a34fe13131d852b950643e"> 5217</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac5abffefdc124215182346aba701183"> 5218</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c4ce32ca454c42344cfe73f71abd274"> 5220</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c8f397cfb1f07421abeaf3060f7a329"> 5221</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5cd3a31190eb0cea8a72b55d8369970"> 5222</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf769d7958a8c610ccca912600e61f30"> 5224</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4"> 5225</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga485976f8857949064d060374031cad3d"> 5226</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c"> 5227</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11c35ab0ee9ee23a5352218b4b84a258"> 5228</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee"> 5229</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga458727d27c2bc7cede05f6537bfc1bd8"> 5230</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6794966a05855913923294f5c2ab69ed"> 5231</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga158eeaca2258bc25beae918d01e01dd8"> 5232</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19293300b8230e38afa1c16c526b3f29"> 5233</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab457e5d3a33d80db3ad070b1cf57669a"> 5236</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae29ca17c63df62cc12c06e6cfa3429e3"> 5237</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefb98ce348ba665f122e44ddc0390b45"> 5238</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0"> 5239</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f0105afe671cd62730cf879072c80f3"> 5240</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc4a3860c48a62ff0290622e1937072d"> 5242</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0"> 5243</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc"> 5244</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f9d68df0fd84b77342a565e9faad929"> 5245</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e88e45163e76f529b5a94937526f45c"> 5246</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae39175370a991b500962fd084230e389"> 5248</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4488a428f33d96263a00a30af42b849b"> 5249</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad53bd6a1decfafdb420a37453b3b5545"> 5250</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacce8f6cf5a9ba24943b3e762bde00aee"> 5251</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99638cc2cbe0dead029c201e5f30c3a8"> 5252</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac"> 5254</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454"> 5255</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf873cbfe4827496215eb08bb33ae4784"> 5256</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad768d3ff0a5159e552663c9489b977f6"> 5257</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3ecfd25fb64efb3745ee96b2877a017"> 5258</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7c4dbd43df84559e30a9c332b265ad5"> 5260</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe9c9e09de00afad666ace28c608032f"> 5261</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62"> 5262</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43afa754305cc1a7ff3075cdd4309990"> 5263</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68a146aec5d723a84945ae6da6c0692f"> 5264</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ef6dcccdb11a1b094966be0c019124b"> 5266</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2d832593697ba108d99a97e4fdfd159"> 5267</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55"> 5268</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1"> 5269</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b42f22fc488e0ed0d06832118773123"> 5270</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga027548b6b5971a2c56558932c956fa4c"> 5272</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf77aa4936dc4f35d1b426d147c643c80"> 5273</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b336cf3ae23cfda19895927b63af558"> 5274</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23697810b99730ddf52834a5066c1ba5"> 5277</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3"> 5278</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b40f47f2db0db78de6fe2df58b5d591"> 5279</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga558185a28aeedbb098890348a041a74d"> 5280</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbd4d42459a990825b61962d9118cd7b"> 5281</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac37c974d0260ba1dbd1acaf6fceb425c"> 5283</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbf56fc3a549d1e68d56e1587123bd27"> 5284</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b7d19f02444ce8b3286d44258c6caef"> 5285</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7"> 5286</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc538e46145ed4947194f3ad63e211b7"> 5287</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58"> 5289</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa066dab45a22ebd3a7102b92dcd251bd"> 5290</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88"> 5291</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36cfe553d431ca6976f0d36c73045836"> 5292</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga874499b29d2b72a75265f16a2d8ed834"> 5293</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0"> 5295</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2617a99e5eab8b31ff168557f93852a3"> 5296</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83871fa5cde9d72ec840d29d43aa2e57"> 5297</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacada2902f8612df1e5ac6e224bcf8d3c"> 5298</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66ad543195f36fdb3efdf7550381f982"> 5299</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05301"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37fdb25c494cf314cb680f84c5e0a503"> 5301</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05302"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70"> 5302</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4"> 5303</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5ba3172687049c687e3a38ec08d6c5a"> 5304</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga453c2a90dc3340596c9d34672cede6a0"> 5305</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3247db1653b31df0c34ab7898400bb5"> 5307</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5"> 5308</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e1852b706b3c719c0eab8ef863b39e0"> 5309</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ace24f50d1c51c978af55d47c13c0e9"> 5310</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99389b63c4dee3c54aa1de36a4119add"> 5311</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07b93600977cde6e31a9464f87606043"> 5313</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9383d89d5e557a166f6b8290892b89b3"> 5314</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0"> 5315</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3e55daf436a25fadae7384611aa0f89"> 5318</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab6a21211dd7a3445e944af0fe1a4b600"> 5319</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51c23d36fa8e7e38048d94830bf0f74f"> 5320</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88"> 5321</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab01cf0b1c88857669d10fee8d7ba4d85"> 5322</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7833ee760b2400e6fb483b1d83cbdff3"> 5324</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca"> 5325</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60d0ae6af13ef088367cef06c7f207d3"> 5326</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92"> 5327</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c"> 5328</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e9ac671a510ee06e86c41d7876ffe10"> 5330</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1"> 5331</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad33e3df5c80255cb5e11ba427e9c224f"> 5332</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a31f070e41c6785ebc606d4f25d103a"> 5333</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad220fbd264261a37eac09d4f6c0b79a2"> 5334</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4"> 5336</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga739f2db66e52626aa9a5ee02c11d7a34"> 5337</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e"> 5338</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5eab2601ae3cd040bf44feb3e70c459"> 5339</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf61e23804e0fa3ca45f851ca98de371"> 5340</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47a8d8e279c50995143ecf4124580703"> 5342</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd9c93b0ee64856981394a63d6a3a964"> 5343</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1"> 5344</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf806c044b2a3d1417acc79907dcaef4b"> 5345</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab"> 5346</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd"> 5348</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga655083fdb0e563b9a4d6ea589194ba02"> 5349</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga486280713c8f07d7033bce4e74825130"> 5350</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8314e30c84dccd983de04fdeeb57c360"> 5351</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7e7da5269a2dac164c9d1d01da2bc28"> 5352</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56c8f213e437ceed2140f2c16a0416cd"> 5354</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2"> 5355</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"> 5356</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8"> 5359</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63"> 5360</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd427c001c5b17a3e083c81f6b228a50"> 5361</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae722fdaa69bfb7622aa80c82e3772949"> 5362</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e"> 5363</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed"> 5365</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf6200f13c3eed1e9646750897a987a2"> 5366</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0803bc2ad60138e0eef53a53ca5bf537"> 5367</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga893711250b9d3ea2e5e48ca53d1e0147"> 5368</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75c73d4bb0ddcac383ca610a604d95b3"> 5369</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c28625ee031527a29f7cb7db1bb97cf"> 5371</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabdb0212604c6c58c9524adc7931e2897"> 5372</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2353d753ca5532703b4f822b7d2a7382"> 5373</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d82a6f3fcf69d6b96968118db7b8216"> 5374</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a"> 5375</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga207a9eedfc1b244c393be3c34ea60a15"> 5377</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4dec1fa50fca6639be7179d445aacfe4"> 5378</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1db211382068251dc5cfe44a175e639"> 5379</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464"> 5380</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbfd74790a1e25339151de440e3a93e5"> 5381</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ac39964e3792653e454538407b11504"> 5383</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacee394c98ac568fe1d6df61c887ed53"> 5384</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c7cd1d1a4954d494bd107400925f86f"> 5385</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93b0ab3235ffacca24e6b285460c5dd3"> 5386</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga931463443390c5a706303e87a538d1ce"> 5387</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa53cb7c299e794915d3aba803374adca"> 5389</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29"> 5390</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga808a7d758e6ca75c573d08ee92228745"> 5391</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac376a62779292d64bfac24d572b743e9"> 5392</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadfc558894dcb263451dbac13f48fffe1"> 5393</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbf731d99007936586f9e15f17c3c771"> 5395</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e69759ab89b16573bafd2f6ded95bfb"> 5396</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c"> 5397</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4"> 5400</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541"> 5401</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840"> 5402</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga411f0d164c26dda8132ff22856757470"> 5403</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d"> 5404</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf"> 5406</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e24880c23375636d7504d42077a400a"> 5407</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb90dec93198b1d3077feb5fe508f004"> 5408</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26ef7d6cd5ec547a349462e4f31963b6"> 5409</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4a961ecd844e14a90d1b2f6c5d59196"> 5410</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee2641a6f415d03df324667662bd3dcf"> 5412</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga162800452847dd98d27a4078370518b2"> 5413</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16476bfbbcb9726c1fbc593d3568a514"> 5414</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga623de376d9f5189d73068d0865a5049e"> 5415</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade0627f53e3df25fdaa973db6159bd70"> 5416</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01289633ae20e7face5cb85cc031b532"> 5418</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98fad3a30bdcb37dadcf7a443798e202"> 5419</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c0dc053a9639673abb045e1d50756fa"> 5420</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafafcc625222c5be36a617572881d6704"> 5421</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd830ff4d12444139479977ee13c730b"> 5422</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa676b8e4f48602c27ea8edab61ce5db0"> 5424</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae87cae14e6bb4403b420fc9e4084d6e2"> 5425</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98"> 5426</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b6553bd9ad305aa42341e08b1736260"> 5429</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga593fe1987e8c6052cdb992e629f1d059"> 5430</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11"> 5431</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e9c799b36f45cad86a3f98d262baa6d"> 5432</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95abc246eb528275d894346c0665e930"> 5433</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae879db1879650f99b1c75635884bda17"> 5435</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5826c5d5c544cd59210c071358fb8e9"> 5436</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga258acf47f7706a1cd0b0a914e63cbe17"> 5437</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39f1a9ccc80d1218935936539a000b84"> 5438</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81de376a21fc25a7e1c31db341dfcd3f"> 5439</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab280652524006fbb3820597112136f14"> 5441</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78a0f0466162848135313296ebf44890"> 5442</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51e43e17e99141c9009c779cc359323a"> 5443</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f8791c2a33f740f905d45e3754e3353"> 5444</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a2a5797dd14b5b89581c5fb08872fae"> 5445</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46c9ba35109d12ff41e5d40f16911546"> 5447</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2e0a32552e1d57efa9ecacb5121a685"> 5448</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec6ea37fe04083cee9202e3b814095cd"> 5449</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff765b875a7e16a849d6019e1af147f0"> 5450</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a0684d050236cdf6c0a1b6e99c523fd"> 5451</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga320be3e2e266dc25bd02e10787b2ba0d"> 5453</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabe5419d99a7ad4d4eb761c82077d958"> 5454</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab6cdd284ad94abfef0f24fcb813b4558"> 5455</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga455ba53d0f18173b0694d71757a084ff"> 5458</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dddd5ba924b56867c9cb39484ef498d"> 5459</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd242d768da1f9ab4304e91e5dabb5a9"> 5460</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef99967dc66814cf5d732365c40daebb"> 5461</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga471ebb2d47fb951340df6ba22b40a788"> 5462</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3d031a0d71677932a68639ba88bd13e"> 5464</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d"> 5465</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea21d05228f7771c6306726af5da5a4a"> 5466</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa574b3a1efe581d195789dcc8bba01f8"> 5467</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae8216cf865785468af58dbce0002a7c"> 5468</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae93d9fee8a67491918526019b439a00f"> 5470</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1ec40c6360faeb133cb224a6789bb51"> 5471</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacaf23316e44d731620f0cbde29ae9a93"> 5472</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31686e755ef0f98078d96c08891cf8f4"> 5473</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a291f74abf021a7fe66ce8afd714c39"> 5474</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga333004366913e1c938f2efb57c259c39"> 5476</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga966a4bb7d0878efc320d50457c26749d"> 5477</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44b560ff9aaa44e2f4a18ac548c8d65e"> 5478</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89448c3668da87fe261d575166325f3d"> 5479</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86e615ef161c836eb338cc410f474cf6"> 5480</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa32a792c0c93d854a90bfbc36fa1329b"> 5482</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64d4e414ea73b47e07364e1a121af6a4"> 5483</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada733b2bda718299345fd0191b25b49f"> 5484</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa8c3c14faf87768beced4e297edc7bfd"> 5487</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65ba73495f6192e409cc00f3e26e27e0"> 5488</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775"> 5489</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2007941f4869504bfef23edbcc18bfa"> 5490</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabcde23639f64241d95b02f5b950ef3cc"> 5491</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafe1198e70d843c883260d354b7ce7b5"> 5493</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac62786f538820baa3f0f8edb17ef1b74"> 5494</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa69aa2d9cafe8f952721c88083c8a94e"> 5495</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c6d991498c385991b461832fb093399"> 5496</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1"> 5497</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6656c89aac87fc226c0e80f8f753abeb"> 5499</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5636aaec144530e1c46e819b62c95f09"> 5500</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19eb9fccff444a00caf75b9d20a143ed"> 5501</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26"> 5502</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5"> 5503</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2251ad4a30e8fd743b5ee0cf1f64b479"> 5505</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc959ee76e0bf42eca48b4cc8ddb5bf6"> 5506</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e77325faba8acb512b97a5bfac186df"> 5507</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc92938093fc0c4da4b3e82b0ac0f440"> 5508</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c239a600bcaa8addc11ef97c5c6248c"> 5509</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d13f46a945d5daf6ec339781d3926a9"> 5511</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c"> 5512</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9"> 5513</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26f3ae80c9bbede6929c20004804476d"> 5516</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1"> 5517</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3"> 5518</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga656155275dc1c2f690687d07717e017a"> 5520</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae36f67be67a473c318fa937246c6de17"> 5521</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6180d3899a37f7e518b1e4b8bf935baa"> 5522</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa528d578aec8bc0f77a2550d4e48438"> 5524</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800"> 5526</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c"> 5527</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8baae9949bd0f294a698721da24808f"> 5528</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01ba36d067efffcfe5ecea3af1411675"> 5529</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4999b81ed8783cca5f3b25500183ff9a"> 5530</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6513b62e23afdbadc4b25697378a0f2"> 5532</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd7e456c24f5978e8cb1078c633f0d23"> 5533</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f0b2191750ab21af10f009e1a97ca13"> 5534</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3de27b9eb559156b7ed87407206b7a17"> 5535</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c70f852bb8809e8ea4800a7dd616266"> 5536</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2adbc7b4149193452b69bc55a968cd1"> 5538</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb"> 5539</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b947299d05921085b531f12db860f41"> 5540</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga199db72eae8707aba0b22ff18bd8bcd0"> 5541</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae3f15324eb8692ddf3f294f358b1d8c"> 5544</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac1334587ebb2f313078aab2c2f76cf7"> 5545</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade562589d0572ba223d2f6df265fe5b8"> 5546</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f"> 5548</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07"> 5549</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa8819a742324c0523f3dc6b8959bcdd5"> 5550</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e"> 5552</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga478e4371d8baf2a0b2675b3113edb071"> 5554</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadedb0d10b5b53656dc152b9264faffbd"> 5555</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5536285f03b1732aed999d20c0e25aa"> 5556</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7d40ba9c0f0da58948ee2cc546b634c"> 5557</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63f96a640afa85d7521b05458f590a19"> 5558</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga199c4b0e690f0da0de46e372183da642"> 5560</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada0f17bcc683a5a6249348a63004e225"> 5561</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78"> 5562</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga597698c6059f70f61310456e83353738"> 5563</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912"> 5564</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8d92853ca6f97f72682c2f53f686998"> 5566</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga506daa911151e1b9de3ed2b5030d1a5a"> 5567</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9"> 5568</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf041e921fb9af07e9c709d79bbfaec89"> 5569</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab07ce7c785eb296a615b2c50415de21b"> 5572</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f4a72bae5da27f8da23c13a54fe9622"> 5573</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40"> 5574</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9486b2b7346570ecc5715f1d551c168a"> 5576</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0995cb320e6293ea435df275ce67359f"> 5577</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b6be32b3844a299a2c92089e81e27e9"> 5578</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga646509f8bebb0d662c730ed4cabe741f"> 5580</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c7164974019263cacbc7dda2fc14126"> 5582</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0dd78ad0c755190a69b37ebac75a11dd"> 5583</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0ea2e2287999d3c7d6583aab492514d"> 5584</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34dd56ee892fc187e105e4d820ce3b9a"> 5585</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92"> 5586</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c583f305906f19b15ce3dc177fa21bd"> 5588</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62fe4ede4c658b788596e8ea6f325c9f"> 5589</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a9958cbf815ac97c3500a46aaf573f5"> 5590</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga669e16ecd48c92f65bd66f2da63fe53f"> 5591</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad298ef64d36721696517ed0d4ac12d32"> 5592</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2308baba97f307b8beb6239702471038"> 5594</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76514698225c0734c1e9be46b6dbd298"> 5595</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c43076003bbf01f95765125e19ab94d"> 5596</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01"> 5597</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19f1b90b2da89b68aa754d0a89d60de9"> 5600</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga664d6e1440c12e76dfa34f716af85ed1"> 5601</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6492ad6afe175283d07de38978936dc"> 5602</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05603"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e"> 5603</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c"> 5604</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga755c088c58b27f79108675f56ea9d196"> 5605</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb"> 5606</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad929e4a8c1fdb49ee6f690121336afea"> 5609</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9803b4ab5b8cce213a80abc11c751d21"> 5610</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d"> 5611</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12baad15533ecbc57db95ea4939bc782"> 5612</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12"> 5613</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7355e5368013759dbfabfec8b609ca8"> 5614</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga230562cf231dc79cd9354933b39ae7de"> 5615</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga163f7143d51b516af0d46b142222957f"> 5618</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e19feccd1553911d08be673c4af72ad"> 5619</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc"> 5620</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f5f17d22e07bb6674cbd68740b9708a"> 5621</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9b8d7c7b68723a4ef01843d547d95bc"> 5622</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf97394e42be634cb441204f6bfffb504"> 5623</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae7081cdf26e75bccfac1b6a29c04124"> 5624</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50a34195ddb7ab7aebc2acac39b27536"> 5627</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga529858550113070878ce680da0a6bf7d"> 5628</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28517c1f5aeded21b3f0326247b0bbe1"> 5629</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f59339df091ad8a00d75c32b335b711"> 5630</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7715c089272c9709e8f94590b46be609"> 5631</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31a0e44106c1ec87375054be15b1cb84"> 5632</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga221edf50060c5dad91de3c0b877fdbfc"> 5633</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dc6beefe3ea22a84dbc44fd30843778"> 5634</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae14181cbd85100c2b3b104525c42ee6c"> 5635</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72"> 5637</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f"> 5638</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e"> 5639</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga922a823292054746923fb13b8f4c1b5c"> 5640</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44f9c0141f457b0ef0ff42c1645d7337"> 5641</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d15645ffe422f3e35cc03efd93361cb"> 5642</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga640d5866b22b11924b7e4c9bfc608624"> 5643</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51d69f501306eae03db719cb52065b3c"> 5644</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga127b0e01d15f1007cfa67247a99da26f"> 5645</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d"> 5647</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e"> 5648</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4630e2bdb842914d0f7b53d4ed610122"> 5649</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf699fd414971d0c52159c21652f5e58"> 5650</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3e1f50389b82f8737a12ef6d1683c4f"> 5651</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"> 5652</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9cd7c5637824522c2bd0f2cd165ca218"> 5653</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52ee3806d174025ab98d6c9148f17ae2"> 5654</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1afae5788b827aebc3df92c74754b38"> 5655</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a7783e155a688bf79e68ebf570421c4"> 5657</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8"> 5658</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c0d8bf861d9918763b7391d4ad287b0"> 5659</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999"> 5660</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaded9a6b1b516fa2595988c84c5465f9b"> 5661</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9b1831fb25422c7a126a7d029223394"> 5662</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae828a4dde56e15f78ab156feeb329af9"> 5663</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf5464a2e8aeec6eb06c58283168ef97"> 5664</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c5ca1880a516478e1b8f1142066c004"> 5665</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f"> 5668</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a"> 5669</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa10132605ec4a4be1ab48ee6b36080e"> 5670</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd867b06de7c7a49244b6a35570d2cd2"> 5671</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga292a8826723614aa2504a376f4a2e5d5"> 5672</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98703fee6465ba580b052ef76f2c63f2"> 5673</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaea28a64fc9a7e0df35826b4ec372361"> 5674</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea51bbe866574be10bdc1d2d16bb9810"> 5675</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga702eeb8c3930ea564af728cc3bb9044b"> 5676</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4243cb8b53a10143621872c0d0ed318b"> 5678</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30d8aad77f584d1c380b6d04d4984ac5"> 5679</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacf4638838e3cf2dfa076ef795596967"> 5680</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1c65a1027062f3fff04dfdd24c33e64"> 5681</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae23146168ddc8e06defd6e75390dde1d"> 5682</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79640d63c03f94bd4f38859c46bad820"> 5683</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d36841fa1730bbbc825278cffd623f3"> 5684</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70"> 5685</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f485579592b7fdf2e480523ee220418"> 5686</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8ef1e0f4db1e2792b0939f9058a149b"> 5688</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1abd4698bb45c784b23b8d431eb90f1"> 5689</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a93e71d784bdb1cd115805feac42d6b"> 5690</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20a5443b5236e71b8dfe0620abffbd68"> 5691</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38"> 5692</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6d1864268bb87124d127d92e8db54dc"> 5693</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8968569a91c0b5d6c456074ddfc98aa3"> 5694</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf40967f9e19b41e2692b7fe1177b8629"> 5695</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563"> 5696</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a77d54c66589f233792d30fc83e7f12"> 5698</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d8453ab8a7488ff13c681154bfd293c"> 5699</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf023951ad4fd31a691cc26fc3c27ec46"> 5700</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf8d790834161e0224c878cd8eab190e"> 5701</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26daeb039123824e2de5fdd64cb3a1ff"> 5702</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd06d96e44933ce665b2af8c2a4098e4"> 5703</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8"> 5704</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf33c72c5ab0747d587a801835cf1a897"> 5705</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7304d0d28edd32a70be474e656fbf8e"> 5706</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b5cb5385ce2cef772ee4493c25617aa"> 5709</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6df1a1190522593b71da113c7ea8cfab"> 5710</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fa76a9c077f40e973df8fe6903c69c4"> 5711</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03ddc1ecb61313593976bf70aec06e9f"> 5712</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4280253a6049c7739c6b70a6d7940998"> 5713</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga153d7b557dc40b797f93bf5593808279"> 5714</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc8fc6eadc2e952227c121b6d6114834"> 5715</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaecce633b6da6db82000f1d39dc23bb3b"> 5716</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05717"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04c68698ff6f47551244ae5a26893059"> 5717</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9673f81abf15ad70d09520db9ddfc58d"> 5719</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c88b294c963e5be76da4bf3048af411"> 5720</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24d45891fa0a503d81f68f62f5fd18e5"> 5721</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1fa35a7722b6339a7cef85b5be2280d"> 5722</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga929f7f1066e3f2d69c72126615d06cb0"> 5723</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5282e3d9205f778b67ef00c27beb2918"> 5724</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc"> 5725</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2429913d3b7993dfda75413f0a72bf4"> 5726</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9"> 5727</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c"> 5729</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf07eef15a372886fda3182f49e2e912e"> 5730</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa05a691ca81b6fe6df07adb1c5142597"> 5731</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafd4f50c33f4ec69e878983fb6065c73"> 5732</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3cf67d6699d41fc042aed2be6d6aef0"> 5733</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9"> 5734</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522"> 5735</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0352f9aa02c4037d690b516d7385d27"> 5736</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga880aa86c933687f7565b7ab79776923e"> 5737</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b194500112e61e5dd41ded843bb08c6"> 5739</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9298e847d13d24cbe87a3c477af9f02c"> 5740</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga591eb0822bbb91c4ba12f80d35424c4c"> 5741</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6db858408154b3694bb1fdc995f7e069"> 5742</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05743"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e38ef7ec628928bea867de00af9b206"> 5743</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81a86c24f41bd5363793953df972d941"> 5744</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0"> 5745</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga443fff9e0a661cce0d3fe96886eceb0b"> 5746</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90cf92af2475f9f7cadbb9553225260d"> 5747</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab6cd1418de73ee3b214be589912e45f"> 5750</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab4718770edfb1b9b96df7410a58f79b"> 5751</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cde8c8360b22a3fb63615b4274653c9"> 5752</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae80034b8760da9dd1faaf7e326b6002a"> 5753</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11924ff951b3e939d2d20807901a82bf"> 5754</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1b81efbb998d5e86685075396fd83b0"> 5755</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e89896b03049ad636484b44c7ecd670"> 5756</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac751391f5acb1f3229ca65a3424d316d"> 5757</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb0f3115642332e5aef5cfa1b6b719d8"> 5758</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fda97184969b04e909ac97d31da48e6"> 5760</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf43a2874230fbe9b87f9495a736b9363"> 5761</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad30fbb45343ced8deb9bbc062dba46b"> 5762</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae78c7794f66cd2063464ab2e6ef2bd07"> 5763</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82c2de9009c75560a342122937b25853"> 5764</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe"> 5765</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac924773c5fcbee73186600247618d10b"> 5766</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70b22c0b9a32e473f0eb56952ba58d95"> 5767</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24"> 5768</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce"> 5770</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b5e19eb38592e84b9c0f3f57df51892"> 5771</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13dface112bf1300689a4f00ba31abac"> 5772</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea0e1b34ac27f20c85db0f96eaeff994"> 5773</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1582860673c5e72f9441095d5af7b8ad"> 5774</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacdd679f3b80617291639cafcdd8f77d1"> 5775</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34e89cd935ec26279bc9876d9dd07b07"> 5776</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12c42d6d5746ef8d763d36b04f6e4644"> 5777</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93558ba1372a3709316b4734160b3874"> 5778</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2726cd505612675158551fd9eed763f"> 5780</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1ff9b8faa8372116ca931826d18a9c7"> 5781</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac4081b55783073164985488c9d4d6b8"> 5782</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3cc10b4217452bae11c69ed9f6f1844"> 5783</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93e2929a1bcde578f374bbebaa9482d1"> 5784</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac536419b5ef258fa3f9140387e2f134f"> 5785</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5deab3153671ff06832dd651372f9ca7"> 5786</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga047723a357976aca5bdf6575327986d2"> 5787</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga859a5af02e12a11e7548085e9e186547"> 5788</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0487c57e948411f16c3a35927e60dd5"> 5791</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e68a5b1bb5996422eac084d586359d4"> 5792</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428"> 5793</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29b9389601899ce2731c612ad05d9a96"> 5794</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97893656a7b65ec5420382de0b264a11"> 5795</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a6993a1cc304b9300bdc365c2827d43"> 5796</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cf65f61ce823183c3866607cab6bd09"> 5797</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2d5a3dd16094a6279766692694aa16b"> 5798</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7668853b7956cdb13fd73ed10faf4526"> 5799</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8aaf4c77a663cab07ac6c365a271599"> 5801</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5c5500a07e7885de5c372c55f147836"> 5802</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0"> 5803</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac34cbe7e282e1074e6c4b9645e48db2f"> 5804</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga771f2a5acde98a9760eb8a1338f416a3"> 5805</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bcc944836a379b2b878d5129ff94ddb"> 5806</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf722482193ca6a1bf90f17af567e019"> 5807</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88"> 5808</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa66342cc1db5dcad99153b5a2f22140e"> 5809</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3a2e634d0f5e3c9716c0910e1efda60"> 5811</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad34a9f1b84d670c4132c56fa30ca26f0"> 5812</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b2ed392d654694fc330c6721bed5728"> 5813</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga679d3ea50788981dac810ec62bc372f0"> 5814</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75d74cf52f238826e87d3a3c27b52acc"> 5815</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa8d656d40279e1655a6682dcc2762e92"> 5816</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafee75f2fcf37e20e983732f258f85371"> 5817</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga777b93e1e3c802ede605644d3ff3bba7"> 5818</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39acada8d54a7a14d3838d042397bd74"> 5819</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea9d34b131aa7db353eef060ca37788c"> 5821</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bc6736af23f6f033568e0085cd19964"> 5822</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41270d0ae8670f39b886b49e47e8195b"> 5823</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga988ec453492aafacf205895c5398caf2"> 5824</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga48885375147c060687bbccc6a234ce39"> 5825</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ea193881223470d7b6a6ca3e3474a84"> 5826</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1"> 5827</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44fd348b342ec248b821123f3310f475"> 5828</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ff1a3acc9bbab229000d48845ea1863"> 5829</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159"> 5832</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1dac8bcf03610eb2d43b557f4d81532a"> 5833</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac2576c2a95871cbf9babd0778372571"> 5834</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88e760bbe9714ac07f381de3af0abc36"> 5835</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b472fd4848733a921998f0305b5bc02"> 5836</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7d0c69190a0d78fedc875c3dc6b9037"> 5837</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga168c6f16be9721a5ea0e31230bd1939b"> 5838</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72fe744c036b2acc4fff8733ac48b0ae"> 5839</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4529b17de7cb4eeeff25496620978adc"> 5840</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01edeaedc31867997a188fa89cab2ec0"> 5842</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05843"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5da7db34cd23f3126f224a0b845a66a8"> 5843</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14644aa2ed55afe2094015d74843a994"> 5844</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657"> 5845</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a"> 5846</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8d341a7448f645a2f849e591515f020"> 5847</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf278272c5fdaa8fa7c84e1c095690632"> 5848</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3126347e126717a761af0b6e44b9d72d"> 5849</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34afb78710ca450ac7065f0bc263075c"> 5850</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bf06c395d55c775b4fbe202bac517a6"> 5852</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66"> 5853</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga738c8d87ebcdff68725a54ff7f39675d"> 5854</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d9610198e4710ca394e3aeb32aa229f"> 5855</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd14059e9f658f37b3a1f18786395717"> 5856</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a39fa40e2d4990097e31b47ad85283a"> 5857</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga239e412f20305d58416f10a79e253a87"> 5858</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6"> 5859</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga836fd2ad42b0c9f6d0eb651589d04123"> 5860</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3"> 5862</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b746d7b655f6379af4dd4d5ba842492"> 5863</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2dd87929111fc0c888dd7c311f8eba3"> 5864</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga353c0709e22a06998f05b908a597f525"> 5865</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21"> 5866</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65c1778d08bfe2a40961f6acf023b9d4"> 5867</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaadb7001986c9a4c28052b46657ad7a7e"> 5868</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa11a8d896354bd1c6645ac096db8e065"> 5869</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a054f48705ec3fef0686c576f414f29"> 5870</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf14b77f09f496a1325b5384eef54dd4a"> 5873</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29c07a816f3065ae0c9287b6e3e0e967"> 5874</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac31898a52e172935f354819c50d3ef8d"> 5875</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf35797347825725faef495c676269927"> 5876</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9"> 5877</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga349e3a58f832fbc9de16955521355c29"> 5878</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3304545838a6e20742b0203e0cb023a"> 5879</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga800ab779078734ca86eedb6c9e77bc57"> 5880</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e29b066726c486c6503d417d18904b1"> 5881</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga035a0645caab3851714123302dd0af1c"> 5883</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb868a5bf3d33997c782f296440cabf7"> 5884</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa48c96fedf31c6ab444828d60e471da"> 5885</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga342e42235a123ea11544b1a230b07a75"> 5886</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c012d7c41f51516580766d6ac36d82f"> 5887</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5331b528505a31a2b39deca7a5ddba02"> 5888</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabbfbc377efde5170ac484795a0a4215"> 5889</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b"> 5890</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc"> 5891</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab55064df0d9fab8a072da6baa7b85878"> 5893</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc1a288b385fcf83bfa95da479d387a4"> 5894</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga402d7221ee27ce71d1b8bb18539d8307"> 5895</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096"> 5896</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga519b9b4ae5b136769278eb98eb10c3a6"> 5897</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2d013be2823d9ea9b81f8f76331c11d"> 5898</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a14c965f1ff993e0976aaefe638e2f6"> 5899</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49411f21445032ad8eaca19e89d204bc"> 5900</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga323dcc3be986d57d14b794cca0038953"> 5901</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cce93379430df64fd697ad772bc477d"> 5903</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c"> 5904</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e8c66264d4ec7b69de613cb528cfee2"> 5905</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab943b8acd274a8892e691ffab36a6a21"> 5906</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4184c40fd57a850605ac12c73553b6ba"> 5907</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f966bdf26f7fa0f52076438219df7ee"> 5908</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ba68883e73a331543a2990a76d1e91a"> 5909</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a"> 5910</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4"> 5911</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43da355ad2eb7d974488a02921b1b2ba"> 5914</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga798b288a17d84edc99ff1f5f81cf70be"> 5917</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="comment">/*                          Flexible Memory Controller                        */</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="comment">/******************  Bit definition for FMC_BCR1 register  *******************/</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define  FMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define  FMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#define  FMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="preprocessor">#define  FMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor">#define  FMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define  FMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="preprocessor">#define  FMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor">#define  FMC_BCR1_CCLKEN                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#define  FMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="preprocessor">#define  FMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor">#define  FMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05965"></a><span class="lineno"> 5965</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="preprocessor">#define  FMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define  FMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;<span class="preprocessor">#define  FMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="preprocessor">#define  FMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define  FMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;<span class="preprocessor">#define  FMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="preprocessor">#define  FMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="preprocessor">#define  FMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define  FMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="preprocessor">#define  FMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="preprocessor">#define  FMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define  FMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define  FMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define  FMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define  FMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define  FMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor">#define  FMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define  FMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define  FMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define  FMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define  FMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define  FMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define  FMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define  FMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define  FMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define  FMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define  FMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define  FMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define  FMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define  FMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define  FMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define  FMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define  FMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define  FMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define  FMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">#define  FMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define  FMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_0                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_1                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_2                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_BUSTURN_3                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#define  FMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">#define  FMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define  FMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define  FMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define  FMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define  FMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define  FMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define  FMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define  FMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define  FMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define  FMC_SR2_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define  FMC_SR2_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define  FMC_SR2_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define  FMC_SR2_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define  FMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define  FMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define  FMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define  FMC_SR3_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define  FMC_SR3_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define  FMC_SR3_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define  FMC_SR3_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define  FMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define  FMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define  FMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FMC_SR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define  FMC_SR4_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define  FMC_SR4_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define  FMC_SR4_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define  FMC_SR4_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define  FMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define  FMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define  FMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define  FMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define  FMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PMEM4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define  FMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06574"></a><span class="lineno"> 6574</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06598"></a><span class="lineno"> 6598</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160;<span class="preprocessor">#define  FMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06608"></a><span class="lineno"> 6608</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06610"></a><span class="lineno"> 6610</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06617"></a><span class="lineno"> 6617</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06620"></a><span class="lineno"> 6620</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06628"></a><span class="lineno"> 6628</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06638"></a><span class="lineno"> 6638</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06641"></a><span class="lineno"> 6641</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define  FMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PATT4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06654"></a><span class="lineno"> 6654</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06662"></a><span class="lineno"> 6662</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06665"></a><span class="lineno"> 6665</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06671"></a><span class="lineno"> 6671</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06672"></a><span class="lineno"> 6672</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06674"></a><span class="lineno"> 6674</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06679"></a><span class="lineno"> 6679</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;<span class="preprocessor">#define  FMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06694"></a><span class="lineno"> 6694</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06699"></a><span class="lineno"> 6699</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06700"></a><span class="lineno"> 6700</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06705"></a><span class="lineno"> 6705</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06717"></a><span class="lineno"> 6717</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06719"></a><span class="lineno"> 6719</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06722"></a><span class="lineno"> 6722</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06723"></a><span class="lineno"> 6723</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define  FMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;<span class="preprocessor">#define  FMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="preprocessor">#define  FMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l06735"></a><span class="lineno"> 6735</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06736"></a><span class="lineno"> 6736</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l06737"></a><span class="lineno"> 6737</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NC_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l06741"></a><span class="lineno"> 6741</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06742"></a><span class="lineno"> 6742</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NR_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID                     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_0                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06746"></a><span class="lineno"> 6746</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_MWID_1                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06748"></a><span class="lineno"> 6748</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_NB                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS                      ((uint32_t)0x00000180)        </span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_0                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_CAS_1                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_WP                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK                    ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_0                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_SDCLK_1                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RBURST                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE                    ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_0                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06764"></a><span class="lineno"> 6764</span>&#160;<span class="preprocessor">#define  FMC_SDCR1_RPIPE_1                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06766"></a><span class="lineno"> 6766</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06767"></a><span class="lineno"> 6767</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC                       ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NC_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NR_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID                     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_0                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_MWID_1                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_NB                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS                      ((uint32_t)0x00000180)        </span></div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_0                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_CAS_1                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_WP                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK                    ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l06788"></a><span class="lineno"> 6788</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_0                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_SDCLK_1                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06791"></a><span class="lineno"> 6791</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RBURST                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE                    ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l06794"></a><span class="lineno"> 6794</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_0                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06795"></a><span class="lineno"> 6795</span>&#160;<span class="preprocessor">#define  FMC_SDCR2_RPIPE_1                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06797"></a><span class="lineno"> 6797</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD                     ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06801"></a><span class="lineno"> 6801</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06802"></a><span class="lineno"> 6802</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TMRD_3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR                     ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_0                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_1                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06807"></a><span class="lineno"> 6807</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_2                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06808"></a><span class="lineno"> 6808</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TXSR_3                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS                     ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_2                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRAS_3                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC                      ((uint32_t)0x0000F000)        </span></div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06818"></a><span class="lineno"> 6818</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06819"></a><span class="lineno"> 6819</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRC_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR                      ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TWR_2                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06826"></a><span class="lineno"> 6826</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP                      ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRP_2                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06831"></a><span class="lineno"> 6831</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD                     ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06833"></a><span class="lineno"> 6833</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;<span class="preprocessor">#define  FMC_SDTR1_TRCD_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06836"></a><span class="lineno"> 6836</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06837"></a><span class="lineno"> 6837</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD                     ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06838"></a><span class="lineno"> 6838</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06839"></a><span class="lineno"> 6839</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TMRD_3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06843"></a><span class="lineno"> 6843</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR                     ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l06844"></a><span class="lineno"> 6844</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_0                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06845"></a><span class="lineno"> 6845</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_1                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_2                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TXSR_3                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS                     ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l06850"></a><span class="lineno"> 6850</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06851"></a><span class="lineno"> 6851</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_2                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRAS_3                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06855"></a><span class="lineno"> 6855</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC                      ((uint32_t)0x0000F000)        </span></div><div class="line"><a name="l06856"></a><span class="lineno"> 6856</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06857"></a><span class="lineno"> 6857</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRC_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06860"></a><span class="lineno"> 6860</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR                      ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06862"></a><span class="lineno"> 6862</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06863"></a><span class="lineno"> 6863</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TWR_2                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP                      ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRP_2                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD                     ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l06871"></a><span class="lineno"> 6871</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06872"></a><span class="lineno"> 6872</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;<span class="preprocessor">#define  FMC_SDTR2_TRCD_2                   ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06875"></a><span class="lineno"> 6875</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDCMR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l06877"></a><span class="lineno"> 6877</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06878"></a><span class="lineno"> 6878</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MODE_2                   ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l06881"></a><span class="lineno"> 6881</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB2                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06883"></a><span class="lineno"> 6883</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_CTB1                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS                     ((uint32_t)0x000001E0)        </span></div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_0                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06887"></a><span class="lineno"> 6887</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_1                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_2                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06889"></a><span class="lineno"> 6889</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_NRFS_3                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;<span class="preprocessor">#define  FMC_SDCMR_MRD                      ((uint32_t)0x003FFE00)        </span></div><div class="line"><a name="l06893"></a><span class="lineno"> 6893</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDRTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_CRE                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06896"></a><span class="lineno"> 6896</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_COUNT                    ((uint32_t)0x00003FFE)        </span></div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="preprocessor">#define  FMC_SDRTR_REIE                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06900"></a><span class="lineno"> 6900</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FMC_SDSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06901"></a><span class="lineno"> 6901</span>&#160;<span class="preprocessor">#define  FMC_SDSR_RE                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1                    ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_0                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06905"></a><span class="lineno"> 6905</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES1_1                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06907"></a><span class="lineno"> 6907</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2                    ((uint32_t)0x00000018)        </span></div><div class="line"><a name="l06908"></a><span class="lineno"> 6908</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_0                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="preprocessor">#define  FMC_SDSR_MODES2_1                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06911"></a><span class="lineno"> 6911</span>&#160;<span class="preprocessor">#define  FMC_SDSR_BUSY                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l06914"></a><span class="lineno"> 6914</span>&#160;</div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="comment">/*                            General Purpose I/O                             */</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06920"></a><span class="lineno"> 6920</span>&#160;<span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b64d47643f8d3c08c2be0722ff23b93"> 6921</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0                    ((uint32_t)0x00000003)</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 6922</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 6923</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;</div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e0597b084c911728ee92b5fc4a2ae5a"> 6925</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1                    ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 6926</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9f16759689b9ac61d9c68842ac49746"> 6927</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;</div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga06865341707bb4dd9671ce464d99ab2c"> 6929</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2                    ((uint32_t)0x00000030)</span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 6930</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97f7959265384b2621288c8340990665"> 6931</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;</div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae06c9d07a091fb64ab53d0c899a9dda5"> 6933</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3                    ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 6934</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0                  ((uint32_t)0x00000040)</span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc09e4958f306ddcb6107942504b45e0"> 6935</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1                  ((uint32_t)0x00000080)</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;</div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52cf9361d90c863c107cdeb859bd8b41"> 6937</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4                    ((uint32_t)0x00000300)</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67276f1aa615d1af388fef7232483795"> 6938</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5203150980865199911d58af22f49567"> 6939</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;</div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae94ab55c126ff24572bbff0da5a3f360"> 6941</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5                    ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 6942</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0                  ((uint32_t)0x00000400)</span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5096355e22b25bd4e6324399d5764630"> 6943</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;</div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97a85a1bb88cf8f730e0de38cb664282"> 6945</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6                    ((uint32_t)0x00003000)</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 6946</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 6947</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1                  ((uint32_t)0x00002000)</span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22dc08ecc39bceba020d8e5949b658e0"> 6949</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7                    ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 6950</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0                  ((uint32_t)0x00004000)</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 6951</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;</div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac41f2174ef4444c685ea92da1258c678"> 6953</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8                    ((uint32_t)0x00030000)</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 6954</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0729411ccd74a91cdd0f23adada25782"> 6955</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l06956"></a><span class="lineno"> 6956</span>&#160;</div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d4ed9018bf72565bab1d08c476fed20"> 6957</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9                    ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 6958</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0                  ((uint32_t)0x00040000)</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5cd33689071b7af70ece64a371645df"> 6959</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1                  ((uint32_t)0x00080000)</span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;</div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacbdb241d7bebde85d7d0b42c2f35563"> 6961</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10                   ((uint32_t)0x00300000)</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 6962</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0                 ((uint32_t)0x00100000)</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 6963</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1                 ((uint32_t)0x00200000)</span></div><div class="line"><a name="l06964"></a><span class="lineno"> 6964</span>&#160;</div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf18bc295f7195fc050221287c4564474"> 6965</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11                   ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4082cd576f50cd2687e45557b70d458"> 6966</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0                 ((uint32_t)0x00400000)</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b2f611ae75f3441bad03866550f6263"> 6967</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1                 ((uint32_t)0x00800000)</span></div><div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;</div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63101c5c410b55b668ec190422dc3597"> 6969</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12                   ((uint32_t)0x03000000)</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 6970</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0                 ((uint32_t)0x01000000)</span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 6971</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1                 ((uint32_t)0x02000000)</span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;</div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga353af246bef5dca5aadfe6fe3fd695c3"> 6973</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13                   ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 6974</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga71a30088f5475ae8774404ae7d41872e"> 6975</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l06976"></a><span class="lineno"> 6976</span>&#160;</div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18a722f9682045c1d2460fedf32b02b1"> 6977</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14                   ((uint32_t)0x30000000)</span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 6978</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0                 ((uint32_t)0x10000000)</span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 6979</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1                 ((uint32_t)0x20000000)</span></div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;</div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefc40e6fae78c1c5c857346793f9d4c8"> 6981</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15                   ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 6982</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0                 ((uint32_t)0x40000000)</span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 6983</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1                 ((uint32_t)0x80000000)</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;</div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2f02eab04f88423789f532370680305"> 6986</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a842ad8f83c21f019f2e1e08f104a7f"> 6987</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d3a246b6320fc51b39123249e1e6817"> 6988</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef881bb4fa6b2dd9cecd4ee1385b6361"> 6989</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c3cc7a0b2c9b99212879cc8d7455258"> 6990</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa0dd76857b25ae35a785cee97c8403d"> 6991</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                     ((uint32_t)0x00000020)</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1dbea639fd4ffe59a706a11fb1ee104b"> 6992</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                     ((uint32_t)0x00000040)</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaacead96dc3377342af4aa18adf6453e"> 6993</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                     ((uint32_t)0x00000080)</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a1f64fdf2ab84c634c0fa8cb060a65f"> 6994</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5c7deea3d764bb3999578030e3158aa"> 6995</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc1ef9cbe4226f9616c64bb641b44b3b"> 6996</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10                    ((uint32_t)0x00000400)</span></div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd4fc33a12439fdf4ada19c04227dea7"> 6997</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11                    ((uint32_t)0x00000800)</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24e978fcc3d4e87bed919511e1226f0c"> 6998</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12                    ((uint32_t)0x00001000)</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c5d7751cfdfaf58782f01692d8c88e8"> 6999</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13                    ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c26938a0e8c03d90a966fc33f186e50"> 7000</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14                    ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51f153263d58a45fc2ef0734fc3f73eb"> 7001</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15                    ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;</div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86a137cc8e566a0da86e2fd4778938a6"> 7004</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0               ((uint32_t)0x00000003)</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95ff622f2b5941ce7202fe97a6e8c730"> 7005</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a8e561180cdfcb7440a017d2aa10f59"> 7006</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07007"></a><span class="lineno"> 7007</span>&#160;</div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9aca2c7cf73dd7a08fee8ae9a675c1d5"> 7008</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1               ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dd10c0d3419e2d2fda1af77fbc28156"> 7009</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ebe740312db53a7d49ff7f78436bcb6"> 7010</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;</div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f3dd6eabaf2dee10a45718bf9214bff"> 7012</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2               ((uint32_t)0x00000030)</span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga285b9f4328a29f624945f8fc57daab0e"> 7013</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb41ac1ecdc620a7888e9714f36611c2"> 7014</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;</div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bd77104c298e2cc79608954ed8a81e6"> 7016</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3               ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86ad8f39a6399526c2a06f5e481b7edd"> 7017</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cbbc6c634d9f64d2959bfce25e475e3"> 7018</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;</div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae993f7764c1e10e2f5022cba2a081f97"> 7020</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4               ((uint32_t)0x00000300)</span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e6579b81f162ca8d4b8ee6690b258e9"> 7021</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56650b0113cbb5ed50903e684abfdabc"> 7022</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07023"></a><span class="lineno"> 7023</span>&#160;</div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6e84a83dd64be450a33a67c9ba44add"> 7024</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5               ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ee63c65224da433a0f588bdd579c88d"> 7025</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9feeadb829cbfbcc7f5ff5aa614e35de"> 7026</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1             ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;</div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa153220faa507b53170bd49dcffcfc76"> 7028</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6               ((uint32_t)0x00003000)</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga314fae4f204824abf26545482246eb46"> 7029</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0             ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5502c629c3894c58a5e3e5e4398f92b"> 7030</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1             ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;</div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga187b9c0a07272ef24ff4e579c2c724a9"> 7032</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7               ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa351c9cc66134dd2077fe4936e10068e"> 7033</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0             ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5824b9a56d3ab570c90c02e959f8e8a3"> 7034</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;</div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57fdec64829712f410b7099168d03335"> 7036</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8               ((uint32_t)0x00030000)</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00e257135823303b40c2dfe2054c72e6"> 7037</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab026b036652fcab5dbec7fcccd8ec117"> 7038</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;</div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2974e9de8b939e683976d3244f946c5"> 7040</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9               ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga922dc2241064ba91a32163b52dc979a1"> 7041</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8958bf41efda58bc0c216496c3523a95"> 7042</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l07043"></a><span class="lineno"> 7043</span>&#160;</div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f368a4fe9f84a2a1f75127cd92de706"> 7044</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10              ((uint32_t)0x00300000)</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad24e2db3605c0510221a5d6cc18de45d"> 7045</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0            ((uint32_t)0x00100000)</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0b5fe166b79464e9419092b50a216e8"> 7046</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1            ((uint32_t)0x00200000)</span></div><div class="line"><a name="l07047"></a><span class="lineno"> 7047</span>&#160;</div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f6fbff92ca95c7b4b49b773993af08f"> 7048</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11              ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7413457e1249fedd60208f6d1fe66fec"> 7049</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0            ((uint32_t)0x00400000)</span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5a0177db55f86818a42240bf188c0bc"> 7050</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1            ((uint32_t)0x00800000)</span></div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;</div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9928dcdc592ee959941c97aed702a99"> 7052</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12              ((uint32_t)0x03000000)</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68d9034e325bf95773f70a9cc94598af"> 7053</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0            ((uint32_t)0x01000000)</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga225f0a354cd3c2391ed922b08dbc0cae"> 7054</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;</div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09d3845b5e708a7636cddf01c5a30468"> 7056</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13              ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93ce0e08aefefa639657d0ca1a169557"> 7057</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fee18398176eeceef1a6a0229d81029"> 7058</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1            ((uint32_t)0x08000000)</span></div><div class="line"><a name="l07059"></a><span class="lineno"> 7059</span>&#160;</div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae956b8918d07e914a3f9861de501623f"> 7060</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14              ((uint32_t)0x30000000)</span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcec6386ada8c016b4696b853a6d1ff1"> 7061</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0            ((uint32_t)0x10000000)</span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8fb23e47faf2dd2b69a22e36c4ea56d"> 7062</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;</div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b405fe1beed00abecfb3d83b9f94b65"> 7064</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15              ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga782862d03460b05a56d3287c971aabc8"> 7065</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga929ae0a4ff8f30c45042715a73ab1ad7"> 7066</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1            ((uint32_t)0x80000000)</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;</div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;<span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04d9e85c6ccb1c915142139b2fd40277"> 7069</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0                    ((uint32_t)0x00000003)</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 7070</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 7071</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07072"></a><span class="lineno"> 7072</span>&#160;</div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fc992293f3aea2c0bfb5a04524a0f29"> 7073</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1                    ((uint32_t)0x0000000C)</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 7074</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 7075</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;</div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga719f6a7905af1965aeb1d22053819ea4"> 7077</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2                    ((uint32_t)0x00000030)</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 7078</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 7079</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;</div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaae9d69d2db60b442144cc0f7427455d"> 7081</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3                    ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 7082</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0                  ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 7083</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1                  ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07084"></a><span class="lineno"> 7084</span>&#160;</div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46b83340a77ca8575458294e095a1b3e"> 7085</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4                    ((uint32_t)0x00000300)</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaaa42ab206386a753e8d57b76761d787"> 7086</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 7087</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07088"></a><span class="lineno"> 7088</span>&#160;</div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga184f05795320c61aac7d5f99875aaaf3"> 7089</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5                    ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga407f836cfe9440c0a9346bae50593324"> 7090</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0                  ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 7091</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;</div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga867aff49673e9c790a7c07ffc94c9426"> 7093</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6                    ((uint32_t)0x00003000)</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 7094</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 7095</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1                  ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;</div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa747a73c564fc74b1b7cf597b4df2e2f"> 7097</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7                    ((uint32_t)0x0000C000)</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 7098</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0                  ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 7099</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07100"></a><span class="lineno"> 7100</span>&#160;</div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c9d14950ed3985ab81c13047ac0df81"> 7101</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8                    ((uint32_t)0x00030000)</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 7102</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9963e91e82f1059ec170793cbf32986"> 7103</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l07104"></a><span class="lineno"> 7104</span>&#160;</div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35b41b7cab641de2538e1e1d21562bc8"> 7105</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9                    ((uint32_t)0x000C0000)</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 7106</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0                  ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 7107</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1                  ((uint32_t)0x00080000)</span></div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;</div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3ea3497ce2e90ac0e709e7a99088b09"> 7109</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10                   ((uint32_t)0x00300000)</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 7110</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0                 ((uint32_t)0x00100000)</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 7111</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1                 ((uint32_t)0x00200000)</span></div><div class="line"><a name="l07112"></a><span class="lineno"> 7112</span>&#160;</div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa93fd3e658c07a9daf9c8016fb4cf46"> 7113</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11                   ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 7114</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0                 ((uint32_t)0x00400000)</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 7115</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1                 ((uint32_t)0x00800000)</span></div><div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;</div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ae4262e6f46de65ce93149a20e0d006"> 7117</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12                   ((uint32_t)0x03000000)</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 7118</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0                 ((uint32_t)0x01000000)</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 7119</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1                 ((uint32_t)0x02000000)</span></div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;</div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa63ee70f61bc9df40d9b38af69f93a7e"> 7121</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13                   ((uint32_t)0x0C000000)</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 7122</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80eddbf0106ccf71413851269315125d"> 7123</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l07124"></a><span class="lineno"> 7124</span>&#160;</div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62f533a38f324be7e3e68f5c0f2b3570"> 7125</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14                   ((uint32_t)0x30000000)</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 7126</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0                 ((uint32_t)0x10000000)</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 7127</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1                 ((uint32_t)0x20000000)</span></div><div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;</div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac266bda493b96f1200bc0f7ae05a7475"> 7129</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15                   ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b6f6a720852e3791433148aab8b722c"> 7130</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0                 ((uint32_t)0x40000000)</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 7131</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1                 ((uint32_t)0x80000000)</span></div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;</div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7691154d734ec08089eb3dc28a369726"> 7134</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4b3e9ceaa683b7cbc89f2507ef0f110"> 7135</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf32691b8213a6b9c7ddb164bcc66af7f"> 7136</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga172dc9a76f772c8e386ac0162e0a52fa"> 7137</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5aded5247a4fa0834a311679c593fcd7"> 7138</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e7bf44f34ab51218a24b6b9467e9166"> 7139</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_5                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6aa5a3c8353ab0ce15d6500baf902e8b"> 7140</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_6                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeccc9232d1758570c7dd9d8733d9f5b6"> 7141</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_7                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b5f3c629daa6d4dd3ace095a127f9e1"> 7142</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_8                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd452f85fa151363ffbf1d263185ef0d"> 7143</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_9                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff38e1078878bdd79375295e7ab829b5"> 7144</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_10                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84c3f48e386abf1f6d97e4fb86cbaa7c"> 7145</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_11                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec151d78711f0274d3ab5b239884e645"> 7146</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_12                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6771a14a3c52f397295737e509633b05"> 7147</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_13                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0b8882f4473b5d65266792ed631f0bb"> 7148</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_14                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fa9b2bca3451f0be4560333692fb5a4"> 7149</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR_15                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">/* Old GPIO_IDR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5485fbd720ed7ddb22eb3ec11245efbc"> 7151</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_0                    GPIO_IDR_IDR_0</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf13669e5ac3f49834766cd99be03a0d7"> 7152</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_1                    GPIO_IDR_IDR_1</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3936b414ffd9d8a7a546ecf5bee71c3"> 7153</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_2                    GPIO_IDR_IDR_2</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba6136975598a69ca053a924534829f2"> 7154</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_3                    GPIO_IDR_IDR_3</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4b22966bfccc5de30156b87a60db42a"> 7155</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_4                    GPIO_IDR_IDR_4</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga503034ab19d01c3c5535208dbdaa5160"> 7156</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_5                    GPIO_IDR_IDR_5</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6b972f5d1e519823d58098533346aa2"> 7157</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_6                    GPIO_IDR_IDR_6</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1360495ee0a8ee3f1a6e858744b76693"> 7158</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_7                    GPIO_IDR_IDR_7</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0999b31939326c4558ff7383fb1d45c3"> 7159</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_8                    GPIO_IDR_IDR_8</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86496faba77364680e3abb58b99636b3"> 7160</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_9                    GPIO_IDR_IDR_9</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38f82a10903250be4e628771b0276761"> 7161</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_10                   GPIO_IDR_IDR_10</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b3d81079aa482c4670efbe56da9c827"> 7162</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_11                   GPIO_IDR_IDR_11</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf53e6338143d8457b3db5c6846349910"> 7163</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_12                   GPIO_IDR_IDR_12</span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5afdc7a368dcf575096f85deaea5ef01"> 7164</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_13                   GPIO_IDR_IDR_13</span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ecbcd9d656d45bb5de5da1506ed1234"> 7165</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_14                   GPIO_IDR_IDR_14</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63220a77d16ca7e1475c67cfdf1ad8fd"> 7166</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_IDR_15                   GPIO_IDR_IDR_15</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42386f40895bc86ff49eefe80708bbc6"> 7169</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7680b11616859cd0f462703224511fb2"> 7170</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae93b86fd4c1bfcfafc42bf820c17c019"> 7171</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fffcd41fa6347ce4b61e6abbae55c7a"> 7172</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9b5f55a1f9dda2285576a276d0fb0e2"> 7173</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6723e4adf0b6b333f74e15e00a60a4db"> 7174</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_5                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga202234d8f40086f6343e30597b52c838"> 7175</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_6                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c713b846aa56d5a31b2e4525d705679"> 7176</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_7                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabe9c0b33000bbfe71f107cce0af0eb2"> 7177</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_8                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25f53481a7575ebb0eb5477950673188"> 7178</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_9                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e2817e62685ec81d3ca6674d8e75187"> 7179</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_10                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6022058342e528d097d2d352ccb3210c"> 7180</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_11                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6df2c7bfa97e4536c3c112fa6dc00992"> 7181</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_12                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7a51e706f1931e6ac3ddd117242da23"> 7182</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_13                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga090cea405c38fd8c48f77e561deaaa07"> 7183</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_14                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga527b7d78707f17edfe826be72aa59fdc"> 7184</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR_15                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="comment">/* Old GPIO_ODR register bits definition, maintained for legacy purpose */</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29dbb08cef82cec8fac9a0044f80d31b"> 7186</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_0                    GPIO_ODR_ODR_0</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94b10e532cafe20fe2c2e7afa91150b3"> 7187</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_1                    GPIO_ODR_ODR_1</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0d55284e587dfd6357e124fc8ab4014"> 7188</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_2                    GPIO_ODR_ODR_2</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00f7272497c2d79c2651812c716f5f00"> 7189</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_3                    GPIO_ODR_ODR_3</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d1b9031a6c8ae6e1c1b7f8affb5689e"> 7190</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_4                    GPIO_ODR_ODR_4</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cd860ae29854fe80c9e410e7e6cc957"> 7191</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_5                    GPIO_ODR_ODR_5</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75b2cd9cf5cae35759f2b38cc0020a06"> 7192</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_6                    GPIO_ODR_ODR_6</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a6427032856cd00e7a0b87279cf8e85"> 7193</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_7                    GPIO_ODR_ODR_7</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f30b73464b5d452c0217349b5294fe2"> 7194</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_8                    GPIO_ODR_ODR_8</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20b3f0dd86d1dd8edbe20c09412e2297"> 7195</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_9                    GPIO_ODR_ODR_9</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf471b28dec1fdf0916e7beaa87d902a4"> 7196</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_10                   GPIO_ODR_ODR_10</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ac73a7dd714babf1ab5894b4460dacc"> 7197</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_11                   GPIO_ODR_ODR_11</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaabcfc202ec3ee578aee32375a092a23d"> 7198</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_12                   GPIO_ODR_ODR_12</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4f9a8a4dcf381e58a0ab84c3744d063"> 7199</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_13                   GPIO_ODR_ODR_13</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38b35b661a670ae2afd11258398b7fb1"> 7200</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_14                   GPIO_ODR_ODR_14</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga267734cd2559e9cbf5c4041720e16d1e"> 7201</a></span>&#160;<span class="preprocessor">#define GPIO_OTYPER_ODR_15                   GPIO_ODR_ODR_15</span></div><div class="line"><a name="l07202"></a><span class="lineno"> 7202</span>&#160;</div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;<span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b69748fd2f5e2890e784bc0970b31d5"> 7204</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa887cd170c757a2954ae8384908d030a"> 7205</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa59c6fcfc63587ebe3cbf640cc74776a"> 7206</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac41aaeaf32b8837f8f6e29e09ed92152"> 7207</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga002773af2697ddca1bac26831cfbf231"> 7208</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9f2671eae81f28d0054b62ca5e2f763"> 7209</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5dab92d27518649b3807aa4c8ef376b6"> 7210</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                       ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac4945b022950bdb9570e744279a0dd6"> 7211</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga648026b2f11d992bb0e3383644be4eb9"> 7212</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9db2ccea6361f65c6bf156aa57cd4b88"> 7213</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa58e335b962fc81af70d19dbd09d9137"> 7214</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                      ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5744153a68c73330e2ebe9a9a0ef8036"> 7215</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                      ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78652a72a05249db1d343735d1764208"> 7216</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6367e64393bc954efa6fdce80e94f1be"> 7217</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa8c5c56ab4bc16dd7341203c73899e41"> 7218</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                      ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66c0c77c304415bdccf47a0f08b58e4d"> 7219</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga831554de814ae2941c7f527ed6b0a742"> 7220</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                       ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6cf488fcb38fc660f7e3d1820a12ae07"> 7221</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fe0f9386b50b899fdf1f9008c54f893"> 7222</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                       ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42b377f0c5f564fb39480afe43ee8796"> 7223</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                       ((uint32_t)0x00080000)</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab723c0327da5fb41fe366416b7d61d88"> 7224</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                       ((uint32_t)0x00100000)</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d6d8644953029e183eda4404fe9bd27"> 7225</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                       ((uint32_t)0x00200000)</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59e4a03667e8a750fd2e775edc44ecbe"> 7226</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                       ((uint32_t)0x00400000)</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafca85d377fe820e5099d870342d634a8"> 7227</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                       ((uint32_t)0x00800000)</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab02c6e6e879085fd8912facf86d822cd"> 7228</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                       ((uint32_t)0x01000000)</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47ff03b3d52a7f40ae15cc167b34cc58"> 7229</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c14a1c84cc91ff1d21b6802cda7d7ef"> 7230</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga498185a76dcc2305113c5d168c2844d9"> 7231</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga222460b26eaba7d333bb4d4ae9426aff"> 7232</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca2dc3bd09745f8de6c6788fb1d106af"> 7233</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67c96f72bdd15516e22097a3a3dad5f1"> 7234</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                      ((uint32_t)0x40000000)</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6eaa59f6afa3fcebaf2a27c31ae38544"> 7235</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07238"></a><span class="lineno"> 7238</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;<span class="comment">/*                                    HASH                                    */</span></div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07241"></a><span class="lineno"> 7241</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;<span class="comment">/******************  Bits definition for HASH_CR register  ********************/</span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7d828c238e95cab83f262fac028ec4e"> 7243</a></span>&#160;<span class="preprocessor">#define HASH_CR_INIT                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacffa826f34e3997c3288ed568b391cb1"> 7244</a></span>&#160;<span class="preprocessor">#define HASH_CR_DMAE                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ad8c319a2f6bc2c050f18b370c495ee"> 7245</a></span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE                     ((uint32_t)0x00000030)</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabaadf76762e211dc840e3bac1204a59a"> 7246</a></span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE_0                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b5f8d43cd72da03998d6557647bee9c"> 7247</a></span>&#160;<span class="preprocessor">#define HASH_CR_DATATYPE_1                   ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fe7196086d41218655e176591247a48"> 7248</a></span>&#160;<span class="preprocessor">#define HASH_CR_MODE                         ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1790e5b64fce305c27c6bf50cdbd5fe9"> 7249</a></span>&#160;<span class="preprocessor">#define HASH_CR_ALGO                         ((uint32_t)0x00040080)</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7735ddc6318823e55e2711500363e08"> 7250</a></span>&#160;<span class="preprocessor">#define HASH_CR_ALGO_0                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga251f6a85e9f9642c58e9b6fdfe3345d3"> 7251</a></span>&#160;<span class="preprocessor">#define HASH_CR_ALGO_1                       ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa21688b9c592b70eabe9ed4b6eeeac12"> 7252</a></span>&#160;<span class="preprocessor">#define HASH_CR_NBW                          ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab132d9ddeca0aacfd27ba5ea3b19cdc9"> 7253</a></span>&#160;<span class="preprocessor">#define HASH_CR_NBW_0                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee622ae1377f07d2419c360ae12ac563"> 7254</a></span>&#160;<span class="preprocessor">#define HASH_CR_NBW_1                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac78ee752761beff6aba7294e5576c6a2"> 7255</a></span>&#160;<span class="preprocessor">#define HASH_CR_NBW_2                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad07fc5ec331992aec05c4b064400f250"> 7256</a></span>&#160;<span class="preprocessor">#define HASH_CR_NBW_3                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f5948a6978b477adba2964e542775c9"> 7257</a></span>&#160;<span class="preprocessor">#define HASH_CR_DINNE                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51177b66c52485050d090881c4e95e62"> 7258</a></span>&#160;<span class="preprocessor">#define HASH_CR_MDMAT                        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga476515115229baeb8ae7aa9996195e44"> 7259</a></span>&#160;<span class="preprocessor">#define HASH_CR_LKEY                         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;</div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="comment">/******************  Bits definition for HASH_STR register  *******************/</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bf9d52ad29a5e3a891f533c04be625f"> 7262</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW                         ((uint32_t)0x0000001F)</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5f5859fc7b0b2186423484cf79ff9c76"> 7263</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW_0                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bcd7ffbaa01da2e88a180c32bd4ddcb"> 7264</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW_1                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3442ec5aab7509a4e544b3067e7bf749"> 7265</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW_2                       ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga038eee3a0a72e82555c0ed3eae038804"> 7266</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW_3                       ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a131f1d3567bebcc782f38f5879f5eb"> 7267</a></span>&#160;<span class="preprocessor">#define HASH_STR_NBW_4                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0728426e6f0324be8633a6b5a72ec185"> 7268</a></span>&#160;<span class="preprocessor">#define HASH_STR_DCAL                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">/******************  Bits definition for HASH_IMR register  *******************/</span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74b5495f1d0908e950ef88b8809f5762"> 7271</a></span>&#160;<span class="preprocessor">#define HASH_IMR_DINIM                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b459bd9c09494f9a5c343b4e0d0476e"> 7272</a></span>&#160;<span class="preprocessor">#define HASH_IMR_DCIM                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;</div><div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="comment">/******************  Bits definition for HASH_SR register  ********************/</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ea8072b709747ddb1a39818cb125d68"> 7275</a></span>&#160;<span class="preprocessor">#define HASH_SR_DINIS                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab6784f29dbc4cc499725213509d3c453"> 7276</a></span>&#160;<span class="preprocessor">#define HASH_SR_DCIS                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9273a6086423312265eebb04d9c33f6"> 7277</a></span>&#160;<span class="preprocessor">#define HASH_SR_DMAS                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga593ce96817f5a30039f32960fb82488d"> 7278</a></span>&#160;<span class="preprocessor">#define HASH_SR_BUSY                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;</div><div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga953b0d38414808db79da116842ed3262"> 7286</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 7287</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga001198ff898802888edf58f56d5371c9"> 7288</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4598185d9092edfbf943464bcbb342ac"> 7289</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 7290</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d8c219193b11f8507d7b85831d14912"> 7291</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 7292</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 7293</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace70293f3dfa24d448b600fc58e45223"> 7294</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf933b105259a4bc46a957576adb8d96d"> 7295</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 7296</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4d0119253d93a106b5ca704e5020c12"> 7297</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 7298</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 7299</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 7302</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 7303</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 7304</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga657af5a02534cc900cbddc260319d845"> 7305</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga655214f8327fd1322998c9d8bffe308d"> 7306</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3382a7262743bc824985af7339449386"> 7307</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 7308</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f14ae48e4609c2b3645211234cba974"> 7310</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 7311</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 7312</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 7313</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 7314</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8250616a993a5f2bb04cd0f116005864"> 7317</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 7318</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 7320</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga499a61f0013c5c6fe38b848901f58769"> 7321</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 7322</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 7323</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 7324</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0856dee2657cf0a04d79084da86988ca"> 7325</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5507af6154f60125dadc4654f57776ca"> 7326</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca710515f0aac5abdac02a630e09097c"> 7327</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab945eba8b842a253cc64cce722537264"> 7328</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 7329</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d8df80cd27313c896e887aae81fa639"> 7331</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07333"></a><span class="lineno"> 7333</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab83ed1ee64439cb2734a708445f37e94"> 7334</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 7335</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac43021a4a7f79672d27c36a469b301d5"> 7338</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span></div><div class="line"><a name="l07340"></a><span class="lineno"> 7340</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6935c920da59d755d0cf834548a70ec4"> 7341</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 7342</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 7343</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 7344</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 7345</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 7346</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdc4da49c163910203255e384591b6f7"> 7347</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 7348</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 7349</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 7350</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 7351</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b2976279024e832e53ad12796a7bb71"> 7352</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 7353</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 7354</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 7357</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 7358</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga288b20416b42a79e591aa80d9a690fca"> 7359</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 7360</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 7361</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 7362</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 7363</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 7364</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l07366"></a><span class="lineno"> 7366</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 7367</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 7368</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 7369</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 7372</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 7375</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_DNF                     ((uint8_t)0x0F)                  </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 7376</a></span>&#160;<span class="preprocessor">#define  I2C_FLTR_ANOFF                   ((uint8_t)0x10)                  </span></div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l07379"></a><span class="lineno"> 7379</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07380"></a><span class="lineno"> 7380</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07381"></a><span class="lineno"> 7381</span>&#160;<span class="comment">/*              Fast-mode Plus Inter-integrated circuit (FMPI2C)              */</span></div><div class="line"><a name="l07382"></a><span class="lineno"> 7382</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_PE                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TXIE                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_RXIE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07388"></a><span class="lineno"> 7388</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ADDRIE                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_NACKIE                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_STOPIE                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07391"></a><span class="lineno"> 7391</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TCIE                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ERRIE                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_DFN                         ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ANFOFF                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_TXDMAEN                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_RXDMAEN                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SBC                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_NOSTRETCH                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_GCEN                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07400"></a><span class="lineno"> 7400</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SMBHEN                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07401"></a><span class="lineno"> 7401</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_SMBDEN                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07402"></a><span class="lineno"> 7402</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_ALERTEN                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07403"></a><span class="lineno"> 7403</span>&#160;<span class="preprocessor">#define  FMPI2C_CR1_PECEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_SADD                        ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_RD_WRN                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_ADD10                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_HEAD10R                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_START                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_STOP                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_NACK                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_NBYTES                      ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_RELOAD                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_AUTOEND                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;<span class="preprocessor">#define  FMPI2C_CR2_PECBYTE                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1                        ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1MODE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR1_OA1EN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2                        ((uint32_t)0x000000FE)        </span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2MSK                     ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="preprocessor">#define  FMPI2C_OAR2_OA2EN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLL                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLH                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SDADEL                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_SCLDEL                  ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMINGR_PRESC                   ((uint32_t)0xF0000000)        </span></div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTA               ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIDLE                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMOUTEN               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TIMEOUTB               ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;<span class="preprocessor">#define  FMPI2C_TIMEOUTR_TEXTEN                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07442"></a><span class="lineno"> 7442</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07443"></a><span class="lineno"> 7443</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TXE                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07444"></a><span class="lineno"> 7444</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TXIS                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_RXNE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ADDR                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_NACKF                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07448"></a><span class="lineno"> 7448</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_STOPF                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07449"></a><span class="lineno"> 7449</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TC                          ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07450"></a><span class="lineno"> 7450</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TCR                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07451"></a><span class="lineno"> 7451</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_BERR                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ARLO                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_OVR                         ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07454"></a><span class="lineno"> 7454</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_PECERR                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07455"></a><span class="lineno"> 7455</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_TIMEOUT                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07456"></a><span class="lineno"> 7456</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ALERT                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07457"></a><span class="lineno"> 7457</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_BUSY                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_DIR                         ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="preprocessor">#define  FMPI2C_ISR_ADDCODE                     ((uint32_t)0x00FE0000)        </span></div><div class="line"><a name="l07461"></a><span class="lineno"> 7461</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07462"></a><span class="lineno"> 7462</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ADDRCF                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07463"></a><span class="lineno"> 7463</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_NACKCF                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_STOPCF                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_BERRCF                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07466"></a><span class="lineno"> 7466</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ARLOCF                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_OVRCF                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_PECCF                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_TIMOUTCF                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;<span class="preprocessor">#define  FMPI2C_ICR_ALERTCF                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor">#define  FMPI2C_PECR_PEC                        ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07475"></a><span class="lineno"> 7475</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;<span class="preprocessor">#define  FMPI2C_RXDR_RXDATA                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07478"></a><span class="lineno"> 7478</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;<span class="preprocessor">#define  FMPI2C_TXDR_TXDATA                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l07481"></a><span class="lineno"> 7481</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 7487</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 7490</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b727e7882603df1684cbf230520ca76"> 7491</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafba2551b90c68d95c736a116224b473e"> 7492</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 7493</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 7496</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga269bd5618ba773d32275b93be004c554"> 7499</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadffb8339e556a3b10120b15f0dacc232"> 7500</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div><div class="line"><a name="l07502"></a><span class="lineno"> 7502</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment">/*                      LCD-TFT Display Controller (LTDC)                     */</span></div><div class="line"><a name="l07505"></a><span class="lineno"> 7505</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;</div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment">/********************  Bit definition for LTDC_SSCR register  *****************/</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;</div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab89c121ca98d7b5ccc3f0f7febf4eece"> 7510</a></span>&#160;<span class="preprocessor">#define LTDC_SSCR_VSH                       ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga907f3558ae8795a88438115a0f4b9ea5"> 7511</a></span>&#160;<span class="preprocessor">#define LTDC_SSCR_HSW                       ((uint32_t)0x0FFF0000)              </span></div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BPCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07514"></a><span class="lineno"> 7514</span>&#160;</div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga535b0212401c5e7d4ed501432785cdc6"> 7515</a></span>&#160;<span class="preprocessor">#define LTDC_BPCR_AVBP                      ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6935a2c30e44ad5c705ae26199f60782"> 7516</a></span>&#160;<span class="preprocessor">#define LTDC_BPCR_AHBP                      ((uint32_t)0x0FFF0000)              </span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_AWCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;</div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fcf5508c9feeec2a3e17380a3a2f55e"> 7520</a></span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAH                       ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a2a074b96e4a6f856d34efa93265baa"> 7521</a></span>&#160;<span class="preprocessor">#define LTDC_AWCR_AAW                       ((uint32_t)0x0FFF0000)              </span></div><div class="line"><a name="l07523"></a><span class="lineno"> 7523</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_TWCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab222ec4adc24cb96ba19ac718657980d"> 7525</a></span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALH                    ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca9cb93332d3b62207e86bb7f3e126e0"> 7526</a></span>&#160;<span class="preprocessor">#define LTDC_TWCR_TOTALW                    ((uint32_t)0x0FFF0000)              </span></div><div class="line"><a name="l07528"></a><span class="lineno"> 7528</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_GCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07529"></a><span class="lineno"> 7529</span>&#160;</div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf55426883a15eeb7222f2afdb474078c"> 7530</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_LTDCEN                     ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1686ca70b7713b92388428cec667f3e1"> 7531</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DBW                        ((uint32_t)0x00000070)              </span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaeda36ed8fd82123f98869492dfa44ac"> 7532</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DGW                        ((uint32_t)0x00000700)              </span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0240de6352abcfc4efb15b7ebf576822"> 7533</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DRW                        ((uint32_t)0x00007000)              </span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5b39681c28f80712e4eef125eccc1e0"> 7534</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DEN                        ((uint32_t)0x00010000)              </span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3718fea213202d0fd836bfa24b744a10"> 7535</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_PCPOL                      ((uint32_t)0x10000000)              </span></div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b52f55ad6c0d4755ea7555661362bd0"> 7536</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DEPOL                      ((uint32_t)0x20000000)              </span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga997a434c558ff322253a50f971176433"> 7537</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_VSPOL                      ((uint32_t)0x40000000)              </span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8773e0967763b93c618099e9d173936e"> 7538</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_HSPOL                      ((uint32_t)0x80000000)              </span></div><div class="line"><a name="l07540"></a><span class="lineno"> 7540</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae926ae4dfa16282de074099da8b22647"> 7541</a></span>&#160;<span class="preprocessor">#define LTDC_GCR_DTEN                       LTDC_GCR_DEN</span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">/********************  Bit definition for LTDC_SRCR register  *****************/</span></div><div class="line"><a name="l07544"></a><span class="lineno"> 7544</span>&#160;</div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bee9f0d3252c465422ad42a3e748c33"> 7545</a></span>&#160;<span class="preprocessor">#define LTDC_SRCR_IMR                      ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a469ec4989f09bd45c0fa1bcd8fbb0a"> 7546</a></span>&#160;<span class="preprocessor">#define LTDC_SRCR_VBR                      ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_BCCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;</div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17515cc05bb25a491a9f27d6740c0169"> 7550</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCBLUE                    ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc8b89287c8bd118c951bf9466741561"> 7551</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCGREEN                   ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5cdd228eaac63eafbb44f5402f772495"> 7552</a></span>&#160;<span class="preprocessor">#define LTDC_BCCR_BCRED                     ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_IER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;</div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga986f9c276c5c09d609099fb9df0466f0"> 7556</a></span>&#160;<span class="preprocessor">#define LTDC_IER_LIE                        ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59e996a111de2bfbc7353ad721d23b62"> 7557</a></span>&#160;<span class="preprocessor">#define LTDC_IER_FUIE                       ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae31521896ca3734d4ea2d8b0a8c53e6c"> 7558</a></span>&#160;<span class="preprocessor">#define LTDC_IER_TERRIE                     ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8b81bb2975282a8c97904fb27f379b6"> 7559</a></span>&#160;<span class="preprocessor">#define LTDC_IER_RRIE                       ((uint32_t)0x00000008)              </span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07562"></a><span class="lineno"> 7562</span>&#160;</div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1430a5052fa2be26d885e6019326f374"> 7563</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_LIF                        ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad25511dce2346382813fbb8f38ed0afe"> 7564</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_FUIF                       ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78d78d256e92cc8fd7c9180c16fe845b"> 7565</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_TERRIF                     ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8735819d356373cd4ee6f5fdb4889fc"> 7566</a></span>&#160;<span class="preprocessor">#define LTDC_ISR_RRIF                       ((uint32_t)0x00000008)              </span></div><div class="line"><a name="l07568"></a><span class="lineno"> 7568</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07569"></a><span class="lineno"> 7569</span>&#160;</div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15295bfc88388bbb0472e718dbb2e5e9"> 7570</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CLIF                       ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36d2e96e5ac6c5a269131c6eadf5f552"> 7571</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CFUIF                      ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45dfff9d309c4a9b094930d8a2ae259a"> 7572</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CTERRIF                    ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45709c66c8322628434d48bacdc9f92d"> 7573</a></span>&#160;<span class="preprocessor">#define LTDC_ICR_CRRIF                      ((uint32_t)0x00000008)              </span></div><div class="line"><a name="l07575"></a><span class="lineno"> 7575</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LIPCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07576"></a><span class="lineno"> 7576</span>&#160;</div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1818ec63a734052e0b3652eb492a9cf3"> 7577</a></span>&#160;<span class="preprocessor">#define LTDC_LIPCR_LIPOS                    ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CPSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07580"></a><span class="lineno"> 7580</span>&#160;</div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5688f0180e7bacd368194e582eea441d"> 7581</a></span>&#160;<span class="preprocessor">#define LTDC_CPSR_CYPOS                     ((uint32_t)0x0000FFFF)              </span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1056b9d14adcc3a2bd1057fcb71eec9"> 7582</a></span>&#160;<span class="preprocessor">#define LTDC_CPSR_CXPOS                     ((uint32_t)0xFFFF0000)              </span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_CDSR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;</div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e4c498e3baf6490c83ae67b7859b1ce"> 7586</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_VDES                      ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea3bfe7426e5ee59e4a136f408a09716"> 7587</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HDES                      ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1cb94c249cec7aaa63803eb9e4d56863"> 7588</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_VSYNCS                    ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9556e6ff6318d564c481fb022b9f254e"> 7589</a></span>&#160;<span class="preprocessor">#define LTDC_CDSR_HSYNCS                    ((uint32_t)0x00000008)              </span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;</div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4137ed7793f1e0399d2d4184f73eceb"> 7593</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_LEN                       ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20578c97851c63d3c356bd3452e447f3"> 7594</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_COLKEN                    ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ed020e503cd29e946528c9ac63846d5"> 7595</a></span>&#160;<span class="preprocessor">#define LTDC_LxCR_CLUTEN                    ((uint32_t)0x00000010)              </span></div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWHPCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;</div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b9b7b4e2f5f9ea9d3ee20186d13623e"> 7599</a></span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSTPOS                ((uint32_t)0x00000FFF)              </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad75b147ab755274aa4baca5541a6993e"> 7600</a></span>&#160;<span class="preprocessor">#define LTDC_LxWHPCR_WHSPPOS                ((uint32_t)0xFFFF0000)              </span></div><div class="line"><a name="l07602"></a><span class="lineno"> 7602</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxWVPCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07603"></a><span class="lineno"> 7603</span>&#160;</div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa83711c9cfc27570784e119b69f5acd2"> 7604</a></span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSTPOS                ((uint32_t)0x00000FFF)              </span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8339caa7759f7159bb2aec90f6af49f9"> 7605</a></span>&#160;<span class="preprocessor">#define LTDC_LxWVPCR_WVSPPOS                ((uint32_t)0xFFFF0000)              </span></div><div class="line"><a name="l07607"></a><span class="lineno"> 7607</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCKCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;</div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fec067b174a76fcf8ee14b86addc7fa"> 7609</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKBLUE                  ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga979f0d91c15471854b39dced9923631a"> 7610</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKGREEN                 ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d0da8eeba215cd5327332a557b77c87"> 7611</a></span>&#160;<span class="preprocessor">#define LTDC_LxCKCR_CKRED                   ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxPFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;</div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6badb297e740d959d1971c6109a7f417"> 7615</a></span>&#160;<span class="preprocessor">#define LTDC_LxPFCR_PF                      ((uint32_t)0x00000007)              </span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCACR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;</div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad538e4df55b9d97c61bca14d93346a3"> 7619</a></span>&#160;<span class="preprocessor">#define LTDC_LxCACR_CONSTA                  ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxDCCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;</div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91f017addde6d63278ed0872f95e9978"> 7623</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCBLUE                  ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabab49201f0db066d5578b6a5e9cd3753"> 7624</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCGREEN                 ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87bd39aae738ca9d3003a1fdb1805267"> 7625</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCRED                   ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaacd6b290af2380f0e6d952200cc7b541"> 7626</a></span>&#160;<span class="preprocessor">#define LTDC_LxDCCR_DCALPHA                 ((uint32_t)0xFF000000)              </span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxBFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad28cd200b3c7cb36eeccff2c56fdd649"> 7630</a></span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF2                     ((uint32_t)0x00000007)              </span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a130d060626796428774293042188f2"> 7631</a></span>&#160;<span class="preprocessor">#define LTDC_LxBFCR_BF1                     ((uint32_t)0x00000700)              </span></div><div class="line"><a name="l07633"></a><span class="lineno"> 7633</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBAR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07634"></a><span class="lineno"> 7634</span>&#160;</div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga533aa67a63316950180faf61ef5b72a9"> 7635</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBAR_CFBADD                 ((uint32_t)0xFFFFFFFF)              </span></div><div class="line"><a name="l07637"></a><span class="lineno"> 7637</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07638"></a><span class="lineno"> 7638</span>&#160;</div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga010df13cba684fbf65e8d4e0200bc8b8"> 7639</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBLL                  ((uint32_t)0x00001FFF)              </span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08649b490876b957949df5334c9bdafe"> 7640</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLR_CFBP                   ((uint32_t)0x1FFF0000)              </span></div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCFBLNR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07643"></a><span class="lineno"> 7643</span>&#160;</div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5209baf02f3685749b1f22ea9de5532"> 7644</a></span>&#160;<span class="preprocessor">#define LTDC_LxCFBLNR_CFBLNBR               ((uint32_t)0x000007FF)              </span></div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for LTDC_LxCLUTWR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;</div><div class="line"><a name="l07648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae00786e8173c10ab75d240557a384590"> 7648</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_BLUE                  ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad69ebaef3fa5e207583c452383902745"> 7649</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_GREEN                 ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94a21e31959c31fcf180c38bb6090043"> 7650</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_RED                   ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5b936eefb3a3b537f4914a745d94a41"> 7651</a></span>&#160;<span class="preprocessor">#define LTDC_LxCLUTWR_CLUTADD               ((uint32_t)0xFF000000)              </span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07656"></a><span class="lineno"> 7656</span>&#160;<span class="comment">/*                                    DSI                                     */</span></div><div class="line"><a name="l07657"></a><span class="lineno"> 7657</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07658"></a><span class="lineno"> 7658</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VR register  *****************/</span></div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="preprocessor">#define DSI_VR                         ((uint32_t)0x3133302A)               </span></div><div class="line"><a name="l07662"></a><span class="lineno"> 7662</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07663"></a><span class="lineno"> 7663</span>&#160;<span class="preprocessor">#define DSI_CR_EN                      ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CCR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV               ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l07667"></a><span class="lineno"> 7667</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07669"></a><span class="lineno"> 7669</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07670"></a><span class="lineno"> 7670</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07673"></a><span class="lineno"> 7673</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07674"></a><span class="lineno"> 7674</span>&#160;<span class="preprocessor">#define DSI_CCR_TXECKDIV7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07675"></a><span class="lineno"> 7675</span>&#160;</div><div class="line"><a name="l07676"></a><span class="lineno"> 7676</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV                ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV0               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV1               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07679"></a><span class="lineno"> 7679</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV2               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07680"></a><span class="lineno"> 7680</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV3               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV4               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07682"></a><span class="lineno"> 7682</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV5               ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV6               ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="preprocessor">#define DSI_CCR_TOCKDIV7               ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07685"></a><span class="lineno"> 7685</span>&#160;</div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LVCIDR register  *************/</span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID                ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="preprocessor">#define DSI_LVCIDR_VCID1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;</div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCOLCR register  *************/</span></div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC                ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l07693"></a><span class="lineno"> 7693</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC1               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC2               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_COLC3               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07697"></a><span class="lineno"> 7697</span>&#160;</div><div class="line"><a name="l07698"></a><span class="lineno"> 7698</span>&#160;<span class="preprocessor">#define DSI_LCOLCR_LPE                 ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l07700"></a><span class="lineno"> 7700</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;<span class="preprocessor">#define DSI_LPCR_DEP                   ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="preprocessor">#define DSI_LPCR_VSP                   ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l07703"></a><span class="lineno"> 7703</span>&#160;<span class="preprocessor">#define DSI_LPCR_HSP                   ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPMCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07706"></a><span class="lineno"> 7706</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE              ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07708"></a><span class="lineno"> 7708</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07709"></a><span class="lineno"> 7709</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07712"></a><span class="lineno"> 7712</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07713"></a><span class="lineno"> 7713</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07714"></a><span class="lineno"> 7714</span>&#160;<span class="preprocessor">#define DSI_LPMCR_VLPSIZE7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07715"></a><span class="lineno"> 7715</span>&#160;</div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE               ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE0              ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07718"></a><span class="lineno"> 7718</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE1              ((uint32_t)0x00020000)</span></div><div class="line"><a name="l07719"></a><span class="lineno"> 7719</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE2              ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07720"></a><span class="lineno"> 7720</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE3              ((uint32_t)0x00080000)</span></div><div class="line"><a name="l07721"></a><span class="lineno"> 7721</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE4              ((uint32_t)0x00100000)</span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE5              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE6              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="preprocessor">#define DSI_LPMCR_LPSIZE7              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;</div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PCR register  ****************/</span></div><div class="line"><a name="l07727"></a><span class="lineno"> 7727</span>&#160;<span class="preprocessor">#define DSI_PCR_ETTXE                  ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor">#define DSI_PCR_ETRXE                  ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="preprocessor">#define DSI_PCR_BTAE                   ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l07730"></a><span class="lineno"> 7730</span>&#160;<span class="preprocessor">#define DSI_PCR_ECCRXE                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;<span class="preprocessor">#define DSI_PCR_CRCRXE                 ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l07733"></a><span class="lineno"> 7733</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_GVCIDR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID                ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07736"></a><span class="lineno"> 7736</span>&#160;<span class="preprocessor">#define DSI_GVCIDR_VCID1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">/*******************  Bit definition for DSI_MCR register  ****************/</span></div><div class="line"><a name="l07739"></a><span class="lineno"> 7739</span>&#160;<span class="preprocessor">#define DSI_MCR_CMDM                   ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VMCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT                   ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;<span class="preprocessor">#define DSI_VMCR_VMT1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07745"></a><span class="lineno"> 7745</span>&#160;</div><div class="line"><a name="l07746"></a><span class="lineno"> 7746</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVSAE                ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l07747"></a><span class="lineno"> 7747</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVBPE                ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l07748"></a><span class="lineno"> 7748</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVFPE                ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPVAE                 ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l07750"></a><span class="lineno"> 7750</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHBPE                ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l07751"></a><span class="lineno"> 7751</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPHFPE                ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l07752"></a><span class="lineno"> 7752</span>&#160;<span class="preprocessor">#define DSI_VMCR_FBTAAE                ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l07753"></a><span class="lineno"> 7753</span>&#160;<span class="preprocessor">#define DSI_VMCR_LPCE                  ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l07754"></a><span class="lineno"> 7754</span>&#160;<span class="preprocessor">#define DSI_VMCR_PGE                   ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l07755"></a><span class="lineno"> 7755</span>&#160;<span class="preprocessor">#define DSI_VMCR_PGM                   ((uint32_t)0x00100000)               </span></div><div class="line"><a name="l07756"></a><span class="lineno"> 7756</span>&#160;<span class="preprocessor">#define DSI_VMCR_PGO                   ((uint32_t)0x01000000)               </span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VPCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07759"></a><span class="lineno"> 7759</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE                ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE10              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE11              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE12              ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="preprocessor">#define DSI_VPCR_VPSIZE13              ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;</div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VCCR register  ***************/</span></div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC                  ((uint32_t)0x00001FFF)               </span></div><div class="line"><a name="l07777"></a><span class="lineno"> 7777</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC2                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07780"></a><span class="lineno"> 7780</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC3                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07781"></a><span class="lineno"> 7781</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC4                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC5                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07783"></a><span class="lineno"> 7783</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC6                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC7                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC8                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC9                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC10                ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC11                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07789"></a><span class="lineno"> 7789</span>&#160;<span class="preprocessor">#define DSI_VCCR_NUMC12                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07790"></a><span class="lineno"> 7790</span>&#160;</div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VNPCR register  **************/</span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE               ((uint32_t)0x00001FFF)               </span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07798"></a><span class="lineno"> 7798</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07799"></a><span class="lineno"> 7799</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07800"></a><span class="lineno"> 7800</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07801"></a><span class="lineno"> 7801</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE8              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE9              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE10             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07804"></a><span class="lineno"> 7804</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE11             ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;<span class="preprocessor">#define DSI_VNPCR_NPSIZE12             ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;</div><div class="line"><a name="l07807"></a><span class="lineno"> 7807</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHSACR register  *************/</span></div><div class="line"><a name="l07808"></a><span class="lineno"> 7808</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA                 ((uint32_t)0x00000FFF)               </span></div><div class="line"><a name="l07809"></a><span class="lineno"> 7809</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07810"></a><span class="lineno"> 7810</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07811"></a><span class="lineno"> 7811</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07814"></a><span class="lineno"> 7814</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07819"></a><span class="lineno"> 7819</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA10               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07820"></a><span class="lineno"> 7820</span>&#160;<span class="preprocessor">#define DSI_VHSACR_HSA11               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07821"></a><span class="lineno"> 7821</span>&#160;</div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHBPCR register  *************/</span></div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP                 ((uint32_t)0x00000FFF)               </span></div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07828"></a><span class="lineno"> 7828</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP10               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="preprocessor">#define DSI_VHBPCR_HBP11               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VLCR register  ***************/</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE                 ((uint32_t)0x00007FFF)               </span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07846"></a><span class="lineno"> 7846</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07848"></a><span class="lineno"> 7848</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07849"></a><span class="lineno"> 7849</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE10               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE11               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE12               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07852"></a><span class="lineno"> 7852</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE13               ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07853"></a><span class="lineno"> 7853</span>&#160;<span class="preprocessor">#define DSI_VLCR_HLINE14               ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVSACR register  *************/</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA                 ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l07857"></a><span class="lineno"> 7857</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07859"></a><span class="lineno"> 7859</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07866"></a><span class="lineno"> 7866</span>&#160;<span class="preprocessor">#define DSI_VVSACR_VSA9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07867"></a><span class="lineno"> 7867</span>&#160;</div><div class="line"><a name="l07868"></a><span class="lineno"> 7868</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVBPCR register  *************/</span></div><div class="line"><a name="l07869"></a><span class="lineno"> 7869</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP                 ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l07870"></a><span class="lineno"> 7870</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07872"></a><span class="lineno"> 7872</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07873"></a><span class="lineno"> 7873</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07874"></a><span class="lineno"> 7874</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07875"></a><span class="lineno"> 7875</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07877"></a><span class="lineno"> 7877</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07878"></a><span class="lineno"> 7878</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor">#define DSI_VVBPCR_VBP9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07880"></a><span class="lineno"> 7880</span>&#160;</div><div class="line"><a name="l07881"></a><span class="lineno"> 7881</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVFPCR register  *************/</span></div><div class="line"><a name="l07882"></a><span class="lineno"> 7882</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP                 ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l07883"></a><span class="lineno"> 7883</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define DSI_VVFPCR_VFP9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;</div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVACR register  **************/</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA                   ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA2                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA3                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA4                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA5                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA6                  ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA7                  ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA8                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA9                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA10                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA11                 ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA12                 ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;<span class="preprocessor">#define DSI_VVACR_VA13                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;</div><div class="line"><a name="l07911"></a><span class="lineno"> 7911</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCCR register  ***************/</span></div><div class="line"><a name="l07912"></a><span class="lineno"> 7912</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE               ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07919"></a><span class="lineno"> 7919</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07920"></a><span class="lineno"> 7920</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07921"></a><span class="lineno"> 7921</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE8              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE9              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE10             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE11             ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE12             ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE13             ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE14             ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="preprocessor">#define DSI_LCCR_CMDSIZE15             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;</div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="comment">/*******************  Bit definition for DSI_CMCR register  ***************/</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define DSI_CMCR_TEARE                 ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define DSI_CMCR_ARE                   ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW0TX                ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW1TX                ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSW2TX                ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR0TX                ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR1TX                ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">#define DSI_CMCR_GSR2TX                ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">#define DSI_CMCR_GLWTX                 ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW0TX                ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">#define DSI_CMCR_DSW1TX                ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define DSI_CMCR_DSR0TX                ((uint32_t)0x00040000)               </span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define DSI_CMCR_DLWTX                 ((uint32_t)0x00080000)               </span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define DSI_CMCR_MRDPS                 ((uint32_t)0x01000000)               </span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_GHCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT                    ((uint32_t)0x0000003F)               </span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT0                   ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT1                   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT2                   ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT3                   ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT4                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">#define DSI_GHCR_DT5                   ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;</div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID                  ((uint32_t)0x000000C0)               </span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID0                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define DSI_GHCR_VCID1                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;</div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB                 ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB0                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB1                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB2                ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB3                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB4                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB5                ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB6                ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCLSB7                ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;</div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB                 ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB0                ((uint32_t)0x00010000)</span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB1                ((uint32_t)0x00020000)</span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB2                ((uint32_t)0x00040000)</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB3                ((uint32_t)0x00080000)</span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB4                ((uint32_t)0x00100000)</span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB5                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB6                ((uint32_t)0x00400000)</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define DSI_GHCR_WCMSB7                ((uint32_t)0x00800000)</span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment">/*******************  Bit definition for DSI_GPDR register  ***************/</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1                 ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA1_7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;</div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2                 ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_0               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_1               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_2               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_3               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_4               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_5               ((uint32_t)0x00002000)</span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_6               ((uint32_t)0x00004000)</span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA2_7               ((uint32_t)0x00008000)</span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;</div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3                 ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_0               ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_1               ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_2               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_3               ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_4               ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_5               ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_6               ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA3_7               ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;</div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4                 ((uint32_t)0xFF000000)               </span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_0               ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_1               ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_2               ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_3               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_4               ((uint32_t)0x10000000)</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_5               ((uint32_t)0x20000000)</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_6               ((uint32_t)0x40000000)</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="preprocessor">#define DSI_GPDR_DATA4_7               ((uint32_t)0x80000000)</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;</div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="comment">/*******************  Bit definition for DSI_GPSR register  ***************/</span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFE                 ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="preprocessor">#define DSI_GPSR_CMDFF                 ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFE                 ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="preprocessor">#define DSI_GPSR_PWRFF                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFE                 ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="preprocessor">#define DSI_GPSR_PRDFF                 ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define DSI_GPSR_RCB                   ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_TCCR0 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT           ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT10         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT11         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT12         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT13         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT14         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="preprocessor">#define DSI_TCCR0_LPRX_TOCNT15         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;</div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT           ((uint32_t)0xFFFF0000)               </span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT0          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT1          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT2          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT3          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT4          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT5          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT6          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT7          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT8          ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT9          ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT10         ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT11         ((uint32_t)0x08000000)</span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT12         ((uint32_t)0x10000000)</span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT13         ((uint32_t)0x20000000)</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT14         ((uint32_t)0x40000000)</span></div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="preprocessor">#define DSI_TCCR0_HSTX_TOCNT15         ((uint32_t)0x80000000)</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;</div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR1 register  **************/</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT           ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT10         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT11         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT12         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT13         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT14         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define DSI_TCCR1_HSRD_TOCNT15         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR2 register  **************/</span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT           ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT10         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT11         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT12         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT13         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT14         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define DSI_TCCR2_LPRD_TOCNT15         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;</div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR3 register  **************/</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT           ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT10         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT11         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT12         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT13         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT14         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="preprocessor">#define DSI_TCCR3_HSWR_TOCNT15         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;</div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define DSI_TCCR3_PM                   ((uint32_t)0x01000000)               </span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_TCCR4 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT           ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT10         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT11         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT12         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT13         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT14         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="preprocessor">#define DSI_TCCR4_LPWR_TOCNT15         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;</div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TCCR5 register  **************/</span></div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT            ((uint32_t)0x0000FFFF)               </span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT0           ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT1           ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT2           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT3           ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT4           ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT5           ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT6           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT7           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT8           ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT9           ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT10          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT11          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT12          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT13          ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT14          ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define DSI_TCCR5_BTA_TOCNT15          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TDCR register  ***************/</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM                   ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DM1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;</div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF                   ((uint32_t)0x0000000C)               </span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF0                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#define DSI_TDCR_3DF1                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;</div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define DSI_TDCR_SVS                   ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;<span class="preprocessor">#define DSI_TDCR_RF                    ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="preprocessor">#define DSI_TDCR_S3DC                  ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CLCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="preprocessor">#define DSI_CLCR_DPCC                  ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define DSI_CLCR_ACR                   ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_CLTCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME           ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME0          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME1          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME2          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME3          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME4          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME5          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME6          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME7          ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME8          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define DSI_CLTCR_LP2HS_TIME9          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;</div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME           ((uint32_t)0x03FF0000)               </span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME0          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME1          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME2          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME3          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME4          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME5          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME6          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME7          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME8          ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor">#define DSI_CLTCR_HS2LP_TIME9          ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;</div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="comment">/*******************  Bit definition for DSI_DLTCR register  **************/</span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME             ((uint32_t)0x00007FFF)               </span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME0            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME1            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME2            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME3            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME4            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME5            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME6            ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME7            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME8            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME9            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME10           ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME11           ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME12           ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME13           ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">#define DSI_DLTCR_MRD_TIME14           ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;</div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME           ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME0          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME1          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME2          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME3          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME4          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME5          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME6          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define DSI_DLTCR_LP2HS_TIME7          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;</div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME           ((uint32_t)0xFF000000)               </span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME0          ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME1          ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME2          ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME3          ((uint32_t)0x08000000)</span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME4          ((uint32_t)0x10000000)</span></div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME5          ((uint32_t)0x20000000)</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME6          ((uint32_t)0x40000000)</span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define DSI_DLTCR_HS2LP_TIME7          ((uint32_t)0x80000000)</span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;</div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PCTLR register  **************/</span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;<span class="preprocessor">#define DSI_PCTLR_DEN                  ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">#define DSI_PCTLR_CKE                  ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_PCONFR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL                  ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">#define DSI_PCONFR_NL1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;                                     </div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME             ((uint32_t)0x0000FF00)               </span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME0            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME1            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME2            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME3            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME4            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME5            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME6            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">#define DSI_PCONFR_SW_TIME7            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;</div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PUCR register  ***************/</span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define DSI_PUCR_URCL                  ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define DSI_PUCR_UECL                  ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define DSI_PUCR_URDL                  ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define DSI_PUCR_UEDL                  ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_PTTCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG              ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define DSI_PTTCR_TX_TRIG3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;</div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="comment">/*******************  Bit definition for DSI_PSR register  ****************/</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define DSI_PSR_PD                     ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define DSI_PSR_PSSC                   ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define DSI_PSR_UANC                   ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define DSI_PSR_PSS0                   ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define DSI_PSR_UAN0                   ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define DSI_PSR_RUE0                   ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define DSI_PSR_PSS1                   ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define DSI_PSR_UAN1                   ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_ISR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE0                   ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE1                   ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE2                   ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE3                   ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE4                   ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE5                   ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE6                   ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE7                   ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE8                   ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE9                   ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE10                  ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE11                  ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE12                  ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE13                  ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE14                  ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define DSI_ISR0_AE15                  ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define DSI_ISR0_PE0                   ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="preprocessor">#define DSI_ISR0_PE1                   ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="preprocessor">#define DSI_ISR0_PE2                   ((uint32_t)0x00040000)               </span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define DSI_ISR0_PE3                   ((uint32_t)0x00080000)               </span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define DSI_ISR0_PE4                   ((uint32_t)0x00100000)               </span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_ISR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define DSI_ISR1_TOHSTX                ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define DSI_ISR1_TOLPRX                ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCSE                 ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define DSI_ISR1_ECCME                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define DSI_ISR1_CRCE                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define DSI_ISR1_PSE                   ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define DSI_ISR1_EOTPE                 ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define DSI_ISR1_LPWRE                 ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define DSI_ISR1_GCWRE                 ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define DSI_ISR1_GPWRE                 ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define DSI_ISR1_GPTXE                 ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRDE                 ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="preprocessor">#define DSI_ISR1_GPRXE                 ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_IER0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define DSI_IER0_AE0IE                 ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define DSI_IER0_AE1IE                 ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;<span class="preprocessor">#define DSI_IER0_AE2IE                 ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="preprocessor">#define DSI_IER0_AE3IE                 ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define DSI_IER0_AE4IE                 ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;<span class="preprocessor">#define DSI_IER0_AE5IE                 ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="preprocessor">#define DSI_IER0_AE6IE                 ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define DSI_IER0_AE7IE                 ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;<span class="preprocessor">#define DSI_IER0_AE8IE                 ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="preprocessor">#define DSI_IER0_AE9IE                 ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define DSI_IER0_AE10IE                ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="preprocessor">#define DSI_IER0_AE11IE                ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="preprocessor">#define DSI_IER0_AE12IE                ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define DSI_IER0_AE13IE                ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#define DSI_IER0_AE14IE                ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;<span class="preprocessor">#define DSI_IER0_AE15IE                ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l08340"></a><span class="lineno"> 8340</span>&#160;<span class="preprocessor">#define DSI_IER0_PE0IE                 ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l08341"></a><span class="lineno"> 8341</span>&#160;<span class="preprocessor">#define DSI_IER0_PE1IE                 ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;<span class="preprocessor">#define DSI_IER0_PE2IE                 ((uint32_t)0x00040000)               </span></div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="preprocessor">#define DSI_IER0_PE3IE                 ((uint32_t)0x00080000)               </span></div><div class="line"><a name="l08344"></a><span class="lineno"> 8344</span>&#160;<span class="preprocessor">#define DSI_IER0_PE4IE                 ((uint32_t)0x00100000)               </span></div><div class="line"><a name="l08346"></a><span class="lineno"> 8346</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_IER1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08347"></a><span class="lineno"> 8347</span>&#160;<span class="preprocessor">#define DSI_IER1_TOHSTXIE              ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#define DSI_IER1_TOLPRXIE              ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">#define DSI_IER1_ECCSEIE               ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#define DSI_IER1_ECCMEIE               ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;<span class="preprocessor">#define DSI_IER1_CRCEIE                ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="preprocessor">#define DSI_IER1_PSEIE                 ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="preprocessor">#define DSI_IER1_EOTPEIE               ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08354"></a><span class="lineno"> 8354</span>&#160;<span class="preprocessor">#define DSI_IER1_LPWREIE               ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;<span class="preprocessor">#define DSI_IER1_GCWREIE               ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="preprocessor">#define DSI_IER1_GPWREIE               ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;<span class="preprocessor">#define DSI_IER1_GPTXEIE               ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;<span class="preprocessor">#define DSI_IER1_GPRDEIE               ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="preprocessor">#define DSI_IER1_GPRXEIE               ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_FIR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE0                  ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE1                  ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE2                  ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE3                  ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE4                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE5                  ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE6                  ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE7                  ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08370"></a><span class="lineno"> 8370</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE8                  ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE9                  ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE10                 ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08373"></a><span class="lineno"> 8373</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE11                 ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE12                 ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE13                 ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE14                 ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="preprocessor">#define DSI_FIR0_FAE15                 ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE0                  ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE1                  ((uint32_t)0x00020000)               </span></div><div class="line"><a name="l08380"></a><span class="lineno"> 8380</span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE2                  ((uint32_t)0x00040000)               </span></div><div class="line"><a name="l08381"></a><span class="lineno"> 8381</span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE3                  ((uint32_t)0x00080000)               </span></div><div class="line"><a name="l08382"></a><span class="lineno"> 8382</span>&#160;<span class="preprocessor">#define DSI_FIR0_FPE4                  ((uint32_t)0x00100000)               </span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_FIR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOHSTX               ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08386"></a><span class="lineno"> 8386</span>&#160;<span class="preprocessor">#define DSI_FIR1_FTOLPRX               ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l08387"></a><span class="lineno"> 8387</span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCSE                ((uint32_t)0x00000004)               </span></div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="preprocessor">#define DSI_FIR1_FECCME                ((uint32_t)0x00000008)               </span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;<span class="preprocessor">#define DSI_FIR1_FCRCE                 ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160;<span class="preprocessor">#define DSI_FIR1_FPSE                  ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;<span class="preprocessor">#define DSI_FIR1_FEOTPE                ((uint32_t)0x00000040)               </span></div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="preprocessor">#define DSI_FIR1_FLPWRE                ((uint32_t)0x00000080)               </span></div><div class="line"><a name="l08393"></a><span class="lineno"> 8393</span>&#160;<span class="preprocessor">#define DSI_FIR1_FGCWRE                ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPWRE                ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPTXE                ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRDE                ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="preprocessor">#define DSI_FIR1_FGPRXE                ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VSCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08400"></a><span class="lineno"> 8400</span>&#160;<span class="preprocessor">#define DSI_VSCR_EN                    ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l08401"></a><span class="lineno"> 8401</span>&#160;<span class="preprocessor">#define DSI_VSCR_UR                    ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08403"></a><span class="lineno"> 8403</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LCVCIDR register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08404"></a><span class="lineno"> 8404</span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID               ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="preprocessor">#define DSI_LCVCIDR_VCID1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08407"></a><span class="lineno"> 8407</span>&#160;</div><div class="line"><a name="l08408"></a><span class="lineno"> 8408</span>&#160;<span class="comment">/*******************  Bit definition for DSI_LCCCR register  **************/</span></div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC                 ((uint32_t)0x0000000F)               </span></div><div class="line"><a name="l08410"></a><span class="lineno"> 8410</span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08411"></a><span class="lineno"> 8411</span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="preprocessor">#define DSI_LCCCR_COLC3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08414"></a><span class="lineno"> 8414</span>&#160;</div><div class="line"><a name="l08415"></a><span class="lineno"> 8415</span>&#160;<span class="preprocessor">#define DSI_LCCCR_LPE                  ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_LPMCCR register  *************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE             ((uint32_t)0x000000FF)               </span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE0            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE1            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE2            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE3            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08423"></a><span class="lineno"> 8423</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE4            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08424"></a><span class="lineno"> 8424</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE5            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08425"></a><span class="lineno"> 8425</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE6            ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_VLPSIZE7            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;</div><div class="line"><a name="l08428"></a><span class="lineno"> 8428</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE              ((uint32_t)0x00FF0000)               </span></div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE0             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08430"></a><span class="lineno"> 8430</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE1             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08431"></a><span class="lineno"> 8431</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE2             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08432"></a><span class="lineno"> 8432</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE3             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE4             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE5             ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE6             ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08436"></a><span class="lineno"> 8436</span>&#160;<span class="preprocessor">#define DSI_LPMCCR_LPSIZE7             ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08437"></a><span class="lineno"> 8437</span>&#160;</div><div class="line"><a name="l08438"></a><span class="lineno"> 8438</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VMCCR register  **************/</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT                  ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="preprocessor">#define DSI_VMCCR_VMT1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;</div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVSAE               ((uint32_t)0x00000100)               </span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVBPE               ((uint32_t)0x00000200)               </span></div><div class="line"><a name="l08445"></a><span class="lineno"> 8445</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVFPE               ((uint32_t)0x00000400)               </span></div><div class="line"><a name="l08446"></a><span class="lineno"> 8446</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPVAE                ((uint32_t)0x00000800)               </span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHBPE               ((uint32_t)0x00001000)               </span></div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPHFE                ((uint32_t)0x00002000)               </span></div><div class="line"><a name="l08449"></a><span class="lineno"> 8449</span>&#160;<span class="preprocessor">#define DSI_VMCCR_FBTAAE               ((uint32_t)0x00004000)               </span></div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="preprocessor">#define DSI_VMCCR_LPCE                 ((uint32_t)0x00008000)               </span></div><div class="line"><a name="l08452"></a><span class="lineno"> 8452</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_VPCCR register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08453"></a><span class="lineno"> 8453</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE               ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08456"></a><span class="lineno"> 8456</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08457"></a><span class="lineno"> 8457</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08458"></a><span class="lineno"> 8458</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08459"></a><span class="lineno"> 8459</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08460"></a><span class="lineno"> 8460</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE8              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08463"></a><span class="lineno"> 8463</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE9              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08464"></a><span class="lineno"> 8464</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE10             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE11             ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08466"></a><span class="lineno"> 8466</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE12             ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08467"></a><span class="lineno"> 8467</span>&#160;<span class="preprocessor">#define DSI_VPCCR_VPSIZE13             ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;</div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VCCCR register  **************/</span></div><div class="line"><a name="l08470"></a><span class="lineno"> 8470</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC                 ((uint32_t)0x00001FFF)               </span></div><div class="line"><a name="l08471"></a><span class="lineno"> 8471</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC0                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08472"></a><span class="lineno"> 8472</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC1                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08473"></a><span class="lineno"> 8473</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC2                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08474"></a><span class="lineno"> 8474</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC3                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC4                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC5                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08477"></a><span class="lineno"> 8477</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC6                ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08478"></a><span class="lineno"> 8478</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC7                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08479"></a><span class="lineno"> 8479</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC8                ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08480"></a><span class="lineno"> 8480</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC9                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC10               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC11               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="preprocessor">#define DSI_VCCCR_NUMC12               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08484"></a><span class="lineno"> 8484</span>&#160;</div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VNPCCR register  *************/</span></div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE              ((uint32_t)0x00001FFF)               </span></div><div class="line"><a name="l08487"></a><span class="lineno"> 8487</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE0             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08488"></a><span class="lineno"> 8488</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE1             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08489"></a><span class="lineno"> 8489</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE2             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08490"></a><span class="lineno"> 8490</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE3             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08491"></a><span class="lineno"> 8491</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE4             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE5             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE6             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08494"></a><span class="lineno"> 8494</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE7             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08495"></a><span class="lineno"> 8495</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE8             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08496"></a><span class="lineno"> 8496</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE9             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08497"></a><span class="lineno"> 8497</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE10            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08498"></a><span class="lineno"> 8498</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE11            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;<span class="preprocessor">#define DSI_VNPCCR_NPSIZE12            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;</div><div class="line"><a name="l08501"></a><span class="lineno"> 8501</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHSACCR register  ************/</span></div><div class="line"><a name="l08502"></a><span class="lineno"> 8502</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA                ((uint32_t)0x00000FFF)               </span></div><div class="line"><a name="l08503"></a><span class="lineno"> 8503</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08504"></a><span class="lineno"> 8504</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08505"></a><span class="lineno"> 8505</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08508"></a><span class="lineno"> 8508</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08511"></a><span class="lineno"> 8511</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA10              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define DSI_VHSACCR_HSA11              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;</div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VHBPCCR register  ************/</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP                ((uint32_t)0x00000FFF)               </span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08524"></a><span class="lineno"> 8524</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08527"></a><span class="lineno"> 8527</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08528"></a><span class="lineno"> 8528</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP10              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08529"></a><span class="lineno"> 8529</span>&#160;<span class="preprocessor">#define DSI_VHBPCCR_HBP11              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;</div><div class="line"><a name="l08531"></a><span class="lineno"> 8531</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VLCCR register  **************/</span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE                ((uint32_t)0x00007FFF)               </span></div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08534"></a><span class="lineno"> 8534</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08535"></a><span class="lineno"> 8535</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08536"></a><span class="lineno"> 8536</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08537"></a><span class="lineno"> 8537</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08538"></a><span class="lineno"> 8538</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08541"></a><span class="lineno"> 8541</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08542"></a><span class="lineno"> 8542</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08543"></a><span class="lineno"> 8543</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE10              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08544"></a><span class="lineno"> 8544</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE11              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08545"></a><span class="lineno"> 8545</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE12              ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08546"></a><span class="lineno"> 8546</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE13              ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;<span class="preprocessor">#define DSI_VLCCR_HLINE14              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;</div><div class="line"><a name="l08549"></a><span class="lineno"> 8549</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVSACCR register  ***************/</span></div><div class="line"><a name="l08550"></a><span class="lineno"> 8550</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA                   ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l08551"></a><span class="lineno"> 8551</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08552"></a><span class="lineno"> 8552</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08553"></a><span class="lineno"> 8553</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA2                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA3                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA4                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08556"></a><span class="lineno"> 8556</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA5                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08557"></a><span class="lineno"> 8557</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA6                  ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08558"></a><span class="lineno"> 8558</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA7                  ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08559"></a><span class="lineno"> 8559</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA8                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08560"></a><span class="lineno"> 8560</span>&#160;<span class="preprocessor">#define DSI_VVSACCR_VSA9                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVBPCCR register  ************/</span></div><div class="line"><a name="l08563"></a><span class="lineno"> 8563</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP                ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l08564"></a><span class="lineno"> 8564</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08565"></a><span class="lineno"> 8565</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08566"></a><span class="lineno"> 8566</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08567"></a><span class="lineno"> 8567</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08570"></a><span class="lineno"> 8570</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08572"></a><span class="lineno"> 8572</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08573"></a><span class="lineno"> 8573</span>&#160;<span class="preprocessor">#define DSI_VVBPCCR_VBP9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08574"></a><span class="lineno"> 8574</span>&#160;</div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVFPCCR register  ************/</span></div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP                ((uint32_t)0x000003FF)               </span></div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08578"></a><span class="lineno"> 8578</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08579"></a><span class="lineno"> 8579</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08585"></a><span class="lineno"> 8585</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP8               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08586"></a><span class="lineno"> 8586</span>&#160;<span class="preprocessor">#define DSI_VVFPCCR_VFP9               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08587"></a><span class="lineno"> 8587</span>&#160;</div><div class="line"><a name="l08588"></a><span class="lineno"> 8588</span>&#160;<span class="comment">/*******************  Bit definition for DSI_VVACCR register  *************/</span></div><div class="line"><a name="l08589"></a><span class="lineno"> 8589</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA                  ((uint32_t)0x00003FFF)               </span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA2                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA3                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA4                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08595"></a><span class="lineno"> 8595</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA5                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA6                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA7                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08598"></a><span class="lineno"> 8598</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA8                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA9                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA10                ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08601"></a><span class="lineno"> 8601</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA11                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA12                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="preprocessor">#define DSI_VVACCR_VA13                ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08604"></a><span class="lineno"> 8604</span>&#160;</div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;<span class="comment">/*******************  Bit definition for DSI_TDCCR register  **************/</span></div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM                  ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l08607"></a><span class="lineno"> 8607</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08608"></a><span class="lineno"> 8608</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DM1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08609"></a><span class="lineno"> 8609</span>&#160;</div><div class="line"><a name="l08610"></a><span class="lineno"> 8610</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF                  ((uint32_t)0x0000000C)               </span></div><div class="line"><a name="l08611"></a><span class="lineno"> 8611</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF0                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;<span class="preprocessor">#define DSI_TDCCR_3DF1                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;</div><div class="line"><a name="l08614"></a><span class="lineno"> 8614</span>&#160;<span class="preprocessor">#define DSI_TDCCR_SVS                  ((uint32_t)0x00000010)               </span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;<span class="preprocessor">#define DSI_TDCCR_RF                   ((uint32_t)0x00000020)               </span></div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="preprocessor">#define DSI_TDCCR_S3DC                 ((uint32_t)0x00010000)               </span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WCFGR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="preprocessor">#define DSI_WCFGR_DSIM                   ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08620"></a><span class="lineno"> 8620</span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX                 ((uint32_t)0x0000000E)              </span></div><div class="line"><a name="l08621"></a><span class="lineno"> 8621</span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX0                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08622"></a><span class="lineno"> 8622</span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX1                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08623"></a><span class="lineno"> 8623</span>&#160;<span class="preprocessor">#define DSI_WCFGR_COLMUX2                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08624"></a><span class="lineno"> 8624</span>&#160; </div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;<span class="preprocessor">#define DSI_WCFGR_TESRC                  ((uint32_t)0x00000010)              </span></div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="preprocessor">#define DSI_WCFGR_TEPOL                  ((uint32_t)0x00000020)              </span></div><div class="line"><a name="l08627"></a><span class="lineno"> 8627</span>&#160;<span class="preprocessor">#define DSI_WCFGR_AR                     ((uint32_t)0x00000040)              </span></div><div class="line"><a name="l08628"></a><span class="lineno"> 8628</span>&#160;<span class="preprocessor">#define DSI_WCFGR_VSPOL                  ((uint32_t)0x00000080)              </span></div><div class="line"><a name="l08630"></a><span class="lineno"> 8630</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08631"></a><span class="lineno"> 8631</span>&#160;<span class="preprocessor">#define DSI_WCR_COLM                     ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;<span class="preprocessor">#define DSI_WCR_SHTDN                    ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="preprocessor">#define DSI_WCR_LTDCEN                   ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l08634"></a><span class="lineno"> 8634</span>&#160;<span class="preprocessor">#define DSI_WCR_DSIEN                    ((uint32_t)0x00000008)              </span></div><div class="line"><a name="l08636"></a><span class="lineno"> 8636</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WIER register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08637"></a><span class="lineno"> 8637</span>&#160;<span class="preprocessor">#define DSI_WIER_TEIE                    ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08638"></a><span class="lineno"> 8638</span>&#160;<span class="preprocessor">#define DSI_WIER_ERIE                    ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;<span class="preprocessor">#define DSI_WIER_PLLLIE                  ((uint32_t)0x00000200)              </span></div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="preprocessor">#define DSI_WIER_PLLUIE                  ((uint32_t)0x00000400)              </span></div><div class="line"><a name="l08641"></a><span class="lineno"> 8641</span>&#160;<span class="preprocessor">#define DSI_WIER_RRIE                    ((uint32_t)0x00002000)              </span></div><div class="line"><a name="l08643"></a><span class="lineno"> 8643</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WISR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08644"></a><span class="lineno"> 8644</span>&#160;<span class="preprocessor">#define DSI_WISR_TEIF                    ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08645"></a><span class="lineno"> 8645</span>&#160;<span class="preprocessor">#define DSI_WISR_ERIF                    ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;<span class="preprocessor">#define DSI_WISR_BUSY                    ((uint32_t)0x00000004)              </span></div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLS                   ((uint32_t)0x00000100)              </span></div><div class="line"><a name="l08648"></a><span class="lineno"> 8648</span>&#160;<span class="preprocessor">#define DSI_WISR_PLLLIF                  ((uint32_t)0x00000200)              </span></div><div class="line"><a name="l08649"></a><span class="lineno"> 8649</span>&#160;<span class="preprocessor">#define DSI_WISR_PLLUIF                  ((uint32_t)0x00000400)              </span></div><div class="line"><a name="l08650"></a><span class="lineno"> 8650</span>&#160;<span class="preprocessor">#define DSI_WISR_RRS                     ((uint32_t)0x00001000)              </span></div><div class="line"><a name="l08651"></a><span class="lineno"> 8651</span>&#160;<span class="preprocessor">#define DSI_WISR_RRIF                    ((uint32_t)0x00002000)              </span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WIFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="preprocessor">#define DSI_WIFCR_CTEIF                  ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08655"></a><span class="lineno"> 8655</span>&#160;<span class="preprocessor">#define DSI_WIFCR_CERIF                  ((uint32_t)0x00000002)              </span></div><div class="line"><a name="l08656"></a><span class="lineno"> 8656</span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLLIF                ((uint32_t)0x00000200)              </span></div><div class="line"><a name="l08657"></a><span class="lineno"> 8657</span>&#160;<span class="preprocessor">#define DSI_WIFCR_CPLLUIF                ((uint32_t)0x00000400)              </span></div><div class="line"><a name="l08658"></a><span class="lineno"> 8658</span>&#160;<span class="preprocessor">#define DSI_WIFCR_CRRIF                  ((uint32_t)0x00002000)              </span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WPCR0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4                   ((uint32_t)0x0000003F)              </span></div><div class="line"><a name="l08662"></a><span class="lineno"> 8662</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_0                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08663"></a><span class="lineno"> 8663</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_1                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_2                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_3                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08666"></a><span class="lineno"> 8666</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_4                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;<span class="preprocessor">#define DSI_WPCR0_UIX4_5                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;</div><div class="line"><a name="l08669"></a><span class="lineno"> 8669</span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWCL                   ((uint32_t)0x00000040)              </span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL0                  ((uint32_t)0x00000080)              </span></div><div class="line"><a name="l08671"></a><span class="lineno"> 8671</span>&#160;<span class="preprocessor">#define DSI_WPCR0_SWDL1                  ((uint32_t)0x00000100)              </span></div><div class="line"><a name="l08672"></a><span class="lineno"> 8672</span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSICL                  ((uint32_t)0x00000200)              </span></div><div class="line"><a name="l08673"></a><span class="lineno"> 8673</span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL0                 ((uint32_t)0x00000400)              </span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;<span class="preprocessor">#define DSI_WPCR0_HSIDL1                 ((uint32_t)0x00000800)              </span></div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMCL                ((uint32_t)0x00001000)              </span></div><div class="line"><a name="l08676"></a><span class="lineno"> 8676</span>&#160;<span class="preprocessor">#define DSI_WPCR0_FTXSMDL                ((uint32_t)0x00002000)              </span></div><div class="line"><a name="l08677"></a><span class="lineno"> 8677</span>&#160;<span class="preprocessor">#define DSI_WPCR0_CDOFFDL                ((uint32_t)0x00004000)              </span></div><div class="line"><a name="l08678"></a><span class="lineno"> 8678</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TDDL                   ((uint32_t)0x00010000)              </span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;<span class="preprocessor">#define DSI_WPCR0_PDEN                   ((uint32_t)0x00040000)              </span></div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPREPEN             ((uint32_t)0x00080000)              </span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKZEROEN             ((uint32_t)0x00100000)              </span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSPREPEN              ((uint32_t)0x00200000)              </span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSTRAILEN             ((uint32_t)0x00400000)              </span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSZEROEN              ((uint32_t)0x00800000)              </span></div><div class="line"><a name="l08685"></a><span class="lineno"> 8685</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXDEN                ((uint32_t)0x01000000)              </span></div><div class="line"><a name="l08686"></a><span class="lineno"> 8686</span>&#160;<span class="preprocessor">#define DSI_WPCR0_THSEXITEN              ((uint32_t)0x02000000)              </span></div><div class="line"><a name="l08687"></a><span class="lineno"> 8687</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TLPXCEN                ((uint32_t)0x04000000)              </span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;<span class="preprocessor">#define DSI_WPCR0_TCLKPOSTEN             ((uint32_t)0x08000000)              </span></div><div class="line"><a name="l08690"></a><span class="lineno"> 8690</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DSI_WPCR1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL                ((uint32_t)0x00000003)              </span></div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDCL1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;</div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL                ((uint32_t)0x0000000C)              </span></div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL0               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXDDL1               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;</div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL                ((uint32_t)0x000000C0)              </span></div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL0               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCCL1               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;</div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL                ((uint32_t)0x00000300)              </span></div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL0               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPSRCDL1               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="preprocessor">#define DSI_WPCR1_SDDC                   ((uint32_t)0x00001000)              </span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL               ((uint32_t)0x0000C000)              </span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL0              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08711"></a><span class="lineno"> 8711</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXVCDL1              ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08712"></a><span class="lineno"> 8712</span>&#160;</div><div class="line"><a name="l08713"></a><span class="lineno"> 8713</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL              ((uint32_t)0x00030000)              </span></div><div class="line"><a name="l08714"></a><span class="lineno"> 8714</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL0             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08715"></a><span class="lineno"> 8715</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCCL1             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;</div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL              ((uint32_t)0x000C0000)              </span></div><div class="line"><a name="l08718"></a><span class="lineno"> 8718</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL0             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08719"></a><span class="lineno"> 8719</span>&#160;<span class="preprocessor">#define DSI_WPCR1_HSTXSRCDL1             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08720"></a><span class="lineno"> 8720</span>&#160;</div><div class="line"><a name="l08721"></a><span class="lineno"> 8721</span>&#160;<span class="preprocessor">#define DSI_WPCR1_FLPRXLPM               ((uint32_t)0x00400000)              </span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT                 ((uint32_t)0x06000000)              </span></div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT0                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160;<span class="preprocessor">#define DSI_WPCR1_LPRXFT1                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR2 register  ***************/</span></div><div class="line"><a name="l08728"></a><span class="lineno"> 8728</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP               ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08735"></a><span class="lineno"> 8735</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08736"></a><span class="lineno"> 8736</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKPREP7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08737"></a><span class="lineno"> 8737</span>&#160;</div><div class="line"><a name="l08738"></a><span class="lineno"> 8738</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO               ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l08739"></a><span class="lineno"> 8739</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO0              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO1              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO2              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08742"></a><span class="lineno"> 8742</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO3              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08743"></a><span class="lineno"> 8743</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO4              ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO5              ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08745"></a><span class="lineno"> 8745</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO6              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08746"></a><span class="lineno"> 8746</span>&#160;<span class="preprocessor">#define DSI_WPCR2_TCLKZERO7              ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP                ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l08749"></a><span class="lineno"> 8749</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP0               ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP1               ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP2               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP3               ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP4               ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP5               ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP6               ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSPREP7               ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;</div><div class="line"><a name="l08758"></a><span class="lineno"> 8758</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL               ((uint32_t)0xFF000000)              </span></div><div class="line"><a name="l08759"></a><span class="lineno"> 8759</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL0              ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL1              ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08761"></a><span class="lineno"> 8761</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL2              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL3              ((uint32_t)0x08000000)</span></div><div class="line"><a name="l08763"></a><span class="lineno"> 8763</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL4              ((uint32_t)0x10000000)</span></div><div class="line"><a name="l08764"></a><span class="lineno"> 8764</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL5              ((uint32_t)0x20000000)</span></div><div class="line"><a name="l08765"></a><span class="lineno"> 8765</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL6              ((uint32_t)0x40000000)</span></div><div class="line"><a name="l08766"></a><span class="lineno"> 8766</span>&#160;<span class="preprocessor">#define DSI_WPCR2_THSTRAIL7              ((uint32_t)0x80000000)</span></div><div class="line"><a name="l08767"></a><span class="lineno"> 8767</span>&#160;</div><div class="line"><a name="l08768"></a><span class="lineno"> 8768</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR3 register  ***************/</span></div><div class="line"><a name="l08769"></a><span class="lineno"> 8769</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO                ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l08770"></a><span class="lineno"> 8770</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO0               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08771"></a><span class="lineno"> 8771</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO1               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08772"></a><span class="lineno"> 8772</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO2               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08773"></a><span class="lineno"> 8773</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO3               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08774"></a><span class="lineno"> 8774</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO4               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO5               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO6               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSZERO7               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;</div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD                  ((uint32_t)0x0000FF00)              </span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD0                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD1                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD2                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD3                 ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD4                 ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD5                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08786"></a><span class="lineno"> 8786</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD6                 ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXD7                 ((uint32_t)0x00008000)</span></div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;</div><div class="line"><a name="l08789"></a><span class="lineno"> 8789</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT                ((uint32_t)0x00FF0000)              </span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT0               ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT1               ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08792"></a><span class="lineno"> 8792</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT2               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT3               ((uint32_t)0x00080000)</span></div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT4               ((uint32_t)0x00100000)</span></div><div class="line"><a name="l08795"></a><span class="lineno"> 8795</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT5               ((uint32_t)0x00200000)</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT6               ((uint32_t)0x00400000)</span></div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="preprocessor">#define DSI_WPCR3_THSEXIT7               ((uint32_t)0x00800000)</span></div><div class="line"><a name="l08798"></a><span class="lineno"> 8798</span>&#160;</div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC                  ((uint32_t)0xFF000000)              </span></div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC0                 ((uint32_t)0x01000000)</span></div><div class="line"><a name="l08801"></a><span class="lineno"> 8801</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC1                 ((uint32_t)0x02000000)</span></div><div class="line"><a name="l08802"></a><span class="lineno"> 8802</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC2                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l08803"></a><span class="lineno"> 8803</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC3                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l08804"></a><span class="lineno"> 8804</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC4                 ((uint32_t)0x10000000)</span></div><div class="line"><a name="l08805"></a><span class="lineno"> 8805</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC5                 ((uint32_t)0x20000000)</span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC6                 ((uint32_t)0x40000000)</span></div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="preprocessor">#define DSI_WPCR3_TLPXC7                 ((uint32_t)0x80000000)</span></div><div class="line"><a name="l08808"></a><span class="lineno"> 8808</span>&#160;</div><div class="line"><a name="l08809"></a><span class="lineno"> 8809</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WPCR4 register  ***************/</span></div><div class="line"><a name="l08810"></a><span class="lineno"> 8810</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST               ((uint32_t)0x000000FF)              </span></div><div class="line"><a name="l08811"></a><span class="lineno"> 8811</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST0              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l08812"></a><span class="lineno"> 8812</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST1              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l08813"></a><span class="lineno"> 8813</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST2              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08814"></a><span class="lineno"> 8814</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST3              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08815"></a><span class="lineno"> 8815</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST4              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08816"></a><span class="lineno"> 8816</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST5              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08817"></a><span class="lineno"> 8817</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST6              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08818"></a><span class="lineno"> 8818</span>&#160;<span class="preprocessor">#define DSI_WPCR4_TCLKPOST7              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08819"></a><span class="lineno"> 8819</span>&#160;</div><div class="line"><a name="l08820"></a><span class="lineno"> 8820</span>&#160;<span class="comment">/*******************  Bit definition for DSI_WRPCR register  ***************/</span></div><div class="line"><a name="l08821"></a><span class="lineno"> 8821</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLLEN                  ((uint32_t)0x00000001)              </span></div><div class="line"><a name="l08822"></a><span class="lineno"> 8822</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV               ((uint32_t)0x000001FC)              </span></div><div class="line"><a name="l08823"></a><span class="lineno"> 8823</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV0              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV1              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV2              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l08826"></a><span class="lineno"> 8826</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV3              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l08827"></a><span class="lineno"> 8827</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV4              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l08828"></a><span class="lineno"> 8828</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV5              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l08829"></a><span class="lineno"> 8829</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_NDIV6              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l08830"></a><span class="lineno"> 8830</span>&#160;</div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF                ((uint32_t)0x00007800)              </span></div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF0               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l08833"></a><span class="lineno"> 8833</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF1               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l08834"></a><span class="lineno"> 8834</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF2               ((uint32_t)0x00002000)</span></div><div class="line"><a name="l08835"></a><span class="lineno"> 8835</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_IDF3               ((uint32_t)0x00004000)</span></div><div class="line"><a name="l08836"></a><span class="lineno"> 8836</span>&#160;</div><div class="line"><a name="l08837"></a><span class="lineno"> 8837</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF                ((uint32_t)0x00030000)              </span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF0               ((uint32_t)0x00010000)</span></div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="preprocessor">#define DSI_WRPCR_PLL_ODF1               ((uint32_t)0x00020000)</span></div><div class="line"><a name="l08840"></a><span class="lineno"> 8840</span>&#160;</div><div class="line"><a name="l08841"></a><span class="lineno"> 8841</span>&#160;<span class="preprocessor">#define DSI_WRPCR_REGEN                  ((uint32_t)0x01000000)              </span></div><div class="line"><a name="l08842"></a><span class="lineno"> 8842</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l08843"></a><span class="lineno"> 8843</span>&#160;</div><div class="line"><a name="l08844"></a><span class="lineno"> 8844</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l08847"></a><span class="lineno"> 8847</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08848"></a><span class="lineno"> 8848</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08849"></a><span class="lineno"> 8849</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 8850</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c8075e98772470804c9e3fe74984115"> 8851</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3928de64f633b84770b1cfecea702fa7"> 8852</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 8853</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 8854</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint32_t)0x00000010)     </span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 8856</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacef447510818c468c202e3b4991ea08e"> 8857</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcd19d78943514a2f695a39b45594623"> 8858</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 8859</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb6b904b20d7e4fff958c75748861216"> 8862</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV0                     ((uint32_t)0x00000000)     </span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 8863</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV1                     ((uint32_t)0x00000020)     </span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 8864</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV2                     ((uint32_t)0x00000040)     </span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c1782980a2fb12de80058729a74f174"> 8865</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV3                     ((uint32_t)0x00000060)     </span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 8866</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV4                     ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 8867</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV5                     ((uint32_t)0x000000A0)     </span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 8868</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV6                     ((uint32_t)0x000000C0)     </span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 8869</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_LEV7                     ((uint32_t)0x000000E0)     </span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 8871</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 8872</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FPDS                         ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1c7718e2c1a57985f79776683bb5464"> 8873</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPUDS                        ((uint32_t)0x00000400)     </span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59c516cad11a310e8c5b560b00220d45"> 8874</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRUDS                        ((uint32_t)0x00000800)     </span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 8876</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPLVDS                       ((uint32_t)0x00000400)     </span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 8877</a></span>&#160;<span class="preprocessor">#define  PWR_CR_MRLVDS                       ((uint32_t)0x00000800)     </span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga977b89f2739e32b704194a6995d3d33d"> 8879</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ADCDC1                       ((uint32_t)0x00002000)     </span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 8881</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS                          ((uint32_t)0x0000C000)     </span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 8882</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_0                        ((uint32_t)0x00004000)     </span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 8883</a></span>&#160;<span class="preprocessor">#define  PWR_CR_VOS_1                        ((uint32_t)0x00008000)     </span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbb849c6c4908d6f08f4fdc28d702522"> 8885</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ODEN                         ((uint32_t)0x00010000)     </span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1e865d13e084ed53bded37c3cdea173"> 8886</a></span>&#160;<span class="preprocessor">#define  PWR_CR_ODSWEN                       ((uint32_t)0x00020000)     </span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga150acdf90bcc4c040af0d1f5e1055f4a"> 8887</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN                         ((uint32_t)0x000C0000)     </span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9c44f47475e9bf0bd6feae67b1cb12b"> 8888</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_0                       ((uint32_t)0x00040000)     </span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab974d921fa98b211719002f5830bbae4"> 8889</a></span>&#160;<span class="preprocessor">#define  PWR_CR_UDEN_1                       ((uint32_t)0x00080000)     </span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a4454070b891307e331c97d342e35db"> 8891</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FMSSR                        ((uint32_t)0x00100000)     </span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36967ef7baeaedfc30f125092ee59b30"> 8892</a></span>&#160;<span class="preprocessor">#define  PWR_CR_FISSR                        ((uint32_t)0x00200000)     </span></div><div class="line"><a name="l08894"></a><span class="lineno"> 8894</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56b78f2f76a841d2e8ddd56299b8d3e2"> 8895</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div><div class="line"><a name="l08896"></a><span class="lineno"> 8896</span>&#160;</div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 8898</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint32_t)0x00000001)     </span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 8899</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint32_t)0x00000002)     </span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 8900</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint32_t)0x00000004)     </span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga939410de980c5bc297ff04bcf30875cc"> 8901</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRR                         ((uint32_t)0x00000008)     </span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95285ed4947501c3847770cb400ce553"> 8902</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUPP                        ((uint32_t)0x00000080)     </span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 8903</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint32_t)0x00000100)     </span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 8904</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_BRE                         ((uint32_t)0x00000200)     </span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4126ed19cce54a5411ff8dd440171695"> 8905</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_VOSRDY                      ((uint32_t)0x00004000)     </span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae35dfabd53bc335d95d330442cdfac6d"> 8906</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODRDY                       ((uint32_t)0x00010000)     </span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb55eb15d71248b59e36a158039f9b54"> 8907</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_ODSWRDY                     ((uint32_t)0x00020000)     </span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31f0172b9dcefa55d772d4cb0eed6687"> 8908</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_UDSWRDY                     ((uint32_t)0x000C0000)     </span></div><div class="line"><a name="l08910"></a><span class="lineno"> 8910</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy define */</span><span class="preprocessor"></span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga017220a84cc5ab813eee18edd6309827"> 8911</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;</div><div class="line"><a name="l08913"></a><span class="lineno"> 8913</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l08914"></a><span class="lineno"> 8914</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08915"></a><span class="lineno"> 8915</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08916"></a><span class="lineno"> 8916</span>&#160;<span class="comment">/*                                    QUADSPI                                 */</span></div><div class="line"><a name="l08917"></a><span class="lineno"> 8917</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;<span class="comment">/*****************  Bit definition for QUADSPI_CR register  *******************/</span></div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_EN                           ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_ABORT                        ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_DMAEN                        ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TCEN                         ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_SSHIFT                       ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_DFM                          ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FSEL                         ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES                       ((uint32_t)0x00001F00)            </span></div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_0                     ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l08929"></a><span class="lineno"> 8929</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_1                     ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_2                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_3                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l08932"></a><span class="lineno"> 8932</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTHRES_4                     ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TEIE                         ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TCIE                         ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l08935"></a><span class="lineno"> 8935</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_FTIE                         ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_SMIE                         ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_TOIE                         ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l08938"></a><span class="lineno"> 8938</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_APMS                         ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PMM                          ((uint32_t)0x00800000)            </span></div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER                    ((uint32_t)0xFF000000)            </span></div><div class="line"><a name="l08941"></a><span class="lineno"> 8941</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_0                  ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_1                  ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_2                  ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l08944"></a><span class="lineno"> 8944</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_3                  ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l08945"></a><span class="lineno"> 8945</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_4                  ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l08946"></a><span class="lineno"> 8946</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_5                  ((uint32_t)0x20000000)            </span></div><div class="line"><a name="l08947"></a><span class="lineno"> 8947</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_6                  ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l08948"></a><span class="lineno"> 8948</span>&#160;<span class="preprocessor">#define  QUADSPI_CR_PRESCALER_7                  ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for QUADSPI_DCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08951"></a><span class="lineno"> 8951</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CKMODE                      ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l08952"></a><span class="lineno"> 8952</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT                        ((uint32_t)0x00000700)            </span></div><div class="line"><a name="l08953"></a><span class="lineno"> 8953</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_0                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l08954"></a><span class="lineno"> 8954</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_1                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l08955"></a><span class="lineno"> 8955</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_CSHT_2                      ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l08956"></a><span class="lineno"> 8956</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE                       ((uint32_t)0x001F0000)            </span></div><div class="line"><a name="l08957"></a><span class="lineno"> 8957</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_0                     ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l08958"></a><span class="lineno"> 8958</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_1                     ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l08959"></a><span class="lineno"> 8959</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_2                     ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l08960"></a><span class="lineno"> 8960</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_3                     ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l08961"></a><span class="lineno"> 8961</span>&#160;<span class="preprocessor">#define  QUADSPI_DCR_FSIZE_4                     ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l08963"></a><span class="lineno"> 8963</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08964"></a><span class="lineno"> 8964</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TEF                          ((uint32_t)0x00000001)             </span></div><div class="line"><a name="l08965"></a><span class="lineno"> 8965</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TCF                          ((uint32_t)0x00000002)             </span></div><div class="line"><a name="l08966"></a><span class="lineno"> 8966</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FTF                          ((uint32_t)0x00000004)             </span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_SMF                          ((uint32_t)0x00000008)             </span></div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_TOF                          ((uint32_t)0x00000010)             </span></div><div class="line"><a name="l08969"></a><span class="lineno"> 8969</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_BUSY                         ((uint32_t)0x00000020)             </span></div><div class="line"><a name="l08970"></a><span class="lineno"> 8970</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL                       ((uint32_t)0x00003F00)             </span></div><div class="line"><a name="l08971"></a><span class="lineno"> 8971</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_0                     ((uint32_t)0x00000100)             </span></div><div class="line"><a name="l08972"></a><span class="lineno"> 8972</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_1                     ((uint32_t)0x00000200)             </span></div><div class="line"><a name="l08973"></a><span class="lineno"> 8973</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_2                     ((uint32_t)0x00000400)             </span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_3                     ((uint32_t)0x00000800)             </span></div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_4                     ((uint32_t)0x00001000)             </span></div><div class="line"><a name="l08976"></a><span class="lineno"> 8976</span>&#160;<span class="preprocessor">#define  QUADSPI_SR_FLEVEL_5                     ((uint32_t)0x00002000)             </span></div><div class="line"><a name="l08978"></a><span class="lineno"> 8978</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_FCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08979"></a><span class="lineno"> 8979</span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTEF                        ((uint32_t)0x00000001)             </span></div><div class="line"><a name="l08980"></a><span class="lineno"> 8980</span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTCF                        ((uint32_t)0x00000002)             </span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CSMF                        ((uint32_t)0x00000008)             </span></div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="preprocessor">#define  QUADSPI_FCR_CTOF                        ((uint32_t)0x00000010)             </span></div><div class="line"><a name="l08984"></a><span class="lineno"> 8984</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DLR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08985"></a><span class="lineno"> 8985</span>&#160;<span class="preprocessor">#define  QUADSPI_DLR_DL                        ((uint32_t)0xFFFFFFFF)               </span></div><div class="line"><a name="l08987"></a><span class="lineno"> 8987</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_CCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION                  ((uint32_t)0x000000FF)            </span></div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_0                ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l08990"></a><span class="lineno"> 8990</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_1                ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l08991"></a><span class="lineno"> 8991</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_2                ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l08992"></a><span class="lineno"> 8992</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_3                ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l08993"></a><span class="lineno"> 8993</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_4                ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l08994"></a><span class="lineno"> 8994</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_5                ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_6                ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_INSTRUCTION_7                ((uint32_t)0x00000080)            </span></div><div class="line"><a name="l08997"></a><span class="lineno"> 8997</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE                        ((uint32_t)0x00000300)            </span></div><div class="line"><a name="l08998"></a><span class="lineno"> 8998</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE_0                      ((uint32_t)0x00000100)            </span></div><div class="line"><a name="l08999"></a><span class="lineno"> 8999</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_IMODE_1                      ((uint32_t)0x00000200)            </span></div><div class="line"><a name="l09000"></a><span class="lineno"> 9000</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE                       ((uint32_t)0x00000C00)            </span></div><div class="line"><a name="l09001"></a><span class="lineno"> 9001</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE_0                     ((uint32_t)0x00000400)            </span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADMODE_1                     ((uint32_t)0x00000800)            </span></div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE                       ((uint32_t)0x00003000)            </span></div><div class="line"><a name="l09004"></a><span class="lineno"> 9004</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_0                     ((uint32_t)0x00001000)            </span></div><div class="line"><a name="l09005"></a><span class="lineno"> 9005</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ADSIZE_1                     ((uint32_t)0x00002000)            </span></div><div class="line"><a name="l09006"></a><span class="lineno"> 9006</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE                       ((uint32_t)0x0000C000)            </span></div><div class="line"><a name="l09007"></a><span class="lineno"> 9007</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE_0                     ((uint32_t)0x00004000)            </span></div><div class="line"><a name="l09008"></a><span class="lineno"> 9008</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABMODE_1                     ((uint32_t)0x00008000)            </span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE                       ((uint32_t)0x00030000)            </span></div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_0                     ((uint32_t)0x00010000)            </span></div><div class="line"><a name="l09011"></a><span class="lineno"> 9011</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_ABSIZE_1                     ((uint32_t)0x00020000)            </span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC                         ((uint32_t)0x007C0000)            </span></div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_0                       ((uint32_t)0x00040000)            </span></div><div class="line"><a name="l09014"></a><span class="lineno"> 9014</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_1                       ((uint32_t)0x00080000)            </span></div><div class="line"><a name="l09015"></a><span class="lineno"> 9015</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_2                       ((uint32_t)0x00100000)            </span></div><div class="line"><a name="l09016"></a><span class="lineno"> 9016</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_3                       ((uint32_t)0x00200000)            </span></div><div class="line"><a name="l09017"></a><span class="lineno"> 9017</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DCYC_4                       ((uint32_t)0x00400000)            </span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE                        ((uint32_t)0x03000000)            </span></div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE_0                      ((uint32_t)0x01000000)            </span></div><div class="line"><a name="l09020"></a><span class="lineno"> 9020</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DMODE_1                      ((uint32_t)0x02000000)            </span></div><div class="line"><a name="l09021"></a><span class="lineno"> 9021</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE                        ((uint32_t)0x0C000000)            </span></div><div class="line"><a name="l09022"></a><span class="lineno"> 9022</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE_0                      ((uint32_t)0x04000000)            </span></div><div class="line"><a name="l09023"></a><span class="lineno"> 9023</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_FMODE_1                      ((uint32_t)0x08000000)            </span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_SIOO                         ((uint32_t)0x10000000)            </span></div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DHHC                         ((uint32_t)0x40000000)            </span></div><div class="line"><a name="l09026"></a><span class="lineno"> 9026</span>&#160;<span class="preprocessor">#define  QUADSPI_CCR_DDRM                         ((uint32_t)0x80000000)            </span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="preprocessor">#define  QUADSPI_AR_ADDRESS                       ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_ABR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="preprocessor">#define  QUADSPI_ABR_ALTERNATE                    ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="preprocessor">#define  QUADSPI_DR_DATA                          ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l09036"></a><span class="lineno"> 9036</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMKR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09037"></a><span class="lineno"> 9037</span>&#160;<span class="preprocessor">#define  QUADSPI_PSMKR_MASK                       ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l09039"></a><span class="lineno"> 9039</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PSMAR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;<span class="preprocessor">#define  QUADSPI_PSMAR_MATCH                      ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l09042"></a><span class="lineno"> 9042</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_PIR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09043"></a><span class="lineno"> 9043</span>&#160;<span class="preprocessor">#define  QUADSPI_PIR_INTERVAL                     ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l09045"></a><span class="lineno"> 9045</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for QUADSPI_LPTR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l09046"></a><span class="lineno"> 9046</span>&#160;<span class="preprocessor">#define  QUADSPI_LPTR_TIMEOUT                     ((uint32_t)0x0000FFFF)            </span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;</div><div class="line"><a name="l09049"></a><span class="lineno"> 9049</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09050"></a><span class="lineno"> 9050</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09051"></a><span class="lineno"> 9051</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l09052"></a><span class="lineno"> 9052</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09053"></a><span class="lineno"> 9053</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 9055</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 9056</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09057"></a><span class="lineno"> 9057</span>&#160;</div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5cb4397b2095c31660a01b748386aa70"> 9058</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 9059</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_0                    ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 9060</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_1                    ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 9061</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_2                    ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe20245d2d971238dba9ee371a299ba9"> 9062</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_3                    ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 9063</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM_4                    ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 9065</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 9066</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78054087161dee567cadbb4b4b96fb08"> 9067</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 9068</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 9069</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 9070</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_4                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 9071</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_5                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 9072</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_6                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 9073</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL_7                     ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 9075</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 9076</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3288090671af5a959aae4d7f7696d55"> 9077</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 9078</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 9079</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 9080</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ccb8964b640530f1080f9ea549d8133"> 9081</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SON                     ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7354703f289244a71753debf3ae26e46"> 9082</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLI2SRDY                    ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe6e58efc5730641fd3282ba749e4d1b"> 9083</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAION                     ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab57d64642fb17fa0f3d90db47c7fb95d"> 9084</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLSAIRDY                    ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09085"></a><span class="lineno"> 9085</span>&#160;</div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 9087</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM                    ((uint32_t)0x0000003F)</span></div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 9088</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_0                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84ae6e7405926717249a9852acda1f10"> 9089</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_1                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 9090</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_2                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9cdeab6a08889692656228ab1186e28c"> 9091</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_3                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 9092</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_4                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 9093</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLM_5                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;</div><div class="line"><a name="l09095"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 9095</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN                     ((uint32_t)0x00007FC0)</span></div><div class="line"><a name="l09096"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 9096</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_0                   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 9097</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_1                   ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 9098</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_2                   ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 9099</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_3                   ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 9100</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_4                   ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 9101</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_5                   ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 9102</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_6                   ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0df4b12cec2263d6acec32015035fe54"> 9103</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_7                   ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 9104</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLN_8                   ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;</div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2561745be271ee828e26de601f72162d"> 9106</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP                    ((uint32_t)0x00030000)</span></div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 9107</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_0                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 9108</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLP_1                  ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 9110</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3a86c3918526efe2258ecbb34b91587"> 9111</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSE              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf688c4f038f29247cc0280dbdda24a7"> 9112</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLSRC_HSI              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;</div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga546495f69f570cb4b81d4a59054c7ed1"> 9114</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ                    ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 9115</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_0                  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 9116</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_1                  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 9117</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_2                  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 9118</a></span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLQ_3                  ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;</div><div class="line"><a name="l09120"></a><span class="lineno"> 9120</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR                    ((uint32_t)0x70000000)</span></div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_0                  ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09123"></a><span class="lineno"> 9123</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_1                  ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09124"></a><span class="lineno"> 9124</span>&#160;<span class="preprocessor">#define  RCC_PLLCFGR_PLLR_2                  ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09125"></a><span class="lineno"> 9125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09126"></a><span class="lineno"> 9126</span>&#160;</div><div class="line"><a name="l09127"></a><span class="lineno"> 9127</span>&#160;<span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div><div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 9129</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 9130</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 9131</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 9133</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb563f217242d969f4355d0818fde705"> 9134</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 9135</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09137"></a><span class="lineno"> 9137</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLLR                    ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l09138"></a><span class="lineno"> 9138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09139"></a><span class="lineno"> 9139</span>&#160;</div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9"> 9141</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1eae59112c51def51979e31e8695b39f"> 9142</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad3a5718999d7259f216137a23c2a379"> 9143</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 9145</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae09a0202f441c1a43e69c62331d50a08"> 9146</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 9147</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l09148"></a><span class="lineno"> 9148</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F469_479xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLLR                   ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09151"></a><span class="lineno"> 9151</span>&#160;</div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea"> 9153</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 9154</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 9155</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 9156</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a1180512cc5f3dde7895040a9037286"> 9157</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 9159</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 9160</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 9161</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 9162</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 9163</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 9164</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 9165</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga089930cedd5b2cb201e717438f29d25b"> 9166</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 9167</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l09169"></a><span class="lineno"> 9169</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l09170"></a><span class="lineno"> 9170</span>&#160;</div><div class="line"><a name="l09171"></a><span class="lineno"> 9171</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1EN                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2EN                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09175"></a><span class="lineno"> 9175</span>&#160;</div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 9176</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00001C00)        </span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d37c20686faa340a77021117f5908b7"> 9177</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 9178</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 9179</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 9181</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 9182</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 9183</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00001400)        </span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 9184</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00001800)        </span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 9185</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00001C00)        </span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 9188</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 9189</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 9190</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9adc802687eab5b6ece99a20793219db"> 9191</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga247aebf1999a38ea07785558d277bb1a"> 9193</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 9194</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 9195</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x0000A000)        </span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 9196</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 9197</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7c067c52ecd135252c691aad32c0b83"> 9200</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE                     ((uint32_t)0x001F0000)</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 9201</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_0                   ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 9202</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_1                   ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae62885f29418cc83a57964fe631282cb"> 9203</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_2                   ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 9204</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_3                   ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 9205</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_RTCPRE_4                   ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09206"></a><span class="lineno"> 9206</span>&#160;</div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4"> 9208</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1                       ((uint32_t)0x00600000)</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 9209</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_0                     ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 9210</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1_1                     ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;</div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d43413fd6b17bd988ccae9e34296412"> 9212</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_I2SSRC                     ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09213"></a><span class="lineno"> 9213</span>&#160;</div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23171ca70972a106109a6e0804385ec5"> 9214</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE                    ((uint32_t)0x07000000)</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 9215</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_0                  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 9216</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_1                  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 9217</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO1PRE_2                  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;</div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae387252f29b6f98cc1fffc4fa0719b6e"> 9219</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE                    ((uint32_t)0x38000000)</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 9220</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_0                  ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 9221</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_1                  ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 9222</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2PRE_2                  ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09223"></a><span class="lineno"> 9223</span>&#160;</div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga022248a1167714f4d847b89243dc5244"> 9224</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2                       ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l09225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga203156a3f57e2c4498999c7901e0defd"> 9225</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_0                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fdba9682ff474255248f84e6851932a"> 9226</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_MCO2_1                     ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09227"></a><span class="lineno"> 9227</span>&#160;</div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;<span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 9229</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 9230</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad38877547c4cbbb94659d5726f377163"> 9231</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 9232</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 9233</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad338d8663c078cf3d73e4bfaa44da093"> 9234</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYF                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33085822ed319bf2549742043e56f55f"> 9235</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYF                  ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09236"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad66b719e4061294de35af58cc27aba7f"> 9236</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga872ba937149a7372138df06f8188ab56"> 9237</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 9238</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac714351a6f9dab4741354fb017638580"> 9239</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 9240</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 9241</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc"> 9242</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYIE                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09243"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaea7017a347f40972bc457594991a5470"> 9243</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYIE                 ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 9244</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 9245</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 9246</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9464e8188d717902990b467a9396d238"> 9247</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 9248</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73e79cc7236f5f76cb97c8012771e6bb"> 9249</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLI2SRDYC                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga425b11a624411ace33a1884128175f4f"> 9250</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLSAIRDYC                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 9251</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;</div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c171937e46c2b9a58f16ee82010509e"> 9254</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOARST               ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e60d32cb67768339fc47a2ba11b7a97"> 9255</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOBRST               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef"> 9256</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOCRST               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad16f3ce75bba03d8de4f5bc89c561337"> 9257</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIODRST               ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9baeb0fd247300501274a9259a4b184"> 9258</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOERST               ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09259"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab00b21dc4408295d374a4970ea5ae751"> 9259</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOFRST               ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09260"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50322b0db25b2204aa114c4c29847051"> 9260</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOGRST               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga587e3e32701cbd127d2afb19b9bff5fd"> 9261</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOHRST               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5180658a02a87b501ab3f250593905b"> 9262</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOIRST               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7fbf13bedd2885311c00811bbfbf2fa"> 9263</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOJRST               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac47d8007c0dd310682062de13518751b"> 9264</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_GPIOKRST               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94f45f591e5e217833c6ab36a958543b"> 9265</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_CRCRST                 ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0"> 9266</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA1RST                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b"> 9267</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2RST                ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25aa9e4bf01883c7fbc224b925ee4fc7"> 9268</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_DMA2DRST               ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e1dca7f08a971d2c3bf39a928c49586"> 9269</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_ETHMACRST              ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga236682929d2641e851f175ab3aa1f520"> 9270</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1RSTR_OTGHRST                ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09271"></a><span class="lineno"> 9271</span>&#160;</div><div class="line"><a name="l09272"></a><span class="lineno"> 9272</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2RSTR register  **************/</span></div><div class="line"><a name="l09273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae909f90338c129e116b7d49bebfb31c5"> 9273</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_DCMIRST                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09274"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d6e7104329464a06beff679cc6988f8"> 9274</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_CRYPRST                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76abe5748945ac7fdcb1b7803156e9d0"> 9275</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_HASHRST                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160; <span class="comment">/* maintained for legacy purpose */</span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga002b712908eb99e0292afe35687773e1"> 9277</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_HSAHRST                RCC_AHB2RSTR_HASHRST</span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace46c6461c8b4ddd78510bc2c529c91b"> 9278</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_RNGRST                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a"> 9279</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2RSTR_OTGFSRST               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3RSTR register  **************/</span></div><div class="line"><a name="l09282"></a><span class="lineno"> 9282</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga915aa42b819649f5ee7abdf5319d6bb8"> 9283</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_FSMCRST                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09284"></a><span class="lineno"> 9284</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;</div><div class="line"><a name="l09286"></a><span class="lineno"> 9286</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_FMCRST                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09289"></a><span class="lineno"> 9289</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09290"></a><span class="lineno"> 9290</span>&#160;<span class="preprocessor">#define  RCC_AHB3RSTR_QSPIRST               ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09291"></a><span class="lineno"> 9291</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09292"></a><span class="lineno"> 9292</span>&#160;</div><div class="line"><a name="l09293"></a><span class="lineno"> 9293</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 9294</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8680c562fd372b494a160594525d7ce9"> 9295</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a720364de988965b6d2f91ed6519570"> 9296</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM4RST                ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 9297</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09298"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 9298</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 9299</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga067deb756dd4100c901c6b25229678e4"> 9300</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad59f66b35bdc0953428eb8c345397a7f"> 9301</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 9302</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_LPTIM1RST              ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 9306</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 9307</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI2RST                ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 9308</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_SPDIFRXRST             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09312"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 9312</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga766478ebdcbb647eb3f32962543bd194"> 9313</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART3RST              ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09314"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 9314</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09315"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 9315</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadcd25346a7d7b0009090adfbca899b93"> 9316</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 9317</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C2RST                ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f"> 9318</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C3RST                ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l09320"></a><span class="lineno"> 9320</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_FMPI2C1RST             ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09322"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23f9a8bfc02baedd992d13e489234242"> 9322</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86b5d7042e23d54c7ecfcef2fbedad6e"> 9323</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CECRST                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 9327</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09328"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 9328</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8082ea21d27919bf78784f4f5be8734"> 9329</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART7RST               ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09330"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6667dd4c4cd43641139966d6d455d71f"> 9330</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_UART8RST               ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;</div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div><div class="line"><a name="l09333"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 9333</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09334"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa129b34dbaf6c5301f751410ab4668ca"> 9334</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM8RST                ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09335"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 9335</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09336"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada1df682293e15ed44b081d626220178"> 9336</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART6RST              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09337"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac00f377d5a72cf8c225084efc4733aad"> 9337</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_UART9RST               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5139ac4bea1985cd19c130061b89440b"> 9338</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_UART10RST              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09339"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 9339</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADCRST                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09340"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga754451a96f4c4faf63a29ca1a132c64d"> 9340</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SDIORST                ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09341"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga345f05d3508a9fd5128208761feb29fb"> 9341</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09342"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08"> 9342</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI4RST                ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga813d42b8d48ae6379c053a44870af49d"> 9343</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SYSCFGRST              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3aa588d4814a289d939e111492724af"> 9344</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM9RST                ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac76155acdc99c8c6502ba3beba818f42"> 9345</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM10RST               ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c"> 9346</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM11RST               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a739f8154dffb6b14aa3338de8d2cfe"> 9347</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI5RST                ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e554201b98c7594e5e59e93a6dff4b8"> 9348</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI6RST                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9d8a170e7d5198bcb82b35af0e38395"> 9349</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SAI1RST                ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SAI2RST                ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f3f9f5166053bfd3bd193ce9d97b4c8"> 9353</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_LTDCRST                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DSIRST                 ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DFSDM1RST              ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;</div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DFSDM2RST              ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="comment">/* Old definitions, maintained for legacy purpose */</span></div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38f676c6c842fc9471d51a50584fbe91"> 9365</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST</span></div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4149ae34073698300cc7f6cc11f68c0"> 9366</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_DFSDMRST               RCC_APB2RSTR_DFSDM1RST</span></div><div class="line"><a name="l09367"></a><span class="lineno"> 9367</span>&#160;</div><div class="line"><a name="l09368"></a><span class="lineno"> 9368</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5"> 9369</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOAEN                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5"> 9370</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOBEN                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733"> 9371</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOCEN                 ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebd8146e91c76f14af8dfe78a1c2d916"> 9372</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIODEN                 ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09373"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67a9094e0e464eaa8e25f854f90abfc6"> 9373</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOEEN                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefa8e0fbecedb4167a4d7ef51e2a48b5"> 9374</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOFEN                 ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5304e897036391c916ef82258919a08b"> 9375</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOGEN                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb16afc550121895822ebb22108196b6"> 9376</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOHEN                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadee44347a6a62429ee74753fe1dea5d7"> 9377</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOIEN                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41171e8e5a809e65856d4011c19f05c5"> 9378</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOJEN                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa96ed213c5662ddd36feb20480137979"> 9379</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_GPIOKEN                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa3d41f31401e812f839defee241df83"> 9380</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CRCEN                   ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee10e5e11a2043e4ff865c3d7b804233"> 9381</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_BKPSRAMEN               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65"> 9382</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_CCMDATARAMEN            ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae07b00778a51a4e52b911aeccb897aba"> 9383</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA1EN                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d"> 9384</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2EN                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09385"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bef4fb42adb3343f4f22b298cb9b1fd"> 9385</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_DMA2DEN                 ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09386"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga507020c3c3945dfbf3d628ffa42afdba"> 9386</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACEN                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09387"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga001f617c29d950ee1aa91773331ae6f6"> 9387</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACTXEN              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09388"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8933482a90a769d0cdd332b170132b77"> 9388</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACRXEN              ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09389"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bf11a8d105bc59e4f509d91cbf05e0e"> 9389</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_ETHMACPTPEN             ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09390"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab18d15ea68876f7a42ee7350074b05f4"> 9390</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSEN                 ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09391"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga784be313f54862d3670723f2334fa51f"> 9391</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1ENR_OTGHSULPIEN             ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;</div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2ENR register  ***************/</span></div><div class="line"><a name="l09394"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe6b7edde44307072327fcae3c15c8d0"> 9394</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_DCMIEN                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09395"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82cbf1146f6135045d8c22db44ff2c12"> 9395</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_CRYPEN                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67062297a8451ac49f18b44c974b4492"> 9396</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_HASHEN                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09397"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadea5123ece7df53e695697e3a7d11a6b"> 9397</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_RNGEN                   ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09398"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22576caeba7c7a1e6afdd0b90394c76d"> 9398</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2ENR_OTGFSEN                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09399"></a><span class="lineno"> 9399</span>&#160;</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3ENR register  ***************/</span></div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;</div><div class="line"><a name="l09402"></a><span class="lineno"> 9402</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30d723abc39a230a71760dff91bb6d7b"> 9403</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_FSMCEN                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09405"></a><span class="lineno"> 9405</span>&#160;</div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_FMCEN                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09408"></a><span class="lineno"> 9408</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09409"></a><span class="lineno"> 9409</span>&#160;</div><div class="line"><a name="l09410"></a><span class="lineno"> 9410</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09411"></a><span class="lineno"> 9411</span>&#160;<span class="preprocessor">#define  RCC_AHB3ENR_QSPIEN                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09412"></a><span class="lineno"> 9412</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 9415</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 9416</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 9417</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM4EN                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 9418</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM5EN                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 9419</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM6EN                  ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab595fbaf4167297d8fe2825e41f41990"> 9420</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM7EN                  ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaecd88b56485ee4ee3e406b1d6c062081"> 9421</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM12EN                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a95079e68e7c76584ef0b3de371288a"> 9422</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM13EN                 ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 9423</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM14EN                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09424"></a><span class="lineno"> 9424</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09425"></a><span class="lineno"> 9425</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_LPTIM1EN                ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09426"></a><span class="lineno"> 9426</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 9427</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdce64692c44bf95efbf2fed054e59be"> 9428</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI2EN                  ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 9429</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPI3EN                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09430"></a><span class="lineno"> 9430</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09431"></a><span class="lineno"> 9431</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_SPDIFRXEN               ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09432"></a><span class="lineno"> 9432</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 9433</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 9434</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART3EN                ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 9435</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART4EN                 ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24a9eea153892405f53007f521efee2e"> 9436</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART5EN                 ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 9437</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 9438</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C2EN                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96621806b8fb96891efa9364e370f3f7"> 9439</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C3EN                  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09440"></a><span class="lineno"> 9440</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_FMPI2C1EN               ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66b5172158cf0170d29091064ea63a29"> 9443</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae64f792b7a3401cff4d95e31d3867422"> 9444</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09445"></a><span class="lineno"> 9445</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09446"></a><span class="lineno"> 9446</span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CECEN                   ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09447"></a><span class="lineno"> 9447</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 9448</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga087968e2786321fb8645c46b22eea132"> 9449</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_DACEN                   ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b7a022fda0cc030a4450f16243711eb"> 9450</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART7EN                 ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c2f21176461a0d7c96fc6d80bee4b02"> 9451</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_UART8EN                 ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09452"></a><span class="lineno"> 9452</span>&#160;</div><div class="line"><a name="l09453"></a><span class="lineno"> 9453</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25852ad4ebc09edc724814de967816bc"> 9454</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3669393b3538bc4543184d4bccd0b292"> 9455</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM8EN                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 9456</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0569d91f3b18ae130b7a09e0100c4459"> 9457</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART6EN                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09458"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88352a6dfa264d459f5037e2083e4ea1"> 9458</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_UART9EN                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4b1fb39b779dcd6ee6590e7637adf16"> 9459</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_UART10EN                ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 9460</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11a9732e1cef24f107e815caecdbb445"> 9461</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09462"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5df23f931ddad97274ce7e2050b90a5a"> 9462</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC3EN                  ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf714bbe5b378910693dbfe824b70de8"> 9463</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SDIOEN                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae08a3510371b9234eb96369c91d3552f"> 9464</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9b531ccde79f9f1c5b7b63169016e16"> 9465</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI4EN                  ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"> 9466</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac685212159f74963ecf386e5e41417a1"> 9467</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_EXTIEN                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga987ebd8255dc8f9c09127e1d608d1065"> 9468</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM9EN                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa98e28e157787e24b93af95273ab3055"> 9469</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM10EN                 ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188"> 9470</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM11EN                 ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa03ceeb67bbc312dedb16ca516e0d1ea"> 9471</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI5EN                  ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3a69871fe2c246de87d6330085f8fb2"> 9472</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI6EN                  ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31543bbdce9d1385c43dedde182f6aa9"> 9473</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SAI1EN                  ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SAI2EN                  ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga355bd72d57bef878611abbd68c5e2fa8"> 9477</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_LTDCEN                  ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09478"></a><span class="lineno"> 9478</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_DSIEN                   ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09481"></a><span class="lineno"> 9481</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_DFSDM1EN                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09484"></a><span class="lineno"> 9484</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_DFSDM2EN                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div><div class="line"><a name="l09488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1076b0644c026ab480efdb6aa8c74fb"> 9488</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOALPEN             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545"> 9489</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOBLPEN             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac86ad592684edae0ba2cafd22a4f04d1"> 9490</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOCLPEN             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89002894839d323b05c4b3f674b54470"> 9491</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIODLPEN             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2980a6e02550369d05e121ff6f16505c"> 9492</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOELPEN             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7a50c0506b1014d89224933c6c42e6f"> 9493</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOFLPEN             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1dc004ecb0a2950100a062cda47586f"> 9494</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOGLPEN             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09495"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga197be77b89e9eae127a536bd2601ded9"> 9495</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOHLPEN             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70d927cfb1d110133bd64989b216a375"> 9496</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOILPEN             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab74296df157ab63437fbfd22c391e93f"> 9497</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOJLPEN             ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09498"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3fdc0a0df366953541eb273a2abddf80"> 9498</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_GPIOKLPEN             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7333e14b5ccf6d608232ea52a10f7052"> 9499</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_CRCLPEN               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga378f6e2ad9fef59f28db829d2074e796"> 9500</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_FLITFLPEN             ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09501"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4cd1fbd9113809a6a3c904617647219c"> 9501</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM1LPEN             ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf7a4c822fa3073035a04487c4cca320"> 9502</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM2LPEN             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga777dc76d2a216f8b51b360e8054342e4"> 9503</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_BKPSRAMLPEN           ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafee817715d402e9c41037a29e99e916c"> 9504</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_SRAM3LPEN             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77"> 9505</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA1LPEN              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207"> 9506</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2LPEN              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8eaf334d499a56654b4471dedcf07ab2"> 9507</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_DMA2DLPEN             ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga421fd0aec3671e054ef18cd290bc164e"> 9508</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACLPEN            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09935984b92821f18c3e00f7e4fbeb62"> 9509</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACTXLPEN          ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28dc3cec4693215c0db36dcfd8a55ee8"> 9510</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACRXLPEN          ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa04c4dfda05aebb5efe66518a28e29de"> 9511</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_ETHMACPTPLPEN         ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga934a7c19bd6f6b34941058c5c3552b91"> 9512</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSLPEN             ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9567cabb8058c53bae64ed4b77c05dd"> 9513</a></span>&#160;<span class="preprocessor">#define  RCC_AHB1LPENR_OTGHSULPILPEN         ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;</div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB2LPENR register  *************/</span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51ec4f41dcfdedeedef75a64ec65863a"> 9516</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_DCMILPEN              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga36a5b2e07710be6b18bcf11b817a396d"> 9517</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_CRYPLPEN              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7959241184aefcd08cf78763b38a113"> 9518</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_HASHLPEN              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab54623c517f1450a7fde279c2cae864"> 9519</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_RNGLPEN               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0fd858d073b14216ae0d716ba4f1dd3"> 9520</a></span>&#160;<span class="preprocessor">#define  RCC_AHB2LPENR_OTGFSLPEN             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;</div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="comment">/********************  Bit definition for RCC_AHB3LPENR register  *************/</span></div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="preprocessor">#if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf56147909fa8e7f8629c7fd7349ecb3"> 9524</a></span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_FSMCLPEN              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09525"></a><span class="lineno"> 9525</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40_41xxx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09526"></a><span class="lineno"> 9526</span>&#160;</div><div class="line"><a name="l09527"></a><span class="lineno"> 9527</span>&#160;<span class="preprocessor">#if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_FMCLPEN              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427_437xx ||  STM32F429_439xx  || STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09530"></a><span class="lineno"> 9530</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_479xx)</span></div><div class="line"><a name="l09531"></a><span class="lineno"> 9531</span>&#160;<span class="preprocessor">#define  RCC_AHB3LPENR_QSPILPEN             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09532"></a><span class="lineno"> 9532</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F469_479xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;</div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div><div class="line"><a name="l09535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 9535</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM2LPEN              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 9536</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM3LPEN              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 9537</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM4LPEN              ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 9538</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM5LPEN              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga439a5998fd60c3375411c7db2129ac89"> 9539</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM6LPEN              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7867dc2695855fa9084a13d06a4299f"> 9540</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM7LPEN              ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b47fde44967a5a600a042398a9cf3c6"> 9541</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM12LPEN             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9897d5f0033623a05997ca222d3a132b"> 9542</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM13LPEN             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd1af8912fedadb9edead5b31167a310"> 9543</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_TIM14LPEN             ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09544"></a><span class="lineno"> 9544</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_LPTIM1LPEN            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 9547</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_WWDGLPEN              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 9548</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI2LPEN              ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8acbff235a15b58d1be0f065cdb5472"> 9549</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPI3LPEN              ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_SPDIFRXLPEN           ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09553"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6055c39af369463e14d6ff2017043671"> 9553</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART2LPEN            ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae11baa29f4e6d122dabdd54c6b4be052"> 9554</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_USART3LPEN            ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 9555</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART4LPEN             ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 9556</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART5LPEN             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 9557</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C1LPEN              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6a53d37df11a56412ae06f73626f637"> 9558</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C2LPEN              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5abf01e4149d71e8427eefcd2e429fe9"> 9559</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_I2C3LPEN              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_FMPI2C1LPEN           ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb93b42a94b988f4a03bed9ea78b4519"> 9563</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN1LPEN              ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga167ad9fc43674d6993a9550ac3b6e70f"> 9564</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CAN2LPEN              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09565"></a><span class="lineno"> 9565</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_CECLPEN               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga274fa282ad1ff40b747644bf9360feb4"> 9568</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_PWRLPEN               ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf36a11e89644548702385d548f3f9ec4"> 9569</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_DACLPEN               ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga880ef558dbbf424fb90c409b04c48226"> 9570</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART7LPEN             ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97752f7c9da5bfb81da7f1724b5e3192"> 9571</a></span>&#160;<span class="preprocessor">#define  RCC_APB1LPENR_UART8LPEN             ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09572"></a><span class="lineno"> 9572</span>&#160;</div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;<span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82580245686c32761e8354fb174ba5dd"> 9574</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM1LPEN              ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a1a808f511ff563f05f32ad3ae6d7c1"> 9575</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM8LPEN              ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8b429bc8d52abd1ba3818a82542bb98"> 9576</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART1LPEN            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 9577</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_USART6LPEN            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb332eb70df924a4b08b2906f2b15b08"> 9578</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_UART9LPEN             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafca146ae12f743f169f8ceb37266bf43"> 9579</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_UART10LPEN            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga126a8791f77cecc599e32d2c882a4dab"> 9580</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC1LPEN              ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac216d0b83590cd7db06aa3dd9118a9bf"> 9581</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC2PEN               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12c8300ba9b1ce9b14fc8e0f3ec4c127"> 9582</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_ADC3LPEN              ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 9583</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SDIOLPEN              ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 9584</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI1LPEN              ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13"> 9585</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI4LPEN              ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 9586</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SYSCFGLPEN            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 9587</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM9LPEN              ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 9588</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM10LPEN             ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 9589</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_TIM11LPEN             ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09590"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga328b8ccda77ab9f0ce965888646df17c"> 9590</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI5LPEN              ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ff3ef243e422da69d9ab80e6c646da4"> 9591</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SPI6LPEN              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga35b57d8d3404e6e7e2beed66a201e8fd"> 9592</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SAI1LPEN              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09593"></a><span class="lineno"> 9593</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09594"></a><span class="lineno"> 9594</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_SAI2LPEN              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09595"></a><span class="lineno"> 9595</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9ec8b19c763bcab7af4e56cc5875799"> 9596</a></span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_LTDCLPEN              ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l09598"></a><span class="lineno"> 9598</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_DSILPEN               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09599"></a><span class="lineno"> 9599</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09600"></a><span class="lineno"> 9600</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_DFSDM1LPEN            ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l09604"></a><span class="lineno"> 9604</span>&#160;<span class="preprocessor">#define  RCC_APB2LPENR_DFSDM2LPEN            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09606"></a><span class="lineno"> 9606</span>&#160;</div><div class="line"><a name="l09607"></a><span class="lineno"> 9607</span>&#160;<span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00145f8814cb9a5b180d76499d97aead"> 9608</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafca81172ed857ce6b94582fcaada87c"> 9609</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 9610</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe360ffbda460aef12c42651a2b17583"> 9611</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEMOD                     ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09612"></a><span class="lineno"> 9612</span>&#160;</div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe30dbd38f6456990ee641648bc05d40"> 9613</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                    ((uint32_t)0x00000300)</span></div><div class="line"><a name="l09614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 9614</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                  ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 9615</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                  ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09616"></a><span class="lineno"> 9616</span>&#160;</div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 9617</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 9618</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;</div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;<span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 9621</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab569110e757aee573ebf9ad80812e8bb"> 9622</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc26c5996b14005a70afbeaa29aae716"> 9623</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6685c7bd94a46c82c7ca69afa1707c39"> 9624</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_BORRSTF                     ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf600bc53fc80265347f6c76c6b8b728a"> 9625</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PADRSTF                     ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 9626</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16e89534934436ee8958440882b71e6f"> 9627</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1507e79ffc475547f2a9c9238965b57f"> 9628</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WDGRSTF                     ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 9629</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 9630</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09631"></a><span class="lineno"> 9631</span>&#160;</div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div><div class="line"><a name="l09633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 9633</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_MODPER                    ((uint32_t)0x00001FFF)</span></div><div class="line"><a name="l09634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f801e25eb841262467f54e7325b7806"> 9634</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_INCSTEP                   ((uint32_t)0x0FFFE000)</span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga392689f6486224a7f19d7ad0cd195687"> 9635</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SPREADSEL                 ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 9636</a></span>&#160;<span class="preprocessor">#define  RCC_SSCGR_SSCGEN                    ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09637"></a><span class="lineno"> 9637</span>&#160;</div><div class="line"><a name="l09638"></a><span class="lineno"> 9638</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLI2SCFGR register  ************/</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64eb00ab54985afe99fa12a467fb58e0"> 9639</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM              ((uint32_t)0x0000003F)</span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9cae111b7f76a18c4d5fdd204f25290"> 9640</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_0            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga73d9343c5adc189599178877e0a5b64c"> 9641</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_1            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6edd4557f941a4789359954eb628ca92"> 9642</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_2            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3063daafd0c680d2da46e10d59ce832"> 9643</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_3            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a2970e64070393efae06ebb7b7b0e44"> 9644</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_4            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac92318270d153b4be34b3c762d82bd19"> 9645</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SM_5            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09646"></a><span class="lineno"> 9646</span>&#160;</div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68db5b1d90f9b62359888ed1175a0cef"> 9647</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN              ((uint32_t)0x00007FC0)</span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee6ea60de76e294b8ba23d229b2c8a1d"> 9648</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_0            ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60eec842a298febfaadd7b5f79898b00"> 9649</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_1            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2be70f723d8e89b4566a9438a671f49"> 9650</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_2            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63743438e947f632c0757a6daf2838af"> 9651</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_3            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1f94003cdc00380b298b54c485ca743"> 9652</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_4            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09653"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03c368d0e6199b212e7c185663dd2aa8"> 9653</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_5            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga32d9931c3638779af7042d901a01aabf"> 9654</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_6            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8dc32ee35e426332598db98b5e0b230b"> 9655</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_7            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ec1c1bad2b7126f36b2ba26e657e84a"> 9656</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SN_8            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;</div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SSRC            ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;</div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP              ((uint32_t)0x00030000)</span></div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP_0            ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09665"></a><span class="lineno"> 9665</span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SP_1            ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;</div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78"> 9668</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ              ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l09669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab00e8e8971e8964f0de6326323501b43"> 9669</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_0            ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09670"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5f7d35f943eefa64c93aaea53c129ca"> 9670</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_1            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69a682cfa9545f071364f21be0b58f87"> 9671</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_2            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9296ea9a977caf0d794104a7e79dc376"> 9672</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SQ_3            ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;</div><div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c599fc84dcde859974ed5b334e90f50"> 9674</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR              ((uint32_t)0x70000000)</span></div><div class="line"><a name="l09675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2b9c8dc6b0e853ace99e16818d55d12"> 9675</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_0            ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09676"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb49236fe3c41edb56f8ffb8ab505d86"> 9676</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_1            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03e58dd5ac710e271fc6ca9113b7e846"> 9677</a></span>&#160;<span class="preprocessor">#define  RCC_PLLI2SCFGR_PLLI2SR_2            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09678"></a><span class="lineno"> 9678</span>&#160;</div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="comment">/********************  Bit definition for RCC_PLLSAICFGR register  ************/</span></div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM              ((uint32_t)0x0000003F)</span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_0            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_1            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_2            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_3            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_4            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIM_5            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;</div><div class="line"><a name="l09690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4"> 9690</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN              ((uint32_t)0x00007FC0)</span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b5c1d110c1d2fde7ccd85624fb3a136"> 9691</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_0            ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa688a5654a7b9cb2701bf1ff9bb20b9f"> 9692</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_1            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d2ca33b66272b488ae3f1343cbeb157"> 9693</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_2            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbd473398038240a0ca595036dd802f4"> 9694</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_3            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3f01cb1643b967ccea0c4bdfee8a5d2"> 9695</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_4            ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga842f52bbfa627ccdfdb2a8f84ca00384"> 9696</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_5            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b5e107420b55cb461ac7010909c4c8b"> 9697</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_6            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga166ced33a990038256b643c0054b118b"> 9698</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_7            ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd342d1148729a6519b7e10823adaa4d"> 9699</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIN_8            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09700"></a><span class="lineno"> 9700</span>&#160;</div><div class="line"><a name="l09701"></a><span class="lineno"> 9701</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469_479xx)  </span></div><div class="line"><a name="l09702"></a><span class="lineno"> 9702</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP              ((uint32_t)0x00030000)</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_0            ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIP_1            ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;</div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga155627f8db4927361e1a1e6046b409dc"> 9707</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ              ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5043268b4da44b49fad35b7f94c811d"> 9708</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_0            ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a88a20d3ff2d9eedad0f880e84fdb72"> 9709</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_1            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09710"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc"> 9710</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_2            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09711"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf449fd540823d6bc2b04ba85438f4974"> 9711</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIQ_3            ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09712"></a><span class="lineno"> 9712</span>&#160;</div><div class="line"><a name="l09713"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebe89c42110c8e2deca3268b7a4d9af1"> 9713</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR              ((uint32_t)0x70000000)</span></div><div class="line"><a name="l09714"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a6aa6c88568cdf3203e7582829b99e3"> 9714</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_0            ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab4474d725d50cc4c62e1e684d87384de"> 9715</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_1            ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11e0fda8dc6c340dc993417a24006bc6"> 9716</a></span>&#160;<span class="preprocessor">#define  RCC_PLLSAICFGR_PLLSAIR_2            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;</div><div class="line"><a name="l09718"></a><span class="lineno"> 9718</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga18080f9f063307e69574aa540d77c4c1"> 9719</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVQ              ((uint32_t)0x0000001F)</span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga881b528af3124735a1f78fad18b27f0f"> 9720</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVQ              ((uint32_t)0x00001F00)</span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1847e94395a45ce60745fd743a03a7d3"> 9721</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLSAIDIVR              ((uint32_t)0x00030000)</span></div><div class="line"><a name="l09722"></a><span class="lineno"> 9722</span>&#160;</div><div class="line"><a name="l09723"></a><span class="lineno"> 9723</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09724"></a><span class="lineno"> 9724</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM1SEL             ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09725"></a><span class="lineno"> 9725</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM1ASEL            ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;</div><div class="line"><a name="l09728"></a><span class="lineno"> 9728</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l09729"></a><span class="lineno"> 9729</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR              ((uint32_t)0x0000001F)</span></div><div class="line"><a name="l09730"></a><span class="lineno"> 9730</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_0            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09731"></a><span class="lineno"> 9731</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_1            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09732"></a><span class="lineno"> 9732</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_2            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_3            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLI2SDIVR_4            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09735"></a><span class="lineno"> 9735</span>&#160;</div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR                 ((uint32_t)0x00001F00)</span></div><div class="line"><a name="l09737"></a><span class="lineno"> 9737</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_0               ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09738"></a><span class="lineno"> 9738</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_1               ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09739"></a><span class="lineno"> 9739</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_2               ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_3               ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_PLLDIVR_4               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09742"></a><span class="lineno"> 9742</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_CKDFSDM2ASEL            ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09743"></a><span class="lineno"> 9743</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09744"></a><span class="lineno"> 9744</span>&#160;</div><div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1a161d956bb71f8bba6aba7deb168b7"> 9745</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC                ((uint32_t)0x00300000)</span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29d8c90672d1d61ecaf1459b515f141f"> 9746</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_0              ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3dd37fcf162cd5b9759fc1889fd7e92"> 9747</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1ASRC_1              ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC                 ((uint32_t)0x00300000)</span></div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC_0               ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1SRC_1               ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09752"></a><span class="lineno"> 9752</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09753"></a><span class="lineno"> 9753</span>&#160;</div><div class="line"><a name="l09754"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff9ec8ec157168395df6b770775ead86"> 9754</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC                ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l09755"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52027f4e12bb06bc7c75a84fc6e4c410"> 9755</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_0              ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09756"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bf438684bbeb0c6bdcfc2bd5a7b6663"> 9756</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI1BSRC_1              ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC                 ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC_0               ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SAI2SRC_1               ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;</div><div class="line"><a name="l09763"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78cc4107f023df9a3168daf04ba1c2da"> 9763</a></span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_TIMPRE                  ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;<span class="preprocessor">#if defined(STM32F469_479xx)</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_CK48MSEL                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_SDIOSEL                 ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_DSISEL                  ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469_479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;</div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC                 ((uint32_t)0x06000000)</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC_0               ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S1SRC_1               ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC                 ((uint32_t)0x18000000)</span></div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC_0               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09776"></a><span class="lineno"> 9776</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2S2SRC_1               ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09777"></a><span class="lineno"> 9777</span>&#160;</div><div class="line"><a name="l09778"></a><span class="lineno"> 9778</span>&#160;<span class="comment">/********************  Bit definition for RCC_CKGATENR register  ***************/</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_AHB2APB1_CKEN          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_AHB2APB2_CKEN          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_CM4DBG_CKEN            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_SPARE_CKEN             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_SRAM_CKEN              ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_FLITF_CKEN             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_RCC_CKEN               ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09786"></a><span class="lineno"> 9786</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l09787"></a><span class="lineno"> 9787</span>&#160;<span class="preprocessor">#define  RCC_CKGATENR_RCC_EVTCTL             ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;</div><div class="line"><a name="l09790"></a><span class="lineno"> 9790</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  ***************/</span></div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL             ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_0           ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_1           ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_CECSEL                 ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_CK48MSEL               ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_SDIOSEL                ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_SPDIFRXSEL             ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL              ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_0            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_1            ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32F413_423xx || STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC                  ((uint32_t)0x06000000)</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_0                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR_I2SSRC_1                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09811"></a><span class="lineno"> 9811</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09812"></a><span class="lineno"> 9812</span>&#160;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="preprocessor">#if defined(STM32F410xx)</span></div><div class="line"><a name="l09814"></a><span class="lineno"> 9814</span>&#160;<span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  **************/</span></div><div class="line"><a name="l09815"></a><span class="lineno"> 9815</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL             ((uint32_t)0x00C00000)</span></div><div class="line"><a name="l09816"></a><span class="lineno"> 9816</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_0           ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09817"></a><span class="lineno"> 9817</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_FMPI2C1SEL_1           ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09818"></a><span class="lineno"> 9818</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL              ((uint32_t)0xC0000000)</span></div><div class="line"><a name="l09819"></a><span class="lineno"> 9819</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_0            ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09820"></a><span class="lineno"> 9820</span>&#160;<span class="preprocessor">#define  RCC_DCKCFGR2_LPTIM1SEL_1            ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l09822"></a><span class="lineno"> 9822</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09823"></a><span class="lineno"> 9823</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09824"></a><span class="lineno"> 9824</span>&#160;<span class="comment">/*                                    RNG                                     */</span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ee81827bb1d78e84e78a74449c8d56a"> 9828</a></span>&#160;<span class="preprocessor">#define RNG_CR_RNGEN                         ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27424b682bcee7fff22f92a2dbcea57a"> 9829</a></span>&#160;<span class="preprocessor">#define RNG_CR_IE                            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;</div><div class="line"><a name="l09831"></a><span class="lineno"> 9831</span>&#160;<span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54434ed74bdb00fd0f13422d3e85a2fc"> 9832</a></span>&#160;<span class="preprocessor">#define RNG_SR_DRDY                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bb49d327474c3c61877bb20290f51d0"> 9833</a></span>&#160;<span class="preprocessor">#define RNG_SR_CECS                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5562bc13afe295893dc3997a4917fee2"> 9834</a></span>&#160;<span class="preprocessor">#define RNG_SR_SECS                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b89a08bcc8a7a6078bd9f5f2f34bb53"> 9835</a></span>&#160;<span class="preprocessor">#define RNG_SR_CEIS                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09836"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6b0e11930f20484f0d0aca79959d9b2"> 9836</a></span>&#160;<span class="preprocessor">#define RNG_SR_SEIS                          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;</div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l09842"></a><span class="lineno"> 9842</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l09843"></a><span class="lineno"> 9843</span>&#160;<span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3152952ac385ee1ce8dd868978d3fce9"> 9844</a></span>&#160;<span class="preprocessor">#define RTC_TR_PM                            ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad42435e015e9f5052245c366ae08d655"> 9845</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT                            ((uint32_t)0x00300000)</span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 9846</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 9847</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8211df481853649722383e0d8fb06d5"> 9848</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddad920d5681960fa702b988ef1f82be"> 9849</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 9850</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 9851</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 9852</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64cf91576871a8108d6ee2f48970bb4a"> 9853</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT                           ((uint32_t)0x00007000)</span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 9854</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                         ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 9855</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 9856</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84e86f4fc04232fd0294966434708e06"> 9857</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU                           ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad91d7700822050a352e53aff372a697b"> 9858</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 9859</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 9860</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 9861</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                         ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae39b22025a36d1e4e185e4be2bf326f"> 9862</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST                            ((uint32_t)0x00000070)</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 9863</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 9864</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 9865</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga747711823db36121b78c0eebb6140ca1"> 9866</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 9867</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6eef03c1de3719d801c970eec53e7500"> 9868</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 9869</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 9870</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;</div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;<span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div><div class="line"><a name="l09873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14d55b6d841825ec65736e08c09b1d83"> 9873</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT                            ((uint32_t)0x00F00000)</span></div><div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 9874</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                          ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 9875</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                          ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 9876</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e7cf7875d489f89d949178e0294d555"> 9877</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                          ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd1bdc8fad3fdeb14058c9158f39ae9e"> 9878</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU                            ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 9879</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                          ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb0b5f7684e31cb1665a848b91601249"> 9880</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                          ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01f200469dbc8159adc3b4f25375b601"> 9881</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                          ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 9882</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                          ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f46c349f75a31973e094729fe96543f"> 9883</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU                           ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l09884"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30cb803b191670a41aea89a91e53fe61"> 9884</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                         ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 9885</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 9886</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                         ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26f0d3ce1c6c6785bd8fbae556f68b31"> 9887</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT                            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9221f60ccf3581f3c543fdedddf4372"> 9888</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU                            ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l09889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 9889</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                          ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 9890</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                          ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47a14479cfe6791d300b9a556d158abe"> 9891</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a420b221dec229c053295c44bcac1b1"> 9892</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52e40cec8161ee20176d92d547fef350"> 9893</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT                            ((uint32_t)0x00000030)</span></div><div class="line"><a name="l09894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 9894</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga546b218e45c1297e39a586204268cf9d"> 9895</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba04cbc99cf442c7e6155bef625c5663"> 9896</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU                            ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l09897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 9897</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                          ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 9898</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                          ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 9899</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad54e249241aebdda778618f35dce9f66"> 9900</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                          ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;</div><div class="line"><a name="l09902"></a><span class="lineno"> 9902</span>&#160;<span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div><div class="line"><a name="l09903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3cdfa862acfa6068b7ba847f77269d60"> 9903</a></span>&#160;<span class="preprocessor">#define RTC_CR_COE                           ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f81115ef3fd366de73e84ab667d369b"> 9904</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                          ((uint32_t)0x00600000)</span></div><div class="line"><a name="l09905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 9905</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 9906</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53f21b5adadbcc5eb255683d5decc9cb"> 9907</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL                           ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga197c587884b9c1dcb2970e9ec2589b41"> 9908</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                         ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09909"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a793580db48c66a98e44cbda6e0daef"> 9909</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK                           ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09910"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga220cf6237eac208acc8ae4c55e0b5e6f"> 9910</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                         ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09911"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae1a8439d08e28289398dcf3c2b4b47b"> 9911</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                         ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09912"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf376dffb9f2777ef275f23410e35600d"> 9912</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                          ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e0a1419830a16667cea4f6454913226"> 9913</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTIE                         ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09914"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6269c9dd5cee650024ede0b0c42e87d"> 9914</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBIE                        ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09915"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9138f75267bd93f8de6738225217d583"> 9915</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94fa98ca8cac9078b9bb82c89593d3c0"> 9916</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE                           ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09917"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga061be0d3cdea721e5cb695cda0699bc3"> 9917</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUTE                          ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17d0850002ed42742ff75a82dc4e8586"> 9918</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRBE                         ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a8cdeac61f06e4737800b64a901d584"> 9919</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                         ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ce7cb8b575142e125863d61ea4765ba"> 9920</a></span>&#160;<span class="preprocessor">#define RTC_CR_DCE                           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2706e31a1bc8d95b682fe47611e0dd3"> 9921</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT                           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34d50a3eff3364e6da4fefed9962a054"> 9922</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD                       ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga646ef1071cacc2d30bbef5597c817021"> 9923</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON                       ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad076bde34be7d24f088fd2c003b7a7f7"> 9924</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54a2d55571417d9dfb05826b40d997b0"> 9925</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL                       ((uint32_t)0x00000007)</span></div><div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 9926</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_0                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 9927</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_1                     ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad247ac722f6900744cdc16f8f45ed923"> 9928</a></span>&#160;<span class="preprocessor">#define RTC_CR_WUCKSEL_2                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09929"></a><span class="lineno"> 9929</span>&#160;</div><div class="line"><a name="l09930"></a><span class="lineno"> 9930</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05189137cfd0e73903d9b70d071656b9"> 9931</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae738b22f6a8123026921a1d14f9547c0"> 9932</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabdb176578e53b2d8e24a94c8d0212845"> 9933</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga766c238f964072decba204c7fce850ff"> 9934</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                        ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68c0a60dbfc5f1570a48afe450395484"> 9935</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4eb5960300a402210e5378d78ce22766"> 9936</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTF                         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7976972a5fc6705fede85536520367d6"> 9937</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBF                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96605e50a347507b7f274e9cd894a02c"> 9938</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0eb2f998cd3e7325974347cb2a3d25a"> 9939</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                         ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab16dcc6973c611e087030cdb15203972"> 9940</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bd683e789841f7d3f138709ffdbfbf8"> 9941</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                          ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b229bace5ba0c0b48bfeb5efc445292"> 9942</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c4536a874336778ac11109f14573eb9"> 9943</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e753321211e19bc48736fe0d30a7f40"> 9944</a></span>&#160;<span class="preprocessor">#define RTC_ISR_WUTWF                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a0c34bff6dc9fce29e2be35d32d9d05"> 9945</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRBWF                       ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d420b5c3f8623cf1116d42fa164be7e"> 9946</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF                       ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09947"></a><span class="lineno"> 9947</span>&#160;</div><div class="line"><a name="l09948"></a><span class="lineno"> 9948</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad248dca1e9532ba31f98d3ec9d2f8711"> 9949</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A                    ((uint32_t)0x007F0000)</span></div><div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17bbd4e569a76446df089752cb41b1cb"> 9950</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S                    ((uint32_t)0x00001FFF)</span></div><div class="line"><a name="l09951"></a><span class="lineno"> 9951</span>&#160;</div><div class="line"><a name="l09952"></a><span class="lineno"> 9952</span>&#160;<span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e412c1448a7e20974f5b46129799eeb"> 9953</a></span>&#160;<span class="preprocessor">#define RTC_WUTR_WUT                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l09954"></a><span class="lineno"> 9954</span>&#160;</div><div class="line"><a name="l09955"></a><span class="lineno"> 9955</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div><div class="line"><a name="l09956"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa63841fd7262fd307f211ee8e9e8a6f0"> 9956</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DCS                       ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5523cf582ebc0a987c6a2c2007bc10d"> 9957</a></span>&#160;<span class="preprocessor">#define RTC_CALIBR_DC                        ((uint32_t)0x0000001F)</span></div><div class="line"><a name="l09958"></a><span class="lineno"> 9958</span>&#160;</div><div class="line"><a name="l09959"></a><span class="lineno"> 9959</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ed557e4451ffd3e869bb9ca393d47f9"> 9960</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a7fdc1719b3159e099c3979da26dd92"> 9961</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga934ea7910b5f5988f6c46ae4703dc29b"> 9962</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 9963</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 9964</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga784589946bdf3ca0d675cc22d9bafbbf"> 9965</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 9966</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 9967</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 9968</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 9969</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga337fba397cab4beb204f4f6e6ddc4bf3"> 9970</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab68dc30427951b19aecf399b0ae2900"> 9971</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55bc04190e9eaa916144fa2d1777cbfb"> 9972</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 9973</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab50f98903ad0183c52c40375d45d4d77"> 9974</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga491fda42cfad244596737347fe157142"> 9975</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga756c2c137f6d1f89bba95347245b014c"> 9976</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2068b4116fca73a63b1c98f51902acef"> 9977</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 9978</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 9979</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga478d62d55a42779c558e9ba16aec74cc"> 9980</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga02edb2d87b7fe9936a0cffa96d4a7297"> 9981</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 9982</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 9983</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf766f39637efe114b38a1aceb352328d"> 9984</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22d67ff770aa27509d79afde1865c845"> 9985</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 9986</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 9987</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc164d7ff70842858281cfaff5f29374"> 9988</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 9989</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8862250866a358ff3095852f45a160c1"> 9990</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b623884457edb89f48a2a100aff183a"> 9991</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 9992</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 9993</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 9994</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l09995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8ec4171be73457bc3dba78bd246e35b"> 9995</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaaf99585af681202a201178f8156dffe"> 9996</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 9997</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga485a8c274aa56f705dc1363484d7085f"> 9998</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 9999</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l10000"></a><span class="lineno">10000</span>&#160;</div><div class="line"><a name="l10001"></a><span class="lineno">10001</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div><div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga934df96e83f72268528e62c55c03b50d">10002</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK4                      ((uint32_t)0x80000000)</span></div><div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3acc5db599b055a0c1eca04024bf0285">10003</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_WDSEL                     ((uint32_t)0x40000000)</span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f8662da4b5f9f0dc0cdd8eac037052b">10004</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34531fadcc9d2a702b3b7138831fb4c8">10005</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_0                      ((uint32_t)0x10000000)</span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabeb8410cfd578e600049846a694dc00d">10006</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DT_1                      ((uint32_t)0x20000000)</span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0beeb5e7c9237d688d5784dba0a5c671">10007</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU                        ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5">10008</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_0                      ((uint32_t)0x01000000)</span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga121e8284bdc7ebd634f71e5810dc4f85">10009</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_1                      ((uint32_t)0x02000000)</span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78b99f99d3666212ab673dbc9f7f3192">10010</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_2                      ((uint32_t)0x04000000)</span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8551995a404be9f58511ea22dca71f1a">10011</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_DU_3                      ((uint32_t)0x08000000)</span></div><div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca7cd93178102c8769d0874d5b8394c4">10012</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK3                      ((uint32_t)0x00800000)</span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4fc947f41bd2a091b13ffeff4312b67b">10013</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_PM                        ((uint32_t)0x00400000)</span></div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga552fbb873fbab8cefd1c5c3536d0989d">10014</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT                        ((uint32_t)0x00300000)</span></div><div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362">10015</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_0                      ((uint32_t)0x00100000)</span></div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3219c5b314ca459c8dcb93c140b210cb">10016</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HT_1                      ((uint32_t)0x00200000)</span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a01e42db93b9bc9097766d7ccf2d21d">10017</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU                        ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0223058b7ae0a4ae57a7a7997440385e">10018</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_0                      ((uint32_t)0x00010000)</span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a7c34c4e83f374790e3ed27a3e23443">10019</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_1                      ((uint32_t)0x00020000)</span></div><div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5e6d673134918e74d9a0f06ca4dc479">10020</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_2                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l10021"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae538b44aa24031a294442dc47f6849f5">10021</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_HU_3                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga124c24eb148681777758f1298776f5a1">10022</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK2                      ((uint32_t)0x00008000)</span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05e2ef0960c04023b98a104202f44571">10023</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT                       ((uint32_t)0x00007000)</span></div><div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1170e6bedeafe4da96568080fe3bbe3">10024</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_0                     ((uint32_t)0x00001000)</span></div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56977652001bc709e4c37fce5647eb40">10025</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_1                     ((uint32_t)0x00002000)</span></div><div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220">10026</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNT_2                     ((uint32_t)0x00004000)</span></div><div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ca0feaf431b9f9dde4a9d97cae39056">10027</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU                       ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93830709da4736a2e8da1cf3a3596dda">10028</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_0                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef">10029</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_1                     ((uint32_t)0x00000200)</span></div><div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga869e14a514b3d140a2dcad669e2ab3e0">10030</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_2                     ((uint32_t)0x00000400)</span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243">10031</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MNU_3                     ((uint32_t)0x00000800)</span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa472193eb2ace80c95874c850236b489">10032</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_MSK1                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7a6c70156cd32b6aa855e4f2e32406c">10033</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST                        ((uint32_t)0x00000070)</span></div><div class="line"><a name="l10034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2514a54011c9ff7b48939e9cbd13f859">10034</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_0                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6b6e10efeaeac2898a754e2a360fb27">10035</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_1                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga423e1673ab928b5e43e9fa9b65d2122c">10036</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_ST_2                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2fdd1ad6a4b7db36ece6145cba49ccf">10037</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU                        ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1aa325b93084bf6fdc494842e1f0b652">10038</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5">10039</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac21f97b7b207139ffb0d1e6ede81bb91">10040</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b548175b400ee92c11c2c446d6d129b">10041</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBR_SU_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l10042"></a><span class="lineno">10042</span>&#160;</div><div class="line"><a name="l10043"></a><span class="lineno">10043</span>&#160;<span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d21f29da0e92b2744719aab37278b07">10044</a></span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                          ((uint32_t)0x000000FF)</span></div><div class="line"><a name="l10045"></a><span class="lineno">10045</span>&#160;</div><div class="line"><a name="l10046"></a><span class="lineno">10046</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div><div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3881f27b6c7a5c7609b1393682144aed">10047</a></span>&#160;<span class="preprocessor">#define RTC_SSR_SS                           ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l10048"></a><span class="lineno">10048</span>&#160;</div><div class="line"><a name="l10049"></a><span class="lineno">10049</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div><div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6131eb8c293b98bc5a6c7a4bb1920450">10050</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS                     ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fee932563d21382db9ecad458356af2">10051</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S                     ((uint32_t)0x80000000)</span></div><div class="line"><a name="l10052"></a><span class="lineno">10052</span>&#160;</div><div class="line"><a name="l10053"></a><span class="lineno">10053</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div><div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">10054</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                          ((uint32_t)0x00400000)</span></div><div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5765274cda5284899563191cb505235a">10055</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                          ((uint32_t)0x00300000)</span></div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b682daaa79917786d55c2bf44a80325">10056</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                        ((uint32_t)0x00100000)</span></div><div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf">10057</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                        ((uint32_t)0x00200000)</span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf12107fe82e4f9de5ae4fdd6c169a846">10058</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                          ((uint32_t)0x000F0000)</span></div><div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a235fd8965c706e7f57327f6e5ce72d">10059</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56f2bc31a8d01d7621de40d146b15fb7">10060</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                        ((uint32_t)0x00020000)</span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d848f11cf3130bb6560d117f97b7da3">10061</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                        ((uint32_t)0x00040000)</span></div><div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7">10062</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                        ((uint32_t)0x00080000)</span></div><div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9743a3843868c712945a7c408183ad73">10063</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                         ((uint32_t)0x00007000)</span></div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce">10064</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0                       ((uint32_t)0x00001000)</span></div><div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf30459ae8455ad0fb382dd866446c83">10065</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga513f78562b18cfc36f52e80be9cb20d5">10066</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64b186af486822cc015cfec613f5cba9">10067</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                         ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8ff1f79f2ab33d00a979979d486bc44">10068</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0                       ((uint32_t)0x00000100)</span></div><div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga506d192fef16558c9b0b7ed9e1a9147c">10069</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1                       ((uint32_t)0x00000200)</span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e">10070</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2                       ((uint32_t)0x00000400)</span></div><div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac55cd85d2e58a819637d15f70f7179a0">10071</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3                       ((uint32_t)0x00000800)</span></div><div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fbdebcd1da2ea191cca51c222345f15">10072</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                          ((uint32_t)0x00000070)</span></div><div class="line"><a name="l10073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32">10073</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga807073dc98612721530a79df5b5c265a">10074</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee05d278bdd457b4f61d797e45520d13">10075</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                        ((uint32_t)0x00000040)</span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac0d8fa76d45faccfe931d6227b29565a">10076</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8990f4d1d493012289778e854c52e97e">10077</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab6f4275d2a15e7307363124c03a64a4">10078</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5610b3103a8a6653204f4fe7e9ea8587">10079</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb">10080</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l10081"></a><span class="lineno">10081</span>&#160;</div><div class="line"><a name="l10082"></a><span class="lineno">10082</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c76ea431470b87f22e7854bd5438d2f">10083</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                         ((uint32_t)0x0000E000)</span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e9cbf062e41eecacccde522e24452c1">10084</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0                       ((uint32_t)0x00002000)</span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91">10085</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f2add59486679cc53f521c139d72852">10086</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2                       ((uint32_t)0x00008000)</span></div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bce43482443f2038a8eebc681067dd7">10087</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                          ((uint32_t)0x00001000)</span></div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a5912337df16624b4703d2065c5fdf4">10088</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                          ((uint32_t)0x00000F00)</span></div><div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9cf9d23d49e121268a25445a7eed2f35">10089</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                        ((uint32_t)0x00000100)</span></div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49093134e4ead8b4990e5e1628db0692">10090</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                        ((uint32_t)0x00000200)</span></div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7f31eb674f5a67402b6a3eb578b70a5">10091</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                        ((uint32_t)0x00000400)</span></div><div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad67666c54ef1be79a500484a5e755827">10092</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                        ((uint32_t)0x00000800)</span></div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39c9ff61f3b622b829aa9354ca84e44e">10093</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                          ((uint32_t)0x00000030)</span></div><div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81e02a917946bddaa027a04538576533">10094</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga886739ae0e8c0f6144dbd774c203ed5f">10095</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                        ((uint32_t)0x00000020)</span></div><div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace7ca73ebca21ed3a17315f06757042a">10096</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                          ((uint32_t)0x0000000F)</span></div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad">10097</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa43ed53b8109ff32755885127ba987ce">10098</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059">10099</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                        ((uint32_t)0x00000004)</span></div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga209573a43dd1f21ef569d75593ad03f8">10100</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                        ((uint32_t)0x00000008)</span></div><div class="line"><a name="l10101"></a><span class="lineno">10101</span>&#160;</div><div class="line"><a name="l10102"></a><span class="lineno">10102</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fb913ce5f1c0e341b308d9b5858bfa9">10103</a></span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                         ((uint32_t)0x0000FFFF)</span></div><div class="line"><a name="l10104"></a><span class="lineno">10104</span>&#160;</div><div class="line"><a name="l10105"></a><span class="lineno">10105</span>&#160;<span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9b13b9724302c25fbca76684f5968528">10106</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                        ((uint32_t)0x00008000)</span></div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28f8c7f5f5bf772c81170a2eab055557">10107</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8                       ((uint32_t)0x00004000)</span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70857526590d6f7e25d9551187105583">10108</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16                      ((uint32_t)0x00002000)</span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44fcacd12e1cfc1fa823c798cb6a7663">10109</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                        ((uint32_t)0x000001FF)</span></div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd">10110</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0                      ((uint32_t)0x00000001)</span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff">10111</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1                      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l10112"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6">10112</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2                      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l10113"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9146fbef6a53896f3160c89ed651b90">10113</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3                      ((uint32_t)0x00000008)</span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fe04fc9762d3f680f9145a50898c27b">10114</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4                      ((uint32_t)0x00000010)</span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc4966c71cab83be4069e0566222d375">10115</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5                      ((uint32_t)0x00000020)</span></div><div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae240b185d0c9c6e314a456627e6e4834">10116</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6                      ((uint32_t)0x00000040)</span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8880325073e167137366402f15d5683">10117</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7                      ((uint32_t)0x00000080)</span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8381cc75166acfc4b4c686ad7e5e599a">10118</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8                      ((uint32_t)0x00000100)</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160;</div><div class="line"><a name="l10120"></a><span class="lineno">10120</span>&#160;<span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div><div class="line"><a name="l10121"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d9515fd74e3bcf03f4e62d8c7e1b070">10121</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               ((uint32_t)0x00040000)</span></div><div class="line"><a name="l10122"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga872cbfe2e79e7fe2a4bfad6086f4ac49">10122</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TSINSEL                    ((uint32_t)0x00020000)</span></div><div class="line"><a name="l10123"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga989cde7332b2ec0b3934cb909514938d">10123</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPINSEL                  ((uint32_t)0x00010000)</span></div><div class="line"><a name="l10124"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ef294e75771913e4a47386f42a23f72">10124</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS                  ((uint32_t)0x00008000)</span></div><div class="line"><a name="l10125"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b73d2b8da78967a6f594dbffe58c222">10125</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH                   ((uint32_t)0x00006000)</span></div><div class="line"><a name="l10126"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae010ed965c1e968cc14f988d50662546">10126</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0                 ((uint32_t)0x00002000)</span></div><div class="line"><a name="l10127"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16f0faa59aa4490d696d1fec767aae41">10127</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1                 ((uint32_t)0x00004000)</span></div><div class="line"><a name="l10128"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1cb37c43747c779f7db2842a2582e67">10128</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT                    ((uint32_t)0x00001800)</span></div><div class="line"><a name="l10129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa356fb5db5ab398728afef0ae39214c4">10129</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0                  ((uint32_t)0x00000800)</span></div><div class="line"><a name="l10130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga472efa1bd3c9462cbd058d73a7d6525e">10130</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1                  ((uint32_t)0x00001000)</span></div><div class="line"><a name="l10131"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ad84446486b8c9f640fa54d50ecc0e1">10131</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ                   ((uint32_t)0x00000700)</span></div><div class="line"><a name="l10132"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54e7f69e04759d1b0667e56830a6f2ea">10132</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l10133"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb533067640fcf87ad77027ce936e9b7">10133</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1                 ((uint32_t)0x00000200)</span></div><div class="line"><a name="l10134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5">10134</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2                 ((uint32_t)0x00000400)</span></div><div class="line"><a name="l10135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac929fab94fdca2d1b3b3cf7c93fe6e49">10135</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS                     ((uint32_t)0x00000080)</span></div><div class="line"><a name="l10136"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2c4d227971b56e3160c71b7479c769d">10136</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l10137"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e98a0062ef81bcbc790a8d77720a61c">10137</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E                     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l10138"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0fb33b24d2ebc19e7fe52f0661a3085">10138</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE                     ((uint32_t)0x00000004)</span></div><div class="line"><a name="l10139"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76f85925873bcd3f795417053bfc5f33">10139</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG                   ((uint32_t)0x00000002)</span></div><div class="line"><a name="l10140"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa68c195cf709d18cd426560302b97852">10140</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E                     ((uint32_t)0x00000001)</span></div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;</div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div><div class="line"><a name="l10143"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b0550ccc175ff54e560cc5fb96fbb2c">10143</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l10144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b">10144</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l10145"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbdb202f388835593843f480c3b3af57">10145</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l10146"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95feb5de45a74d7c75c1fc6515c32870">10146</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l10147"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae94c65876a1baf0984a6f85aa836b8d0">10147</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l10148"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a6b683531fded4e2a77d047da7eb203">10148</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;</div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div><div class="line"><a name="l10151"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf287b0ec7dbf8e9d436cb78da287b244">10151</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS                  ((uint32_t)0x0F000000)</span></div><div class="line"><a name="l10152"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4d60185d1ac432b24b0a95e2918902f">10152</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0                ((uint32_t)0x01000000)</span></div><div class="line"><a name="l10153"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9763a1a382e40cc2ebfa6d84369580df">10153</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1                ((uint32_t)0x02000000)</span></div><div class="line"><a name="l10154"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga598283f8a8926f0dcb7916a2224f79bc">10154</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2                ((uint32_t)0x04000000)</span></div><div class="line"><a name="l10155"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf017c71fc7eb34519de3945a028677b">10155</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3                ((uint32_t)0x08000000)</span></div><div class="line"><a name="l10156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33ae74f38392431aa631d397a7e7c305">10156</a></span>&#160;<span class="preprocessor">#define RTC_ALRMBSSR_SS                      ((uint32_t)0x00007FFF)</span></div><div class="line"><a name="l10157"></a><span class="lineno">10157</span>&#160;</div><div class="line"><a name="l10158"></a><span class="lineno">10158</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div><div class="line"><a name="l10159"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0d7c3115465079f04cfb97a7faabc59">10159</a></span>&#160;<span class="preprocessor">#define RTC_BKP0R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10160"></a><span class="lineno">10160</span>&#160;</div><div class="line"><a name="l10161"></a><span class="lineno">10161</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div><div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbc4b6dfeff87332124f271b86eb0c56">10162</a></span>&#160;<span class="preprocessor">#define RTC_BKP1R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10163"></a><span class="lineno">10163</span>&#160;</div><div class="line"><a name="l10164"></a><span class="lineno">10164</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div><div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34fda9ee6115f0de9588e22c46602d89">10165</a></span>&#160;<span class="preprocessor">#define RTC_BKP2R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160;</div><div class="line"><a name="l10167"></a><span class="lineno">10167</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div><div class="line"><a name="l10168"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90403ff99c08f0abc379447823e5e841">10168</a></span>&#160;<span class="preprocessor">#define RTC_BKP3R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10169"></a><span class="lineno">10169</span>&#160;</div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div><div class="line"><a name="l10171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeed1b338e9526d817a1fd01304b8851c">10171</a></span>&#160;<span class="preprocessor">#define RTC_BKP4R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;</div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div><div class="line"><a name="l10174"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e8954ab0ead8bb788d5d8eebf2f5c4c">10174</a></span>&#160;<span class="preprocessor">#define RTC_BKP5R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;</div><div class="line"><a name="l10176"></a><span class="lineno">10176</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div><div class="line"><a name="l10177"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b9ee9eb5d024ccd5809fcc20fd51f5b">10177</a></span>&#160;<span class="preprocessor">#define RTC_BKP6R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10178"></a><span class="lineno">10178</span>&#160;</div><div class="line"><a name="l10179"></a><span class="lineno">10179</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div><div class="line"><a name="l10180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0f1ae07f7b1815bf58b464dc7366731">10180</a></span>&#160;<span class="preprocessor">#define RTC_BKP7R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;</div><div class="line"><a name="l10182"></a><span class="lineno">10182</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bd10acb9e5ce5225af4ff895bd3bb82">10183</a></span>&#160;<span class="preprocessor">#define RTC_BKP8R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10184"></a><span class="lineno">10184</span>&#160;</div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div><div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">10186</a></span>&#160;<span class="preprocessor">#define RTC_BKP9R                            ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10187"></a><span class="lineno">10187</span>&#160;</div><div class="line"><a name="l10188"></a><span class="lineno">10188</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div><div class="line"><a name="l10189"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2179063a3078a211c3b697ce012ab5a0">10189</a></span>&#160;<span class="preprocessor">#define RTC_BKP10R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10190"></a><span class="lineno">10190</span>&#160;</div><div class="line"><a name="l10191"></a><span class="lineno">10191</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div><div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab250f9423dee41b165aa8f02d2fc1fe7">10192</a></span>&#160;<span class="preprocessor">#define RTC_BKP11R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;</div><div class="line"><a name="l10194"></a><span class="lineno">10194</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefe1b6108ac49197b28c9bee31bbaf3b">10195</a></span>&#160;<span class="preprocessor">#define RTC_BKP12R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10196"></a><span class="lineno">10196</span>&#160;</div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e77435e16bdebf3491eb0e30bd10b0d">10198</a></span>&#160;<span class="preprocessor">#define RTC_BKP13R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10199"></a><span class="lineno">10199</span>&#160;</div><div class="line"><a name="l10200"></a><span class="lineno">10200</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div><div class="line"><a name="l10201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5f07ee6d227deaa11e0ae035121185b0">10201</a></span>&#160;<span class="preprocessor">#define RTC_BKP14R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10202"></a><span class="lineno">10202</span>&#160;</div><div class="line"><a name="l10203"></a><span class="lineno">10203</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae543b0dd58f03c2f70bb6b3b65232863">10204</a></span>&#160;<span class="preprocessor">#define RTC_BKP15R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160;</div><div class="line"><a name="l10206"></a><span class="lineno">10206</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div><div class="line"><a name="l10207"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0add0c768094f0de71bb4e50fbcce6e">10207</a></span>&#160;<span class="preprocessor">#define RTC_BKP16R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10208"></a><span class="lineno">10208</span>&#160;</div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div><div class="line"><a name="l10210"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga059aaedb55963f39e8724d50d55d5282">10210</a></span>&#160;<span class="preprocessor">#define RTC_BKP17R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;</div><div class="line"><a name="l10212"></a><span class="lineno">10212</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66154eb091275e87a4bd53e87ef9214e">10213</a></span>&#160;<span class="preprocessor">#define RTC_BKP18R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;</div><div class="line"><a name="l10215"></a><span class="lineno">10215</span>&#160;<span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div><div class="line"><a name="l10216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa4c31e33d851fde2715059ea28dac6f">10216</a></span>&#160;<span class="preprocessor">#define RTC_BKP19R                           ((uint32_t)0xFFFFFFFF)</span></div><div class="line"><a name="l10217"></a><span class="lineno">10217</span>&#160;</div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10219"></a><span class="lineno">10219</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;<span class="comment">/*                          Serial Audio Interface                            */</span></div><div class="line"><a name="l10221"></a><span class="lineno">10221</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="comment">/********************  Bit definition for SAI_GCR register  *******************/</span></div><div class="line"><a name="l10224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabc29912477e15bf48a732a8a3b55ae81">10224</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN                  ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l10225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d53daedcc93ebd30f9c358955cd3362">10225</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c65de3f7ddbf31c90da6b1453a2ff69">10226</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCIN_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10228"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0b9aa1a30108cdfe3088c4cacaeb27e">10228</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT                 ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l10229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e3a859999059ec321655a71ff53440f">10229</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_0               ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2c03899faccbae6c741743eb032dedc">10230</a></span>&#160;<span class="preprocessor">#define  SAI_GCR_SYNCOUT_1               ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10232"></a><span class="lineno">10232</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51af4b787c1e5e049f3bb22b82902866">10233</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE                    ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l10234"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga24269e60d3836bf6524a8e56b2f8bba1">10234</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c25169081899de44a05e793e46d7ca5">10235</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MODE_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf8432db16a815678078cb1ffbd31a6f">10237</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG                  ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7d920226316389ecf03b9854ddf9755">10238</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_0                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8714977ece0c80ddb952222a0923d81d">10239</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_PRTCFG_1                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10241"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c1204482a8c5427bffe720848696097">10241</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS                      ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb5dd23287a176f80d241f0dfb8fcc7d">10242</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_0                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4148a11a2d9ac1a97da766bd585e5c8a">10243</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_1                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab50b27e8638b16d12ef00e80bf0f097e">10244</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DS_2                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86dbec701e43531946ca96792b63e5ff">10246</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_LSBFIRST                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2c0c68bf65088e0ddeb9a1759aff3f7">10247</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_CKSTR                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0179f00f5bd962763b6425d930d449db">10249</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN                  ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab62d1d3571fbfe85bdaa913b2911856e">10250</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_0                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad59a87c05a0e147d3ed2364ccf91b18b">10251</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SYNCEN_1                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37f2b989e1a54b2c4393cd222e54f4d2">10253</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MONO                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c79a642d52f20f97ab575f655b1ddea">10254</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_OUTDRIV                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l10255"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7916f81ebe07b5109b0ca405d41eb95b">10255</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_SAIEN                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaed9d19f7ddcdf86b0db1843a1b0d6cd">10256</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_DMAEN                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98132c4a713c61f232c51b5c5e73622d">10257</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_NODIV                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga47d3161434e2c4613f37ebe676735aaf">10259</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV                  ((uint32_t)0x00780000)        </span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga485a62dda2c1af628ead9fd7db830c69">10260</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_0                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa253fffbd9bb4a514266afd305016485">10261</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_1                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l10262"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95fa7d8a7306afaacd841374f5baa3e9">10262</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_2                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac064c863cb6d75c11728a4642079fe99">10263</a></span>&#160;<span class="preprocessor">#define  SAI_xCR1_MCKDIV_3                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l10265"></a><span class="lineno">10265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga713102e56f4bb8c7c942662c82d04463">10266</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH                     ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa71082a8712881f93ee19875609c699a">10267</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada48fb2897794cd0d5436909c9706046">10268</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FTH_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2baa86fa37d7709b06a04664a52be0a1">10270</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_FFLUSH                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10271"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabb67ecd983af1e4f8c9a5935c013752d">10271</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_TRIS                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10272"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga000d56139b0c8d823a8000c8c210b247">10272</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTE                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ba4ba2073e0737d432aeca306cc47e2">10273</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTEVAL                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10275"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafeea35e023c198d82d24fa64ab3081d9">10275</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT                  ((uint32_t)0x00001F80)       </span></div><div class="line"><a name="l10276"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga738aaa45d7140ea8adb69990c6b73f11">10276</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_0               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8646398473c7b5d42ae6172796848562">10277</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_1               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga008e089b87f5e7a0a63c565e1f59c206">10278</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_2               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10279"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1271dbdafa65f001779fedc9c9320166">10279</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_3               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10280"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64fa52897b581b1d2f36a23027f74770">10280</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_4               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10281"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga296db2ad211b0c3b4330a4c3b1f0233f">10281</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_MUTECNT_5               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l10283"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a8f6db7fd5fe5f0e264fa6c184d02e1">10283</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_CPL                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l10285"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf8732274be296455ea01ac0b95232c4d">10285</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP                    ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l10286"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e73ed73e3404aa41ae0edad8af036f8">10286</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_0                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l10287"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07d441ea4c041f91e4879a5b32278128">10287</a></span>&#160;<span class="preprocessor">#define  SAI_xCR2_COMP_1                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l10289"></a><span class="lineno">10289</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xFRCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10290"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7145cd48fe5f1135082db1dd5bab5697">10290</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l10291"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabeeb587d1dd769e9dba21d96c15b0a5d">10291</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10292"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad0c5bdfa2777ca5890798d7aaf7067b9">10292</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10293"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e705e32fff1ba410938636af8b5bc38">10293</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad568d991beac0d0f1970ec66731c974b">10294</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c72db15f0f18329f497d1809be47298">10295</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4ef47f5def6ac6f7e18c52349e427a0a">10296</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37e4b5d4429a6b6558bf92565a16de6a">10297</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10298"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a63a0bbb35ceb0fedbd1f32c0205544">10298</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FRL_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10300"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5da4d6d92e108bac869ca37a1d9510c">10300</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL                  ((uint32_t)0x00007F00)        </span></div><div class="line"><a name="l10301"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a6c7e235ee451ed574092b0ceb974e1">10301</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10302"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a74c00e149382365fa40c1fe4535794">10302</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10303"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3a7f33c72264a5adeb95cb02e413601">10303</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_2                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10304"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12a31862f1e9c31bf35e35eea8920f38">10304</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_3                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2dcbbf60f36e99c371327f02a9d151ae">10305</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_4                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l10306"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga520f01c1d1fa3f61c3b1acb5864cd6aa">10306</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_5                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l10307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga523a1caf60b37eb9cc56f19e7d0dd91a">10307</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSALL_6                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l10309"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b9e1700cf196e3dec87c1362023ca29">10309</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSDEF                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l10310"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga01e8613bc470ec537f6ee8e93bf06324">10310</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSPOL                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l10311"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga250708d79ab12828bb6388390790a406">10311</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSOFF                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l10313"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25a91a67abdf0da4d675611ec50a06d0">10313</a></span>&#160;<span class="preprocessor">#define  SAI_xFRCR_FSPO                   SAI_xFRCR_FSPOL</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;</div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;<span class="comment">/******************  Bit definition for SAI_xSLOTR register  *******************/</span></div><div class="line"><a name="l10316"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7765ebf87061237afaa5995af169e52">10316</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF                 ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l10317"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b408483c0ead128ebc644ae18f56640">10317</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_0               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10318"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bccac768ad131f506077eb62bae5735">10318</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_1               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10319"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bd460f33d3668f3ff845d5bcdb09d1a">10319</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_2               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10320"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49d37e327ea19b508974044944370f67">10320</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_3               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10321"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4dc62365e1f26821a794a1d6d445e65">10321</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_FBOFF_4               ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d5a75af6a1bddfb90900eb32a954b79">10323</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ                ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab43df0af67bd0155111e18bcecbdf7ad">10324</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_0              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf84f10c4f64d886eed350d7227f112a2">10325</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTSZ_1              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17cb9f8174d764be83e5317d3e1035d7">10327</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT                ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6e4da866d6d37aa5bf683719627e987d">10328</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_0              ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fa38bb50c74d9be58506d6254fcb9eb">10329</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_1              ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6583a05ab1fb085bd3a8efb549a66cd0">10330</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_2              ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbba380cbd21b4a615f3e3c6f5787f5b">10331</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_NBSLOT_3              ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3be5abc4ae85eb99423ad87c2742813">10333</a></span>&#160;<span class="preprocessor">#define  SAI_xSLOTR_SLOTEN                ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l10335"></a><span class="lineno">10335</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SAI_xIMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10336"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19cf98322a8a9297bf189674085a3c4d">10336</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_OVRUDRIE                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10337"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga86d1812361eb7081a60d575fbc1c664e">10337</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_MUTEDETIE               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10338"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bce2334c9381068661356c84b947507">10338</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_WCKCFGIE                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10339"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae0ddbd32ec7f069219827247614454f9">10339</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_FREQIE                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10340"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16c51a8eacd28e521cf3da6d3a427a32">10340</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_CNRDYIE                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10341"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5aef4af228a1ce820c6d83615aa5cd5c">10341</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_AFSDETIE                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ac59347c7f574af79b586a793b2160f">10342</a></span>&#160;<span class="preprocessor">#define  SAI_xIMR_LFSDETIE                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SAI_xSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10345"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac935e26343913d548d1fa4a1d53d37df">10345</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_OVRUDR                   ((uint32_t)0x00000001)         </span></div><div class="line"><a name="l10346"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92f97a8a22c3301d76e3704fb70d1234">10346</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_MUTEDET                  ((uint32_t)0x00000002)         </span></div><div class="line"><a name="l10347"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac85199d384ead397bc7e5874b948e798">10347</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_WCKCFG                   ((uint32_t)0x00000004)         </span></div><div class="line"><a name="l10348"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5530f57526edd6dc0d2774042f8f5cc">10348</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FREQ                     ((uint32_t)0x00000008)         </span></div><div class="line"><a name="l10349"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59176cbf38a7bf9913215ca9cc716da7">10349</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_CNRDY                    ((uint32_t)0x00000010)         </span></div><div class="line"><a name="l10350"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5acc2e10428061bed46dc98ae7aa7f31">10350</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_AFSDET                   ((uint32_t)0x00000020)         </span></div><div class="line"><a name="l10351"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2d45adbe2be27461e25ecbf736e0500">10351</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_LFSDET                   ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l10353"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59818375f1cff9c6f6f7236282786e05">10353</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL                     ((uint32_t)0x00070000)         </span></div><div class="line"><a name="l10354"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga997ab54aae94ba235453fdfabd9d87ce">10354</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_0                   ((uint32_t)0x00010000)         </span></div><div class="line"><a name="l10355"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga506ef457d3e6a1b29c0d2d823574d30a">10355</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_1                   ((uint32_t)0x00020000)         </span></div><div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09ba36509d0ee8a339bd65002529fe5d">10356</a></span>&#160;<span class="preprocessor">#define  SAI_xSR_FLVL_2                   ((uint32_t)0x00030000)         </span></div><div class="line"><a name="l10358"></a><span class="lineno">10358</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xCLRFR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2055a162a6d48320dd850efe26666986">10359</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_COVRUDR               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fc93014165f8d5f1543f08ee91602b8">10360</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CMUTEDET              ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac253542238f77deb2ea84843653cb06b">10361</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CWCKCFG               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6594324f23f4ead6abc8fec3b94e4606">10362</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CFREQ                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef77e53ee176c9ba61416ca5503ac717">10363</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CCNRDY                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10364"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dc76390a8daf386c8932b54957a6569">10364</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CAFSDET               ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10365"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf27f000890347520975d00db031f8998">10365</a></span>&#160;<span class="preprocessor">#define  SAI_xCLRFR_CLFSDET               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SAI_xDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10368"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa01089cc7783e04655bd5cfbf25c6f52">10368</a></span>&#160;<span class="preprocessor">#define  SAI_xDR_DATA                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10369"></a><span class="lineno">10369</span>&#160;</div><div class="line"><a name="l10370"></a><span class="lineno">10370</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10373"></a><span class="lineno">10373</span>&#160;<span class="comment">/*                              SPDIF-RX Interface                            */</span></div><div class="line"><a name="l10374"></a><span class="lineno">10374</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10375"></a><span class="lineno">10375</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;<span class="comment">/********************  Bit definition for SPDIFRX_CR register  *******************/</span></div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_SPDIFEN                  ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_RXDMAEN                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_RXSTEO                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_DRFMT                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_PMSK                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10382"></a><span class="lineno">10382</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_VMSK                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10383"></a><span class="lineno">10383</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_CUMSK                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10384"></a><span class="lineno">10384</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_PTMSK                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10385"></a><span class="lineno">10385</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_CBDMAEN                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10386"></a><span class="lineno">10386</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_CHSEL                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10387"></a><span class="lineno">10387</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_NBTR                     ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_WFA                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;<span class="preprocessor">#define  SPDIFRX_CR_INSEL                    ((uint32_t)0x00070000)        </span></div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_IMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_RXNEIE                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_CSRNEIE                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_PERRIE                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_OVRIE                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10396"></a><span class="lineno">10396</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_SBLKIE                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10397"></a><span class="lineno">10397</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_SYNCDIE                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10398"></a><span class="lineno">10398</span>&#160;<span class="preprocessor">#define  SPDIFRX_IMR_IFEIE                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10400"></a><span class="lineno">10400</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10401"></a><span class="lineno">10401</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_RXNE                   ((uint32_t)0x00000001)       </span></div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_CSRNE                  ((uint32_t)0x00000002)       </span></div><div class="line"><a name="l10403"></a><span class="lineno">10403</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_PERR                   ((uint32_t)0x00000004)       </span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_OVR                    ((uint32_t)0x00000008)       </span></div><div class="line"><a name="l10405"></a><span class="lineno">10405</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_SBD                    ((uint32_t)0x00000010)       </span></div><div class="line"><a name="l10406"></a><span class="lineno">10406</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_SYNCD                  ((uint32_t)0x00000020)       </span></div><div class="line"><a name="l10407"></a><span class="lineno">10407</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_FERR                   ((uint32_t)0x00000040)       </span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_SERR                   ((uint32_t)0x00000080)       </span></div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_TERR                   ((uint32_t)0x00000100)       </span></div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="preprocessor">#define  SPDIFRX_SR_WIDTH5                 ((uint32_t)0x7FFF0000)       </span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;<span class="preprocessor">#define  SPDIFRX_IFCR_PERRCF               ((uint32_t)0x00000004)       </span></div><div class="line"><a name="l10414"></a><span class="lineno">10414</span>&#160;<span class="preprocessor">#define  SPDIFRX_IFCR_OVRCF                ((uint32_t)0x00000008)       </span></div><div class="line"><a name="l10415"></a><span class="lineno">10415</span>&#160;<span class="preprocessor">#define  SPDIFRX_IFCR_SBDCF                ((uint32_t)0x00000010)       </span></div><div class="line"><a name="l10416"></a><span class="lineno">10416</span>&#160;<span class="preprocessor">#define  SPDIFRX_IFCR_SYNCDCF              ((uint32_t)0x00000020)       </span></div><div class="line"><a name="l10418"></a><span class="lineno">10418</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b00 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_DR                    ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l10420"></a><span class="lineno">10420</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_PE                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l10421"></a><span class="lineno">10421</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_V                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l10422"></a><span class="lineno">10422</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_U                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l10423"></a><span class="lineno">10423</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_C                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l10424"></a><span class="lineno">10424</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR0_PT                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l10426"></a><span class="lineno">10426</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b01 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10427"></a><span class="lineno">10427</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_DR                    ((uint32_t)0xFFFFFF00)        </span></div><div class="line"><a name="l10428"></a><span class="lineno">10428</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_PT                    ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l10429"></a><span class="lineno">10429</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_C                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10430"></a><span class="lineno">10430</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_U                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10431"></a><span class="lineno">10431</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_V                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_PE                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10434"></a><span class="lineno">10434</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DR register  (DRFMT = 0b10 case) *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10435"></a><span class="lineno">10435</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_DRNL1                 ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;<span class="preprocessor">#define  SPDIFRX_DR1_DRNL2                 ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_CSR register   *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10439"></a><span class="lineno">10439</span>&#160;<span class="preprocessor">#define  SPDIFRX_CSR_USR                     ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l10440"></a><span class="lineno">10440</span>&#160;<span class="preprocessor">#define  SPDIFRX_CSR_CS                      ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;<span class="preprocessor">#define  SPDIFRX_CSR_SOB                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPDIFRX_DIR register    *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="preprocessor">#define  SPDIFRX_DIR_THI                 ((uint32_t)0x000013FF)        </span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;<span class="preprocessor">#define  SPDIFRX_DIR_TLO                 ((uint32_t)0x1FFF0000)        </span></div><div class="line"><a name="l10446"></a><span class="lineno">10446</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l10447"></a><span class="lineno">10447</span>&#160;</div><div class="line"><a name="l10448"></a><span class="lineno">10448</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10449"></a><span class="lineno">10449</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10450"></a><span class="lineno">10450</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l10451"></a><span class="lineno">10451</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l10454"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf125c56eeb40163b617c9fb6329da67f">10454</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span></div><div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa82b7689b02f54318d3f629d70b85098">10455</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd149efb1d6062f37165ac01268a875e">10456</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span></div><div class="line"><a name="l10458"></a><span class="lineno">10458</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga316271d0147b22c6267fc563d4c24424">10459</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf27847573683f91dbfe387a2571b514f">10460</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbb618f32aef2970fd8b8b285f7b4118">10461</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10462"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1f362c1d228156c50639d79b9be99c9b">10462</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span></div><div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">10464</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span></div><div class="line"><a name="l10465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab532dbf366c3fb731488017b0a794151">10465</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span></div><div class="line"><a name="l10466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">10466</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l10468"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad124bd76f6543497c90372e182ec48a2">10468</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l10469"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">10469</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span></div><div class="line"><a name="l10471"></a><span class="lineno">10471</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d917a4fdc7442e270c2c727df78b819">10472</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10475"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">10475</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span></div><div class="line"><a name="l10477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">10477</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span></div><div class="line"><a name="l10478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5797a389fecf611dccd483658b822fa">10478</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span></div><div class="line"><a name="l10479"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f5457b48feda0056466e5c380c44373">10479</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l10481"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b037f34e297f38d56b14d46d008ef58">10481</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10482"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4118c9200bae6732764f6c87a0962a9">10482</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10483"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">10483</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l10484"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad560080c3e7ab5aeafe151dafcc64368">10484</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span></div><div class="line"><a name="l10485"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">10485</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l10486"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">10486</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l10487"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87422225274de986e7abe6b2a91a79c5">10487</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span></div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">10490</a></span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span></div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">10493</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10496"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d20abddfc99835a2954eda5899f6db1">10496</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31a482ff36bde1df56ab603c864c4066">10499</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1075c96b5818b0500d5cce231ace89cf">10502</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10504"></a><span class="lineno">10504</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga407ab1e46a80426602ab36e86457da26">10505</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10507"></a><span class="lineno">10507</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27e45eea9ce17b7251f10ea763180690">10508</a></span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">10511</a></span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l10513"></a><span class="lineno">10513</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">10514</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga801fe27f7175a308d56776db19776c93">10515</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa90cd50ae364b992ca8ccab319eb5513">10516</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span></div><div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">10517</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga948072d8a6db53d0c377944523a4b15a">10519</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51e2cb99cf325bb32c8910204b1507db">10520</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span></div><div class="line"><a name="l10521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">10521</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span></div><div class="line"><a name="l10522"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93825036eceb86872e2ca179c63163ec">10522</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span></div><div class="line"><a name="l10523"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2025aa63b595bfccc747b99caec8799">10523</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span></div><div class="line"><a name="l10525"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe9600da3e751118d49ea14ce44e91b9">10525</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">10526</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">10527</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l10528"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa16b4c4037cf974162a591aea753fc21">10528</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10531"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">10531</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l10533"></a><span class="lineno">10533</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10534"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">10534</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">10535</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10536"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">10536</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">10537</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">10538</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">10539</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10540"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">10540</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa550641dc6aa942e1b524ad0e557a284">10541</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">10542</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">10543</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">10544</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">10545</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga908feb4957f48390bc2fc0bde47ac784">10546</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad2f52b50765fa449dcfabc39b099796">10547</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l10548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62b9e38be5956dde69049154facc62fd">10548</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7916c47ee972376a0eaee584133ca36d">10549</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1497b46f9a906001dabb7d7604f6c05">10550</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga85f46f873ca5fe91a1e8206d157b9446">10551</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4624f95c5224c631f99571b5454acd86">10552</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44bf9f7321d65a3effd2df469a58a464">10553</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19b374518e813f7a1ac4aec3b24b7517">10554</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">10555</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5df3c10c37285faedb2d853aea4e63dc">10556</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">10557</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l10559"></a><span class="lineno">10559</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44708c45f675cf065f1c7fc9311d6e43">10560</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">10561</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4d128bee8a97ae9971d42f844d2e297">10562</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">10563</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9628d77973f35d628924172831b029f8">10564</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2513d040c7695b152b0b423ad6f5c81e">10565</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">10566</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa27fe45ef7461caf704186630b26a196">10567</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga527e1f9cd295845d5be9975cf26bae7e">10568</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">10569</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc5518c07e39dc1f91603737d1a7180b">10570</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2990db729fb017dfd659dc6cf8823761">10571</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">10572</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l10574"></a><span class="lineno">10574</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">10575</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l10576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">10576</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23f5a8c06e289522af0a679b08bdb014">10577</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7b4cc63338fe72abd76e5b399c47379b">10578</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l10579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e02e525dc6ca1bb294b174e7391753d">10579</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">10580</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">10581</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l10582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d541aea02974c03bd8a8426125c35ff">10582</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6398bd3e8312eea3b986ab59b80b466">10583</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4194bed51eb4a951a58a5d4062ba978f">10584</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga947e5da36c9eeca0b48f3356067dff00">10585</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad63b504f02ea0b1e5ec48962799fde88">10586</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">10587</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">10588</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9cf28de8489fee023ea353df0e13fa7">10589</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga04d50028fc671494508aecb04e727102">10590</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l10591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03a602b975ce16ef03083947aded0172">10591</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">10592</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga11e1d67150fad62dc1ca7783f3a19372">10593</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbc23fa1c153a9e5216baeef7922e412">10594</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a1988093a6df087ebb8ff41a51962da">10595</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafa9da7d15902e6f94b79968a07250696">10596</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l10597"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad73b7c7d480d2d71613995cfecc59138">10597</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a19dd3039888ebdc40b2406be400749">10598</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">10601</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l10603"></a><span class="lineno">10603</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fc0d1e12c55398e2881fe917672da25">10604</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l10606"></a><span class="lineno">10606</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10608"></a><span class="lineno">10608</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l10609"></a><span class="lineno">10609</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10610"></a><span class="lineno">10610</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10611"></a><span class="lineno">10611</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga97602d8ded14bbd2c1deadaf308755a3">10612</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2616a10f5118cdc68fbdf0582481e124">10613</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">10614</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga261af22667719a32b3ce566c1e261936">10616</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div><div class="line"><a name="l10617"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa364b123cf797044094cc229330ce321">10617</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45e93d18c8966964ed1926d5ca87ef46">10618</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga28b823d564e9d90150bcc6744b4ed622">10619</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">10621</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">10622</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5f154374b58c0234f82ea326cb303a1e">10623</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e236047e05106cf1ba7929766311382">10624</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ffecf774b84a8cdc11ab1f931791883">10625</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">10626</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l10627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga57072f13c2e54c12186ae8c5fdecb250">10627</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">10628</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga378953916b7701bd49f063c0366b703f">10629</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div><div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43608d3c2959fc9ca64398d61cbf484e">10630</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l10632"></a><span class="lineno">10632</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf23c590d98279634af05550702a806da">10633</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3eee671793983a3bd669c9173b2ce210">10634</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span></div><div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae94612b95395eff626f5f3d7d28352dd">10635</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf18705567de7ab52a62e5ef3ba27418b">10636</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">10637</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23f683a1252ccaf625cae1a978989b2c">10638</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span></div><div class="line"><a name="l10640"></a><span class="lineno">10640</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10641"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40e14de547aa06864abcd4b0422d8b48">10641</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l10642"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">10642</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l10643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">10643</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span></div><div class="line"><a name="l10644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13d3292e963499c0e9a36869909229e6">10644</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l10645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69e543fa9584fd636032a3ee735f750b">10645</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l10646"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabaa043349833dc7b8138969c64f63adf">10646</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span></div><div class="line"><a name="l10647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa8d902302c5eb81ce4a57029de281232">10647</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l10648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3498df67729ae048dc5f315ef7c16bf">10648</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">10651</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10654"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae968658ab837800723eafcc21af10247">10654</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10657"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a01a578c2c7bb4e587a8f1610843181">10657</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c69dc721e89e40056999b64572dff09">10660</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c362b3d703698a7891f032f6b29056f">10663</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div><div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">10665</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div><div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa20ad624085d2e533eea3662cb03d8fa">10666</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadf6e940d195fa1633cb1b23414f00412">10667</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">10669</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div><div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a822a80be3a51524b42491248f8031f">10671</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafeba0a45703463dfe05334364bdacbe8">10672</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l10673"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0142a3667f59bce9bae80d31e88a124a">10673</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l10675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66a29efc32a31f903e89b7ddcd20857b">10675</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l10677"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf09fd11f6f97000266b30b015bf2cb68">10677</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div><div class="line"><a name="l10678"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga421c94680ee8a2583419e2b0c89e995e">10678</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10679"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80c398b9e79fcc61a497f9d7dd910352">10679</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10681"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">10681</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l10682"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae99763414b3c2f11fcfecb1f93eb6701">10682</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx) || defined(STM32F446xx)</span></div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_ASTRTEN                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;</div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div><div class="line"><a name="l10688"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga406ce88b2580a421f5b28bdbeb303543">10688</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l10689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d6d4136a5ae12f9bd5940324282355a">10689</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l10690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25669c3686c0c577d2d371ac09200ff0">10690</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l10692"></a><span class="lineno">10692</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10693"></a><span class="lineno">10693</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10694"></a><span class="lineno">10694</span>&#160;<span class="comment">/*                                 SYSCFG                                     */</span></div><div class="line"><a name="l10695"></a><span class="lineno">10695</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l10696"></a><span class="lineno">10696</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l10697"></a><span class="lineno">10697</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span>  </div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c05039ec67573c00da29f58b914f258">10698</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE          ((uint32_t)0x00000007) </span></div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga30d5f406535f94faea2e7f924d50201b">10699</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0        ((uint32_t)0x00000001) </span></div><div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5d76e8b4d801b35c31ef352b33407be">10700</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1        ((uint32_t)0x00000002) </span></div><div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42eb2e54640311449d074871dc352819">10701</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_2        ((uint32_t)0x00000004) </span></div><div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd7765535faf23de1a7038d97d44f014">10703</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_FB_MODE           ((uint32_t)0x00000100) </span></div><div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5fc9935984aa2d506eb568944cf4a45f">10705</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC           ((uint32_t)0x00000C00) </span></div><div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga276499965fb1684630220852279130a1">10706</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_0         ((uint32_t)0x00000400) </span></div><div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bb96fd21495e6aed7dee995c6e2bb47">10707</a></span>&#160;<span class="preprocessor">#define SYSCFG_MEMRMP_SWP_FMC_1         ((uint32_t)0x00000800) </span></div><div class="line"><a name="l10710"></a><span class="lineno">10710</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae44bae7ffc1cdebd5efbefbf679881df">10711</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADCxDC2              ((uint32_t)0x00070000) </span></div><div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69d0997434d521e50c9e7339d268482e">10712</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC1DC2              ((uint32_t)0x00010000) </span></div><div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2da0bee4d174489ae10478531aee6ee">10713</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC2DC2              ((uint32_t)0x00020000) </span></div><div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa6d0af481dc291ff0419926ec1044bf5">10714</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_ADC3DC2              ((uint32_t)0x00040000) </span></div><div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9d8ca35cdab213cb2400c49434de326">10716</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_MII_RMII_SEL         ((uint32_t)0x00800000) </span></div><div class="line"><a name="l10717"></a><span class="lineno">10717</span>&#160;<span class="preprocessor"></span><span class="comment">/* Old MII_RMII_SEL bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf7af9191fbf95433bc0a76454118ce9">10718</a></span>&#160;<span class="preprocessor">#define SYSCFG_PMC_MII_RMII             SYSCFG_PMC_MII_RMII_SEL</span></div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;</div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div><div class="line"><a name="l10721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75b70d07448c3037234bc2abb8e3d884">10721</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0            ((uint16_t)0x000F) </span></div><div class="line"><a name="l10722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">10722</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l10723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">10723</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2            ((uint16_t)0x0F00) </span></div><div class="line"><a name="l10724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">10724</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3            ((uint16_t)0xF000) </span></div><div class="line"><a name="l10728"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">10728</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10729"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf43c9ef6b61e39655cbe969967c79a69">10729</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l10730"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga861a4d7b48ffd93997267baaad12fd51">10730</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l10731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">10731</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">10732</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa897f1ac8311e57339eaf7813239eaf4">10733</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF         ((uint16_t)0x0005) </span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">10734</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PG         ((uint16_t)0x0006) </span></div><div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga766d0bf3501e207b0baa066cf756688f">10735</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH         ((uint16_t)0x0007) </span></div><div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacfc4b69ff5f5d9b35bf01f26d6aa4e60">10736</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PI         ((uint16_t)0x0008) </span></div><div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e700a5f59f337d03c187fa0362b7e25">10737</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PJ         ((uint16_t)0x0009) </span></div><div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bc647540eb5508cb2ab48912d8109d6">10738</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PK         ((uint16_t)0x000A) </span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">10743</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19a11fce288d19546c76257483e0dcb6">10744</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae45a8c814b13fa19f157364dc715c08a">10745</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93cb136eaf357affc4a28a8d423cabbb">10746</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f5c3d1e914af78112179a13e9c736d6">10747</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43ea410456aa31dfe6ec4889de62428b">10748</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF         ((uint16_t)0x0050) </span></div><div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9118efcafa89eeada012ff5ab98387d">10749</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PG         ((uint16_t)0x0060) </span></div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ac69d7f391e837d8e8adce27704d87d">10750</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH         ((uint16_t)0x0070) </span></div><div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga010784c7bdee3c742b48c500ee52e223">10751</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PI         ((uint16_t)0x0080) </span></div><div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1232102a76f0a0ccb0324f44e64f4319">10752</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PJ         ((uint16_t)0x0090) </span></div><div class="line"><a name="l10753"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabeafb8444f108af88702f80fb2e4e8b7">10753</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PK         ((uint16_t)0x00A0) </span></div><div class="line"><a name="l10758"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">10758</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10759"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">10759</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB         ((uint16_t)0x0100) </span></div><div class="line"><a name="l10760"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga03ce7faaf56aa9efcc74af65619e275e">10760</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC         ((uint16_t)0x0200) </span></div><div class="line"><a name="l10761"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">10761</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD         ((uint16_t)0x0300) </span></div><div class="line"><a name="l10762"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3f2b7465d81745f7a772e7689a29618">10762</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PE         ((uint16_t)0x0400) </span></div><div class="line"><a name="l10763"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab538769f1da056b3f57fb984adeef252">10763</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF         ((uint16_t)0x0500) </span></div><div class="line"><a name="l10764"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">10764</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PG         ((uint16_t)0x0600) </span></div><div class="line"><a name="l10765"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">10765</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH         ((uint16_t)0x0700) </span></div><div class="line"><a name="l10766"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00bc1224b7bfd46dcec32676a601de51">10766</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PI         ((uint16_t)0x0800) </span></div><div class="line"><a name="l10767"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53128c2b1f3e639d35a1f8e631fa2c13">10767</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PJ         ((uint16_t)0x0900) </span></div><div class="line"><a name="l10768"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a107628f66d66e8df22fd6811a345bd">10768</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PK         ((uint16_t)0x0A00) </span></div><div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga45ed24773c389f4477944c2c43d106c0">10773</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga652183838bb096717551bf8a1917c257">10774</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB         ((uint16_t)0x1000) </span></div><div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">10775</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC         ((uint16_t)0x2000) </span></div><div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga205440ffa174509d57c2b6a1814f8202">10776</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD         ((uint16_t)0x3000) </span></div><div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">10777</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PE         ((uint16_t)0x4000) </span></div><div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">10778</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF         ((uint16_t)0x5000) </span></div><div class="line"><a name="l10779"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">10779</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PG         ((uint16_t)0x6000) </span></div><div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae49def2961bf528448a4fbb4aa9c9d94">10780</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH         ((uint16_t)0x7000) </span></div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga337e37f58e8710ea8305a16c08e390b9">10781</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PI         ((uint16_t)0x8000) </span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdad8f490346214ec7b3d61b4ea1c7ad">10782</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PJ         ((uint16_t)0x9000) </span></div><div class="line"><a name="l10783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c1bc7d66cef7e2c38001e533b5a2cb3">10783</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PK         ((uint16_t)0xA000) </span></div><div class="line"><a name="l10785"></a><span class="lineno">10785</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2a57b4872977812e60d521268190e1e">10786</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4            ((uint16_t)0x000F) </span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">10787</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">10788</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6            ((uint16_t)0x0F00) </span></div><div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga638ea3bb014752813d064d37b3388950">10789</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7            ((uint16_t)0xF000) </span></div><div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51147f1747daf48dbcfad03285ae8889">10793</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga917aeb0df688d6b34785085fc85d9e47">10794</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga14ac312beeb19d3bb34a552546477613">10795</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec62164e18d1b525e8272169b1efe642">10796</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac1d2292b6a856a8a71d82f595b580b9b">10797</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">10798</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF         ((uint16_t)0x0005) </span></div><div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5aad8ed8589e28677332ea0b200617b">10799</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PG         ((uint16_t)0x0006) </span></div><div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga339f8994c317190a387a96b857aa79d0">10800</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH         ((uint16_t)0x0007) </span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad36a509bf6deabd5446a07c20964f83">10801</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PI         ((uint16_t)0x0008) </span></div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d44847f15e222328912aa17c89011ba">10802</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PJ         ((uint16_t)0x0009) </span></div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga725442e7062a50081e6cde9824ef8dda">10803</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PK         ((uint16_t)0x000A) </span></div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">10808</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10809"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90a3f610234dfa13f56e72c76a12be74">10809</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">10810</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eea392f1530c7cb794a63d04e268a70">10811</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">10812</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">10813</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF         ((uint16_t)0x0050) </span></div><div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d78839e577ab90090abcdcff88e18c8">10814</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PG         ((uint16_t)0x0060) </span></div><div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a06842a64138b5010186d980cb594f9">10815</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH         ((uint16_t)0x0070) </span></div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f3c4ebe4d750f89465acd067ab0ee30">10816</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PI         ((uint16_t)0x0080) </span></div><div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab46385d25f48fdde97f44899f2b4e575">10817</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PJ         ((uint16_t)0x0090) </span></div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3dacedcac988ae8fdf497c8ffcd4abd6">10818</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PK         ((uint16_t)0x00A0) </span></div><div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">10823</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">10824</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB         ((uint16_t)0x0100) </span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga53d8745705d5eb84c70a8554f61d59ac">10825</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC         ((uint16_t)0x0200) </span></div><div class="line"><a name="l10826"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26c97cdece451441e49120e754020cdc">10826</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD         ((uint16_t)0x0300) </span></div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga804218f2dd83c72e672143ec4f283ad3">10827</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PE         ((uint16_t)0x0400) </span></div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0d36de53e52c8a4c7991513fec326df6">10828</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF         ((uint16_t)0x0500) </span></div><div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga278997204184bfe7c951c1da327e6fb5">10829</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PG         ((uint16_t)0x0600) </span></div><div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga283486dccd660fbf830e8c44b0161a63">10830</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH         ((uint16_t)0x0700) </span></div><div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4222e7d9ed672ea2de3a038c23f9566b">10831</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PI         ((uint16_t)0x0800) </span></div><div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb3cdd7a752a460390d6ac94674d1ba0">10832</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PJ         ((uint16_t)0x0900) </span></div><div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49f0361d9e37199eea2e73bb113b7a48">10833</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PK         ((uint16_t)0x0A00) </span></div><div class="line"><a name="l10838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">10838</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab18d324986b18858f901febbcc2a57b7">10839</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB         ((uint16_t)0x1000) </span></div><div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9f53618d9cf13af2b2ecf191da8595a">10840</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC         ((uint16_t)0x2000) </span></div><div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">10841</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD         ((uint16_t)0x3000) </span></div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90d097c1b5cbb62dc86327604907dcd4">10842</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PE         ((uint16_t)0x4000) </span></div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf2c3a661be3569fffe11515e37de1e4">10843</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF         ((uint16_t)0x5000) </span></div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga987bc0488e57b14b0a98e4952df2b539">10844</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PG         ((uint16_t)0x6000) </span></div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0ce56e15f4eb86a3e262deaa845cb99">10845</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH         ((uint16_t)0x7000) </span></div><div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae68ca6758cf36232dd5ac63afae97cbc">10846</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PI         ((uint16_t)0x8000) </span></div><div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa22fad11dd80a70bfb0a91f56ff0e416">10847</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PJ         ((uint16_t)0x9000) </span></div><div class="line"><a name="l10848"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac51ba73786abb388c733ee96ee024de7">10848</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PK         ((uint16_t)0xA000) </span></div><div class="line"><a name="l10850"></a><span class="lineno">10850</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">10851</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8            ((uint16_t)0x000F) </span></div><div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga002462e4c233adc6dd502de726994575">10852</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9            ((uint16_t)0x00F0) </span></div><div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">10853</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10           ((uint16_t)0x0F00) </span></div><div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">10854</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11           ((uint16_t)0xF000) </span></div><div class="line"><a name="l10859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1c6843a871f1a06ca25c0de50048b10">10859</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">10860</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB         ((uint16_t)0x0001) </span></div><div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaba0d34ff57632d7753981404cef548e2">10861</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC         ((uint16_t)0x0002) </span></div><div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa15260ba354dee354f0a71e7913009c3">10862</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD         ((uint16_t)0x0003) </span></div><div class="line"><a name="l10863"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga185287204b8cead31d3760f65c5ca19d">10863</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PE         ((uint16_t)0x0004) </span></div><div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga425e41001af4b205b8fbfba723572a81">10864</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF         ((uint16_t)0x0005) </span></div><div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ecc7a12103b805da045093eb626614d">10865</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PG         ((uint16_t)0x0006) </span></div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">10866</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH         ((uint16_t)0x0007) </span></div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0b679636c97041f5584012c78f6d7a3">10867</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PI         ((uint16_t)0x0008) </span></div><div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga94bb21b628890c9cec186f42c7ead755">10868</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PJ         ((uint16_t)0x0009) </span></div><div class="line"><a name="l10873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">10873</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA         ((uint16_t)0x0000) </span></div><div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa9271cbc1ed09774a5fef4b379cab260">10874</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB         ((uint16_t)0x0010) </span></div><div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1cc355176941881870c620c0837cab48">10875</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC         ((uint16_t)0x0020) </span></div><div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75af3c7a94cfc78361c94b054f9fe064">10876</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD         ((uint16_t)0x0030) </span></div><div class="line"><a name="l10877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafce176ef4b389251dadb98d9f59f8fe6">10877</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PE         ((uint16_t)0x0040) </span></div><div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76ef2422b4d021d0cc038cb6325ed311">10878</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF         ((uint16_t)0x0050) </span></div><div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">10879</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PG         ((uint16_t)0x0060) </span></div><div class="line"><a name="l10880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31fdedc4a90328881fe8817f4eef61b2">10880</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH         ((uint16_t)0x0070) </span></div><div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cd8a0da1b9ede601094f6c651a499e4">10881</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PI         ((uint16_t)0x0080) </span></div><div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga344339c633d16052647ab51a275922fa">10882</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PJ         ((uint16_t)0x0090) </span></div><div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25acdbb9e916c440c41a060d861130ee">10887</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">10888</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB        ((uint16_t)0x0100) </span></div><div class="line"><a name="l10889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga62d2b81d49e30ab4fe96572be5da8484">10889</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC        ((uint16_t)0x0200) </span></div><div class="line"><a name="l10890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab3553c540cd836d465824939c2e3b79">10890</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD        ((uint16_t)0x0300) </span></div><div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">10891</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PE        ((uint16_t)0x0400) </span></div><div class="line"><a name="l10892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga09ed841a11367cda67c7a416ed6d9b99">10892</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF        ((uint16_t)0x0500) </span></div><div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6dff840a6986b440e7633a3671ce57cc">10893</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PG        ((uint16_t)0x0600) </span></div><div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga791e7d2bd23ae969540e5509c6718255">10894</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH        ((uint16_t)0x0700) </span></div><div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8bee76cf4bed88ff7b51145393b2cd19">10895</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PI        ((uint16_t)0x0800) </span></div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59606bc6eef1b380640138cffd98979b">10896</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PJ        ((uint16_t)0x0900) </span></div><div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ca8a85d4512677eff6ed2aac897a366">10901</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">10902</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB        ((uint16_t)0x1000) </span></div><div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">10903</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC        ((uint16_t)0x2000) </span></div><div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a69d636cda0352da0982c54f582787d">10904</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD        ((uint16_t)0x3000) </span></div><div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44affe06868a0490f8d0cbbba51ff412">10905</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PE        ((uint16_t)0x4000) </span></div><div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga66fb050835077047b576b3a510700d64">10906</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF        ((uint16_t)0x5000) </span></div><div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">10907</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PG        ((uint16_t)0x6000) </span></div><div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa58cfe5d03072c259582ba8fefa322bf">10908</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH        ((uint16_t)0x7000) </span></div><div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafadb14df8764208abeeaf6197489f1b4">10909</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PI        ((uint16_t)0x8000) </span></div><div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8543b917331198709a24b7187dfb754f">10910</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PJ        ((uint16_t)0x9000) </span></div><div class="line"><a name="l10912"></a><span class="lineno">10912</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">10913</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12           ((uint16_t)0x000F) </span></div><div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">10914</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13           ((uint16_t)0x00F0) </span></div><div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabde06df3ec6e357374820a5a615991aa">10915</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14           ((uint16_t)0x0F00) </span></div><div class="line"><a name="l10916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd325c27cff1ae3de773d5e205a33f4e">10916</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15           ((uint16_t)0xF000) </span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">10920</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8b00a462533a83c75c588340a2fa710">10921</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB        ((uint16_t)0x0001) </span></div><div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d27668b1fa6b1accde06aa144faa970">10922</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC        ((uint16_t)0x0002) </span></div><div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">10923</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD        ((uint16_t)0x0003) </span></div><div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga102ee111e27fd67228c169836dd0849e">10924</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PE        ((uint16_t)0x0004) </span></div><div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad9785209e7e13fcf9c4f82d57bae0837">10925</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF        ((uint16_t)0x0005) </span></div><div class="line"><a name="l10926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c78af5f130089bec32d6f782288765c">10926</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PG        ((uint16_t)0x0006) </span></div><div class="line"><a name="l10927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b7baa5b844b78d3e05326607b2910a6">10927</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH        ((uint16_t)0x0007) </span></div><div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58b0a128e5f877059ee8ca447e0baf64">10928</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PI        ((uint16_t)0x0008) </span></div><div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec7d68aea236bccd244e00c3fced03c4">10929</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PJ        ((uint16_t)0x0009) </span></div><div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0514aaa894c9be44ba47c1346756f90b">10934</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">10935</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB        ((uint16_t)0x0010) </span></div><div class="line"><a name="l10936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">10936</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC        ((uint16_t)0x0020) </span></div><div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabed530f628b3c37281f7a583af1cdb3c">10937</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD        ((uint16_t)0x0030) </span></div><div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7dc5424bf39509a989464a81ec0714da">10938</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PE        ((uint16_t)0x0040) </span></div><div class="line"><a name="l10939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf4c995587d7bae6436e6793b8214627">10939</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF        ((uint16_t)0x0050) </span></div><div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">10940</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PG        ((uint16_t)0x0060) </span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61214ec3d87450f54b959aab49ea65b6">10941</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH        ((uint16_t)0x0070) </span></div><div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae849a9a49305e7d6cbdf64843f689fe8">10942</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PI        ((uint16_t)0x0008) </span></div><div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab24991447f0782993e757f4b40f9a240">10943</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PJ        ((uint16_t)0x0009) </span></div><div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ad140a68e3e4e0406a182a504679ea9">10948</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">10949</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB        ((uint16_t)0x0100) </span></div><div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ca668cdd447acb1740566f46de5eb19">10950</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC        ((uint16_t)0x0200) </span></div><div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">10951</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD        ((uint16_t)0x0300) </span></div><div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c13c49f6d93865ba05361cd86fddabf">10952</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PE        ((uint16_t)0x0400) </span></div><div class="line"><a name="l10953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9df1ee6f60db93301acaa9220a591da9">10953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF        ((uint16_t)0x0500) </span></div><div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae8ae4d091bb2c7148188ef430734020a">10954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PG        ((uint16_t)0x0600) </span></div><div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga07b38f38fa3957c6bc45ef4282b58377">10955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH        ((uint16_t)0x0700) </span></div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7eac0e4606773207d17bae55b9c98c48">10956</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PI        ((uint16_t)0x0800) </span></div><div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63a22133144911fc2a0f2f4ba3169978">10957</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PJ        ((uint16_t)0x0900) </span></div><div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">10962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA        ((uint16_t)0x0000) </span></div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">10963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB        ((uint16_t)0x1000) </span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49778592caef3a176ee82c9b83e25148">10964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC        ((uint16_t)0x2000) </span></div><div class="line"><a name="l10965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac23e07d92a68cf7f8c3e58b479638885">10965</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD        ((uint16_t)0x3000) </span></div><div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefd64bc0ea005d03068f2e9b8f425944">10966</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PE        ((uint16_t)0x4000) </span></div><div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">10967</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF        ((uint16_t)0x5000) </span></div><div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">10968</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PG        ((uint16_t)0x6000) </span></div><div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga701c1065ec215a34329017bae69046c3">10969</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH        ((uint16_t)0x7000) </span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga10744f0cf063194bad45f820287ade46">10970</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PI        ((uint16_t)0x8000) </span></div><div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffa9c5da4a6103fc4e5bded02646de74">10971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PJ        ((uint16_t)0x9000) </span></div><div class="line"><a name="l10973"></a><span class="lineno">10973</span>&#160;<span class="preprocessor">#if defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l10974"></a><span class="lineno">10974</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_CFGR register  *****************/</span></div><div class="line"><a name="l10975"></a><span class="lineno">10975</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l10976"></a><span class="lineno">10976</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA         ((uint32_t)0x00000002) </span></div><div class="line"><a name="l10977"></a><span class="lineno">10977</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F412xG || STM32413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l10978"></a><span class="lineno">10978</span>&#160;</div><div class="line"><a name="l10979"></a><span class="lineno">10979</span>&#160;<span class="preprocessor">#if defined (STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l10980"></a><span class="lineno">10980</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  ****************/</span></div><div class="line"><a name="l10981"></a><span class="lineno">10981</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_CLL                ((uint32_t)0x00000001) </span></div><div class="line"><a name="l10982"></a><span class="lineno">10982</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_PVDL               ((uint32_t)0x00000004) </span></div><div class="line"><a name="l10983"></a><span class="lineno">10983</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F412xG || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l10984"></a><span class="lineno">10984</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span>  </div><div class="line"><a name="l10985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">10985</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD             ((uint32_t)0x00000001) </span></div><div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae16bcca9b727e68f11467b6b3dad6215">10986</a></span>&#160;<span class="preprocessor">#define SYSCFG_CMPCR_READY              ((uint32_t)0x00000100) </span></div><div class="line"><a name="l10988"></a><span class="lineno">10988</span>&#160;<span class="preprocessor">#if defined(STM32F413_423xx)</span></div><div class="line"><a name="l10989"></a><span class="lineno">10989</span>&#160;<span class="comment">/******************  Bit definition for SYSCFG_MCHDLYCR register  *****************/</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_BSCKSEL         ((uint32_t)0x00000001) </span></div><div class="line"><a name="l10991"></a><span class="lineno">10991</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_MCHDLY1EN       ((uint32_t)0x00000002) </span></div><div class="line"><a name="l10992"></a><span class="lineno">10992</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1D0SEL     ((uint32_t)0x00000004) </span></div><div class="line"><a name="l10993"></a><span class="lineno">10993</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1D2SEL     ((uint32_t)0x00000008) </span></div><div class="line"><a name="l10994"></a><span class="lineno">10994</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CK02SEL   ((uint32_t)0x00000010) </span></div><div class="line"><a name="l10995"></a><span class="lineno">10995</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CK13SEL   ((uint32_t)0x00000020) </span></div><div class="line"><a name="l10996"></a><span class="lineno">10996</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CFG       ((uint32_t)0x00000040) </span></div><div class="line"><a name="l10997"></a><span class="lineno">10997</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM1CKOSEL    ((uint32_t)0x00000080) </span></div><div class="line"><a name="l10998"></a><span class="lineno">10998</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_MCHDLY2EN       ((uint32_t)0x00000100) </span></div><div class="line"><a name="l10999"></a><span class="lineno">10999</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D0SEL     ((uint32_t)0x00000200) </span></div><div class="line"><a name="l11000"></a><span class="lineno">11000</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D2SEL     ((uint32_t)0x00000400) </span></div><div class="line"><a name="l11001"></a><span class="lineno">11001</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D4SEL     ((uint32_t)0x00000800) </span></div><div class="line"><a name="l11002"></a><span class="lineno">11002</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2D6SEL     ((uint32_t)0x00001000) </span></div><div class="line"><a name="l11003"></a><span class="lineno">11003</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK04SEL   ((uint32_t)0x00002000) </span></div><div class="line"><a name="l11004"></a><span class="lineno">11004</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK15SEL   ((uint32_t)0x00004000) </span></div><div class="line"><a name="l11005"></a><span class="lineno">11005</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK26SEL   ((uint32_t)0x00008000) </span></div><div class="line"><a name="l11006"></a><span class="lineno">11006</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CK37SEL   ((uint32_t)0x00010000) </span></div><div class="line"><a name="l11007"></a><span class="lineno">11007</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CFG       ((uint32_t)0x00020000) </span></div><div class="line"><a name="l11008"></a><span class="lineno">11008</span>&#160;<span class="preprocessor">#define SYSCFG_MCHDLYCR_DFSDM2CKOSEL    ((uint32_t)0x00040000) </span></div><div class="line"><a name="l11009"></a><span class="lineno">11009</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l11010"></a><span class="lineno">11010</span>&#160;</div><div class="line"><a name="l11011"></a><span class="lineno">11011</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11012"></a><span class="lineno">11012</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11013"></a><span class="lineno">11013</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l11014"></a><span class="lineno">11014</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11015"></a><span class="lineno">11015</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11016"></a><span class="lineno">11016</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">11017</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">11018</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">11019</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">11020</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">11021</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">11023</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div><div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">11024</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">11025</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11027"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">11027</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">11029</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div><div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga458d536d82aa3db7d227b0f00b36808f">11030</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">11031</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11033"></a><span class="lineno">11033</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">11034</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">11035</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">11036</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">11038</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3e55308e84106d6501201e66bd46ab6">11039</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11040"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">11040</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">11041</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">11043</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">11044</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae61f8d54923999fffb6db381e81f2b69">11045</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61467648a433bd887683b9a4760021fa">11046</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga769146db660b832f3ef26f892b567bd4">11047</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">11048</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">11049</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad644f2f4b26e46587abedc8d3164e56e">11050</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11052"></a><span class="lineno">11052</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">11053</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div><div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">11054</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa980a3121ab6cda5a4a42b959da8421e">11055</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga63847fc3c71f582403e6301b1229c3ed">11056</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11058"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">11058</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">11059</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb82212fcc89166a43ff97542da9182d">11060</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">11061</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">11063</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">11065</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">11066</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">11067</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11068"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafb5528381fb64ffbcc719de478391ae2">11068</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6082700946fc61a6f9d6209e258fcc14">11069</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11071"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">11071</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00b43cd09557a69ed10471ed76b228d8">11072</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf12f04862dbc92ca238d1518b27b16b">11073</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">11075</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">11076</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11078"></a><span class="lineno">11078</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">11079</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">11080</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">11081</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">11082</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">11083</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">11084</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">11085</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">11086</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">11087</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">11088</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">11089</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">11090</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">11091</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">11092</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">11093</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11095"></a><span class="lineno">11095</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">11096</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">11097</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">11098</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">11099</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">11100</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11101"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">11101</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">11102</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">11103</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">11104</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">11105</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">11106</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">11107</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">11110</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">11111</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">11112</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l11113"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">11113</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l11114"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">11114</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div><div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">11115</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span></div><div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">11116</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">11117</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span></div><div class="line"><a name="l11119"></a><span class="lineno">11119</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">11120</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l11121"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e4968b5500d58d1aebce888da31eb5d">11121</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga299207b757f31c9c02471ab5f4f59dbe">11122</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">11124</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">11125</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">11127</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">11128</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">11129</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac024f6b9972b940925ab5786ee38701b">11130</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">11132</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">11134</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l11135"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">11135</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11136"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">11136</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">11138</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabddbf508732039730125ab3e87e9d370">11139</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">11141</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbb68b91da16ffd509a6c7a2a397083c">11142</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11143"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaedb673b7e2c016191579de704eb842e4">11143</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11144"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">11144</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11146"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">11146</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;</div><div class="line"><a name="l11150"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">11150</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga05673358a44aeaa56daefca67341b29d">11151</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11152"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf42b75da9b2f127dca98b6ca616f7add">11152</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11154"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">11154</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l11155"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7dde4afee556d2d8d22885f191da65a6">11155</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11156"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga201491465e6864088210bccb8491be84">11156</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11157"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabaa55ab1e0109b055cabef579c32d67b">11157</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11158"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23da95530eb6d6451c7c9e451a580f42">11158</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11160"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">11160</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l11161"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">11161</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11162"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae861d74943f3c045421f9fdc8b966841">11162</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11164"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b942752d686c23323880ff576e7dffb">11164</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5d75acd7072f28844074702683d8493f">11165</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">11166</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga932148c784f5cbee4dfcafcbadaf0107">11167</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafece48b6f595ef9717d523fa23cea1e8">11168</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11170"></a><span class="lineno">11170</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2eabcc7e322b02c9c406b3ff70308260">11171</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">11172</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bed6648aad6e8d16196246b355452dc">11173</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6d8d2847058747ce23a648668ce4dba">11175</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga276fd2250d2b085b73ef51cb4c099d24">11176</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga52095cae524adb237339bfee92e8168a">11178</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga899b26ffa9c5f30f143306b8598a537f">11179</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91476ae2cc3449facafcad82569e14f8">11180</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20394da7afcada6c3fc455b05004cff5">11181</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4209d414df704ce96c54abb2ea2df66a">11183</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga294e216b50edd1c2f891143e1f971048">11185</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">11186</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6386ec77a3a451954325a1512d44f893">11187</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11189"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70dc197250c2699d470aea1a7a42ad57">11189</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11190"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">11190</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11192"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">11192</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l11193"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad866f52cce9ce32e3c0d181007b82de5">11193</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11194"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd97b1c86dd4953f3382fea317d165af">11194</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11195"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">11195</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11197"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">11197</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11199"></a><span class="lineno">11199</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l11200"></a><span class="lineno">11200</span>&#160;</div><div class="line"><a name="l11201"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">11201</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l11202"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga588513395cbf8be6f4749c140fbf811c">11202</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11203"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd27b9bdcc161c90dc1712074a66f29d">11203</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11205"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad218af6bd1de72891e1b85d582b766cd">11205</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l11206"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">11206</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11207"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26f92a3f831685d6df7ab69e68181849">11207</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11208"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">11208</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11209"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">11209</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11211"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">11211</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l11212"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80f7d206409bc551eab06819e17451e4">11212</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11213"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6690f5e98e02addd5e75643767c6d66">11213</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11215"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad51653fd06a591294d432385e794a19e">11215</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l11216"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">11216</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11217"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4dcc1562c0c017493e4ee6b32354e85">11217</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11218"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b96de7db8b71ac7e414f247b871a53c">11218</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11219"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25d0f55e5b751f2caed6a943f5682a09">11219</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11222"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">11222</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11223"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">11223</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11224"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga813056b3f90a13c4432aeba55f28957e">11224</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11225"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">11225</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11226"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76392a4d63674cd0db0a55762458f16c">11226</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11227"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3136c6e776c6066509d298b6a9b34912">11227</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11228"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a784649120eddec31998f34323d4156">11228</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11229"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga387de559d8b16b16f3934fddd2aa969f">11229</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11230"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">11230</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11231"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">11231</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11232"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">11232</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11233"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4029686d3307111d3f9f4400e29e4521">11233</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11234"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga940b041ab5975311f42f26d314a4b621">11234</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11235"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">11235</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11236"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga41b88bff3f38cec0617ce66fa5aef260">11236</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11239"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">11239</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11242"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefb85e4000ddab0ada67c5964810da35">11242</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11245"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gace50256fdecc38f641050a4a3266e4d9">11245</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11247"></a><span class="lineno">11247</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11248"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadcef8f28580e36cdfda3be1f7561afc7">11248</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span></div><div class="line"><a name="l11250"></a><span class="lineno">11250</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11251"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac927cc11eff415210dcf94657d8dfbe0">11251</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11253"></a><span class="lineno">11253</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">11254</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11256"></a><span class="lineno">11256</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e85064d37d387851e95c5c1f35315a1">11257</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11259"></a><span class="lineno">11259</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11260"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga15c9dd67a6701b5498926ae536773eca">11260</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11262"></a><span class="lineno">11262</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11263"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">11263</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">11264</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">11265</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f06a132eba960bd6cc972e3580d537c">11266</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae7868643a65285fc7132f040c8950f43">11267</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga503b44e30a5fb77c34630d1faca70213">11268</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">11269</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11270"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf7d418cbd0db89991522cb6be34a017e">11270</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac945c8bcf5567912a88eb2acee53c45b">11271</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">11273</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span></div><div class="line"><a name="l11274"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbd1736c8172e7cd098bb591264b07bf">11274</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11275"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga756df80ff8c34399435f52dca18e6eee">11275</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11277"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">11277</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11278"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">11278</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11279"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">11279</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11280"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">11280</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11281"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">11281</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11282"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">11282</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11284"></a><span class="lineno">11284</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11285"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">11285</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div><div class="line"><a name="l11286"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">11286</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11287"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a0185643c163930e30f0a1cf5fe364e">11287</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11288"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">11288</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11289"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga105f44ff18cbbd4ff4d60368c9184430">11289</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">11290</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">11292</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div><div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga677195c0b4892bb6717564c0528126a9">11293</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad427ba987877e491f7a2be60e320dbea">11294</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga369926f2a8ca5cf635ded9bb4619189c">11295</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">11296</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">11297</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11299"></a><span class="lineno">11299</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">11300</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l11302"></a><span class="lineno">11302</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2916847c3545c06578d7ba8c381a4c20">11303</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP                       ((uint16_t)0x00C0)            </span></div><div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9aea4f8a0abedbf08bb1e686933c1120">11304</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_0                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2a46aa18f15f2074b93233a18e85629">11305</a></span>&#160;<span class="preprocessor">#define TIM_OR_TI4_RMP_1                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f413eac7f503dfddc9a9914efa555ac">11306</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7141f22c81a83134d9bb35cdeca5549">11307</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ba54d02d962d04d2bdf16df11c7ccd0">11308</a></span>&#160;<span class="preprocessor">#define TIM_OR_ITR1_RMP_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11310"></a><span class="lineno">11310</span>&#160;<span class="preprocessor">#if defined(STM32F410xx) || defined(STM32F413_423xx)</span></div><div class="line"><a name="l11311"></a><span class="lineno">11311</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11312"></a><span class="lineno">11312</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11313"></a><span class="lineno">11313</span>&#160;<span class="comment">/*                         Low Power Timer (LPTIM)                            */</span></div><div class="line"><a name="l11314"></a><span class="lineno">11314</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11315"></a><span class="lineno">11315</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11316"></a><span class="lineno">11316</span>&#160;<span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div><div class="line"><a name="l11317"></a><span class="lineno">11317</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_CMPM                         ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l11318"></a><span class="lineno">11318</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_ARRM                         ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l11319"></a><span class="lineno">11319</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_EXTTRIG                      ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l11320"></a><span class="lineno">11320</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_CMPOK                        ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_ARROK                        ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l11322"></a><span class="lineno">11322</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_UP                           ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l11323"></a><span class="lineno">11323</span>&#160;<span class="preprocessor">#define  LPTIM_ISR_DOWN                         ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l11325"></a><span class="lineno">11325</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11326"></a><span class="lineno">11326</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_CMPMCF                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l11327"></a><span class="lineno">11327</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_ARRMCF                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l11328"></a><span class="lineno">11328</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_EXTTRIGCF                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l11329"></a><span class="lineno">11329</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_CMPOKCF                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l11330"></a><span class="lineno">11330</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_ARROKCF                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l11331"></a><span class="lineno">11331</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_UPCF                         ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l11332"></a><span class="lineno">11332</span>&#160;<span class="preprocessor">#define  LPTIM_ICR_DOWNCF                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l11334"></a><span class="lineno">11334</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11335"></a><span class="lineno">11335</span>&#160;<span class="preprocessor">#define  LPTIM_IER_CMPMIE                       ((uint32_t)0x00000001)            </span></div><div class="line"><a name="l11336"></a><span class="lineno">11336</span>&#160;<span class="preprocessor">#define  LPTIM_IER_ARRMIE                       ((uint32_t)0x00000002)            </span></div><div class="line"><a name="l11337"></a><span class="lineno">11337</span>&#160;<span class="preprocessor">#define  LPTIM_IER_EXTTRIGIE                    ((uint32_t)0x00000004)            </span></div><div class="line"><a name="l11338"></a><span class="lineno">11338</span>&#160;<span class="preprocessor">#define  LPTIM_IER_CMPOKIE                      ((uint32_t)0x00000008)            </span></div><div class="line"><a name="l11339"></a><span class="lineno">11339</span>&#160;<span class="preprocessor">#define  LPTIM_IER_ARROKIE                      ((uint32_t)0x00000010)            </span></div><div class="line"><a name="l11340"></a><span class="lineno">11340</span>&#160;<span class="preprocessor">#define  LPTIM_IER_UPIE                         ((uint32_t)0x00000020)            </span></div><div class="line"><a name="l11341"></a><span class="lineno">11341</span>&#160;<span class="preprocessor">#define  LPTIM_IER_DOWNIE                       ((uint32_t)0x00000040)            </span></div><div class="line"><a name="l11343"></a><span class="lineno">11343</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKSEL                       ((uint32_t)0x00000001)             </span></div><div class="line"><a name="l11346"></a><span class="lineno">11346</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL                       ((uint32_t)0x00000006)             </span></div><div class="line"><a name="l11347"></a><span class="lineno">11347</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL_0                     ((uint32_t)0x00000002)             </span></div><div class="line"><a name="l11348"></a><span class="lineno">11348</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKPOL_1                     ((uint32_t)0x00000004)             </span></div><div class="line"><a name="l11350"></a><span class="lineno">11350</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT                       ((uint32_t)0x00000018)             </span></div><div class="line"><a name="l11351"></a><span class="lineno">11351</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT_0                     ((uint32_t)0x00000008)             </span></div><div class="line"><a name="l11352"></a><span class="lineno">11352</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_CKFLT_1                     ((uint32_t)0x00000010)             </span></div><div class="line"><a name="l11354"></a><span class="lineno">11354</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT                      ((uint32_t)0x000000C0)             </span></div><div class="line"><a name="l11355"></a><span class="lineno">11355</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_0                    ((uint32_t)0x00000040)             </span></div><div class="line"><a name="l11356"></a><span class="lineno">11356</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRGFLT_1                    ((uint32_t)0x00000080)             </span></div><div class="line"><a name="l11358"></a><span class="lineno">11358</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC                       ((uint32_t)0x00000E00)             </span></div><div class="line"><a name="l11359"></a><span class="lineno">11359</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_0                     ((uint32_t)0x00000200)             </span></div><div class="line"><a name="l11360"></a><span class="lineno">11360</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_1                     ((uint32_t)0x00000400)             </span></div><div class="line"><a name="l11361"></a><span class="lineno">11361</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRESC_2                     ((uint32_t)0x00000800)             </span></div><div class="line"><a name="l11363"></a><span class="lineno">11363</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL                     ((uint32_t)0x0000E000)             </span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_0                   ((uint32_t)0x00002000)             </span></div><div class="line"><a name="l11365"></a><span class="lineno">11365</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_1                   ((uint32_t)0x00004000)             </span></div><div class="line"><a name="l11366"></a><span class="lineno">11366</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGSEL_2                   ((uint32_t)0x00008000)             </span></div><div class="line"><a name="l11368"></a><span class="lineno">11368</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN                      ((uint32_t)0x00060000)             </span></div><div class="line"><a name="l11369"></a><span class="lineno">11369</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_0                    ((uint32_t)0x00020000)             </span></div><div class="line"><a name="l11370"></a><span class="lineno">11370</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TRIGEN_1                    ((uint32_t)0x00040000)             </span></div><div class="line"><a name="l11372"></a><span class="lineno">11372</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_TIMOUT                      ((uint32_t)0x00080000)             </span></div><div class="line"><a name="l11373"></a><span class="lineno">11373</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_WAVE                        ((uint32_t)0x00100000)             </span></div><div class="line"><a name="l11374"></a><span class="lineno">11374</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_WAVPOL                      ((uint32_t)0x00200000)             </span></div><div class="line"><a name="l11375"></a><span class="lineno">11375</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_PRELOAD                     ((uint32_t)0x00400000)             </span></div><div class="line"><a name="l11376"></a><span class="lineno">11376</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_COUNTMODE                   ((uint32_t)0x00800000)             </span></div><div class="line"><a name="l11377"></a><span class="lineno">11377</span>&#160;<span class="preprocessor">#define  LPTIM_CFGR_ENC                         ((uint32_t)0x01000000)             </span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11380"></a><span class="lineno">11380</span>&#160;<span class="preprocessor">#define  LPTIM_CR_ENABLE                        ((uint32_t)0x00000001)             </span></div><div class="line"><a name="l11381"></a><span class="lineno">11381</span>&#160;<span class="preprocessor">#define  LPTIM_CR_SNGSTRT                       ((uint32_t)0x00000002)             </span></div><div class="line"><a name="l11382"></a><span class="lineno">11382</span>&#160;<span class="preprocessor">#define  LPTIM_CR_CNTSTRT                       ((uint32_t)0x00000004)             </span></div><div class="line"><a name="l11384"></a><span class="lineno">11384</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11385"></a><span class="lineno">11385</span>&#160;<span class="preprocessor">#define  LPTIM_CMP_CMP                          ((uint32_t)0x0000FFFF)             </span></div><div class="line"><a name="l11387"></a><span class="lineno">11387</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11388"></a><span class="lineno">11388</span>&#160;<span class="preprocessor">#define  LPTIM_ARR_ARR                          ((uint32_t)0x0000FFFF)             </span></div><div class="line"><a name="l11390"></a><span class="lineno">11390</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11391"></a><span class="lineno">11391</span>&#160;<span class="preprocessor">#define  LPTIM_CNT_CNT                          ((uint32_t)0x0000FFFF)             </span></div><div class="line"><a name="l11393"></a><span class="lineno">11393</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for LPTIM_OR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR                           ((uint32_t)0x00000003)               </span></div><div class="line"><a name="l11395"></a><span class="lineno">11395</span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR_0                         ((uint32_t)0x00000001)               </span></div><div class="line"><a name="l11396"></a><span class="lineno">11396</span>&#160;<span class="preprocessor">#define  LPTIM_OR_OR_1                         ((uint32_t)0x00000002)               </span></div><div class="line"><a name="l11397"></a><span class="lineno">11397</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F413_423xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l11398"></a><span class="lineno">11398</span>&#160;</div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11400"></a><span class="lineno">11400</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11401"></a><span class="lineno">11401</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l11402"></a><span class="lineno">11402</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11403"></a><span class="lineno">11403</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11404"></a><span class="lineno">11404</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac88be3484245af8c1b271ae5c1b97a14">11405</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11406"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">11406</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8938468c5666a8305ade6d80d467c572">11407</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">11408</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga336fa8c9965ce18c10972ac80ded611f">11409</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11410"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">11410</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga76229b05ac37a5a688e6ba45851a29f1">11411</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga65e9cddf0890113d405342f1d8b5b980">11412</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b868b59576f42421226d35628c6b628">11413</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9250ae2793db0541e6c4bb8837424541">11414</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad84ad1e1d0202b41021e2d6e40486bff">11417</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span></div><div class="line"><a name="l11419"></a><span class="lineno">11419</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">11420</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint16_t)0x000F)            </span></div><div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60cfa3802798306b86231f828ed2e71e">11421</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l11423"></a><span class="lineno">11423</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac457c519baa28359ab7959fbe0c5cda1">11424</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">11425</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada0d5d407a22264de847bc1b40a17aeb">11426</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade7f090b04fd78b755b43357ecaa9622">11427</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5221d09eebd12445a20f221bf98066f8">11428</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91118f867adfdb2e805beea86666de04">11429</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa17130690a1ca95b972429eb64d4254e">11430</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70422871d15f974b464365e7fe1877e9">11431</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga27405d413b6d355ccdb076d52fef6875">11432</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">11433</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60f8fcf084f9a8514efafb617c70b074">11434</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11435"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad831dfc169fcf14b7284984dbecf322d">11435</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">11436</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2bb650676aaae4a5203f372d497d5947">11437</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">11438</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l11440"></a><span class="lineno">11440</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ee77fac25142271ad56d49685e518b3">11441</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span></div><div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f9bc41700717fd93548e0e95b6072ed">11442</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">11443</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a62e93ae7864e89622bdd92508b615e">11444</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga362976ce813e58310399d113d2cf09cb">11445</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">11446</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">11447</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf993e483318ebcecffd18649de766dc6">11449</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span></div><div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">11450</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">11451</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">11453</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l11455"></a><span class="lineno">11455</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaed1a39c551b1641128f81893ff558d0">11456</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga31c66373bfbae7724c836ac63b8411dd">11457</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga22af8d399f1adda62e31186f0309af80">11458</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac71129810fab0b46d91161a39e3f8d01">11459</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">11460</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">11461</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaff130f15493c765353ec2fd605667c5a">11462</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5bb515d3814d448f84e2c98bf44f3993">11463</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">11464</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa125f026b1ca2d76eab48b191baed265">11465</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">11466</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9a96fb1a7beab602cbc8cb0393593826">11467</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l11469"></a><span class="lineno">11469</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">11470</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">11471</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8eab5000ab993991d0da8ffbd386c92b">11472</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">11473</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b6b237fcac675f8f047c4ff64248486">11474</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1c0e92df8edb974008b3d37d12f655a">11475</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga12dda4877432bc181c9684b0830b1b7b">11476</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga045e834b03e7a06b2005a13923af424a">11477</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3da67d3c9c3abf436098a86477d2dfc">11478</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8e927fad0bfa430f54007e158e01f43b">11480</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l11482"></a><span class="lineno">11482</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11483"></a><span class="lineno">11483</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11484"></a><span class="lineno">11484</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l11485"></a><span class="lineno">11485</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11486"></a><span class="lineno">11486</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11487"></a><span class="lineno">11487</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l11488"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga400774feb33ed7544d57d6a0a76e0f70">11488</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div><div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga305c0da4633020b9696d64a1785fa29c">11489</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_0                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44e5ea3baea1e37b0446e56e910c3409">11490</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_1                         ((uint8_t)0x02)               </span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">11491</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_2                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64ede5bff80b5b979a44d073205f5930">11492</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_3                         ((uint8_t)0x08)               </span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">11493</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_4                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f41b8c9b91c0632521373203bcb5b64">11494</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_5                         ((uint8_t)0x20)               </span></div><div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">11495</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T_6                         ((uint8_t)0x40)               </span></div><div class="line"><a name="l11496"></a><span class="lineno">11496</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4d510237467b8e10ca1001574671ad8e">11497</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div><div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95">11498</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div><div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c">11499</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div><div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1e344f4a12c60e57cb643511379b261">11500</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div><div class="line"><a name="l11501"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45">11501</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div><div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee">11502</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div><div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3a493575c9a7c6006a3af9d13399268">11503</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div><div class="line"><a name="l11504"></a><span class="lineno">11504</span>&#160;</div><div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab647e9997b8b8e67de72af1aaea3f52f">11505</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l11507"></a><span class="lineno">11507</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">11508</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26f4016f9990c2657acdf7521233d16d">11509</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_0                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga546410b3ec62e976c0f590cf9f216bb3">11510</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_1                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3de841283deaea061d977392805211d">11511</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_2                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">11512</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_3                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l11513"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25594b7ced3e1277b636caf02416a4e7">11513</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_4                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">11514</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_5                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">11515</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W_6                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l11516"></a><span class="lineno">11516</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae37e08098d003f44eb8770a9d9bd40d0">11517</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga698b68239773862647ef5f9d963b80c4">11518</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga166845425e89d01552bac0baeec686d9">11519</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div><div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga344253edc9710aa6db6047b76cce723b">11520</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaec3a0817a2dcde78414d02c0cb5d201d">11521</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8032c21626b10fcf5cd8ad36bc051663">11522</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga106cdb96da03ce192628f54cefcbec2f">11523</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div><div class="line"><a name="l11524"></a><span class="lineno">11524</span>&#160;</div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga067b1d8238f1d5613481aba71a946638">11525</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div><div class="line"><a name="l11526"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab94b761166186987f91d342a5f79695">11526</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB_0                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9120ceb094ab327ec766a06fc66ef401">11527</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB_1                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l11528"></a><span class="lineno">11528</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4858525604534e493b8a09e0b04ace61">11529</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33">11530</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l11531"></a><span class="lineno">11531</span>&#160;</div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga931941dc5d795502371ac5dd8fbac1e9">11532</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l11534"></a><span class="lineno">11534</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">11535</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l11538"></a><span class="lineno">11538</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11539"></a><span class="lineno">11539</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11540"></a><span class="lineno">11540</span>&#160;<span class="comment">/*                                DBG                                         */</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11542"></a><span class="lineno">11542</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11543"></a><span class="lineno">11543</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd961fcddc40341a817a9ec85b7c80ac">11544</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)</span></div><div class="line"><a name="l11545"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga887eb26364a8693355024ca203323165">11545</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)</span></div><div class="line"><a name="l11546"></a><span class="lineno">11546</span>&#160;</div><div class="line"><a name="l11547"></a><span class="lineno">11547</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga037c80fe1d7308cee68245715ef6cd9a">11548</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)</span></div><div class="line"><a name="l11549"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf511f21a8de5b0b66c862915eee8bf75">11549</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga107a9396d63c892a8e614897c9d0b132">11550</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)</span></div><div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">11551</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)</span></div><div class="line"><a name="l11552"></a><span class="lineno">11552</span>&#160;</div><div class="line"><a name="l11553"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa1395189e10bdbc37bce9ea480e22d10">11553</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)</span></div><div class="line"><a name="l11554"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d41a4027853783633d929a43f8d6d85">11554</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)</span></div><div class="line"><a name="l11555"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ba3a830051b53d43d850768242c503e">11555</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)</span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span><span class="preprocessor"></span></div><div class="line"><a name="l11558"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae3c5b87084934a18748f5ec168f5aef">11558</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM2_STOP            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l11559"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">11559</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM3_STOP            ((uint32_t)0x00000002)</span></div><div class="line"><a name="l11560"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ac65bf9342bb8acbcb25938e93abc45">11560</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM4_STOP            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42d29d40515d36ce6ed7e5d34ed17dcf">11561</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM5_STOP            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l11562"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadea6a1e90739bcf1d0723a0566c66de7">11562</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM6_STOP            ((uint32_t)0x00000010)</span></div><div class="line"><a name="l11563"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafdade78c3d28a668f9826d0b72e5844b">11563</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM7_STOP            ((uint32_t)0x00000020)</span></div><div class="line"><a name="l11564"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ca0e04ad8c94e5b7fe29d8b9c20ebff">11564</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM12_STOP           ((uint32_t)0x00000040)</span></div><div class="line"><a name="l11565"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68ef63b3c086ede54396596798553299">11565</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM13_STOP           ((uint32_t)0x00000080)</span></div><div class="line"><a name="l11566"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd3acb3e632c74e326da7016073c7871">11566</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM14_STOP           ((uint32_t)0x00000100)</span></div><div class="line"><a name="l11567"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e20246d389229ff46006b405bb56b1d">11567</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_RTC_STOP             ((uint32_t)0x00000400)</span></div><div class="line"><a name="l11568"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8a49d5e849185d09ee6c7594512ffe88">11568</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_WWDG_STOP            ((uint32_t)0x00000800)</span></div><div class="line"><a name="l11569"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">11569</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDG_STOP            ((uint32_t)0x00001000)</span></div><div class="line"><a name="l11570"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">11570</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000)</span></div><div class="line"><a name="l11571"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f6320aba695f6c3f97608e478533e96">11571</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000)</span></div><div class="line"><a name="l11572"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f7e5c708387aa1ddae35b892811b4e9">11572</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   ((uint32_t)0x00800000)</span></div><div class="line"><a name="l11573"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1b404dcea4857bccabbb03d6cce6be8c">11573</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN1_STOP            ((uint32_t)0x02000000)</span></div><div class="line"><a name="l11574"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaadc3889d6b84d143c98ecbfd873a9a1a">11574</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_CAN2_STOP            ((uint32_t)0x04000000)</span></div><div class="line"><a name="l11575"></a><span class="lineno">11575</span>&#160;<span class="comment">/* Old IWDGSTOP bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe48f858edb831fbcb8769421df7d8e9">11576</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP</span></div><div class="line"><a name="l11577"></a><span class="lineno">11577</span>&#160;</div><div class="line"><a name="l11578"></a><span class="lineno">11578</span>&#160;<span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div><div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6c8373d4015b8c829bb1fb0d4408901">11579</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM1_STOP        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafc43d2269e5091f7c257c42f0326ef71">11580</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM8_STOP        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadefdf86a77ca00a08696ad867886bdea">11581</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM9_STOP        ((uint32_t)0x00010000)</span></div><div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaab5804342d2ec492c99bcd1287bd09c4">11582</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM10_STOP       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf450001985d6dd008bd5753580f06007">11583</a></span>&#160;<span class="preprocessor">#define  DBGMCU_APB1_FZ_DBG_TIM11_STOP       ((uint32_t)0x00040000)</span></div><div class="line"><a name="l11584"></a><span class="lineno">11584</span>&#160;</div><div class="line"><a name="l11585"></a><span class="lineno">11585</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11586"></a><span class="lineno">11586</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11587"></a><span class="lineno">11587</span>&#160;<span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span></div><div class="line"><a name="l11588"></a><span class="lineno">11588</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l11589"></a><span class="lineno">11589</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11590"></a><span class="lineno">11590</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b90fbae827b1368b83cd9b0d9c64cc8">11591</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000)  </span><span class="comment">/* Watchdog disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1ef1243e257142caa99c086b07fa5d42">11592</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000)  </span><span class="comment">/* Jabber disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga989c71f66d1361519d2b0586f30b148f">11593</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000)  </span><span class="comment">/* Inter-frame gap */</span><span class="preprocessor"></span></div><div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga004e9dab4a5e1ed4f165facca6fd80aa">11594</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11595"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf0f2ad0cd583f00dd2739cbb3dbdeea">11595</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56adc3166c71f29d2d30efc6ed3a4369">11596</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11597"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab2e77bc6fa5effe78706bfda4a51d1e2">11597</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11598"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga75c191358878ffd90ad6a6af336b935b">11598</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span><span class="preprocessor">        </span></div><div class="line"><a name="l11599"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaebea1ff24623d7ba11f9eea98cd5466b">11599</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11600"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8984fcb3cf6fb85c26878d9341324d77">11600</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l11601"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1bc414a4c1360538a9ccbea64009d581">11601</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span><span class="preprocessor">              </span></div><div class="line"><a name="l11602"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad298d344663cc1213716b5981c61682c">11602</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11603"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafaa2d12a706f5c166e1ed620ec53177c">11603</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000)  </span><span class="comment">/* Fast ethernet speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l11604"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga13f0065edda127d3f1fb6e88ca6f465b">11604</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000)  </span><span class="comment">/* Receive own disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11605"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga38ad823b7d50c85fc620a9a93d250d54">11605</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l11606"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83e463b0497de6801773acd7984722b2">11606</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800)  </span><span class="comment">/* Duplex mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l11607"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadbd6f6975a04c0ded0e1a9e98035e802">11607</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400)  </span><span class="comment">/* IP Checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l11608"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad2771077782e2dcac94367e54353696e">11608</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200)  </span><span class="comment">/* Retry disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11609"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b5d2fe7260609d8186a7005f925dc28">11609</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span><span class="preprocessor"></span></div><div class="line"><a name="l11610"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa0fab432a0d01c8c1786b3d48489c0f9">11610</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;<span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span><span class="preprocessor"></span></div><div class="line"><a name="l11612"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bc0bcf13d6a51de76a67299ba40561f">11612</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000)  </span><span class="comment">/* k = min (n, 10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11613"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga135a78ac267e35d598ed17aa776a1505">11613</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020)  </span><span class="comment">/* k = min (n, 8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11614"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d5f35dc63a68792a4abfaf9d11a2feb">11614</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040)  </span><span class="comment">/* k = min (n, 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11615"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacf4db303c5f5822875770938f7cfb7c5">11615</a></span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060)  </span><span class="comment">/* k = min (n, 1) */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11616"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga90347f47e9623d4714e0631b1afbccc9">11616</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010)  </span><span class="comment">/* Defferal check */</span><span class="preprocessor"></span></div><div class="line"><a name="l11617"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga87c3818396ef51cad8be1f4c68fff164">11617</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008)  </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11618"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga77984e7a5202bdc300bccc9cc90fad3e">11618</a></span>&#160;<span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004)  </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;</div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span></div><div class="line"><a name="l11621"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7970ce2fd938029f0a58cf668a82a0fb">11621</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000)  </span><span class="comment">/* Receive all */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11622"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8b902b5561e392e47ce5d66275902e29">11622</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400)  </span><span class="comment">/* Hash or perfect filter */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11623"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1e710eda13cca42c8da46d5d37f34552">11623</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200)  </span><span class="comment">/* Source address filter enable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11624"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaa351de2818df9599ce6b3378ca31f87">11624</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100)  </span><span class="comment">/* SA inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11625"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga25724ed070e5948cb5541d890d2af603">11625</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0)  </span><span class="comment">/* Pass control frames: 3 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l11626"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9bcec681af42037508574944fe68d6ff">11626</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l11627"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf694466716e26c52452e21ce2a76f2fe">11627</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l11628"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa3e83e62d864be50e58455719d6df217">11628</a></span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11629"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8fea3f3e6b264e362a84675e09f33cbd">11629</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020)  </span><span class="comment">/* Broadcast frame disable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11630"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaafaa7da9e50e9ecf39bdc614c01bc22e">11630</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010)  </span><span class="comment">/* Pass all mutlicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11631"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f50c885917d6df63e6250a530a9ce0c">11631</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008)  </span><span class="comment">/* DA Inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11632"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaab1e7a61949844d578d7580b9d2c143">11632</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004)  </span><span class="comment">/* Hash multicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11633"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d925e8aa55a6b07772f86abce601529">11633</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002)  </span><span class="comment">/* Hash unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l11634"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga168f5e4a3eb11474c65396d75c07e086">11634</a></span>&#160;<span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001)  </span><span class="comment">/* Promiscuous mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;</div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span></div><div class="line"><a name="l11637"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee61bc9033449996ae9f8f701b3bae23">11637</a></span>&#160;<span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></div><div class="line"><a name="l11640"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac90cb3090f29ee9e5e7d935e8a3f2340">11640</a></span>&#160;<span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;</div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span></div><div class="line"><a name="l11643"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga712f44a77db4edfaf961e469153e34a4">11643</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800)  </span><span class="comment">/* Physical layer address */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11644"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2ab5db007b55dca29e98ba3b31f7e66">11644</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0)  </span><span class="comment">/* MII register in the selected PHY */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11645"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0747e464ca8bb685ee34d28eb2677c40">11645</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001C)  </span><span class="comment">/* CR clock range: 6 cases */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11646"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1fc1c108e8e7faa35839b3f72b5570d7">11646</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000)  </span><span class="comment">/* HCLK:60-100 MHz; MDC clock= HCLK/42 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11647"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0002142eea07988f854915782bd691c9">11647</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div62   ((uint32_t)0x00000004)  </span><span class="comment">/* HCLK:100-150 MHz; MDC clock= HCLK/62 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11648"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga49474ccdc05637adbc870989373c6535">11648</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11649"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69a9da5dbeb77d96a729afc82d4f246d">11649</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000C)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11650"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga372d485677cd2e3a995dab470abe66b8">11650</a></span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div102  ((uint32_t)0x00000010)  </span><span class="comment">/* HCLK:150-168 MHz; MDC clock= HCLK/102 */</span><span class="preprocessor">  </span></div><div class="line"><a name="l11651"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaffdb940b35822107a5959cdd1ab06482">11651</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002)  </span><span class="comment">/* MII write */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11652"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4e3bd36fdbb97a3ec5b541997bf952aa">11652</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001)  </span><span class="comment">/* MII busy */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11653"></a><span class="lineno">11653</span>&#160;  </div><div class="line"><a name="l11654"></a><span class="lineno">11654</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span></div><div class="line"><a name="l11655"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c1226bcd1fc955b69191cd84c1ffe6e">11655</a></span>&#160;<span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span><span class="preprocessor"></span></div><div class="line"><a name="l11656"></a><span class="lineno">11656</span>&#160;</div><div class="line"><a name="l11657"></a><span class="lineno">11657</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span></div><div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2b3bc8574eee69d1bf01d5ab91644bbc">11658</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000)  </span><span class="comment">/* Pause time */</span><span class="preprocessor"></span></div><div class="line"><a name="l11659"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf34f51c72bc9733694ca11993cc384e1">11659</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080)  </span><span class="comment">/* Zero-quanta pause disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa299b14f248991ea740c352c2e2ec1e5">11660</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030)  </span><span class="comment">/* Pause low threshold: 4 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga23d3e1992eec79fe65413ab67d3a3850">11661</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000)  </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga006139afdeadd79e8ead0233a202b3aa">11662</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010)  </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d71124fba7219f43938d8cc25ba4fad">11663</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)  </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf55b57c1a06e060afd934e7883a6ebca">11664</a></span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)  </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor">      </span></div><div class="line"><a name="l11665"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50539e6dcdc828a70c91ab0cb0c1c27c">11665</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008)  </span><span class="comment">/* Unicast pause frame detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l11666"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2eec52cb081cdba237e1195fe8c324b">11666</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004)  </span><span class="comment">/* Receive flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa5cd88b7b637bef7a8022270ee02c64a">11667</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7dccd98a15d90caf17bcaa6ae13d60a3">11668</a></span>&#160;<span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)  </span><span class="comment">/* Flow control busy/backpressure activate */</span><span class="preprocessor"></span></div><div class="line"><a name="l11669"></a><span class="lineno">11669</span>&#160;</div><div class="line"><a name="l11670"></a><span class="lineno">11670</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></div><div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabd45480752cd22efecf0d7465bf49500">11671</a></span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span><span class="preprocessor"></span></div><div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga50874dc921fd523d84621a337aebc53d">11672</a></span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span><span class="preprocessor"></span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160;</div><div class="line"><a name="l11674"></a><span class="lineno">11674</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> </div><div class="line"><a name="l11675"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaae49a607f4dc4ba71c695b3aa2fc0968">11675</a></span>&#160;<span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Wake-up frame filter register data */</span><span class="preprocessor"></span></div><div class="line"><a name="l11676"></a><span class="lineno">11676</span>&#160;<span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;<span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;<span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span></div><div class="line"><a name="l11683"></a><span class="lineno">11683</span>&#160;<span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span></div><div class="line"><a name="l11684"></a><span class="lineno">11684</span>&#160;<span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></div><div class="line"><a name="l11685"></a><span class="lineno">11685</span>&#160;<span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></div><div class="line"><a name="l11686"></a><span class="lineno">11686</span>&#160;<span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></div><div class="line"><a name="l11687"></a><span class="lineno">11687</span>&#160;</div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> </div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaeaa7046c581aa1b663c819352930cdd8">11689</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c2d01faf67db27fb0b2cfeaf94242b4">11690</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200)  </span><span class="comment">/* Global Unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga597abfcc1408cb51980fa7a594a6cf30">11691</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040)  </span><span class="comment">/* Wake-Up Frame Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab855f00737fb7f828752e1353c3a1031">11692</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020)  </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga998f1f5665f94008e39dfabb489faf8e">11693</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004)  </span><span class="comment">/* Wake-Up Frame Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81540e67436a755a7692b32a33871f63">11694</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002)  </span><span class="comment">/* Magic Packet Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab454be372dc141b6e515c4389cd18a12">11695</a></span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001)  </span><span class="comment">/* Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l11696"></a><span class="lineno">11696</span>&#160;</div><div class="line"><a name="l11697"></a><span class="lineno">11697</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Status Register */</span></div><div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac5e4af1a52a19f5b2d8f3ce74dd5c85e">11698</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0f628abfb1f1076cd89ac76a373d48d6">11699</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040)  </span><span class="comment">/* MMC transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9faeaa8069b56260ffc8ed2daa06fcd">11700</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020)  </span><span class="comment">/* MMC receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga764dd9b736867f6c5b590c7ca49017c2">11701</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaee99dd08ad3581436f53b7f22452dcb9">11702</a></span>&#160;<span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11703"></a><span class="lineno">11703</span>&#160;</div><div class="line"><a name="l11704"></a><span class="lineno">11704</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></div><div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f17c13903c30bc301c7897b93a16a24">11705</a></span>&#160;<span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2cdb4ba6c97aba3e82e8192ebddcb5f">11706</a></span>&#160;<span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008)  </span><span class="comment">/* PMT interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l11707"></a><span class="lineno">11707</span>&#160;</div><div class="line"><a name="l11708"></a><span class="lineno">11708</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span></div><div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga142dbcbb7da81e8549dde3c239ed8251">11709</a></span>&#160;<span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address0 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11710"></a><span class="lineno">11710</span>&#160;</div><div class="line"><a name="l11711"></a><span class="lineno">11711</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span></div><div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3ed9dbd9711ee9c19f40c73d8f33be3">11712</a></span>&#160;<span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address0 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11713"></a><span class="lineno">11713</span>&#160;</div><div class="line"><a name="l11714"></a><span class="lineno">11714</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span></div><div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9f88c5ead1109f1e0abac07bcb2e44ea">11715</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac3840a96465b73115d34360abf3704c5">11716</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7bf2fe1242cce62c3fe1cc49ce513b6a">11717</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3e731440906539ecb1c52a84df889c5">11718</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac8ebf87cc6584613fea5a49a382b2d67">11719</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7fa211fa742d34dd8e8d2ca2ea5e865a">11720</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6d3767ea17fd333409e63262ab5f6878">11721</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3520a54e7e68617539b51885b7bb918">11722</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3894de2dc133fd5e03e4d4817852adfd">11723</a></span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span><span class="preprocessor"> </span></div><div class="line"><a name="l11724"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaddd4d059d3d4734c2528ef12cadbd769">11724</a></span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11725"></a><span class="lineno">11725</span>&#160;</div><div class="line"><a name="l11726"></a><span class="lineno">11726</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacce742aa0eabc2a8b23ba4f79f18409a">11727</a></span>&#160;<span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address1 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;</div><div class="line"><a name="l11729"></a><span class="lineno">11729</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span></div><div class="line"><a name="l11730"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5713abb4f70f5514d2d44c44ea17254e">11730</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11731"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c3f0a2b08321c5441a87b385bfe0c41">11731</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga270c0bb939fd71e02a8d221caada1071">11732</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga656070d9cc36501e927908e2f3903332">11733</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga322aa03bccdcb0b2e85119629e95be57">11734</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9519b002d1e0c04b1d5989bf410d24cb">11735</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8cc71bd0499aaa5a76247a6bd6e5e79a">11736</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga394acdc62df68dadb1190d4f83f6dbaa">11737</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa87b47b25381694fdcc397cc63ea8810">11738</a></span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5c73a460038c40e28b27fe0cfcd17cef">11739</a></span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11740"></a><span class="lineno">11740</span>&#160;</div><div class="line"><a name="l11741"></a><span class="lineno">11741</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span></div><div class="line"><a name="l11742"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga757e0ceef1c6d529f28c7875ff3e88e7">11742</a></span>&#160;<span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address2 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11743"></a><span class="lineno">11743</span>&#160;</div><div class="line"><a name="l11744"></a><span class="lineno">11744</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span></div><div class="line"><a name="l11745"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf3bb6d5c1237b2c573f22876a62dcaa9">11745</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga54c41346fd61170b413812a19fcac8db">11746</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l11747"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga64ec855ed04aea21b400ae947b54a353">11747</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga019fe5bc7d94ee1ee4a605e06e777bb5">11748</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33587cdbe844563e853e3815b63c7c47">11749</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae147613a45eb3d13b84b66158217bb89">11750</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6b47f3fddf3dcd39b3af7785c1e5cced">11751</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4744ba01934291f07b1b132b82cb1bd4">11752</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga60f2f1ab81a02837ed96e5f92fe96181">11753</a></span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0b5d9faa67c4cc6d1c42ec26ad99d57b">11754</a></span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address3 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11755"></a><span class="lineno">11755</span>&#160;</div><div class="line"><a name="l11756"></a><span class="lineno">11756</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span></div><div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa08b4ccde1b7251ba6317e744b09a95f">11757</a></span>&#160;<span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address3 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11758"></a><span class="lineno">11758</span>&#160;</div><div class="line"><a name="l11759"></a><span class="lineno">11759</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11760"></a><span class="lineno">11760</span>&#160;<span class="comment">/*                Ethernet MMC Registers bits definition                      */</span></div><div class="line"><a name="l11761"></a><span class="lineno">11761</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11762"></a><span class="lineno">11762</span>&#160;</div><div class="line"><a name="l11763"></a><span class="lineno">11763</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span></div><div class="line"><a name="l11764"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eb309947d400951235c17953254fbf8">11764</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCFHP      ((uint32_t)0x00000020)  </span><span class="comment">/* MMC counter Full-Half preset */</span><span class="preprocessor"></span></div><div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a6eeda6ffcafe7d8ba531ccaa3abf90">11765</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCP        ((uint32_t)0x00000010)  </span><span class="comment">/* MMC counter preset */</span><span class="preprocessor"></span></div><div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17ab5fbe6c5189b3f98095f9adb1eeeb">11766</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008)  </span><span class="comment">/* MMC Counter Freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga243ae6b3acbbd295be6f76a84657a48d">11767</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004)  </span><span class="comment">/* Reset on Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga948b685211ced94ef5d4b8d2c94df78a">11768</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002)  </span><span class="comment">/* Counter Stop Rollover */</span><span class="preprocessor"></span></div><div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7cb520c80fc0b2f00304bb7f8f7c5d4e">11769</a></span>&#160;<span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001)  </span><span class="comment">/* Counters Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l11770"></a><span class="lineno">11770</span>&#160;</div><div class="line"><a name="l11771"></a><span class="lineno">11771</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></div><div class="line"><a name="l11772"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa4b78bde6602ca062513389b8bf43e17">11772</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7d3859ff0eb6fff48fb98919fe72da15">11773</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac74e35d76820f3c2b0eb743f26023792">11774</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11775"></a><span class="lineno">11775</span>&#160;</div><div class="line"><a name="l11776"></a><span class="lineno">11776</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></div><div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab5d5dcc69902946befc317ea5719a34c">11777</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga796d834a29d0fc6fdc1908ba6db487c3">11778</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gabe8e920b9e135d3e3ba61e0db758ff19">11779</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11780"></a><span class="lineno">11780</span>&#160;</div><div class="line"><a name="l11781"></a><span class="lineno">11781</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></div><div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga873a3b1c0a7756647be8455ea6bea8df">11782</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c763ea4da19192ab30828971579400c">11783</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3eb72a19c5a4bd34a9ec2c624bd8a8c">11784</a></span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11785"></a><span class="lineno">11785</span>&#160;</div><div class="line"><a name="l11786"></a><span class="lineno">11786</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></div><div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae67e69315d2e64d3f4c9b7e65aacf8be">11787</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga20b6f12c07d34bcc014eaa31c6719486">11788</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2f41666a525c61be9c88f3d54632ce34">11789</a></span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11790"></a><span class="lineno">11790</span>&#160;</div><div class="line"><a name="l11791"></a><span class="lineno">11791</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></div><div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga784008b2facbc9cab1982e0382057d1c">11792</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l11793"></a><span class="lineno">11793</span>&#160;</div><div class="line"><a name="l11794"></a><span class="lineno">11794</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></div><div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4a8b771ec947fe2b944108f72e64fbf">11795</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l11796"></a><span class="lineno">11796</span>&#160;</div><div class="line"><a name="l11797"></a><span class="lineno">11797</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></div><div class="line"><a name="l11798"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga68b659b400b12fd5c539e24bc115dff2">11798</a></span>&#160;<span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good frames transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;</div><div class="line"><a name="l11800"></a><span class="lineno">11800</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></div><div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8ed4e2c7449a522ecbc811252ba1f12b">11801</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with CRC error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l11802"></a><span class="lineno">11802</span>&#160;</div><div class="line"><a name="l11803"></a><span class="lineno">11803</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></div><div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac52a70effea67d543da0842e323d2123">11804</a></span>&#160;<span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span><span class="preprocessor"></span></div><div class="line"><a name="l11805"></a><span class="lineno">11805</span>&#160;</div><div class="line"><a name="l11806"></a><span class="lineno">11806</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></div><div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2dd42857738b46f748bc6a9109ab0f9e">11807</a></span>&#160;<span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good unicast frames received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l11808"></a><span class="lineno">11808</span>&#160;</div><div class="line"><a name="l11809"></a><span class="lineno">11809</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11810"></a><span class="lineno">11810</span>&#160;<span class="comment">/*               Ethernet PTP Registers bits definition                       */</span></div><div class="line"><a name="l11811"></a><span class="lineno">11811</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11812"></a><span class="lineno">11812</span>&#160;</div><div class="line"><a name="l11813"></a><span class="lineno">11813</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></div><div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9d47a61f30e11b514ef0840f3a0fb91">11814</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSCNT       ((uint32_t)0x00030000)  </span><span class="comment">/* Time stamp clock node type */</span><span class="preprocessor"></span></div><div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac4fc513069f3282a3eb0882aed3bbfd1">11815</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSMRME     ((uint32_t)0x00008000)  </span><span class="comment">/* Time stamp snapshot for message relevant to master enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11816"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0eaf5fc7cc8783ac1ca9ace803bb0160">11816</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSEME      ((uint32_t)0x00004000)  </span><span class="comment">/* Time stamp snapshot for event message enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa2f42e1b4f3b0a00d0dce8d5bd59dee3">11817</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV4FE   ((uint32_t)0x00002000)  </span><span class="comment">/* Time stamp snapshot for IPv4 frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga428ee209868452ee95f36fe45d0a4b4f">11818</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSIPV6FE   ((uint32_t)0x00001000)  </span><span class="comment">/* Time stamp snapshot for IPv6 frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga69cfe467495afe0d32ec28b909b3eb9b">11819</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSPTPOEFE  ((uint32_t)0x00000800)  </span><span class="comment">/* Time stamp snapshot for PTP over ethernet frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga335a3940df21b9ee09ba00c46e2b161a">11820</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSPTPPSV2E  ((uint32_t)0x00000400)  </span><span class="comment">/* Time stamp PTP packet snooping for version2 format enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2037dd72baca0b1c16a560b8488d92c5">11821</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSSR       ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp Sub-seconds rollover */</span><span class="preprocessor"></span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae3b00141a354c03c06e49046cde7a7e5">11822</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSARFE     ((uint32_t)0x00000100)  </span><span class="comment">/* Time stamp snapshot for all received frames enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11823"></a><span class="lineno">11823</span>&#160;</div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga19406b465c944a3e465a8077cbfbf39e">11824</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020)  </span><span class="comment">/* Addend register update */</span><span class="preprocessor"></span></div><div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga44670d6793da45549fb7ea38c3523783">11825</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga589a3a200c3f68543f556432cdb98075">11826</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008)  </span><span class="comment">/* Time stamp update */</span><span class="preprocessor"></span></div><div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad484f7a6e6df6b3f2131d3bfb3dba856">11827</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004)  </span><span class="comment">/* Time stamp initialize */</span><span class="preprocessor"></span></div><div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9e58e22d5668ebf118f67df5eb13e834">11828</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002)  </span><span class="comment">/* Time stamp fine or coarse update */</span><span class="preprocessor"></span></div><div class="line"><a name="l11829"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9c1129b1d368bdef0c5c07d9acf8edd7">11829</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001)  </span><span class="comment">/* Time stamp enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11830"></a><span class="lineno">11830</span>&#160;</div><div class="line"><a name="l11831"></a><span class="lineno">11831</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></div><div class="line"><a name="l11832"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab51d59cd679f65a179fe5e271b63a22c">11832</a></span>&#160;<span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FF)  </span><span class="comment">/* System time Sub-second increment value */</span><span class="preprocessor"></span></div><div class="line"><a name="l11833"></a><span class="lineno">11833</span>&#160;</div><div class="line"><a name="l11834"></a><span class="lineno">11834</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></div><div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad4e066e9342e4f16955c1506d64b26d5">11835</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* System Time second */</span><span class="preprocessor"></span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;</div><div class="line"><a name="l11837"></a><span class="lineno">11837</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></div><div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5db7e66364e5d2022b53561fc6fcbfc6">11838</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000)  </span><span class="comment">/* System Time Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga56d984d62fb4bfdc0677734863135ade">11839</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* System Time sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;</div><div class="line"><a name="l11841"></a><span class="lineno">11841</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></div><div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga790cfc8e9a003b703e25d158e3490066">11842</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp update seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l11843"></a><span class="lineno">11843</span>&#160;</div><div class="line"><a name="l11844"></a><span class="lineno">11844</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></div><div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae03c675fcd71d14198665cb8c5956086">11845</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000)  </span><span class="comment">/* Time stamp update Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga17fdf1f11b40e68b24a27eb2c60f50b1">11846</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* Time stamp update sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;</div><div class="line"><a name="l11848"></a><span class="lineno">11848</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab944b9f1ceff57bb31beb689a19537c4">11849</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp addend */</span><span class="preprocessor"></span></div><div class="line"><a name="l11850"></a><span class="lineno">11850</span>&#160;</div><div class="line"><a name="l11851"></a><span class="lineno">11851</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span></div><div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21db9a6b88a17aef32ccce70f017329e">11852</a></span>&#160;<span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp high */</span><span class="preprocessor"></span></div><div class="line"><a name="l11853"></a><span class="lineno">11853</span>&#160;</div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61e7a9592215e36a8db010374f57d210">11855</a></span>&#160;<span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp low */</span><span class="preprocessor"></span></div><div class="line"><a name="l11856"></a><span class="lineno">11856</span>&#160;</div><div class="line"><a name="l11857"></a><span class="lineno">11857</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Status Register */</span></div><div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga491e96ebf2d049900f049cead51f320a">11858</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSTTR    ((uint32_t)0x00000020)  </span><span class="comment">/* Time stamp target time reached */</span><span class="preprocessor"></span></div><div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa245035f820779346591bee91d96b473">11859</a></span>&#160;<span class="preprocessor">#define ETH_PTPTSSR_TSSO     ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp seconds overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l11860"></a><span class="lineno">11860</span>&#160;</div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11862"></a><span class="lineno">11862</span>&#160;<span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span></div><div class="line"><a name="l11863"></a><span class="lineno">11863</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l11864"></a><span class="lineno">11864</span>&#160;</div><div class="line"><a name="l11865"></a><span class="lineno">11865</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacec4fa12c34dc8fcacc2271f09ed0cbd">11866</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000)  </span><span class="comment">/* Address-Aligned beats */</span><span class="preprocessor"></span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcb4414b6567f8b131712e0dc5c62beb">11867</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000)  </span><span class="comment">/* 4xPBL mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l11868"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91e71c4054613222a8610bde0b191d00">11868</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000)  </span><span class="comment">/* Use separate PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4f8be5fad8f704e418e3d799d4c6d3d1">11869</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000)  </span><span class="comment">/* RxDMA PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l11870"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac56caa9d3b3a4300bd1aa0405131d7b9">11870</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaaf9bcd9870547bd6f454db6667ccdecb">11871</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11872"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf514499cdf6581fdcff5eaad5e6ab12f">11872</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5b0089dafe1c8c2410127e93ea40681">11873</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2ed1d26d7d55828eadcea86f774c5dd3">11874</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3636f50cc2841e5a945f7e908420cbd5">11875</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l11876"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2a8ea3f877aaa74f8ea2d1a788ae3180">11876</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7f0258c404d957601ae069a77c82d39b">11877</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ebf97fad14c750a087ed09210e42a1b">11878</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf5e2d5606e920b57f303f032b0bad32b">11879</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11880"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad1eab5835a2d15d943d5a8fbed274478">11880</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5ea2c20d00d2428c5f6a8fe4d7ebb392">11881</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span><span class="preprocessor">  </span></div><div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga717f163fe72c7e1c999123160dde4143">11882</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000)  </span><span class="comment">/* Fixed Burst */</span><span class="preprocessor"></span></div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae06b7c29931b088e66f13b055aaddcd6">11883</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l11884"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga478e7d5ec02db7237be51fa5b83b9e25">11884</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l11885"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1d9e5dda525076cc163bdc29f18e4055">11885</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l11886"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf9e4fd353c5a9ecee3feb428eb54ce2b">11886</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l11887"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaad6d57a1f21bc958fa0cfab0cfed02b1">11887</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor">  </span></div><div class="line"><a name="l11888"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0e3daa2867b6d01e8eda765e77648599">11888</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00)  </span><span class="comment">/* Programmable burst length */</span><span class="preprocessor"></span></div><div class="line"><a name="l11889"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaefeb5f1c9376d0a0bc956aba567c7cb9">11889</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11890"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3a034f8cf671cba686e882172ad93949">11890</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11891"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga55ff9b7cebc3489fcaab886a065d372c">11891</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae920200ec813649824a20b434c1eecb5">11892</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11893"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6351d1d02e94053527b8e18f393b1e82">11893</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga82d8ee65c1583f4ec9092bc45563d720">11894</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l11895"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga89566024f4f6772d59592f5bacc7828d">11895</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga33acf850c7d6f97899f69d76d87a3dd6">11896</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11897"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae5c68f3a0a692fbd81bac47bfe2340bb">11897</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11898"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga21298fccc783e5c6d65b9d64960b4ca2">11898</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11899"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40a789fc58356a8084c5f1eeba366de2">11899</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11900"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4c90887a852a858c630ac388bec0b392">11900</a></span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l11901"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf04f1ef51af153093743c190d25ea21b">11901</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_EDE       ((uint32_t)0x00000080)  </span><span class="comment">/* Enhanced Descriptor Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11902"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab1931fd959cb78283ab0cf0bd9804387">11902</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007C)  </span><span class="comment">/* Descriptor Skip Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l11903"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafd126734c36f2db46c51e73cef07afce">11903</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002)  </span><span class="comment">/* DMA arbitration scheme */</span><span class="preprocessor"></span></div><div class="line"><a name="l11904"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2e8dfe321aeaecaa87e290f4d6e710dc">11904</a></span>&#160;<span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001)  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l11905"></a><span class="lineno">11905</span>&#160;</div><div class="line"><a name="l11906"></a><span class="lineno">11906</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></div><div class="line"><a name="l11907"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaef2d9dbefaa6940adf6422092fae2da6">11907</a></span>&#160;<span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Transmit poll demand */</span><span class="preprocessor"></span></div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;</div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></div><div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga83f1c5a5628c6e7dcd853e511eac49e8">11910</a></span>&#160;<span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Receive poll demand  */</span><span class="preprocessor"></span></div><div class="line"><a name="l11911"></a><span class="lineno">11911</span>&#160;</div><div class="line"><a name="l11912"></a><span class="lineno">11912</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga34e60ae1c7b80cf199c372b5e701b46e">11913</a></span>&#160;<span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of receive list */</span><span class="preprocessor"></span></div><div class="line"><a name="l11914"></a><span class="lineno">11914</span>&#160;</div><div class="line"><a name="l11915"></a><span class="lineno">11915</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8f9f12964bc4e019afface14df2dc87c">11916</a></span>&#160;<span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of transmit list */</span><span class="preprocessor"></span></div><div class="line"><a name="l11917"></a><span class="lineno">11917</span>&#160;</div><div class="line"><a name="l11918"></a><span class="lineno">11918</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Status Register */</span></div><div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac55027d33ea49f5498f5c9a0dab629d7">11919</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000)  </span><span class="comment">/* Time-stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4792ff5cd86cdea1edf34ea90448b34a">11920</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga2d6207fe0c8383456188e9bb1e2fb9fe">11921</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga098b5395babfd8474a75a5a2034c94f2">11922</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000)  </span><span class="comment">/* Error bits status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11923"></a><span class="lineno">11923</span>&#160;  <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span></div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga42e1dfda0e23a1ae10c0c05c405e5c73">11924</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span><span class="preprocessor"></span></div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga315c68184fd0f0e510539dc8cd986393">11925</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span><span class="preprocessor"></span></div><div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacd56804ed872078d962ef5f01dc295e1">11926</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga806073adcecb9139b1c1d7ed35a4f37c">11927</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000)  </span><span class="comment">/* Transmit process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l11928"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c0d4830c8196127e9b26178b23b6f3e">11928</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span><span class="preprocessor"></span></div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gadd9af883f17d4bbbdde6866ecf67afe2">11929</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga351ab7003c342ab1b43f9fd158fdc00d">11930</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000)  </span><span class="comment">/* Running - waiting for status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga72af54920faf4b54e760c3784dccaf65">11931</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000)  </span><span class="comment">/* Running - reading the data from host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga80b3558db79b5903dd3966ceed7bb1e8">11932</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span><span class="preprocessor"></span></div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf6e95d2a805ec4d8e50de467825c86e0">11933</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000)  </span><span class="comment">/* Running - closing Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae773175991a44530bcd26057a7b3819e">11934</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000)  </span><span class="comment">/* Receive process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a2dfc943902722a1bce1d0a24125e45">11935</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92a04f8a6f4c047967d38e4fd3f4bbb9">11936</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5440bd06e487e3ca5d64afebc8b48bac">11937</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000)  </span><span class="comment">/* Running - waiting for packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad5e1406af058b582a7f60f8415edde15">11938</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0976a4ba0b8dcbe42fdef38a8589fda8">11939</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000)  </span><span class="comment">/* Running - closing descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae6aaf0193e4f15e2937cb18586567e43">11940</a></span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l11941"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad8585a6af3197e49831882373410d94c">11941</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1cb15b33a997bec75b9c8750231ee411">11942</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga899d94d62f011fc56aa5814e528055f7">11943</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab28c0a99d8d2ff948096d06b6dfdab9c">11944</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb828d827c627f704a53dc486cec821c">11945</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3ce8d0c087f96b2b5c3e1db45cd1ecf5">11946</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11947"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga70de31c814e36b7bb2b752e7b62bf840">11947</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5569311c70d6ededf186d9a8af19d884">11948</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga40f33df77007eab0110e1ffef365a2df">11949</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040)  </span><span class="comment">/* Receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf2597865c464586829cec4f8d26fb1f1">11950</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit underflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c2f1e3cb729230b1099026b6a53b867">11951</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010)  </span><span class="comment">/* Receive overflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8c543637a7e9669b8bdb12265b5ff448">11952</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga26668ea80a2d794d72c0a441aa73d0d7">11953</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad48c871e98a7794ce6cd8294baee114a">11954</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9aa47191609cba66df647cb7e8e10974">11955</a></span>&#160;<span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l11956"></a><span class="lineno">11956</span>&#160;</div><div class="line"><a name="l11957"></a><span class="lineno">11957</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gade93bfc37c0b1fc371b2fa1278ee7dfd">11958</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7132ff722841d431f9c6d3fc7e0c8912">11959</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000)  </span><span class="comment">/* Receive store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga61cfaa51bb7973e7e3c4fd6d549c88b2">11960</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000)  </span><span class="comment">/* Disable flushing of received frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l11961"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga600b35b875335358746524e5f6760613">11961</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000)  </span><span class="comment">/* Transmit store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6ba6031456a00e99638005b7af823a49">11962</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000)  </span><span class="comment">/* Flush transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga8af2f55493df254efed28cad7fb72651">11963</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000)  </span><span class="comment">/* Transmit threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaca0372554b5b8c2b816071ced929b30f">11964</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0a0af7e5f2074a30e33e4845b1c72155">11965</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11966"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4a29aa54f61418b0086bef0d8c9a4868">11966</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11967"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae9d703eb56388097660839c0dbb2dcf4">11967</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac6c6cd2f59e4f784ef22ca7873bcafe6">11968</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3e74522b40a38dbc62dca1cc87f7b13f">11969</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11970"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gac2e990a61fd2ca6d1f5d9e0fddfc1a76">11970</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6c21df36ca8ecb3c2d016cd4c683aded">11971</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5f15d70215b151c4c151b7b8475939ce">11972</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000)  </span><span class="comment">/* Start/stop transmission command */</span><span class="preprocessor"></span></div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ff2d7be55ac4e29a18d8490012d8d8f">11973</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080)  </span><span class="comment">/* Forward error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l11974"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad7fb0b48ffa17fb3c37e730e63790b95">11974</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040)  </span><span class="comment">/* Forward undersized good frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l11975"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga00653932f863ff8c73752e4dea63283d">11975</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018)  </span><span class="comment">/* receive threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l11976"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga29ec3c609bf796437bb50879be53974e">11976</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11977"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6f4f5e1950abb65d6ed23e30994b7a26">11977</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11978"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf73706fb0cf9a03909a55e3bcd19c75c">11978</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11979"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab7099f07f7c61fdc118cebe38db796e9">11979</a></span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l11980"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga6a9e1270eefa558420deba526b7cd2c2">11980</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004)  </span><span class="comment">/* operate on second frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l11981"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaf08aaa0c916bb56d2e4e71fdf0f034da">11981</a></span>&#160;<span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002)  </span><span class="comment">/* Start/stop receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l11982"></a><span class="lineno">11982</span>&#160;</div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></div><div class="line"><a name="l11984"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3c12b833cb206d8bafa7d60faebea805">11984</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11985"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7ae9340fa928abb4664efbb5c8478756">11985</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11986"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4fe43c4432e0505a5509424665692807">11986</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11987"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga92e94d1d37660b7cca9306ac020b4110">11987</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11988"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga5b1c57b5102ca78372420b45a707b43e">11988</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11989"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gaa28e115ada97b2e6d793f9d542f93e35">11989</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11990"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gafcfba49acf14e8a0194e1fef8b1837f7">11990</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11991"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga0c349d0b4aa329d39fcfd10d59de7b26">11991</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11992"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga4bce67fd8ee3363c1ab95b9f5324f745">11992</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040)  </span><span class="comment">/* Receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11993"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga91a59aa3adff595051bdda2da948ec71">11993</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11994"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gab3cdf8611ab9a0a7f4fc0e0090a33ba6">11994</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010)  </span><span class="comment">/* Receive Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11995"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga7a9cd48115f0b32941ee3087e9c60ec9">11995</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11996"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga37fc5c9c473407d77a379d7032147b59">11996</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11997"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3d4b2c3e0d50326adf0e8b3955aa9972">11997</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11998"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1a19f069ddf349de788130cefdbc4149">11998</a></span>&#160;<span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;</div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></div><div class="line"><a name="l12001"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga3793f0a194ff3a19a1559824a821fe61">12001</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l12002"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9595307f4b9d38f6e0991fa54c4bae8f">12002</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000)  </span><span class="comment">/* Number of frames missed by the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l12003"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga9ffc962868d2b5ed265e7bffd6881aab">12003</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000)  </span><span class="comment">/* Overflow bit for missed frame counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l12004"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga81aa193a52d5b3757a008b84eb0c6182">12004</a></span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFF)  </span><span class="comment">/* Number of frames missed by the controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;</div><div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></div><div class="line"><a name="l12007"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gae013d158ee1e13f61069722eff4d52ac">12007</a></span>&#160;<span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l12008"></a><span class="lineno">12008</span>&#160;</div><div class="line"><a name="l12009"></a><span class="lineno">12009</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></div><div class="line"><a name="l12010"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gacb91f0f377b2bb0bfffe7df0ad46c7d3">12010</a></span>&#160;<span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l12011"></a><span class="lineno">12011</span>&#160;</div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></div><div class="line"><a name="l12013"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#gad3524cdddc8525fe50c6754029011e12">12013</a></span>&#160;<span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l12014"></a><span class="lineno">12014</span>&#160;</div><div class="line"><a name="l12015"></a><span class="lineno">12015</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="../../dc/de1/group__Peripheral__Registers__Bits__Definition.html#ga1cf1a9ed443f3498b67c658d26468212">12016</a></span>&#160;<span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160;</div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l12027"></a><span class="lineno">12027</span>&#160;<span class="preprocessor">  #include &quot;<a class="code" href="../../d3/d26/stm32f4xx__conf_8h.html">stm32f4xx_conf.h</a>&quot;</span></div><div class="line"><a name="l12028"></a><span class="lineno">12028</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l12029"></a><span class="lineno">12029</span>&#160;</div><div class="line"><a name="l12034"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">12034</a></span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div><div class="line"><a name="l12035"></a><span class="lineno">12035</span>&#160;</div><div class="line"><a name="l12036"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">12036</a></span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div><div class="line"><a name="l12037"></a><span class="lineno">12037</span>&#160;</div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">12038</a></span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div><div class="line"><a name="l12039"></a><span class="lineno">12039</span>&#160;</div><div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga1378fbdda39f40b85420df55f41460ef">12040</a></span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;</div><div class="line"><a name="l12042"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">12042</a></span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div><div class="line"><a name="l12043"></a><span class="lineno">12043</span>&#160;</div><div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#gae7f188a4d26c9e713a48414783421071">12044</a></span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;</div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="../../d5/dc8/group__Exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">12046</a></span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div><div class="line"><a name="l12047"></a><span class="lineno">12047</span>&#160;</div><div class="line"><a name="l12052"></a><span class="lineno">12052</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l12053"></a><span class="lineno">12053</span>&#160;}</div><div class="line"><a name="l12054"></a><span class="lineno">12054</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l12055"></a><span class="lineno">12055</span>&#160;</div><div class="line"><a name="l12056"></a><span class="lineno">12056</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160;</div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__CMSIS_html_ga9c72a83598a0ee20148f01a486f54ac0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9c72a83598a0ee20148f01a486f54ac0">LTDC_Layer_TypeDef::WHPCR</a></div><div class="ttdeci">__IO uint32_t WHPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1602</div></div>
<div class="ttc" id="group__CMSIS_html_gac7b45c7672922d38ffb0a1415a122716"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac7b45c7672922d38ffb0a1415a122716">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__I uint32_t RESP4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1755</div></div>
<div class="ttc" id="group__CMSIS_html_ga0e7fca11f1c953270ee0ee6028860add"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0e7fca11f1c953270ee0ee6028860add">RTC_TypeDef::BKP8R</a></div><div class="ttdeci">__IO uint32_t BKP8R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1705</div></div>
<div class="ttc" id="group__CMSIS_html_ga011f892d86367dbe786964b14bc515a6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga011f892d86367dbe786964b14bc515a6">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1071</div></div>
<div class="ttc" id="group__CMSIS_html_ga1e0f09be7fa48bb7b14233866da1dd9f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1e0f09be7fa48bb7b14233866da1dd9f">FSMC_Bank4_TypeDef::SR4</a></div><div class="ttdeci">__IO uint32_t SR4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1386</div></div>
<div class="ttc" id="group__CMSIS_html_gaa3238d4c30b3ec500b2007bc061020db"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa3238d4c30b3ec500b2007bc061020db">LTDC_Layer_TypeDef::WVPCR</a></div><div class="ttdeci">__IO uint32_t WVPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1603</div></div>
<div class="ttc" id="group__CMSIS_html_gad525241894427fc83a16e3370bb5b1d8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad525241894427fc83a16e3370bb5b1d8">CRYP_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1942</div></div>
<div class="ttc" id="group__CMSIS_html_gaea4d055e3697999b44cdcf2702d79d40"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaea4d055e3697999b44cdcf2702d79d40">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1016</div></div>
<div class="ttc" id="group__CMSIS_html_ga98df0a538eb077b2cfc5194eda200f1b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga98df0a538eb077b2cfc5194eda200f1b">SPI_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1790</div></div>
<div class="ttc" id="group__CMSIS_html_ga7c7225eb9029a81f17b60cf4104eaffb"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7c7225eb9029a81f17b60cf4104eaffb">LTDC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1589</div></div>
<div class="ttc" id="group__CMSIS_html_ga8750eae683cb3d382476dc7cdcd92b96"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8750eae683cb3d382476dc7cdcd92b96">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1678</div></div>
<div class="ttc" id="group__CMSIS_html_ga5e5c20f4ddc155ec5c7f976ebfb60c2a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5e5c20f4ddc155ec5c7f976ebfb60c2a">ETH_TypeDef::PTPTSHUR</a></div><div class="ttdeci">__IO uint32_t PTPTSHUR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1278</div></div>
<div class="ttc" id="group__CMSIS_html_gaeb1d1d561f1d51232369197fa7acb53a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaeb1d1d561f1d51232369197fa7acb53a">SPI_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1782</div></div>
<div class="ttc" id="group__CMSIS_html_gaede126199a74ea2a7477c1361537f3c4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaede126199a74ea2a7477c1361537f3c4">DMA2D_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1123</div></div>
<div class="ttc" id="group__CMSIS_html_ga2a7ccb4e23cb05a574f243f6278b7b26"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2a7ccb4e23cb05a574f243f6278b7b26">RCC_TypeDef::PLLCFGR</a></div><div class="ttdeci">__IO uint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1635</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:224</div></div>
<div class="ttc" id="group__CMSIS_html_ga54026c3b5bc2059f1b187acb6c4817ac"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga54026c3b5bc2059f1b187acb6c4817ac">FLASH_TypeDef::OPTCR</a></div><div class="ttdeci">__IO uint32_t OPTCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1328</div></div>
<div class="ttc" id="group__CMSIS_html_ga040ae185cd8181a78b40d0115466405b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga040ae185cd8181a78b40d0115466405b">CRYP_TypeDef::CSGCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCM3R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1969</div></div>
<div class="ttc" id="group__Exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:857</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:205</div></div>
<div class="ttc" id="structCRC__TypeDef_html"><div class="ttname"><a href="../../de/d0e/structCRC__TypeDef.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:992</div></div>
<div class="ttc" id="group__CMSIS_html_gafe50f13adc614758cba541f942e8ef0e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafe50f13adc614758cba541f942e8ef0e">ETH_TypeDef::MMCRFCECR</a></div><div class="ttdeci">__IO uint32_t MMCRFCECR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1269</div></div>
<div class="ttc" id="group__CMSIS_html_ga85b9d3df2274b730327b181c402a7bf5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga85b9d3df2274b730327b181c402a7bf5">SYSCFG_TypeDef::MEMRMP</a></div><div class="ttdeci">__IO uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1491</div></div>
<div class="ttc" id="group__CMSIS_html_gaf31f33c1487ae0ee89ac427d9f0f037d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf31f33c1487ae0ee89ac427d9f0f037d">ETH_TypeDef::MACA3LR</a></div><div class="ttdeci">__IO uint32_t MACA3LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1256</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60b6cc4b6dbeca39e29a475d26c9e080">OTG_HS_EP1_OUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:286</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:262</div></div>
<div class="ttc" id="group__CMSIS_html_gaf697fcc940139f7dcb483766420852be"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf697fcc940139f7dcb483766420852be">ETH_TypeDef::MACMIIAR</a></div><div class="ttdeci">__IO uint32_t MACMIIAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1239</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:201</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:208</div></div>
<div class="ttc" id="group__CMSIS_html_ga2f9c622eea7f715471d37025beed5a46"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2f9c622eea7f715471d37025beed5a46">CRYP_TypeDef::CSGCMCCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM6R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1964</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:211</div></div>
<div class="ttc" id="group__CMSIS_html_ga2dd103ceba1159cefa4307bc31786640"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2dd103ceba1159cefa4307bc31786640">ETH_TypeDef::DMARSWTR</a></div><div class="ttdeci">__IO uint32_t DMARSWTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1295</div></div>
<div class="ttc" id="group__CMSIS_html_gac708e4f0f142ac14d7e1c46778ed6f96"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac708e4f0f142ac14d7e1c46778ed6f96">TIM_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1878</div></div>
<div class="ttc" id="group__CMSIS_html_gaa78b34a419d5a35c5504f1818ef9f122"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa78b34a419d5a35c5504f1818ef9f122">DMA2D_TypeDef::LWR</a></div><div class="ttdeci">__IO uint32_t LWR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1139</div></div>
<div class="ttc" id="group__Exported__types_html_ga47463bcded079ac61d5da46aff497803"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a></div><div class="ttdeci">__I int8_t vsc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:839</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:283</div></div>
<div class="ttc" id="group__CMSIS_html_ga8935f3f22c733c1cb5a05cecf3cfa38c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8935f3f22c733c1cb5a05cecf3cfa38c">SAI_Block_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1731</div></div>
<div class="ttc" id="group__CMSIS_html_gae4ce84d11912847542fcdc03ae337176"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae4ce84d11912847542fcdc03ae337176">LTDC_Layer_TypeDef::CLUTWR</a></div><div class="ttdeci">__IO uint32_t CLUTWR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1614</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:226</div></div>
<div class="ttc" id="group__CMSIS_html_ga9816616e1f00955c8982469d0dd9c953"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9816616e1f00955c8982469d0dd9c953">RTC_TypeDef::ALRMBR</a></div><div class="ttdeci">__IO uint32_t ALRMBR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1685</div></div>
<div class="ttc" id="group__CMSIS_html_gaee667dc148250bbf37fdc66dc4a9874d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaee667dc148250bbf37fdc66dc4a9874d">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1312</div></div>
<div class="ttc" id="group__CMSIS_html_ga4d58830323e567117c12ae3feac613b9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4d58830323e567117c12ae3feac613b9">DCMI_TypeDef::CWSTRTR</a></div><div class="ttdeci">__IO uint32_t CWSTRTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1088</div></div>
<div class="ttc" id="group__CMSIS_html_gae9332525bb7ec86518eecf7153caef19"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae9332525bb7ec86518eecf7153caef19">ETH_TypeDef::MACA2LR</a></div><div class="ttdeci">__IO uint32_t MACA2LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1254</div></div>
<div class="ttc" id="group__CMSIS_html_ga142ca5a1145ba9cf4cfa557655af1c13"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga142ca5a1145ba9cf4cfa557655af1c13">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1103</div></div>
<div class="ttc" id="group__CMSIS_html_ga4b7a644727bdc5f4c18d546968a61012"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4b7a644727bdc5f4c18d546968a61012">CRYP_TypeDef::CSGCMCCM3R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM3R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1961</div></div>
<div class="ttc" id="group__CMSIS_html_gac019d211d8c880b327a1b90a06cc0675"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac019d211d8c880b327a1b90a06cc0675">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1311</div></div>
<div class="ttc" id="group__Exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:859</div></div>
<div class="ttc" id="group__CMSIS_html_ga93ae9fddd0bab5c8938015a540e6371e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga93ae9fddd0bab5c8938015a540e6371e">DMA2D_TypeDef::BGOR</a></div><div class="ttdeci">__IO uint32_t BGOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1127</div></div>
<div class="ttc" id="group__CMSIS_html_ga0ab6c92574cc246707aa1371e3c5cb85"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0ab6c92574cc246707aa1371e3c5cb85">LTDC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1587</div></div>
<div class="ttc" id="group__CMSIS_html_ga6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1478</div></div>
<div class="ttc" id="group__CMSIS_html_gad597faecb079859e9cdb849c8cf78aec"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad597faecb079859e9cdb849c8cf78aec">LTDC_Layer_TypeDef::BFCR</a></div><div class="ttdeci">__IO uint32_t BFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1608</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:264</div></div>
<div class="ttc" id="group__CMSIS_html_ga6d78680272a465db0ee43eba4e9c54f3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6d78680272a465db0ee43eba4e9c54f3">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1908</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:239</div></div>
<div class="ttc" id="group__CMSIS_html_ga52270ad1423c68cd536f62657bb669f5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga52270ad1423c68cd536f62657bb669f5">RCC_TypeDef::SSCGR</a></div><div class="ttdeci">__IO uint32_t SSCGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1662</div></div>
<div class="ttc" id="group__CMSIS_html_ga0cbf1b4647f98914238202828de47416"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0cbf1b4647f98914238202828de47416">FSMC_Bank3_TypeDef::PATT3</a></div><div class="ttdeci">__IO uint32_t PATT3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1374</div></div>
<div class="ttc" id="group__CMSIS_html_ga0ffe762827b71caff20c75bf105387f6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0ffe762827b71caff20c75bf105387f6">SPI_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1792</div></div>
<div class="ttc" id="group__CMSIS_html_ga96ef270d5244bd331fb8db5b0deffb4a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga96ef270d5244bd331fb8db5b0deffb4a">CRYP_TypeDef::K2RR</a></div><div class="ttdeci">__IO uint32_t K2RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1951</div></div>
<div class="ttc" id="group__CMSIS_html_ga1bbe4b3cc5d9552526bec462b42164d5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1bbe4b3cc5d9552526bec462b42164d5">DCMI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1081</div></div>
<div class="ttc" id="group__CMSIS_html_ga2a7ebf9d3041dc20da591668d916f5bc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2a7ebf9d3041dc20da591668d916f5bc">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1877</div></div>
<div class="ttc" id="structHASH__TypeDef_html"><div class="ttname"><a href="../../d3/dc4/structHASH__TypeDef.html">HASH_TypeDef</a></div><div class="ttdoc">HASH. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1980</div></div>
<div class="ttc" id="group__Exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:862</div></div>
<div class="ttc" id="group__CMSIS_html_ga4ecac7187f1a8fcd108b14abdfb4934d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4ecac7187f1a8fcd108b14abdfb4934d">DMA2D_TypeDef::OMAR</a></div><div class="ttdeci">__IO uint32_t OMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1136</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:225</div></div>
<div class="ttc" id="structUSART__TypeDef_html"><div class="ttname"><a href="../../d1/d3e/structUSART__TypeDef.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1903</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:268</div></div>
<div class="ttc" id="group__CMSIS_html_gaefcc864961c2bb0465e2ced3bd8b4a14"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaefcc864961c2bb0465e2ced3bd8b4a14">SAI_Block_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1735</div></div>
<div class="ttc" id="group__CMSIS_html_ga7c156bc55f6d970a846a459d57a9e940"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7c156bc55f6d970a846a459d57a9e940">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1747</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:218</div></div>
<div class="ttc" id="group__CMSIS_html_gaa55a721ec8bb2239012aa7202e75abef"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa55a721ec8bb2239012aa7202e75abef">ETH_TypeDef::DMASR</a></div><div class="ttdeci">__IO uint32_t DMASR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1291</div></div>
<div class="ttc" id="group__CMSIS_html_gab57a3a6c337a8c6c7cb39d0cefc2459a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab57a3a6c337a8c6c7cb39d0cefc2459a">CAN_TypeDef::FA1R</a></div><div class="ttdeci">__IO uint32_t FA1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:968</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:271</div></div>
<div class="ttc" id="group__CMSIS_html_gaf4b7c440d7156226fd2788c366b9eaba"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf4b7c440d7156226fd2788c366b9eaba">CRYP_TypeDef::CSGCM6R</a></div><div class="ttdeci">__IO uint32_t CSGCM6R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1972</div></div>
<div class="ttc" id="group__CMSIS_html_ga89d6c21f02196b7f59bcc30c1061dd87"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga89d6c21f02196b7f59bcc30c1061dd87">RCC_TypeDef::AHB1LPENR</a></div><div class="ttdeci">__IO uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1652</div></div>
<div class="ttc" id="group__CMSIS_html_gab29069c9fd10eeec47414abd8d06822f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab29069c9fd10eeec47414abd8d06822f">CAN_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:963</div></div>
<div class="ttc" id="group__CMSIS_html_ga15944db86d7a7a69db35512f68eca15c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga15944db86d7a7a69db35512f68eca15c">TIM_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1872</div></div>
<div class="ttc" id="group__CMSIS_html_ga8e2ca425d2b5655573fd89bca5efb272"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8e2ca425d2b5655573fd89bca5efb272">DMA2D_TypeDef::FGCOLR</a></div><div class="ttdeci">__IO uint32_t FGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1129</div></div>
<div class="ttc" id="group__CMSIS_html_ga40999cd0a255ef62b2340e2726695063"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:895</div></div>
<div class="ttc" id="group__CMSIS_html_ga6c3d147223993f2b832b508ee5a5178e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6c3d147223993f2b832b508ee5a5178e">I2C_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1518</div></div>
<div class="ttc" id="group__Exported__types_html_gac74022c74a461f810e0d4fdc9bfea480"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a></div><div class="ttdeci">const uint8_t uc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:847</div></div>
<div class="ttc" id="structADC__TypeDef_html"><div class="ttname"><a href="../../da/dcd/structADC__TypeDef.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:876</div></div>
<div class="ttc" id="structSYSCFG__TypeDef_html"><div class="ttname"><a href="../../de/d88/structSYSCFG__TypeDef.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1489</div></div>
<div class="ttc" id="group__CMSIS_html_gaa031754e61b60bbbec393be19fb30036"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa031754e61b60bbbec393be19fb30036">ETH_TypeDef::DMAMFBOCR</a></div><div class="ttdeci">__IO uint32_t DMAMFBOCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1294</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:242</div></div>
<div class="ttc" id="group__CMSIS_html_gaa3703eaa40e447dcacc69c0827595532"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa3703eaa40e447dcacc69c0827595532">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1566</div></div>
<div class="ttc" id="group__CMSIS_html_ga7a96436f300141eb48768ffa90ee6e71"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7a96436f300141eb48768ffa90ee6e71">TIM_TypeDef::RESERVED11</a></div><div class="ttdeci">uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1890</div></div>
<div class="ttc" id="group__CMSIS_html_ga42a4a6ca26d00623ed87ff25483a6dfb"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga42a4a6ca26d00623ed87ff25483a6dfb">ETH_TypeDef::PTPTSSR</a></div><div class="ttdeci">__IO uint32_t PTPTSSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1284</div></div>
<div class="ttc" id="group__CMSIS_html_ga932d5b47f494828fbe8e2448bb324ca8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga932d5b47f494828fbe8e2448bb324ca8">I2C_TypeDef::FLTR</a></div><div class="ttdeci">__IO uint16_t FLTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1533</div></div>
<div class="ttc" id="group__CMSIS_html_ga50cb22870dbb9001241cec694994e5ef"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga50cb22870dbb9001241cec694994e5ef">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:994</div></div>
<div class="ttc" id="group__CMSIS_html_gabb2eba5ee2a1621abeeb59e3aadc0318"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabb2eba5ee2a1621abeeb59e3aadc0318">ETH_TypeDef::DMACHTBAR</a></div><div class="ttdeci">__IO uint32_t DMACHTBAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1299</div></div>
<div class="ttc" id="group__CMSIS_html_ga9e68fe36c4c8fbbac294b5496ccf7130"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:882</div></div>
<div class="ttc" id="structFLASH__TypeDef_html"><div class="ttname"><a href="../../d8/d7f/structFLASH__TypeDef.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1321</div></div>
<div class="ttc" id="group__CMSIS_html_gada6999b49bbe697c1dd5fdabc9bad7f4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gada6999b49bbe697c1dd5fdabc9bad7f4">SAI_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1726</div></div>
<div class="ttc" id="group__CMSIS_html_ga3cfcc9860ca551cbcb10c1c3dd4304f0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3cfcc9860ca551cbcb10c1c3dd4304f0">DCMI_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1080</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:256</div></div>
<div class="ttc" id="group__CMSIS_html_ga49d74ca8b402c2b9596bfcbe4cd051a9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga49d74ca8b402c2b9596bfcbe4cd051a9">CAN_FIFOMailBox_TypeDef::RDTR</a></div><div class="ttdeci">__IO uint32_t RDTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:928</div></div>
<div class="ttc" id="group__CMSIS_html_ga6754dd714ff0885e8e511977d2f393ce"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6754dd714ff0885e8e511977d2f393ce">TIM_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1881</div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:857</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:255</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="structSAI__Block__TypeDef_html"><div class="ttname"><a href="../../df/d07/structSAI__Block__TypeDef.html">SAI_Block_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1729</div></div>
<div class="ttc" id="group__CMSIS_html_ga619b4c22f630a269dfd0c331f90f6868"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga619b4c22f630a269dfd0c331f90f6868">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1650</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:236</div></div>
<div class="ttc" id="group__CMSIS_html_ga09c223e5355a8c5885f3e168dd568079"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga09c223e5355a8c5885f3e168dd568079">ETH_TypeDef::PTPTSCR</a></div><div class="ttdeci">__IO uint32_t PTPTSCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1274</div></div>
<div class="ttc" id="group__CMSIS_html_ga731d9209ce40dce6ea61fcc6f818c892"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga731d9209ce40dce6ea61fcc6f818c892">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1679</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6e954232d164a6942ebc7a6bd6f7736e">I2C3_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:285</div></div>
<div class="ttc" id="group__CMSIS_html_ga73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:881</div></div>
<div class="ttc" id="group__CMSIS_html_ga6b917b09c127e77bd3128bbe19a00499"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6b917b09c127e77bd3128bbe19a00499">SDIO_TypeDef::STA</a></div><div class="ttdeci">__I uint32_t STA</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1760</div></div>
<div class="ttc" id="group__Exported__types_html_ga19c9450d60abff7c6d3d35f31c10f83e"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a></div><div class="ttdeci">__IO int16_t vs16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:834</div></div>
<div class="ttc" id="group__CMSIS_html_gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:893</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:248</div></div>
<div class="ttc" id="group__CMSIS_html_ga05a1a3482d9534ba9ef976e3277040f0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga05a1a3482d9534ba9ef976e3277040f0">I2C_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1524</div></div>
<div class="ttc" id="group__CMSIS_html_ga832a684c8f476941845d0fcba0fb75fc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga832a684c8f476941845d0fcba0fb75fc">ETH_TypeDef::MMCRGUFCR</a></div><div class="ttdeci">__IO uint32_t MMCRGUFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1272</div></div>
<div class="ttc" id="group__CMSIS_html_gac7d62861de29d0b4fcf11fabbdbd76e7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac7d62861de29d0b4fcf11fabbdbd76e7">CAN_FIFOMailBox_TypeDef::RDLR</a></div><div class="ttdeci">__IO uint32_t RDLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:929</div></div>
<div class="ttc" id="group__CMSIS_html_gaee6ec4cf81ee0bb5b038576ba0d738a2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaee6ec4cf81ee0bb5b038576ba0d738a2">I2C_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1516</div></div>
<div class="ttc" id="group__Exported__types_html_ga0cd21c4793673b69ecd5fd673353a145"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a></div><div class="ttdeci">__IO uint32_t vu32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:849</div></div>
<div class="ttc" id="group__CMSIS_html_ga95edda857c3725bfb410d3a4707edfd8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga95edda857c3725bfb410d3a4707edfd8">RCC_TypeDef::AHB3LPENR</a></div><div class="ttdeci">__IO uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1654</div></div>
<div class="ttc" id="group__CMSIS_html_gaca99392151eb711971f5260ca675c81b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaca99392151eb711971f5260ca675c81b">CRYP_TypeDef::IV1RR</a></div><div class="ttdeci">__IO uint32_t IV1RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1957</div></div>
<div class="ttc" id="group__CMSIS_html_gaaf1b319262f53669f49e244d94955a60"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaaf1b319262f53669f49e244d94955a60">I2C_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1528</div></div>
<div class="ttc" id="group__CMSIS_html_ga877ad70fcd4a215bc8f9bb31fdc8d3d1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga877ad70fcd4a215bc8f9bb31fdc8d3d1">RCC_TypeDef::DCKCFGR</a></div><div class="ttdeci">__IO uint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1665</div></div>
<div class="ttc" id="group__CMSIS_html_gab4a222f725cc43952993519b20466637"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab4a222f725cc43952993519b20466637">ETH_TypeDef::DMACHRDR</a></div><div class="ttdeci">__IO uint32_t DMACHRDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1298</div></div>
<div class="ttc" id="group__Exported__types_html_ga5b628e6a05856ff67e535fa391a57683"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a></div><div class="ttdeci">const uint32_t uc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:845</div></div>
<div class="ttc" id="group__CMSIS_html_ga1775e779008da2b4d1807c2b5033b8a5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1775e779008da2b4d1807c2b5033b8a5">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint16_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1529</div></div>
<div class="ttc" id="group__CMSIS_html_gae98f793825b09b2b70300582d2f8a9fe"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae98f793825b09b2b70300582d2f8a9fe">DMA2D_TypeDef::FGPFCCR</a></div><div class="ttdeci">__IO uint32_t FGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1128</div></div>
<div class="ttc" id="structCAN__FIFOMailBox__TypeDef_html"><div class="ttname"><a href="../../dd/dce/structCAN__FIFOMailBox__TypeDef.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:925</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:277</div></div>
<div class="ttc" id="group__CMSIS_html_gac8bff45acc455489620d50e697a24c9d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac8bff45acc455489620d50e697a24c9d">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1517</div></div>
<div class="ttc" id="group__CMSIS_html_gad58e05db30d309608402a69d87c36505"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad58e05db30d309608402a69d87c36505">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1880</div></div>
<div class="ttc" id="group__CMSIS_html_gae17097e69c88b6c00033d6fb84a8182b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae17097e69c88b6c00033d6fb84a8182b">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1625</div></div>
<div class="ttc" id="group__CMSIS_html_ga9745df96e98f3cdc2d05ccefce681f64"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9745df96e98f3cdc2d05ccefce681f64">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:878</div></div>
<div class="ttc" id="group__CMSIS_html_gacbe0f472d72f011c5903806d12c4e086"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacbe0f472d72f011c5903806d12c4e086">ETH_TypeDef::MMCTIMR</a></div><div class="ttdeci">__IO uint32_t MMCTIMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1262</div></div>
<div class="ttc" id="group__CMSIS_html_ga531ebc38c47bebfb198eafb4de24cb2a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga531ebc38c47bebfb198eafb4de24cb2a">FSMC_Bank4_TypeDef::PIO4</a></div><div class="ttdeci">__IO uint32_t PIO4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1389</div></div>
<div class="ttc" id="structFSMC__Bank4__TypeDef_html"><div class="ttname"><a href="../../dc/db2/structFSMC__Bank4__TypeDef.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1383</div></div>
<div class="ttc" id="group__CMSIS_html_ga51c408c7c352b8080f0c6d42bf811d43"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga51c408c7c352b8080f0c6d42bf811d43">CAN_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:967</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:219</div></div>
<div class="ttc" id="group__CMSIS_html_gae9c78142f6edf8122384263878d09015"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae9c78142f6edf8122384263878d09015">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:885</div></div>
<div class="ttc" id="group__CMSIS_html_gac981185bb8c7a4c3cf75e25b06741ac3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac981185bb8c7a4c3cf75e25b06741ac3">CRYP_TypeDef::CSGCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCM0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1966</div></div>
<div class="ttc" id="group__CMSIS_html_gab5c47c570566cb8ff9d0436c17cc9241"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab5c47c570566cb8ff9d0436c17cc9241">SYSCFG_TypeDef::PMC</a></div><div class="ttdeci">__IO uint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1492</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:202</div></div>
<div class="ttc" id="group__CMSIS_html_ga15981828f2b915d38570cf6684e99a53"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga15981828f2b915d38570cf6684e99a53">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1069</div></div>
<div class="ttc" id="group__CMSIS_html_gad4b5f8bc936e26e3980686d2aba9d882"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad4b5f8bc936e26e3980686d2aba9d882">GPIO_TypeDef::BSRRH</a></div><div class="ttdeci">__IO uint16_t BSRRH</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1480</div></div>
<div class="ttc" id="group__CMSIS_html_gaee8d5fcb4edf8c156e70188d7ab24423"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaee8d5fcb4edf8c156e70188d7ab24423">ETH_TypeDef::MACA0HR</a></div><div class="ttdeci">__IO uint32_t MACA0HR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1249</div></div>
<div class="ttc" id="group__CMSIS_html_ga59c46ac3a56c6966a7f8f379a2fd1e3e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga59c46ac3a56c6966a7f8f379a2fd1e3e">TIM_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1864</div></div>
<div class="ttc" id="group__CMSIS_html_gadba940f3265121b77f9304b1843010ea"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadba940f3265121b77f9304b1843010ea">HASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1982</div></div>
<div class="ttc" id="group__CMSIS_html_gaaf432a8a8948613f4f66fcace5d2e5fe"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaaf432a8a8948613f4f66fcace5d2e5fe">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1323</div></div>
<div class="ttc" id="group__CMSIS_html_ga5439bfca3708c6b8be6a74626f06111f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5439bfca3708c6b8be6a74626f06111f">RTC_TypeDef::BKP1R</a></div><div class="ttdeci">__IO uint32_t BKP1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1698</div></div>
<div class="ttc" id="group__CMSIS_html_ga2e3f3fba908b85d2fcf1eaab6b5600bf"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2e3f3fba908b85d2fcf1eaab6b5600bf">LTDC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1588</div></div>
<div class="ttc" id="structDMA__Stream__TypeDef_html"><div class="ttname"><a href="../../d4/d4e/structDMA__Stream__TypeDef.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1097</div></div>
<div class="ttc" id="group__CMSIS_html_gad218fdcb9606477c1d63f8ee38d3c5c9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad218fdcb9606477c1d63f8ee38d3c5c9">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint16_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1519</div></div>
<div class="ttc" id="group__CMSIS_html_ga9094f9bb312461d2fc1499f5f8d91c64"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9094f9bb312461d2fc1499f5f8d91c64">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1873</div></div>
<div class="ttc" id="group__CMSIS_html_ga343e0230ded55920ff2a04fbde0e5bcd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga343e0230ded55920ff2a04fbde0e5bcd">RCC_TypeDef::AHB2RSTR</a></div><div class="ttdeci">__IO uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1639</div></div>
<div class="ttc" id="group__CMSIS_html_gaf730af32307f845895465e8ead57d20c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf730af32307f845895465e8ead57d20c">CAN_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:965</div></div>
<div class="ttc" id="group__CMSIS_html_gaedb2e74c294ffed25c952b17e5bc0fc4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaedb2e74c294ffed25c952b17e5bc0fc4">ETH_TypeDef::DMARPDR</a></div><div class="ttdeci">__IO uint32_t DMARPDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1288</div></div>
<div class="ttc" id="structRTC__TypeDef_html"><div class="ttname"><a href="../../df/d35/structRTC__TypeDef.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1675</div></div>
<div class="ttc" id="group__CMSIS_html_ga336820119836db549e754619be7f6aa5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga336820119836db549e754619be7f6aa5">ETH_TypeDef::MMCRIR</a></div><div class="ttdeci">__IO uint32_t MMCRIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1259</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:238</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:212</div></div>
<div class="ttc" id="group__CMSIS_html_ga5c1551b886fbb8e801b9203f6d7dc7c5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5c1551b886fbb8e801b9203f6d7dc7c5">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1523</div></div>
<div class="ttc" id="group__CMSIS_html_gada13497abc6402300570ff5f430a612e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gada13497abc6402300570ff5f430a612e">SYSCFG_TypeDef::CMPCR</a></div><div class="ttdeci">__IO uint32_t CMPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1502</div></div>
<div class="ttc" id="group__CMSIS_html_ga4ec4296951d313a1cf46367832752701"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4ec4296951d313a1cf46367832752701">CRYP_TypeDef::CSGCMCCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM5R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1963</div></div>
<div class="ttc" id="structDAC__TypeDef_html"><div class="ttname"><a href="../../d6/d41/structDAC__TypeDef.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1005</div></div>
<div class="ttc" id="group__CMSIS_html_ga6935beb5bbc2de668024c1989eecd46c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6935beb5bbc2de668024c1989eecd46c">FSMC_Bank3_TypeDef::ECCR3</a></div><div class="ttdeci">__IO uint32_t ECCR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1376</div></div>
<div class="ttc" id="group__CMSIS_html_ga4cccc7802b573135311cc38e7f247ff5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4cccc7802b573135311cc38e7f247ff5">FSMC_Bank4_TypeDef::PATT4</a></div><div class="ttdeci">__IO uint32_t PATT4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1388</div></div>
<div class="ttc" id="structRNG__TypeDef_html"><div class="ttname"><a href="../../d3/d8a/structRNG__TypeDef.html">RNG_TypeDef</a></div><div class="ttdoc">RNG. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:2005</div></div>
<div class="ttc" id="group__CMSIS_html_gacdbe493d9d68ddfed4c758f0a7bde058"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacdbe493d9d68ddfed4c758f0a7bde058">ETH_TypeDef::MACFCR</a></div><div class="ttdeci">__IO uint32_t MACFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1241</div></div>
<div class="ttc" id="group__CMSIS_html_ga353c64e49ec9ae93b950668941f41175"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga353c64e49ec9ae93b950668941f41175">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint16_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1783</div></div>
<div class="ttc" id="group__CMSIS_html_gaf019d85ce2b876ee99d994a09de12ec3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf019d85ce2b876ee99d994a09de12ec3">LTDC_TypeDef::CPSR</a></div><div class="ttdeci">__IO uint32_t CPSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1591</div></div>
<div class="ttc" id="group__CMSIS_html_ga0b3e1f1551d11a01f7b2356e91281e7d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0b3e1f1551d11a01f7b2356e91281e7d">CRYP_TypeDef::DOUT</a></div><div class="ttdeci">__IO uint32_t DOUT</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1941</div></div>
<div class="ttc" id="group__CMSIS_html_ga22bd30c653a4c1c8f46a59e0a821dcf8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga22bd30c653a4c1c8f46a59e0a821dcf8">ETH_TypeDef::MACHTLR</a></div><div class="ttdeci">__IO uint32_t MACHTLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1238</div></div>
<div class="ttc" id="group__CMSIS_html_ga50b4f0b0d2a376f729c8d7acf47864c3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga50b4f0b0d2a376f729c8d7acf47864c3">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1018</div></div>
<div class="ttc" id="group__CMSIS_html_gaa0dc0e8f97e7b7333083c1429c41bca8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa0dc0e8f97e7b7333083c1429c41bca8">CRYP_TypeDef::K2LR</a></div><div class="ttdeci">__IO uint32_t K2LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1950</div></div>
<div class="ttc" id="group__CMSIS_html_ga9217ce4fb1e7e16dc0ead8523a6c045a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9217ce4fb1e7e16dc0ead8523a6c045a">SAI_Block_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1738</div></div>
<div class="ttc" id="group__CMSIS_html_ga180354afdf5ff27d04befd794c46156d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga180354afdf5ff27d04befd794c46156d">FLASH_TypeDef::OPTCR1</a></div><div class="ttdeci">__IO uint32_t OPTCR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1329</div></div>
<div class="ttc" id="core__cm4_8h_html"><div class="ttname"><a href="../../d5/d35/core__cm4_8h.html">core_cm4.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group__CMSIS_html_gab422a7aeea33d29d0f8b841bb461e3a8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab422a7aeea33d29d0f8b841bb461e3a8">RNG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:2007</div></div>
<div class="ttc" id="group__CMSIS_html_ga2044eb2a0a8a731400d309741bceb2f7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2044eb2a0a8a731400d309741bceb2f7">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint16_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1909</div></div>
<div class="ttc" id="structSAI__TypeDef_html"><div class="ttname"><a href="../../d3/db2/structSAI__TypeDef.html">SAI_TypeDef</a></div><div class="ttdoc">Serial Audio Interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1724</div></div>
<div class="ttc" id="structLTDC__Layer__TypeDef_html"><div class="ttname"><a href="../../d1/d08/structLTDC__Layer__TypeDef.html">LTDC_Layer_TypeDef</a></div><div class="ttdoc">LCD-TFT Display layer x Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1599</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:235</div></div>
<div class="ttc" id="group__CMSIS_html_ga51dbdba74c4d3559157392109af68fc6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:891</div></div>
<div class="ttc" id="group__CMSIS_html_gaaedb1dc65cb10a98f4c53f162b19bb39"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaaedb1dc65cb10a98f4c53f162b19bb39">LTDC_Layer_TypeDef::DCCR</a></div><div class="ttdeci">__IO uint32_t DCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1607</div></div>
<div class="ttc" id="group__CMSIS_html_gadbeac1d47cb85ab52dac71d520273947"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadbeac1d47cb85ab52dac71d520273947">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1101</div></div>
<div class="ttc" id="group__CMSIS_html_ga45d413bc59caf6c14eb230266d7ab8c3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga45d413bc59caf6c14eb230266d7ab8c3">ETH_TypeDef::MACIMR</a></div><div class="ttdeci">__IO uint32_t MACIMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1248</div></div>
<div class="ttc" id="group__CMSIS_html_gae0aba9f38498cccbe0186b7813825026"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae0aba9f38498cccbe0186b7813825026">DCMI_TypeDef::RISR</a></div><div class="ttdeci">__IO uint32_t RISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1082</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:275</div></div>
<div class="ttc" id="group__CMSIS_html_ga1e398155ddd013fcdd41309b4bd0bd5f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1e398155ddd013fcdd41309b4bd0bd5f">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1775</div></div>
<div class="ttc" id="structSDIO__TypeDef_html"><div class="ttname"><a href="../../d0/d77/structSDIO__TypeDef.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1745</div></div>
<div class="ttc" id="group__CMSIS_html_ga548510ebbe395a3947dbbc49fcccec0d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga548510ebbe395a3947dbbc49fcccec0d">TIM_TypeDef::RESERVED14</a></div><div class="ttdeci">uint16_t RESERVED14</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1896</div></div>
<div class="ttc" id="group__CMSIS_html_ga0470b5bbb53e9f1bbde09829371eb72f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0470b5bbb53e9f1bbde09829371eb72f">FSMC_Bank4_TypeDef::PCR4</a></div><div class="ttdeci">__IO uint32_t PCR4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1385</div></div>
<div class="ttc" id="group__Exported__types_html_gaa980e2c02ba2305e0f489d5650655425"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a></div><div class="ttdeci">int16_t s16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:826</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:213</div></div>
<div class="ttc" id="group__CMSIS_html_ga6b6e55e6c667042e5a46a76518b73d5a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:890</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:257</div></div>
<div class="ttc" id="group__CMSIS_html_ga744988eef66294323f32fdca172ad7ad"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga744988eef66294323f32fdca172ad7ad">RCC_TypeDef::CKGATENR</a></div><div class="ttdeci">__IO uint32_t CKGATENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1666</div></div>
<div class="ttc" id="group__CMSIS_html_ga92f5c1a5aaa8b286317f923482e09d35"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga92f5c1a5aaa8b286317f923482e09d35">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:886</div></div>
<div class="ttc" id="group__CMSIS_html_ga09936292ef8d82974b55a03a1080534e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga09936292ef8d82974b55a03a1080534e">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint32_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1696</div></div>
<div class="ttc" id="group__CMSIS_html_ga9a1b3799763c47fefd4772f10b7df91b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9a1b3799763c47fefd4772f10b7df91b">DMA2D_TypeDef::FGOR</a></div><div class="ttdeci">__IO uint32_t FGOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1125</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9e5c9d81dd3985a88094f8158c0f0267">OTG_HS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:288</div></div>
<div class="ttc" id="group__CMSIS_html_ga408c96501b1cc8bd527432736d132a39"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga408c96501b1cc8bd527432736d132a39">CAN_TxMailBox_TypeDef::TDLR</a></div><div class="ttdeci">__IO uint32_t TDLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:917</div></div>
<div class="ttc" id="group__CMSIS_html_gae78c4644295e025c55630d78f11e4b1f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae78c4644295e025c55630d78f11e4b1f">CRYP_TypeDef::CSGCMCCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM4R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1962</div></div>
<div class="ttc" id="group__CMSIS_html_ga6606b5d249f923aa15ab74b382cbaf7e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6606b5d249f923aa15ab74b382cbaf7e">RTC_TypeDef::BKP12R</a></div><div class="ttdeci">__IO uint32_t BKP12R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1709</div></div>
<div class="ttc" id="group__CMSIS_html_gaf33fa5c173e1c102e6d0242fe60e569f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf33fa5c173e1c102e6d0242fe60e569f">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:998</div></div>
<div class="ttc" id="group__CMSIS_html_gad54765af56784498a3ae08686b79a1ff"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad54765af56784498a3ae08686b79a1ff">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1686</div></div>
<div class="ttc" id="group__CMSIS_html_gaefbd38be87117d1fced289bf9c534414"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaefbd38be87117d1fced289bf9c534414">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1687</div></div>
<div class="ttc" id="group__CMSIS_html_gad93017bb0a778a2aad9cd71211fc770a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad93017bb0a778a2aad9cd71211fc770a">RTC_TypeDef::WUTR</a></div><div class="ttdeci">__IO uint32_t WUTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1682</div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="../../d7/d29/core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:195</div></div>
<div class="ttc" id="group__CMSIS_html_ga1a6a0f78ca703a63bb0a6b6f231f612f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1a6a0f78ca703a63bb0a6b6f231f612f">CAN_TypeDef::FMR</a></div><div class="ttdeci">__IO uint32_t FMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:961</div></div>
<div class="ttc" id="structSPI__TypeDef_html"><div class="ttname"><a href="../../db/d58/structSPI__TypeDef.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1773</div></div>
<div class="ttc" id="group__CMSIS_html_gaea66ea813830c2f3ff207464794397a4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaea66ea813830c2f3ff207464794397a4">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1692</div></div>
<div class="ttc" id="group__CMSIS_html_gac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1473</div></div>
<div class="ttc" id="group__CMSIS_html_ga355b2c5aa0dd467de1f9dea4a9afe986"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga355b2c5aa0dd467de1f9dea4a9afe986">I2C_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1522</div></div>
<div class="ttc" id="group__CMSIS_html_gac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1887</div></div>
<div class="ttc" id="group__CMSIS_html_gab53da6fb851d911ae0b1166be2cfe48a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab53da6fb851d911ae0b1166be2cfe48a">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint16_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1785</div></div>
<div class="ttc" id="group__CMSIS_html_gad2528bbb921532be8116534651b1faee"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad2528bbb921532be8116534651b1faee">GPIO_TypeDef::BSRRL</a></div><div class="ttdeci">__IO uint16_t BSRRL</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1479</div></div>
<div class="ttc" id="group__CMSIS_html_gac4b6f819b8e4f7981b998bd75dafcbce"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac4b6f819b8e4f7981b998bd75dafcbce">RCC_TypeDef::PLLSAICFGR</a></div><div class="ttdeci">__IO uint32_t PLLSAICFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1664</div></div>
<div class="ttc" id="group__CMSIS_html_gab02310e389320a383022b666af621ba9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab02310e389320a383022b666af621ba9">ETH_TypeDef::DMACHTDR</a></div><div class="ttdeci">__IO uint32_t DMACHTDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1297</div></div>
<div class="ttc" id="group__CMSIS_html_ga249009cd672e7bcd52df1a41de4619e1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga249009cd672e7bcd52df1a41de4619e1">RTC_TypeDef::ALRMBSSR</a></div><div class="ttdeci">__IO uint32_t ALRMBSSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1695</div></div>
<div class="ttc" id="group__CMSIS_html_gaefc3daf9db06d441115572be02bb49bd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaefc3daf9db06d441115572be02bb49bd">LTDC_TypeDef::BPCR</a></div><div class="ttdeci">__IO uint32_t BPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1578</div></div>
<div class="ttc" id="group__CMSIS_html_gacf20a59c07d3e013d0207b1719b973b6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacf20a59c07d3e013d0207b1719b973b6">LTDC_TypeDef::BCCR</a></div><div class="ttdeci">__IO uint32_t BCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1585</div></div>
<div class="ttc" id="group__CMSIS_html_gabe51502097b1fd281d0a2a1b157d769e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabe51502097b1fd281d0a2a1b157d769e">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint16_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1917</div></div>
<div class="ttc" id="group__CMSIS_html_ga50f9ee49cd295305a56ac58b96d11ded"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga50f9ee49cd295305a56ac58b96d11ded">DMA2D_TypeDef::OPFCCR</a></div><div class="ttdeci">__IO uint32_t OPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1134</div></div>
<div class="ttc" id="group__CMSIS_html_gaefe6a26ee25947b7eb5be9d485f4d3b0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaefe6a26ee25947b7eb5be9d485f4d3b0">CAN_TypeDef::FM1R</a></div><div class="ttdeci">__IO uint32_t FM1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:962</div></div>
<div class="ttc" id="group__CMSIS_html_ga480a59fd0e4c6088a693fc8160831154"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga480a59fd0e4c6088a693fc8160831154">ETH_TypeDef::DMATDLAR</a></div><div class="ttdeci">__IO uint32_t DMATDLAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1290</div></div>
<div class="ttc" id="group__CMSIS_html_ga898b87cab4f099bcca981cc4c9318b51"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:894</div></div>
<div class="ttc" id="group__CMSIS_html_ga6b3c0b0492c1941412dbe5abd1f64566"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6b3c0b0492c1941412dbe5abd1f64566">CRYP_TypeDef::CSGCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCM1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1967</div></div>
<div class="ttc" id="group__CMSIS_html_ga70f3e911570bd326bff852664fd8a7d5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga70f3e911570bd326bff852664fd8a7d5">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__I uint32_t RESP3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1754</div></div>
<div class="ttc" id="structFSMC__Bank1__TypeDef_html"><div class="ttname"><a href="../../d9/d32/structFSMC__Bank1__TypeDef.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1337</div></div>
<div class="ttc" id="group__CMSIS_html_ga5eb63912e39085e3e13d64bdb0cf38bd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5eb63912e39085e3e13d64bdb0cf38bd">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1010</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:270</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:220</div></div>
<div class="ttc" id="group__CMSIS_html_gac0433330a92f2bd04812384f63bb4a52"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac0433330a92f2bd04812384f63bb4a52">FSMC_Bank2_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1361</div></div>
<div class="ttc" id="group__Exported__types_html_gab0ec90ac9b2c5864755998c8d37c264a"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a></div><div class="ttdeci">__I uint8_t vuc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:855</div></div>
<div class="ttc" id="group__CMSIS_html_ga6e762751c9d5a1e41efb6033a26d8ed8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6e762751c9d5a1e41efb6033a26d8ed8">I2C_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1532</div></div>
<div class="ttc" id="group__CMSIS_html_gac3beb02dccd9131d6ce55bb29c5fa69f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac3beb02dccd9131d6ce55bb29c5fa69f">RCC_TypeDef::PLLI2SCFGR</a></div><div class="ttdeci">__IO uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1663</div></div>
<div class="ttc" id="group__CMSIS_html_ga95c7f729b10eb2acafe499d9c9a81a83"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga95c7f729b10eb2acafe499d9c9a81a83">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint16_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1527</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:254</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:276</div></div>
<div class="ttc" id="group__CMSIS_html_ga158066c974911c14efd7ea492ea31137"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga158066c974911c14efd7ea492ea31137">USART_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1912</div></div>
<div class="ttc" id="group__CMSIS_html_gab63440e38c7872a8ed11fb2d8d94714e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab63440e38c7872a8ed11fb2d8d94714e">SPI_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1786</div></div>
<div class="ttc" id="group__CMSIS_html_gacd89bb1cba0381c2be8a551e6d14e9f7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacd89bb1cba0381c2be8a551e6d14e9f7">USART_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1918</div></div>
<div class="ttc" id="group__CMSIS_html_ga2403d29b2bfffb734ebef6642c0d2724"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2403d29b2bfffb734ebef6642c0d2724">RTC_TypeDef::CALIBR</a></div><div class="ttdeci">__IO uint32_t CALIBR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1683</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:233</div></div>
<div class="ttc" id="group__CMSIS_html_ga3f1fd9f0c004d3087caeba4815faa41c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3f1fd9f0c004d3087caeba4815faa41c">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1905</div></div>
<div class="ttc" id="group__CMSIS_html_ga3f9827b30a402fd3d85fe4f4b8eb49c9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3f9827b30a402fd3d85fe4f4b8eb49c9">LTDC_Layer_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1601</div></div>
<div class="ttc" id="structEXTI__TypeDef_html"><div class="ttname"><a href="../../dd/d71/structEXTI__TypeDef.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1307</div></div>
<div class="ttc" id="group__CMSIS_html_ga801519a7af801ad43b88007bf4e2e906"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga801519a7af801ad43b88007bf4e2e906">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1758</div></div>
<div class="ttc" id="group__CMSIS_html_ga29b2b75e74520e304e31c18cf9e4a7f8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga29b2b75e74520e304e31c18cf9e4a7f8">FSMC_Bank2_TypeDef::PMEM2</a></div><div class="ttdeci">__IO uint32_t PMEM2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1359</div></div>
<div class="ttc" id="group__CMSIS_html_gad1505a32bdca9a2f8da708c7372cdafc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad1505a32bdca9a2f8da708c7372cdafc">SAI_Block_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1736</div></div>
<div class="ttc" id="structDBGMCU__TypeDef_html"><div class="ttname"><a href="../../d5/dd3/structDBGMCU__TypeDef.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1066</div></div>
<div class="ttc" id="group__CMSIS_html_ga9d881ed6c2fdecf77e872bcc6b404774"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9d881ed6c2fdecf77e872bcc6b404774">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__I uint32_t RESPCMD</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1751</div></div>
<div class="ttc" id="structFSMC__Bank2__TypeDef_html"><div class="ttname"><a href="../../d3/ded/structFSMC__Bank2__TypeDef.html">FSMC_Bank2_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1355</div></div>
<div class="ttc" id="group__CMSIS_html_ga9dad401dfd995251a189d457bc6a5ebd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9dad401dfd995251a189d457bc6a5ebd">DMA2D_TypeDef::BGCOLR</a></div><div class="ttdeci">__IO uint32_t BGCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1131</div></div>
<div class="ttc" id="group__CMSIS_html_gabae6e9d688b16ef350878998f5e21c0b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:896</div></div>
<div class="ttc" id="group__CMSIS_html_ga0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1885</div></div>
<div class="ttc" id="group__CMSIS_html_ga118208b8645815a2aa670e92d6277199"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga118208b8645815a2aa670e92d6277199">DMA2D_TypeDef::OOR</a></div><div class="ttdeci">__IO uint32_t OOR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1137</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:210</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:266</div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:857</div></div>
<div class="ttc" id="group__CMSIS_html_ga994061b8b26ae9b2e8ddb981cb3eec11"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga994061b8b26ae9b2e8ddb981cb3eec11">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1892</div></div>
<div class="ttc" id="group__CMSIS_html_gaec7622ba90341c9faf843d9ee54a759f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaec7622ba90341c9faf843d9ee54a759f">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1649</div></div>
<div class="ttc" id="group__CMSIS_html_ga793cd13a4636c9785fdb99316f7fd7ab"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga793cd13a4636c9785fdb99316f7fd7ab">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1325</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:222</div></div>
<div class="ttc" id="group__CMSIS_html_ga1b55806b0e28cc18316cb1b9350aab2c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1b55806b0e28cc18316cb1b9350aab2c">ETH_TypeDef::MMCTGFSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFSCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1264</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:223</div></div>
<div class="ttc" id="group__CMSIS_html_gae4673c5b4a2df7b770d82e43b1806ccf"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae4673c5b4a2df7b770d82e43b1806ccf">LTDC_Layer_TypeDef::CFBLR</a></div><div class="ttdeci">__IO uint32_t CFBLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1611</div></div>
<div class="ttc" id="structFSMC__Bank3__TypeDef_html"><div class="ttname"><a href="../../d8/d9b/structFSMC__Bank3__TypeDef.html">FSMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank3. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1369</div></div>
<div class="ttc" id="group__CMSIS_html_ga154e0514cfca7449156dd5a9133631ac"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga154e0514cfca7449156dd5a9133631ac">LTDC_TypeDef::GCR</a></div><div class="ttdeci">__IO uint32_t GCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1581</div></div>
<div class="ttc" id="group__CMSIS_html_ga5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:892</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:221</div></div>
<div class="ttc" id="group__CMSIS_html_ga8f7f8cbf64bf3ce73a6d25ca019ca712"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8f7f8cbf64bf3ce73a6d25ca019ca712">ETH_TypeDef::MACA1HR</a></div><div class="ttdeci">__IO uint32_t MACA1HR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1251</div></div>
<div class="ttc" id="group__CMSIS_html_ga530babbc4b9584c93a1bf87d6ce8b8dc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga530babbc4b9584c93a1bf87d6ce8b8dc">CAN_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:954</div></div>
<div class="ttc" id="group__CMSIS_html_ga8f952613a22049f3ea2b50b7e0d10472"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8f952613a22049f3ea2b50b7e0d10472">TIM_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1868</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:247</div></div>
<div class="ttc" id="group__CMSIS_html_gab0e228ff39a37b472aa48ba3afd18333"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab0e228ff39a37b472aa48ba3afd18333">TIM_TypeDef::RESERVED10</a></div><div class="ttdeci">uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1884</div></div>
<div class="ttc" id="group__CMSIS_html_gad0b7882917068bd398d4d8e209794ead"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad0b7882917068bd398d4d8e209794ead">ETH_TypeDef::MACA1LR</a></div><div class="ttdeci">__IO uint32_t MACA1LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1252</div></div>
<div class="ttc" id="group__CMSIS_html_ga7fd09a4911f813464a454b507832a0b9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7fd09a4911f813464a454b507832a0b9">TIM_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1874</div></div>
<div class="ttc" id="group__CMSIS_html_ga1b9c8048339e19b110ecfbea486f55df"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1b9c8048339e19b110ecfbea486f55df">DCMI_TypeDef::CWSIZER</a></div><div class="ttdeci">__IO uint32_t CWSIZER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1089</div></div>
<div class="ttc" id="group__CMSIS_html_ga98c6bcd7c9bae378ebf83fd9f5b59020"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga98c6bcd7c9bae378ebf83fd9f5b59020">CAN_TxMailBox_TypeDef::TDHR</a></div><div class="ttdeci">__IO uint32_t TDHR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:918</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:253</div></div>
<div class="ttc" id="group__Exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group__CMSIS_html_gab367c4ca2e8ac87238692e6d55d622ec"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab367c4ca2e8ac87238692e6d55d622ec">DCMI_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1084</div></div>
<div class="ttc" id="group__CMSIS_html_ga797f43f9cc1858baebd1799be288dff6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga797f43f9cc1858baebd1799be288dff6">RTC_TypeDef::BKP15R</a></div><div class="ttdeci">__IO uint32_t BKP15R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1712</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:272</div></div>
<div class="ttc" id="group__CMSIS_html_ga7b6a846a09e204c29664759983853ec0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7b6a846a09e204c29664759983853ec0">DMA2D_TypeDef::BGCMAR</a></div><div class="ttdeci">__IO uint32_t BGCMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1133</div></div>
<div class="ttc" id="group__CMSIS_html_ga926db5a8be35fdd38102fb4b9d3a12ed"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga926db5a8be35fdd38102fb4b9d3a12ed">CRYP_TypeDef::CSGCMCCM0R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1958</div></div>
<div class="ttc" id="group__CMSIS_html_ga646631532167f3386763a2d10a881a04"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga646631532167f3386763a2d10a881a04">RCC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1641</div></div>
<div class="ttc" id="group__CMSIS_html_gad3186a43824621f049e7eff37c88ad4e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad3186a43824621f049e7eff37c88ad4e">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1891</div></div>
<div class="ttc" id="structHASH__DIGEST__TypeDef_html"><div class="ttname"><a href="../../df/d41/structHASH__DIGEST__TypeDef.html">HASH_DIGEST_TypeDef</a></div><div class="ttdoc">HASH_DIGEST. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1996</div></div>
<div class="ttc" id="group__CMSIS_html_gadbd3ad2a70d1578d630acfdb9a526320"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadbd3ad2a70d1578d630acfdb9a526320">LTDC_Layer_TypeDef::CFBLNR</a></div><div class="ttdeci">__IO uint32_t CFBLNR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1612</div></div>
<div class="ttc" id="group__CMSIS_html_ga669f1406f19f2944cb73d02b3620880f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga669f1406f19f2944cb73d02b3620880f">I2C_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1534</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:214</div></div>
<div class="ttc" id="group__CMSIS_html_ga01011d00eb28b8798af8c5dfedf6f35d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga01011d00eb28b8798af8c5dfedf6f35d">HASH_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1986</div></div>
<div class="ttc" id="group__CMSIS_html_ga5f2717885ff171e686e0347af9e6b68d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5f2717885ff171e686e0347af9e6b68d">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1565</div></div>
<div class="ttc" id="group__CMSIS_html_ga802e9a26a89b44decd2d32d97f729dd3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga802e9a26a89b44decd2d32d97f729dd3">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1324</div></div>
<div class="ttc" id="group__CMSIS_html_ga44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1476</div></div>
<div class="ttc" id="group__CMSIS_html_ga0371fc07916e3043e1151eaa97e172c9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0371fc07916e3043e1151eaa97e172c9">DCMI_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1085</div></div>
<div class="ttc" id="group__CMSIS_html_ga17d061db586d4a5aa646b68495a8e6a4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga17d061db586d4a5aa646b68495a8e6a4">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1309</div></div>
<div class="ttc" id="group__CMSIS_html_ga52c16b920a3f25fda961d0cd29749433"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga52c16b920a3f25fda961d0cd29749433">DCMI_TypeDef::ESCR</a></div><div class="ttdeci">__IO uint32_t ESCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1086</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:232</div></div>
<div class="ttc" id="group__CMSIS_html_ga4d6479478d84d3b85dcebb667ad963de"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4d6479478d84d3b85dcebb667ad963de">CRYP_TypeDef::IV0RR</a></div><div class="ttdeci">__IO uint32_t IV0RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1955</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:240</div></div>
<div class="ttc" id="group__CMSIS_html_gaaba7a808e4dfae5cc06b197c298af206"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaaba7a808e4dfae5cc06b197c298af206">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint16_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1531</div></div>
<div class="ttc" id="structGPIO__TypeDef_html"><div class="ttname"><a href="../../d0/d6b/structGPIO__TypeDef.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1471</div></div>
<div class="ttc" id="group__CMSIS_html_ga9bbfbe921f2acfaf58251849bd0a511c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9bbfbe921f2acfaf58251849bd0a511c">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1567</div></div>
<div class="ttc" id="group__CMSIS_html_gad8e858479e26ab075ee2ddb630e8769d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad8e858479e26ab075ee2ddb630e8769d">CAN_TypeDef::RF0R</a></div><div class="ttdeci">__IO uint32_t RF0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:952</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="../../d7/d29/core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:198</div></div>
<div class="ttc" id="group__CMSIS_html_gaccee34aaec89aad4aeef512bba173ae5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaccee34aaec89aad4aeef512bba173ae5">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1907</div></div>
<div class="ttc" id="group__CMSIS_html_ga5af1984c7c00890598ca74fc85449f9f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5af1984c7c00890598ca74fc85449f9f">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1756</div></div>
<div class="ttc" id="group__CMSIS_html_ga1ad00033d223abb9075df5bf38894445"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1ad00033d223abb9075df5bf38894445">ETH_TypeDef::MACA2HR</a></div><div class="ttdeci">__IO uint32_t MACA2HR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1253</div></div>
<div class="ttc" id="group__Exported__types_html_gaec1d22666cf030b79051e5daa372fbc8"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a></div><div class="ttdeci">__I int32_t vsc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:837</div></div>
<div class="ttc" id="group__CMSIS_html_gaeb1e30ce2038628e45264f75e5e926bb"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaeb1e30ce2038628e45264f75e5e926bb">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1748</div></div>
<div class="ttc" id="group__CMSIS_html_ga138903d4681455a660dccbaf3409263d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga138903d4681455a660dccbaf3409263d">RTC_TypeDef::BKP13R</a></div><div class="ttdeci">__IO uint32_t BKP13R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1710</div></div>
<div class="ttc" id="group__CMSIS_html_gabbbdc3174e12dab21123d746d65f345d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabbbdc3174e12dab21123d746d65f345d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1750</div></div>
<div class="ttc" id="group__CMSIS_html_ga1bde8391647d6422b39ab5ba4f13848b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1bde8391647d6422b39ab5ba4f13848b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1019</div></div>
<div class="ttc" id="group__Exported__types_html_ga7f6037565f0caa27727c8b871daf0d56"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a></div><div class="ttdeci">__I uint16_t vuc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:854</div></div>
<div class="ttc" id="group__CMSIS_html_ga1b7a800c0f56532a431b19cf868e4102"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1b7a800c0f56532a431b19cf868e4102">SPI_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1778</div></div>
<div class="ttc" id="group__Exported__types_html_ga4a8fa9a2b4796540a6d65a04eb18e111"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a></div><div class="ttdeci">__IO uint8_t vu8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:851</div></div>
<div class="ttc" id="group__CMSIS_html_ga4caf530d45f7428c9700d9c0057135f8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4caf530d45f7428c9700d9c0057135f8">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1927</div></div>
<div class="ttc" id="group__CMSIS_html_ga07566e4390ac1c55a3fd7f58dd6e33c6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga07566e4390ac1c55a3fd7f58dd6e33c6">DMA2D_TypeDef::OCOLR</a></div><div class="ttdeci">__IO uint32_t OCOLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1135</div></div>
<div class="ttc" id="group__CMSIS_html_gac9bc1e42212239d6830582bf0c696fc5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac9bc1e42212239d6830582bf0c696fc5">CAN_FilterRegister_TypeDef::FR1</a></div><div class="ttdeci">__IO uint32_t FR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:939</div></div>
<div class="ttc" id="group__CMSIS_html_gac6296402924b37966c67ccf14a381976"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac6296402924b37966c67ccf14a381976">CAN_TypeDef::FS1R</a></div><div class="ttdeci">__IO uint32_t FS1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:964</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:245</div></div>
<div class="ttc" id="group__CMSIS_html_ga6d6675f23322e241122468935ee60ed1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6d6675f23322e241122468935ee60ed1">LTDC_TypeDef::CDSR</a></div><div class="ttdeci">__IO uint32_t CDSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1592</div></div>
<div class="ttc" id="group__CMSIS_html_ga766e2071c5826e3a299ae1cd5bbf06f7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga766e2071c5826e3a299ae1cd5bbf06f7">RTC_TypeDef::BKP6R</a></div><div class="ttdeci">__IO uint32_t BKP6R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1703</div></div>
<div class="ttc" id="group__CMSIS_html_gab656f3f8c56857eb0b6ac5a3897254c5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab656f3f8c56857eb0b6ac5a3897254c5">CRYP_TypeDef::CSGCM4R</a></div><div class="ttdeci">__IO uint32_t CSGCM4R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1970</div></div>
<div class="ttc" id="group__CMSIS_html_gad9976416e6199c8c1f7bcdabe20e4bd2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad9976416e6199c8c1f7bcdabe20e4bd2">SAI_Block_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1732</div></div>
<div class="ttc" id="group__CMSIS_html_gac38e24f600f9e134a54a0c43b976a4f4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac38e24f600f9e134a54a0c43b976a4f4">ADC_Common_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:902</div></div>
<div class="ttc" id="group__CMSIS_html_ga03f8d95bbf0ce3a53cb79506d5bf995a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga03f8d95bbf0ce3a53cb79506d5bf995a">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1017</div></div>
<div class="ttc" id="group__CMSIS_html_ga74a5f74bb4f174bbda1e2dc3cce9f536"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga74a5f74bb4f174bbda1e2dc3cce9f536">LTDC_TypeDef::LIPCR</a></div><div class="ttdeci">__IO uint32_t LIPCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1590</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aad2d5e47d27fe3a02f7059b20bb729c0">OTG_HS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:289</div></div>
<div class="ttc" id="group__CMSIS_html_ga03ffbd962bae5def253311b5b385cd07"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga03ffbd962bae5def253311b5b385cd07">DMA2D_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1122</div></div>
<div class="ttc" id="group__CMSIS_html_ga01a90a5fcd6459e10b81c0ab737dd2e3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga01a90a5fcd6459e10b81c0ab737dd2e3">DMA_TypeDef::HISR</a></div><div class="ttdeci">__IO uint32_t HISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1110</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8326db2d570cb865ffa1d49fa29d562a">I2C3_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:284</div></div>
<div class="ttc" id="structETH__TypeDef_html"><div class="ttname"><a href="../../df/d21/structETH__TypeDef.html">ETH_TypeDef</a></div><div class="ttdoc">Ethernet MAC. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1233</div></div>
<div class="ttc" id="group__Exported__types_html_ga66ab742a0751bb4e7661b8e874f2ddda"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a></div><div class="ttdeci">const int16_t sc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:830</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:216</div></div>
<div class="ttc" id="group__CMSIS_html_ga0366564e2795952d520c0de4be70020f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0366564e2795952d520c0de4be70020f">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__I uint32_t DCOUNT</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1759</div></div>
<div class="ttc" id="group__CMSIS_html_ga2b6f1ca5a5a50f8ef5417fe7be22553c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2b6f1ca5a5a50f8ef5417fe7be22553c">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__I uint32_t RESP1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1752</div></div>
<div class="ttc" id="group__CMSIS_html_ga63089aaa5f4ad34ee2677ebcdee49cd9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga63089aaa5f4ad34ee2677ebcdee49cd9">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1564</div></div>
<div class="ttc" id="group__CMSIS_html_ga38ad7403e05c899dc266cf47f932cc8f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga38ad7403e05c899dc266cf47f932cc8f">FSMC_Bank2_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1358</div></div>
<div class="ttc" id="group__CMSIS_html_ga52c4943c64904227a559bf6f14ce4de6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga52c4943c64904227a559bf6f14ce4de6">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1326</div></div>
<div class="ttc" id="structDCMI__TypeDef_html"><div class="ttname"><a href="../../d8/d69/structDCMI__TypeDef.html">DCMI_TypeDef</a></div><div class="ttdoc">DCMI. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1078</div></div>
<div class="ttc" id="group__CMSIS_html_gae30d52b6556f5d17db8e5cfd2641e7b4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae30d52b6556f5d17db8e5cfd2641e7b4">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__I uint32_t FIFOCNT</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1764</div></div>
<div class="ttc" id="group__CMSIS_html_ga8f6597d73722df5394be67c0ac22fe66"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8f6597d73722df5394be67c0ac22fe66">DMA2D_TypeDef::FGMAR</a></div><div class="ttdeci">__IO uint32_t FGMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1124</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:280</div></div>
<div class="ttc" id="group__CMSIS_html_ga3a382d341fb608a04390bacb8c00b0f0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3a382d341fb608a04390bacb8c00b0f0">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1011</div></div>
<div class="ttc" id="group__CMSIS_html_ga4157fa8f6e188281292f019ea24f5599"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4157fa8f6e188281292f019ea24f5599">TIM_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1876</div></div>
<div class="ttc" id="group__CMSIS_html_ga4491ab20a44b70bf7abd247791676a59"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4491ab20a44b70bf7abd247791676a59">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1643</div></div>
<div class="ttc" id="group__CMSIS_html_ga1de344446cba3f4dd15c56fbe20eb0dd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1de344446cba3f4dd15c56fbe20eb0dd">RCC_TypeDef::AHB2LPENR</a></div><div class="ttdeci">__IO uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1653</div></div>
<div class="ttc" id="group__CMSIS_html_ga0870177921541602a44f744f1b66e823"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0870177921541602a44f744f1b66e823">SPI_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1788</div></div>
<div class="ttc" id="group__CMSIS_html_ga65da2a40a06c5c391cbe346dbaa5380c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga65da2a40a06c5c391cbe346dbaa5380c">CRYP_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1938</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:267</div></div>
<div class="ttc" id="group__CMSIS_html_ga84ccd64c74c8dbc78b94172ce759de10"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga84ccd64c74c8dbc78b94172ce759de10">USART_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1906</div></div>
<div class="ttc" id="group__CMSIS_html_ga39e099c27b2be81a03c09810f390454b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga39e099c27b2be81a03c09810f390454b">CRYP_TypeDef::K3LR</a></div><div class="ttdeci">__IO uint32_t K3LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1952</div></div>
<div class="ttc" id="group__CMSIS_html_ga1f772e1028641cab7b923bf02115b919"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1f772e1028641cab7b923bf02115b919">FSMC_Bank3_TypeDef::PCR3</a></div><div class="ttdeci">__IO uint32_t PCR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1371</div></div>
<div class="ttc" id="group__CMSIS_html_gaa79c0c2be9b6f8e4f034d8d5fe8e9345"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa79c0c2be9b6f8e4f034d8d5fe8e9345">LTDC_Layer_TypeDef::CFBAR</a></div><div class="ttdeci">__IO uint32_t CFBAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1610</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:237</div></div>
<div class="ttc" id="structADC__Common__TypeDef_html"><div class="ttname"><a href="../../df/d4f/structADC__Common__TypeDef.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:900</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:243</div></div>
<div class="ttc" id="group__CMSIS_html_ga2a494156d185762e4596696796c393bc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2a494156d185762e4596696796c393bc">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1913</div></div>
<div class="ttc" id="group__CMSIS_html_ga88caad1e82960cc6df99d935ece26c1b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga88caad1e82960cc6df99d935ece26c1b">TIM_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1862</div></div>
<div class="ttc" id="group__CMSIS_html_gaf893adc5e821b15d813237b2bfe4378b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1099</div></div>
<div class="ttc" id="group__CMSIS_html_ga401b8bbdd7d666b112a747b1a6d163ae"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga401b8bbdd7d666b112a747b1a6d163ae">LTDC_Layer_TypeDef::PFCR</a></div><div class="ttdeci">__IO uint32_t PFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1605</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:279</div></div>
<div class="ttc" id="group__CMSIS_html_gafebea17b3ac79d86ad59ce299ab5dd83"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafebea17b3ac79d86ad59ce299ab5dd83">FSMC_Bank2_TypeDef::ECCR2</a></div><div class="ttdeci">__IO uint32_t ECCR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1362</div></div>
<div class="ttc" id="group__CMSIS_html_ga1e4f50b935bab2520788ae936f2e55c1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1e4f50b935bab2520788ae936f2e55c1">DMA_TypeDef::HIFCR</a></div><div class="ttdeci">__IO uint32_t HIFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1112</div></div>
<div class="ttc" id="group__CMSIS_html_ga30881f198009fd17e28644d9449045f5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga30881f198009fd17e28644d9449045f5">ETH_TypeDef::PTPTSHR</a></div><div class="ttdeci">__IO uint32_t PTPTSHR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1276</div></div>
<div class="ttc" id="group__CMSIS_html_ga56638794c54141bb1b8ef6ac31a6997d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga56638794c54141bb1b8ef6ac31a6997d">ETH_TypeDef::PTPTSLR</a></div><div class="ttdeci">__IO uint32_t PTPTSLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1277</div></div>
<div class="ttc" id="group__CMSIS_html_ga6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1882</div></div>
<div class="ttc" id="structCRYP__TypeDef_html"><div class="ttname"><a href="../../d2/de2/structCRYP__TypeDef.html">CRYP_TypeDef</a></div><div class="ttdoc">Crypto Processor. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1936</div></div>
<div class="ttc" id="group__CMSIS_html_ga4e4c38cd6a078fea5f9fa5e31bc0d326"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4e4c38cd6a078fea5f9fa5e31bc0d326">RNG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:2008</div></div>
<div class="ttc" id="structIWDG__TypeDef_html"><div class="ttname"><a href="../../d1/d73/structIWDG__TypeDef.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1562</div></div>
<div class="ttc" id="group__CMSIS_html_gaa10f988327487d24260f0af1890273b2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa10f988327487d24260f0af1890273b2">ETH_TypeDef::PTPTSAR</a></div><div class="ttdeci">__IO uint32_t PTPTSAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1280</div></div>
<div class="ttc" id="group__CMSIS_html_ga3c0c1be66bc0a1846274a7511f4a36f5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3c0c1be66bc0a1846274a7511f4a36f5">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint16_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1787</div></div>
<div class="ttc" id="group__CMSIS_html_gaecee11b0d2e534b5243e9db6a0e10026"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaecee11b0d2e534b5243e9db6a0e10026">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint16_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1791</div></div>
<div class="ttc" id="group__CMSIS_html_ga171288f82cab2623832de779fb435d74"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga171288f82cab2623832de779fb435d74">RTC_TypeDef::BKP18R</a></div><div class="ttdeci">__IO uint32_t BKP18R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1715</div></div>
<div class="ttc" id="group__CMSIS_html_ga03160db5ffae457bab55c0358c4ef998"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga03160db5ffae457bab55c0358c4ef998">ETH_TypeDef::DMACHRBAR</a></div><div class="ttdeci">__IO uint32_t DMACHRBAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1300</div></div>
<div class="ttc" id="group__CMSIS_html_gac4f283960465f7a1d318ed66d4b88f74"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac4f283960465f7a1d318ed66d4b88f74">HASH_TypeDef::DIN</a></div><div class="ttdeci">__IO uint32_t DIN</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1983</div></div>
<div class="ttc" id="structWWDG__TypeDef_html"><div class="ttname"><a href="../../d5/d99/structWWDG__TypeDef.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1925</div></div>
<div class="ttc" id="group__CMSIS_html_ga7e46c65220f00a6858a5b35b74a37b51"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7e46c65220f00a6858a5b35b74a37b51">RCC_TypeDef::APB2LPENR</a></div><div class="ttdeci">__IO uint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1657</div></div>
<div class="ttc" id="group__CMSIS_html_ga5f43a11e0873212f598e41db5f2dcf6a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5f43a11e0873212f598e41db5f2dcf6a">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1681</div></div>
<div class="ttc" id="group__Exported__types_html_ga30e6c0f6718e1b6d26dc9d94ddcf9d11"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a></div><div class="ttdeci">const int8_t sc8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:831</div></div>
<div class="ttc" id="group__CMSIS_html_gafdf573860dd5dcd13f2b6b19dcb92cc1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafdf573860dd5dcd13f2b6b19dcb92cc1">ETH_TypeDef::MACFFR</a></div><div class="ttdeci">__IO uint32_t MACFFR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1236</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:293</div></div>
<div class="ttc" id="group__CMSIS_html_ga84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:897</div></div>
<div class="ttc" id="group__CMSIS_html_ga993f54e8feff9254f795dfd3e000fc55"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga993f54e8feff9254f795dfd3e000fc55">RTC_TypeDef::BKP19R</a></div><div class="ttdeci">__IO uint32_t BKP19R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1716</div></div>
<div class="ttc" id="group__CMSIS_html_ga95890984bd67845015d40e82fb091c93"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga95890984bd67845015d40e82fb091c93">CAN_FIFOMailBox_TypeDef::RDHR</a></div><div class="ttdeci">__IO uint32_t RDHR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:930</div></div>
<div class="ttc" id="group__CMSIS_html_ga965da718db7d0303bff185d367d96fd6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga965da718db7d0303bff185d367d96fd6">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1102</div></div>
<div class="ttc" id="group__CMSIS_html_gae4f81e69555bf3deef2f1404752861ad"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae4f81e69555bf3deef2f1404752861ad">ETH_TypeDef::PTPSSIR</a></div><div class="ttdeci">__IO uint32_t PTPSSIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1275</div></div>
<div class="ttc" id="structLTDC__TypeDef_html"><div class="ttname"><a href="../../d7/d3b/structLTDC__TypeDef.html">LTDC_TypeDef</a></div><div class="ttdoc">LCD-TFT Display Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1574</div></div>
<div class="ttc" id="group__CMSIS_html_ga56001d4b130f392c99dde9a06379af96"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga56001d4b130f392c99dde9a06379af96">SAI_Block_TypeDef::FRCR</a></div><div class="ttdeci">__IO uint32_t FRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1733</div></div>
<div class="ttc" id="group__CMSIS_html_gad6abf71a348744aa3f2b7e8b214c1ca4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad6abf71a348744aa3f2b7e8b214c1ca4">RCC_TypeDef::AHB1RSTR</a></div><div class="ttdeci">__IO uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1638</div></div>
<div class="ttc" id="group__CMSIS_html_gae2decd14b26f851e00a31b42d15293ce"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae2decd14b26f851e00a31b42d15293ce">CAN_TypeDef::FFA1R</a></div><div class="ttdeci">__IO uint32_t FFA1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:966</div></div>
<div class="ttc" id="group__CMSIS_html_ga5e98c83a176deeb4a8a68f9ca12fdfd2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5e98c83a176deeb4a8a68f9ca12fdfd2">I2C_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1520</div></div>
<div class="ttc" id="group__CMSIS_html_gaf62f86f55f2a387518f3de10d916eb7c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf62f86f55f2a387518f3de10d916eb7c">TIM_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1866</div></div>
<div class="ttc" id="group__CMSIS_html_ga22f525c909de2dcec1d4093fe1d562b8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga22f525c909de2dcec1d4093fe1d562b8">CAN_TxMailBox_TypeDef::TIR</a></div><div class="ttdeci">__IO uint32_t TIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:915</div></div>
<div class="ttc" id="group__CMSIS_html_gaf58a7ad868f07f8759eac3e31b6fa79e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf58a7ad868f07f8759eac3e31b6fa79e">RCC_TypeDef::AHB1ENR</a></div><div class="ttdeci">__IO uint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1645</div></div>
<div class="ttc" id="group__CMSIS_html_ga09ce56649bb5477e2fcf3e92bca8f735"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga09ce56649bb5477e2fcf3e92bca8f735">SPI_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1780</div></div>
<div class="ttc" id="group__CMSIS_html_ga064e623ceccfdb07a7857aa20273dd33"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga064e623ceccfdb07a7857aa20273dd33">CRYP_TypeDef::CSGCM5R</a></div><div class="ttdeci">__IO uint32_t CSGCM5R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1971</div></div>
<div class="ttc" id="group__CMSIS_html_gaeb6bcdb2b99d58b9a0ffd86deb606eac"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaeb6bcdb2b99d58b9a0ffd86deb606eac">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1624</div></div>
<div class="ttc" id="group__CMSIS_html_ga1c3230419aed39ab61263b87547cbc3e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1c3230419aed39ab61263b87547cbc3e">CRYP_TypeDef::K3RR</a></div><div class="ttdeci">__IO uint32_t K3RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1953</div></div>
<div class="ttc" id="group__CMSIS_html_ga0721b1b729c313211126709559fad371"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0721b1b729c313211126709559fad371">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1636</div></div>
<div class="ttc" id="group__CMSIS_html_ga9228c8a38c07c508373644220dd322f0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9228c8a38c07c508373644220dd322f0">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__I uint32_t RESP2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1753</div></div>
<div class="ttc" id="group__CMSIS_html_gabcb9ff48b9afb990283fefad0554b5b3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabcb9ff48b9afb990283fefad0554b5b3">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1634</div></div>
<div class="ttc" id="group__CMSIS_html_ga6f7399bf70f677ef5de46a3038f414e1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:904</div></div>
<div class="ttc" id="group__CMSIS_html_ga52dffdfbe572129cc142023f3daeeffe"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga52dffdfbe572129cc142023f3daeeffe">SAI_Block_TypeDef::CLRFR</a></div><div class="ttdeci">__IO uint32_t CLRFR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1737</div></div>
<div class="ttc" id="group__CMSIS_html_ga3b14b272307919449e84c96247e92dff"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3b14b272307919449e84c96247e92dff">CRYP_TypeDef::CSGCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCM2R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1968</div></div>
<div class="ttc" id="group__CMSIS_html_gab89f16f64018a1f1e55d36f92b84be94"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab89f16f64018a1f1e55d36f92b84be94">FSMC_Bank3_TypeDef::SR3</a></div><div class="ttdeci">__IO uint32_t SR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1372</div></div>
<div class="ttc" id="group__CMSIS_html_ga9d9d6051b0db4c369c7aa77c0c8740d0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9d9d6051b0db4c369c7aa77c0c8740d0">DMA2D_TypeDef::BGMAR</a></div><div class="ttdeci">__IO uint32_t BGMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1126</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:251</div></div>
<div class="ttc" id="group__CMSIS_html_ga0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:889</div></div>
<div class="ttc" id="group__CMSIS_html_ga498ecce9715c916dd09134fddd0072c0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga498ecce9715c916dd09134fddd0072c0">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1693</div></div>
<div class="ttc" id="group__CMSIS_html_ga3e24392875e98cd09043e54a0990ab7a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3e24392875e98cd09043e54a0990ab7a">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1749</div></div>
<div class="ttc" id="group__CMSIS_html_ga5feba3d5adae3f234b3d172459163c5a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5feba3d5adae3f234b3d172459163c5a">RTC_TypeDef::BKP10R</a></div><div class="ttdeci">__IO uint32_t BKP10R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1707</div></div>
<div class="ttc" id="group__CMSIS_html_ga6082856c9191f5003b6163c0d3afcaff"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6082856c9191f5003b6163c0d3afcaff">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1688</div></div>
<div class="ttc" id="group__CMSIS_html_gaa20f76044c11042dde41c1060853fb82"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa20f76044c11042dde41c1060853fb82">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:884</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:206</div></div>
<div class="ttc" id="group__Exported__types_html_gabc715ea3779494b5a4f53173a397f7cb"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a></div><div class="ttdeci">const uint16_t uc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:846</div></div>
<div class="ttc" id="group__CMSIS_html_gaa807ff93c7ce98e9d13cbc52d245770f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa807ff93c7ce98e9d13cbc52d245770f">CRYP_TypeDef::MISR</a></div><div class="ttdeci">__IO uint32_t MISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1945</div></div>
<div class="ttc" id="group__CMSIS_html_gab478a4717a3fa209b9c060ecaf70c9a1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab478a4717a3fa209b9c060ecaf70c9a1">CRYP_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1940</div></div>
<div class="ttc" id="group__CMSIS_html_ga3d4c60bb689285b937c939b36a1233a3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3d4c60bb689285b937c939b36a1233a3">ETH_TypeDef::MACMIIDR</a></div><div class="ttdeci">__IO uint32_t MACMIIDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1240</div></div>
<div class="ttc" id="group__Exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:862</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:228</div></div>
<div class="ttc" id="group__CMSIS_html_ga32bbedb8b418359c6873375ec949cf8b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga32bbedb8b418359c6873375ec949cf8b">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1889</div></div>
<div class="ttc" id="group__CMSIS_html_gaab836646e2e03cde9af74e439e875403"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaab836646e2e03cde9af74e439e875403">ETH_TypeDef::DMATPDR</a></div><div class="ttdeci">__IO uint32_t DMATPDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1287</div></div>
<div class="ttc" id="group__Exported__types_html_gae9b1af5c037e57a98884758875d3a7c4"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a></div><div class="ttdeci">int32_t s32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:825</div></div>
<div class="ttc" id="structDMA2D__TypeDef_html"><div class="ttname"><a href="../../d0/d0b/structDMA2D__TypeDef.html">DMA2D_TypeDef</a></div><div class="ttdoc">DMA2D Controller. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1119</div></div>
<div class="ttc" id="group__CMSIS_html_gac5b2e3c0dcdcb569f3fe15dfe3794bc1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac5b2e3c0dcdcb569f3fe15dfe3794bc1">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1694</div></div>
<div class="ttc" id="group__CMSIS_html_gaffa5cc9fe0cc9eb594d703bdc9d9abd9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaffa5cc9fe0cc9eb594d703bdc9d9abd9">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1015</div></div>
<div class="ttc" id="group__CMSIS_html_ga5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1888</div></div>
<div class="ttc" id="group__CMSIS_html_ga034504d43f7b16b320745a25b3a8f12d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga034504d43f7b16b320745a25b3a8f12d">CAN_FIFOMailBox_TypeDef::RIR</a></div><div class="ttdeci">__IO uint32_t RIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:927</div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:859</div></div>
<div class="ttc" id="group__CMSIS_html_gad4ea7be562b42e2ae1a84db44121195d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad4ea7be562b42e2ae1a84db44121195d">RCC_TypeDef::AHB3ENR</a></div><div class="ttdeci">__IO uint32_t AHB3ENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1647</div></div>
<div class="ttc" id="group__CMSIS_html_ga502dd9d2d17025a90bdf968eb29827f2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga502dd9d2d17025a90bdf968eb29827f2">LTDC_TypeDef::SRCR</a></div><div class="ttdeci">__IO uint32_t SRCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1583</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:203</div></div>
<div class="ttc" id="group__CMSIS_html_gacbc82ac4e87e75350fc586be5e56d95b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacbc82ac4e87e75350fc586be5e56d95b">CAN_TypeDef::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:951</div></div>
<div class="ttc" id="group__CMSIS_html_gaf326cb98c318fc08894a8dd79c2c675f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf326cb98c318fc08894a8dd79c2c675f">RCC_TypeDef::AHB2ENR</a></div><div class="ttdeci">__IO uint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1646</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:227</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:269</div></div>
<div class="ttc" id="group__CMSIS_html_ga181ad73082bde7d74010aac16bd373fc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga181ad73082bde7d74010aac16bd373fc">RTC_TypeDef::BKP16R</a></div><div class="ttdeci">__IO uint32_t BKP16R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1713</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:263</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:207</div></div>
<div class="ttc" id="structTIM__TypeDef_html"><div class="ttname"><a href="../../d6/d12/structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1859</div></div>
<div class="ttc" id="group__CMSIS_html_gae1602cd1c9cad449523099c97138f991"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae1602cd1c9cad449523099c97138f991">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint16_t SR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1525</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:282</div></div>
<div class="ttc" id="group__CMSIS_html_ga8fef38e1e122778601e18f5b757c037a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8fef38e1e122778601e18f5b757c037a">RTC_TypeDef::BKP11R</a></div><div class="ttdeci">__IO uint32_t BKP11R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1708</div></div>
<div class="ttc" id="group__CMSIS_html_ga2a1fdc979620667cc9c40c5caa5cd6ba"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2a1fdc979620667cc9c40c5caa5cd6ba">CRYP_TypeDef::K0RR</a></div><div class="ttdeci">__IO uint32_t K0RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1947</div></div>
<div class="ttc" id="group__CMSIS_html_ga145760563b46fcdeedddf7c92ee68d61"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga145760563b46fcdeedddf7c92ee68d61">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1895</div></div>
<div class="ttc" id="group__CMSIS_html_ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4e0fbb52e6dd4bdabcb3f3b2f4bae40c">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint16_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1893</div></div>
<div class="ttc" id="group__CMSIS_html_gaccad1e4155459a13369f5ad0e7c6da29"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaccad1e4155459a13369f5ad0e7c6da29">CAN_TypeDef::BTR</a></div><div class="ttdeci">__IO uint32_t BTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:956</div></div>
<div class="ttc" id="group__CMSIS_html_gaf2b7924854e56d0ebd3e8699dfd0e369"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf2b7924854e56d0ebd3e8699dfd0e369">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1910</div></div>
<div class="ttc" id="group__CMSIS_html_ga2469616cbbe6a9e9afa1b943f326add0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2469616cbbe6a9e9afa1b943f326add0">DMA2D_TypeDef::BGPFCCR</a></div><div class="ttdeci">__IO uint32_t BGPFCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1130</div></div>
<div class="ttc" id="group__CMSIS_html_ga36afe894c9b0878347d0c038c80e4c22"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga36afe894c9b0878347d0c038c80e4c22">TIM_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1870</div></div>
<div class="ttc" id="group__CMSIS_html_gafdaf8050fb01739206a92c9ad610f396"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafdaf8050fb01739206a92c9ad610f396">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:888</div></div>
<div class="ttc" id="group__CMSIS_html_ga03189e2a57c81ae5d103739b72f52c93"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga03189e2a57c81ae5d103739b72f52c93">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint16_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1521</div></div>
<div class="ttc" id="group__CMSIS_html_ga1282eee79a22003257a7a5daa7f4a35f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1282eee79a22003257a7a5daa7f4a35f">CAN_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:949</div></div>
<div class="ttc" id="group__CMSIS_html_ga2e9cac528ee7bfce11b0b9a36db3b954"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2e9cac528ee7bfce11b0b9a36db3b954">FSMC_Bank3_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1375</div></div>
<div class="ttc" id="structDMA__TypeDef_html"><div class="ttname"><a href="../../dd/dfd/structDMA__TypeDef.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1107</div></div>
<div class="ttc" id="group__CMSIS_html_ga017d7d54a7bf1925facea6b5e02fec83"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga017d7d54a7bf1925facea6b5e02fec83">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1779</div></div>
<div class="ttc" id="group__CMSIS_html_ga1e8b4b987496ee1c0c6f16b0a94ea1a1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1e8b4b987496ee1c0c6f16b0a94ea1a1">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1691</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:273</div></div>
<div class="ttc" id="group__CMSIS_html_ga0e2a79b3b31db0f07e269db092a74f1e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0e2a79b3b31db0f07e269db092a74f1e">ETH_TypeDef::MMCTGFCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1267</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:259</div></div>
<div class="ttc" id="group__CMSIS_html_ga94cb7e7b923ebacab99c967d0f808235"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga94cb7e7b923ebacab99c967d0f808235">RCC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1648</div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:859</div></div>
<div class="ttc" id="structCAN__FilterRegister__TypeDef_html"><div class="ttname"><a href="../../d1/da6/structCAN__FilterRegister__TypeDef.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:937</div></div>
<div class="ttc" id="group__CMSIS_html_ga20a4775ce461eec0d9a437bed464c0a5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga20a4775ce461eec0d9a437bed464c0a5">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint16_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1789</div></div>
<div class="ttc" id="group__CMSIS_html_ga70dfd1730dba65041550ef55a44db87c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga70dfd1730dba65041550ef55a44db87c">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:996</div></div>
<div class="ttc" id="group__CMSIS_html_gaf686e22c1792dc59dfeffe451d47cf13"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf686e22c1792dc59dfeffe451d47cf13">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1869</div></div>
<div class="ttc" id="group__CMSIS_html_ga1d5cabaf9aea97e1b6f08352bc249094"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1d5cabaf9aea97e1b6f08352bc249094">CRYP_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1939</div></div>
<div class="ttc" id="group__CMSIS_html_ga0f398bdcc3f24e7547c3cb9343111fd0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0f398bdcc3f24e7547c3cb9343111fd0">I2C_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1530</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:274</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:258</div></div>
<div class="ttc" id="group__Exported__types_html_ga476e2cb441f8e689433350ae2eeee510"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a></div><div class="ttdeci">__IO int32_t vs32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:833</div></div>
<div class="ttc" id="group__CMSIS_html_ga0b388c052998631c58d82536ecf3c560"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0b388c052998631c58d82536ecf3c560">ETH_TypeDef::PTPTSLUR</a></div><div class="ttdeci">__IO uint32_t PTPTSLUR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1279</div></div>
<div class="ttc" id="structPWR__TypeDef_html"><div class="ttname"><a href="../../d2/d83/structPWR__TypeDef.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1622</div></div>
<div class="ttc" id="group__CMSIS_html_gae3c052b85cc438d2b3069f99620e5139"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae3c052b85cc438d2b3069f99620e5139">SDIO_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1761</div></div>
<div class="ttc" id="group__CMSIS_html_gac3802c3b17482a0667fb34ddd1863434"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac3802c3b17482a0667fb34ddd1863434">RTC_TypeDef::BKP3R</a></div><div class="ttdeci">__IO uint32_t BKP3R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1700</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:234</div></div>
<div class="ttc" id="group__Exported__types_html_gace9d960e74685e2cd84b36132dbbf8aa"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a></div><div class="ttdeci">uint16_t u16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:842</div></div>
<div class="ttc" id="group__CMSIS_html_ga05be375db50e8c9dd24fb3bcf42d7cf1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga05be375db50e8c9dd24fb3bcf42d7cf1">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1659</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:204</div></div>
<div class="ttc" id="group__CMSIS_html_ga266cec1031b0be730b0e35523f5e2934"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga266cec1031b0be730b0e35523f5e2934">DCMI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1090</div></div>
<div class="ttc" id="structRCC__TypeDef_html"><div class="ttname"><a href="../../d0/dea/structRCC__TypeDef.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1632</div></div>
<div class="ttc" id="group__CMSIS_html_ga1ddbb2a5eaa54ff43835026dec99ae1c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1ddbb2a5eaa54ff43835026dec99ae1c">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1689</div></div>
<div class="ttc" id="group__CMSIS_html_ga95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1481</div></div>
<div class="ttc" id="group__CMSIS_html_ga28b3943a7ad7db88c59a5f690446eacd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga28b3943a7ad7db88c59a5f690446eacd">ETH_TypeDef::DMAOMR</a></div><div class="ttdeci">__IO uint32_t DMAOMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1292</div></div>
<div class="ttc" id="group__CMSIS_html_ga0f009e4bd1777ac1b86ca27e23361a0e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0f009e4bd1777ac1b86ca27e23361a0e">RCC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1655</div></div>
<div class="ttc" id="group__CMSIS_html_gab1f777540c487c26bf27e6fa37a644cc"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab1f777540c487c26bf27e6fa37a644cc">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1012</div></div>
<div class="ttc" id="group__CMSIS_html_ga5a7b104d80b48b5708b50cdc487d6a78"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5a7b104d80b48b5708b50cdc487d6a78">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1680</div></div>
<div class="ttc" id="group__CMSIS_html_gae736412dcff4daa38bfa8bf8628df316"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae736412dcff4daa38bfa8bf8628df316">I2C_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1526</div></div>
<div class="ttc" id="group__CMSIS_html_ga2cc2a52628182f9e79ab1e49bb78a1eb"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2cc2a52628182f9e79ab1e49bb78a1eb">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1100</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:260</div></div>
<div class="ttc" id="group__CMSIS_html_ga018a92d638dd4bd98b1640c8dae2a289"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga018a92d638dd4bd98b1640c8dae2a289">ETH_TypeDef::PTPTTLR</a></div><div class="ttdeci">__IO uint32_t PTPTTLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1282</div></div>
<div class="ttc" id="group__CMSIS_html_ga4b086ebc9087098ce0909c37d9f784b9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4b086ebc9087098ce0909c37d9f784b9">ETH_TypeDef::RESERVED8</a></div><div class="ttdeci">__IO uint32_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1283</div></div>
<div class="ttc" id="group__Exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:862</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a86a161642b54055f9bbea3937e6352de">HASH_RNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:292</div></div>
<div class="ttc" id="group__CMSIS_html_ga6ac527c7428ad8807a7740c1f33f0351"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6ac527c7428ad8807a7740c1f33f0351">USART_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1914</div></div>
<div class="ttc" id="group__CMSIS_html_gad4dd976fada7085d87aa017f160e70d4"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad4dd976fada7085d87aa017f160e70d4">ETH_TypeDef::MACA3HR</a></div><div class="ttdeci">__IO uint32_t MACA3HR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1255</div></div>
<div class="ttc" id="group__CMSIS_html_ga5c8e710c40b642dcbf296201a7ecb2da"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5c8e710c40b642dcbf296201a7ecb2da">RCC_TypeDef::APB1LPENR</a></div><div class="ttdeci">__IO uint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1656</div></div>
<div class="ttc" id="group__CMSIS_html_ga39a90d838fbd0b8515f03e4a1be6374f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga39a90d838fbd0b8515f03e4a1be6374f">RCC_TypeDef::AHB3RSTR</a></div><div class="ttdeci">__IO uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1640</div></div>
<div class="ttc" id="group__CMSIS_html_ga8af8c27ac134cbeb13af4e4e856de537"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8af8c27ac134cbeb13af4e4e856de537">HASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1987</div></div>
<div class="ttc" id="group__CMSIS_html_ga80c2cf41b95fc14f304d60e4421b1bbd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga80c2cf41b95fc14f304d60e4421b1bbd">ETH_TypeDef::MMCRIMR</a></div><div class="ttdeci">__IO uint32_t MMCRIMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1261</div></div>
<div class="ttc" id="group__CMSIS_html_gaad3d78ab35e7af48951be5be53392f9f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaad3d78ab35e7af48951be5be53392f9f">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1104</div></div>
<div class="ttc" id="structCAN__TypeDef_html"><div class="ttname"><a href="../../de/d31/structCAN__TypeDef.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:947</div></div>
<div class="ttc" id="group__CMSIS_html_ga22bb9f39aae46365d3ec3c5973f90039"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga22bb9f39aae46365d3ec3c5973f90039">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1875</div></div>
<div class="ttc" id="group__CMSIS_html_gad84e8694cd4b5375ee533c2d875c3b5a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad84e8694cd4b5375ee533c2d875c3b5a">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:995</div></div>
<div class="ttc" id="group__CMSIS_html_ga89b1ff4376683dd2896ea8b32ded05b2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga89b1ff4376683dd2896ea8b32ded05b2">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:879</div></div>
<div class="ttc" id="group__CMSIS_html_ga4ed4ce751e7a8b3207bd20675b1d9085"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4ed4ce751e7a8b3207bd20675b1d9085">FSMC_Bank4_TypeDef::PMEM4</a></div><div class="ttdeci">__IO uint32_t PMEM4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1387</div></div>
<div class="ttc" id="group__CMSIS_html_ga954eb69fd4e2e6b43ba6c80986f691d8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga954eb69fd4e2e6b43ba6c80986f691d8">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1863</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:246</div></div>
<div class="ttc" id="group__CMSIS_html_gabadf1ac26350bf00575428be6a05708b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gabadf1ac26350bf00575428be6a05708b">RTC_TypeDef::BKP9R</a></div><div class="ttdeci">__IO uint32_t BKP9R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1706</div></div>
<div class="ttc" id="group__CMSIS_html_gab93289a279c9809be3f93217722e4973"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab93289a279c9809be3f93217722e4973">RCC_TypeDef::DCKCFGR2</a></div><div class="ttdeci">__IO uint32_t DCKCFGR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1667</div></div>
<div class="ttc" id="group__CMSIS_html_ga91ce93b57d8382147574c678ee497c63"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga91ce93b57d8382147574c678ee497c63">DCMI_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1083</div></div>
<div class="ttc" id="group__CMSIS_html_gafb0ef686f69afae3e9614a9b30558dcf"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafb0ef686f69afae3e9614a9b30558dcf">DMA2D_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1121</div></div>
<div class="ttc" id="group__CMSIS_html_ga600f4d6d592f43edb2fc653c5cba023a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga600f4d6d592f43edb2fc653c5cba023a">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1642</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:261</div></div>
<div class="ttc" id="group__CMSIS_html_gaac341c7e09cd5224327eeb7d9f122bed"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaac341c7e09cd5224327eeb7d9f122bed">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1070</div></div>
<div class="ttc" id="group__CMSIS_html_ga1d3fd83d6ed8b2d90b471db4509b0e70"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1d3fd83d6ed8b2d90b471db4509b0e70">DAC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1020</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a1b040a7f76278a73cf5ea4c51f1be047">OTG_HS_EP1_IN_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:287</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:215</div></div>
<div class="ttc" id="group__CMSIS_html_ga297ac2d83a1837bfdc0333474b977de0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga297ac2d83a1837bfdc0333474b977de0">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:887</div></div>
<div class="ttc" id="group__CMSIS_html_gaf3708f47198ca52e0149584a8c382362"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf3708f47198ca52e0149584a8c382362">LTDC_Layer_TypeDef::CACR</a></div><div class="ttdeci">__IO uint32_t CACR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1606</div></div>
<div class="ttc" id="group__Exported__types_html_ga9e382f207c65ca13ab4ae98363aeda80"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a></div><div class="ttdeci">int8_t s8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:827</div></div>
<div class="ttc" id="group__CMSIS_html_ga10ebf9b64b96114e8bc16bf03d24a4b2"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga10ebf9b64b96114e8bc16bf03d24a4b2">ETH_TypeDef::PTPTTHR</a></div><div class="ttdeci">__IO uint32_t PTPTTHR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1281</div></div>
<div class="ttc" id="group__CMSIS_html_ga410988826004fdd21d55071215144ba9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga410988826004fdd21d55071215144ba9">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1861</div></div>
<div class="ttc" id="group__CMSIS_html_ga7e913b8bf59d4351e1f3d19387bd05b9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7e913b8bf59d4351e1f3d19387bd05b9">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1660</div></div>
<div class="ttc" id="group__CMSIS_html_gab4757027388ea3a0a6f114d7de2ed4cf"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab4757027388ea3a0a6f114d7de2ed4cf">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1766</div></div>
<div class="ttc" id="group__CMSIS_html_ga0792c8c170502e3466518d200ca297c3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0792c8c170502e3466518d200ca297c3">ETH_TypeDef::MACVLANTR</a></div><div class="ttdeci">__IO uint32_t MACVLANTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1242</div></div>
<div class="ttc" id="group__CMSIS_html_gaf98b957a4e887751fbd407d3e2cf93b5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf98b957a4e887751fbd407d3e2cf93b5">CAN_TypeDef::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:950</div></div>
<div class="ttc" id="group__CMSIS_html_ga4851d377da2a935b55cb832befef6b4e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4851d377da2a935b55cb832befef6b4e">CRYP_TypeDef::CSGCMCCM1R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1959</div></div>
<div class="ttc" id="group__CMSIS_html_gaa417b3dbd6f2bd86562b6a09f51d97ac"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa417b3dbd6f2bd86562b6a09f51d97ac">ETH_TypeDef::MMCTIR</a></div><div class="ttdeci">__IO uint32_t MMCTIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1260</div></div>
<div class="ttc" id="group__CMSIS_html_gaa98ab507ed05468ca4baccd1731231cd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa98ab507ed05468ca4baccd1731231cd">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1757</div></div>
<div class="ttc" id="group__CMSIS_html_gad79968d5d5f78b8092c4de4e2c2c667b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad79968d5d5f78b8092c4de4e2c2c667b">CRYP_TypeDef::CSGCMCCM2R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM2R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1960</div></div>
<div class="ttc" id="stm32f4xx__conf_8h_html"><div class="ttname"><a href="../../d3/d26/stm32f4xx__conf_8h.html">stm32f4xx_conf.h</a></div></div>
<div class="ttc" id="group__CMSIS_html_ga0f3a33de81247ec5729e400a1261f917"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0f3a33de81247ec5729e400a1261f917">RTC_TypeDef::BKP5R</a></div><div class="ttdeci">__IO uint32_t BKP5R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1702</div></div>
<div class="ttc" id="structI2C__TypeDef_html"><div class="ttname"><a href="../../dc/da5/structI2C__TypeDef.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1513</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:217</div></div>
<div class="ttc" id="group__CMSIS_html_ga6131b2f2896c122cf223206e4cfd2bd0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6131b2f2896c122cf223206e4cfd2bd0">RTC_TypeDef::BKP4R</a></div><div class="ttdeci">__IO uint32_t BKP4R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1701</div></div>
<div class="ttc" id="group__CMSIS_html_ga8d837d2677d8ca1d8ed8bc018d6bb176"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8d837d2677d8ca1d8ed8bc018d6bb176">CRYP_TypeDef::IV1LR</a></div><div class="ttdeci">__IO uint32_t IV1LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1956</div></div>
<div class="ttc" id="group__CMSIS_html_gaaef957d89b76c3fa2c09ff61ee0db11d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaaef957d89b76c3fa2c09ff61ee0db11d">SAI_Block_TypeDef::SLOTR</a></div><div class="ttdeci">__IO uint32_t SLOTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1734</div></div>
<div class="ttc" id="group__Exported__types_html_gafaa62991928fb9fb18ff0db62a040aba"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a></div><div class="ttdeci">uint32_t u32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:841</div></div>
<div class="ttc" id="group__CMSIS_html_ga2798980d0154fe0dfadc7419655f8c49"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2798980d0154fe0dfadc7419655f8c49">CRYP_TypeDef::CSGCMCCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCMCCM7R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1965</div></div>
<div class="ttc" id="group__CMSIS_html_ga2351cb865d064cf75f61642aaa887f76"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2351cb865d064cf75f61642aaa887f76">CAN_TxMailBox_TypeDef::TDTR</a></div><div class="ttdeci">__IO uint32_t TDTR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:916</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:250</div></div>
<div class="ttc" id="group__CMSIS_html_ga25b145e57a694bb384eee08fcd107c3a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga25b145e57a694bb384eee08fcd107c3a">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1867</div></div>
<div class="ttc" id="group__CMSIS_html_gaa845c401b24d2ef1049f489f26d35626"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa845c401b24d2ef1049f489f26d35626">RTC_TypeDef::BKP2R</a></div><div class="ttdeci">__IO uint32_t BKP2R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1699</div></div>
<div class="ttc" id="group__CMSIS_html_gadcd6a7e5d75022e46ce60291f4b8544c"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadcd6a7e5d75022e46ce60291f4b8544c">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1928</div></div>
<div class="ttc" id="group__CMSIS_html_ga11adb689c874d38b49fa44990323b653"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga11adb689c874d38b49fa44990323b653">DMA_TypeDef::LIFCR</a></div><div class="ttdeci">__IO uint32_t LIFCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1111</div></div>
<div class="ttc" id="group__CMSIS_html_gae192c943732b6ab5e5611e860cc05544"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gae192c943732b6ab5e5611e860cc05544">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1781</div></div>
<div class="ttc" id="group__CMSIS_html_ga9b2c273e4b84f24efbd731bd4ba76a84"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9b2c273e4b84f24efbd731bd4ba76a84">FSMC_Bank2_TypeDef::PATT2</a></div><div class="ttdeci">__IO uint32_t PATT2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1360</div></div>
<div class="ttc" id="group__CMSIS_html_ga7a7b8762321bdcdc8def7a6ace94a455"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7a7b8762321bdcdc8def7a6ace94a455">LTDC_TypeDef::TWCR</a></div><div class="ttdeci">__IO uint32_t TWCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1580</div></div>
<div class="ttc" id="group__CMSIS_html_gaacb4a0977d281bc809cb5974e178bc2b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaacb4a0977d281bc809cb5974e178bc2b">DMA_TypeDef::LISR</a></div><div class="ttdeci">__IO uint32_t LISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1109</div></div>
<div class="ttc" id="group__CMSIS_html_gad057b9031295ab3b64e79145f7607469"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad057b9031295ab3b64e79145f7607469">ETH_TypeDef::MMCRFAECR</a></div><div class="ttdeci">__IO uint32_t MMCRFAECR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1270</div></div>
<div class="ttc" id="group__CMSIS_html_gafbfd2855cdb81939b4efc58e08aaf3e5"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafbfd2855cdb81939b4efc58e08aaf3e5">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1009</div></div>
<div class="ttc" id="group__CMSIS_html_ga96a187a30051332f029676b6ecd36167"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga96a187a30051332f029676b6ecd36167">DMA2D_TypeDef::NLR</a></div><div class="ttdeci">__IO uint32_t NLR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1138</div></div>
<div class="ttc" id="group__CMSIS_html_ga2e8783857f8644a4eb80ebc51e1cba42"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2e8783857f8644a4eb80ebc51e1cba42">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1677</div></div>
<div class="ttc" id="group__CMSIS_html_gad35ea0b199cefb757de20e9b78168534"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad35ea0b199cefb757de20e9b78168534">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1515</div></div>
<div class="ttc" id="group__CMSIS_html_ga756258d9266b1eee3455bc850107beb6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga756258d9266b1eee3455bc850107beb6">FSMC_Bank3_TypeDef::PMEM3</a></div><div class="ttdeci">__IO uint32_t PMEM3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1373</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ace3c0fc2c4d05a7c02e3c987da5bc8e8">DCMI_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:290</div></div>
<div class="ttc" id="group__Exported__types_html_ga2e08e321a35a55e72c5b3a507e76371f"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a></div><div class="ttdeci">__I uint32_t vuc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:853</div></div>
<div class="ttc" id="group__CMSIS_html_ga5e5f5a73a2c943723044960897daccc3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5e5f5a73a2c943723044960897daccc3">DMA2D_TypeDef::AMTCR</a></div><div class="ttdeci">__IO uint32_t AMTCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1140</div></div>
<div class="ttc" id="group__CMSIS_html_gad7e54d5c5a4b9fd1e26aca85b1e36c7f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad7e54d5c5a4b9fd1e26aca85b1e36c7f">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1684</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:231</div></div>
<div class="ttc" id="group__CMSIS_html_ga9c5bff67bf9499933959df7eb91a1bd6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9c5bff67bf9499933959df7eb91a1bd6">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1310</div></div>
<div class="ttc" id="group__CMSIS_html_gaa5bb98a48470eaf50559e916bce23278"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa5bb98a48470eaf50559e916bce23278">LTDC_TypeDef::SSCR</a></div><div class="ttdeci">__IO uint32_t SSCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1577</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a70c9645bf48ca539510cc8f7d974f017">CRYP_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:291</div></div>
<div class="ttc" id="group__CMSIS_html_ga20602a2e34b3e4e97e07474e5ad9c22b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga20602a2e34b3e4e97e07474e5ad9c22b">LTDC_TypeDef::AWCR</a></div><div class="ttdeci">__IO uint32_t AWCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1579</div></div>
<div class="ttc" id="group__CMSIS_html_ga1037f0255519c1c6c14af5b17a4de3ca"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1037f0255519c1c6c14af5b17a4de3ca">LTDC_Layer_TypeDef::CKCR</a></div><div class="ttdeci">__IO uint32_t CKCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1604</div></div>
<div class="ttc" id="group__CMSIS_html_ga9bee2fa58555f6725fc14a8d42484d42"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9bee2fa58555f6725fc14a8d42484d42">ETH_TypeDef::MACSR</a></div><div class="ttdeci">__IO uint32_t MACSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1247</div></div>
<div class="ttc" id="group__CMSIS_html_ga8b205c6e25b1808ac016db2356b3021d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8b205c6e25b1808ac016db2356b3021d">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:997</div></div>
<div class="ttc" id="group__CMSIS_html_gaa005e656f528aaad28d70d61c9db9b81"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa005e656f528aaad28d70d61c9db9b81">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:883</div></div>
<div class="ttc" id="group__CMSIS_html_ga7f16c40933b8a713085436be72d30a46"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7f16c40933b8a713085436be72d30a46">SPI_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1776</div></div>
<div class="ttc" id="group__CMSIS_html_ga133294b87dbe6a01e8d9584338abc39a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga133294b87dbe6a01e8d9584338abc39a">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1314</div></div>
<div class="ttc" id="group__CMSIS_html_gaa4633dbcdb5dd41a714020903fd67c82"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa4633dbcdb5dd41a714020903fd67c82">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1690</div></div>
<div class="ttc" id="group__CMSIS_html_ga69a528d1288c1de666df68655af1d20e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga69a528d1288c1de666df68655af1d20e">CAN_TypeDef::RF1R</a></div><div class="ttdeci">__IO uint32_t RF1R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:953</div></div>
<div class="ttc" id="group__Exported__types_html_ga369ae0177b957e5afa7c1e62312f97c3"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a></div><div class="ttdeci">__I int16_t vsc16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:838</div></div>
<div class="ttc" id="group__CMSIS_html_gaa893512291681dfbecc5baa899cfafbf"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa893512291681dfbecc5baa899cfafbf">USART_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1916</div></div>
<div class="ttc" id="group__CMSIS_html_ga476012f1b4567ffc21ded0b5fd50985e"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga476012f1b4567ffc21ded0b5fd50985e">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1865</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:281</div></div>
<div class="ttc" id="group__CMSIS_html_ga496e0b1dee706ce76274ae74ee4e8095"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga496e0b1dee706ce76274ae74ee4e8095">CRYP_TypeDef::K1RR</a></div><div class="ttdeci">__IO uint32_t K1RR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1949</div></div>
<div class="ttc" id="group__CMSIS_html_ga4b07bc8eb36129062d3f331921316d66"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4b07bc8eb36129062d3f331921316d66">HASH_TypeDef::STR</a></div><div class="ttdeci">__IO uint32_t STR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1984</div></div>
<div class="ttc" id="group__CMSIS_html_gaee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:903</div></div>
<div class="ttc" id="group__CMSIS_html_gafdbd6e3f06436d655b464e1ea804ea31"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gafdbd6e3f06436d655b464e1ea804ea31">DMA2D_TypeDef::FGCMAR</a></div><div class="ttdeci">__IO uint32_t FGCMAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1132</div></div>
<div class="ttc" id="group__CMSIS_html_gacf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1477</div></div>
<div class="ttc" id="group__CMSIS_html_ga816fc42432d8064efbf944430e45050d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga816fc42432d8064efbf944430e45050d">CRYP_TypeDef::K1LR</a></div><div class="ttdeci">__IO uint32_t K1LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1948</div></div>
<div class="ttc" id="group__CMSIS_html_gaf35764e78c9cb2a8743822f63134ef42"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf35764e78c9cb2a8743822f63134ef42">ETH_TypeDef::DMAIER</a></div><div class="ttdeci">__IO uint32_t DMAIER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1293</div></div>
<div class="ttc" id="group__CMSIS_html_ga9f612b6b3e065e810e5a2fb254d6a40b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9f612b6b3e065e810e5a2fb254d6a40b">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1013</div></div>
<div class="ttc" id="group__CMSIS_html_ga20e3ac1445ed1e7a9792ca492c46a73a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga20e3ac1445ed1e7a9792ca492c46a73a">SPI_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1784</div></div>
<div class="ttc" id="group__CMSIS_html_ga15655cda4854cc794db1f27b3c0bba38"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga15655cda4854cc794db1f27b3c0bba38">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1929</div></div>
<div class="ttc" id="group__CMSIS_html_ga2b9d1df38cb1d745305c8190a8707a0f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga2b9d1df38cb1d745305c8190a8707a0f">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint16_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1915</div></div>
<div class="ttc" id="group__CMSIS_html_gad1eabc89a4eadb5cc6a42c1e39a39ff8"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gad1eabc89a4eadb5cc6a42c1e39a39ff8">FSMC_Bank2_TypeDef::PCR2</a></div><div class="ttdeci">__IO uint32_t PCR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1357</div></div>
<div class="ttc" id="group__CMSIS_html_ga6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1879</div></div>
<div class="ttc" id="group__CMSIS_html_ga394324f0b573837ca15a87127b2a37ea"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga394324f0b573837ca15a87127b2a37ea">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1007</div></div>
<div class="ttc" id="group__CMSIS_html_ga9dc2c37bda5dd59196c295be21c1f88b"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9dc2c37bda5dd59196c295be21c1f88b">CRYP_TypeDef::K0LR</a></div><div class="ttdeci">__IO uint32_t K0LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1946</div></div>
<div class="ttc" id="group__CMSIS_html_ga32b1c260b8ab0b3f67cbfa97f4d910d1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga32b1c260b8ab0b3f67cbfa97f4d910d1">ETH_TypeDef::DMABMR</a></div><div class="ttdeci">__IO uint32_t DMABMR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1286</div></div>
<div class="ttc" id="group__CMSIS_html_ga9934af6ae6b3f5660204d48ceb2f3192"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9934af6ae6b3f5660204d48ceb2f3192">RTC_TypeDef::BKP7R</a></div><div class="ttdeci">__IO uint32_t BKP7R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1704</div></div>
<div class="ttc" id="group__CMSIS_html_gadaae50f5c3213014fb9818eaee389676"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadaae50f5c3213014fb9818eaee389676">RTC_TypeDef::BKP14R</a></div><div class="ttdeci">__IO uint32_t BKP14R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1711</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:252</div></div>
<div class="ttc" id="group__Exported__types_html_ga93d1a6b3dcfdded10a7b15548679fe0a"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a></div><div class="ttdeci">__IO uint16_t vu16</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:850</div></div>
<div class="ttc" id="group__CMSIS_html_ga5c1f538e64ee90918cd158b808f5d4de"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5c1f538e64ee90918cd158b808f5d4de">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1313</div></div>
<div class="ttc" id="structFSMC__Bank1E__TypeDef_html"><div class="ttname"><a href="../../d3/de8/structFSMC__Bank1E__TypeDef.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1346</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:241</div></div>
<div class="ttc" id="group__CMSIS_html_ga3b9c6cf4e4ef58624504b08a5fc2242d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3b9c6cf4e4ef58624504b08a5fc2242d">CRYP_TypeDef::IV0LR</a></div><div class="ttdeci">__IO uint32_t IV0LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1954</div></div>
<div class="ttc" id="group__CMSIS_html_gab1a1b6a7c587443a03d654d3b9a94423"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab1a1b6a7c587443a03d654d3b9a94423">CAN_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:955</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:278</div></div>
<div class="ttc" id="group__CMSIS_html_ga4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1886</div></div>
<div class="ttc" id="group__CMSIS_html_ga910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1474</div></div>
<div class="ttc" id="group__CMSIS_html_ga9a08e405ab985c60ff9031025ab37d31"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9a08e405ab985c60ff9031025ab37d31">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1762</div></div>
<div class="ttc" id="group__CMSIS_html_gacec318669d03f140af4a760093411150"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gacec318669d03f140af4a760093411150">ETH_TypeDef::MMCTGFMSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFMSCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1265</div></div>
<div class="ttc" id="group__CMSIS_html_ga7919306d0e032a855200420a57f884d7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga7919306d0e032a855200420a57f884d7">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1327</div></div>
<div class="ttc" id="group__CMSIS_html_ga530d6551e73b9b616d8dc23a53e29708"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga530d6551e73b9b616d8dc23a53e29708">ETH_TypeDef::MMCCR</a></div><div class="ttdeci">__IO uint32_t MMCCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1258</div></div>
<div class="ttc" id="group__CMSIS_html_gaeadf3a69dd5795db4638f71938704ff0"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaeadf3a69dd5795db4638f71938704ff0">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1637</div></div>
<div class="ttc" id="group__CMSIS_html_gadc9500a1222f448f5598e39a5998883f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gadc9500a1222f448f5598e39a5998883f">CRYP_TypeDef::CSGCM7R</a></div><div class="ttdeci">__IO uint32_t CSGCM7R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1973</div></div>
<div class="ttc" id="group__Exported__types_html_ga92c50087ca0e64fa93fc59402c55f8ca"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a></div><div class="ttdeci">uint8_t u8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:843</div></div>
<div class="ttc" id="group__CMSIS_html_ga724fd21b7131fb9ac78c1b661dee3a8d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga724fd21b7131fb9ac78c1b661dee3a8d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1871</div></div>
<div class="ttc" id="group__CMSIS_html_ga3b096b71656f8fb32cd18b4c8b1d2334"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3b096b71656f8fb32cd18b4c8b1d2334">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1014</div></div>
<div class="ttc" id="group__CMSIS_html_ga8cd8da723ca1469d767de1334e16ec9d"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga8cd8da723ca1469d767de1334e16ec9d">ETH_TypeDef::MACRWUFFR</a></div><div class="ttdeci">__IO uint32_t MACRWUFFR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1244</div></div>
<div class="ttc" id="structCAN__TxMailBox__TypeDef_html"><div class="ttname"><a href="../../df/d78/structCAN__TxMailBox__TypeDef.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox. </div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:913</div></div>
<div class="ttc" id="system__stm32f4xx_8h_html"><div class="ttname"><a href="../../d5/df2/system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices. </div></div>
<div class="ttc" id="group__CMSIS_html_ga5a831b0a42a5428fbbfd550b7a9c8108"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5a831b0a42a5428fbbfd550b7a9c8108">TIM_TypeDef::RESERVED13</a></div><div class="ttdeci">uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1894</div></div>
<div class="ttc" id="group__CMSIS_html_gaf00a94620e33f4eff74430ff25c12b94"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaf00a94620e33f4eff74430ff25c12b94">DCMI_TypeDef::ESUR</a></div><div class="ttdeci">__IO uint32_t ESUR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1087</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:265</div></div>
<div class="ttc" id="group__CMSIS_html_ga04be1b2f14a37aed1deff4d57e6261dd"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga04be1b2f14a37aed1deff4d57e6261dd">CRYP_TypeDef::RISR</a></div><div class="ttdeci">__IO uint32_t RISR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1944</div></div>
<div class="ttc" id="group__Exported__types_html_gad97679599f3791409523fdb1c6156a28"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a></div><div class="ttdeci">const int32_t sc32</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:829</div></div>
<div class="ttc" id="group__Exported__types_html_ga9e5a203f00d2906af9466f68b4e72277"><div class="ttname"><a href="../../d6/d81/group__Exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a></div><div class="ttdeci">__IO int8_t vs8</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:835</div></div>
<div class="ttc" id="group__CMSIS_html_ga9c939e1e21924c888ee2c31dee9e810a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga9c939e1e21924c888ee2c31dee9e810a">ETH_TypeDef::MACA0LR</a></div><div class="ttdeci">__IO uint32_t MACA0LR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1250</div></div>
<div class="ttc" id="group__CMSIS_html_ga90a305a8e00b357f28daef5041e5a8b1"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga90a305a8e00b357f28daef5041e5a8b1">RTC_TypeDef::BKP17R</a></div><div class="ttdeci">__IO uint32_t BKP17R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1714</div></div>
<div class="ttc" id="group__CMSIS_html_gace541cc94118ec2db7c930a44960aa18"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gace541cc94118ec2db7c930a44960aa18">ETH_TypeDef::MACHTHR</a></div><div class="ttdeci">__IO uint32_t MACHTHR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1237</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:249</div></div>
<div class="ttc" id="group__CMSIS_html_ga0cc3561c124d06bb57dfa855e43ed99f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0cc3561c124d06bb57dfa855e43ed99f">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1068</div></div>
<div class="ttc" id="group__CMSIS_html_ga5de50313b1437f7f926093f00902d37a"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga5de50313b1437f7f926093f00902d37a">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1911</div></div>
<div class="ttc" id="group__CMSIS_html_gac891e34644b8dc27bacc906cfd18b235"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gac891e34644b8dc27bacc906cfd18b235">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1777</div></div>
<div class="ttc" id="group__CMSIS_html_ga1deaafa44dbc3c8a2daaaf317dee5624"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1deaafa44dbc3c8a2daaaf317dee5624">ETH_TypeDef::MACPMTCSR</a></div><div class="ttdeci">__IO uint32_t MACPMTCSR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1245</div></div>
<div class="ttc" id="group__CMSIS_html_ga0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1475</div></div>
<div class="ttc" id="group__CMSIS_html_ga1053a65a21af0d27afe1bf9cf7b7aca7"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga1053a65a21af0d27afe1bf9cf7b7aca7">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:880</div></div>
<div class="ttc" id="group__CMSIS_html_ga77959e28a302b05829f6a1463be7f800"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga77959e28a302b05829f6a1463be7f800">CAN_FilterRegister_TypeDef::FR2</a></div><div class="ttdeci">__IO uint32_t FR2</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:940</div></div>
<div class="ttc" id="group__Configuration__section__for__CMSIS_html_gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="../../df/d32/group__Configuration__section__for__CMSIS.html#gga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:244</div></div>
<div class="ttc" id="group__CMSIS_html_gaa6957ece6ee709031ab5241d6019fcce"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gaa6957ece6ee709031ab5241d6019fcce">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1883</div></div>
<div class="ttc" id="group__CMSIS_html_gab32c76ca1f3bd0f0f46d42c2dfa74524"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#gab32c76ca1f3bd0f0f46d42c2dfa74524">RTC_TypeDef::BKP0R</a></div><div class="ttdeci">__IO uint32_t BKP0R</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1697</div></div>
<div class="ttc" id="group__CMSIS_html_ga46aafb9acbd753c23f89a9f57b68b64f"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga46aafb9acbd753c23f89a9f57b68b64f">ETH_TypeDef::DMARDLAR</a></div><div class="ttdeci">__IO uint32_t DMARDLAR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1289</div></div>
<div class="ttc" id="group__CMSIS_html_ga4ccb66068a1ebee1179574dda20206b6"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga4ccb66068a1ebee1179574dda20206b6">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1008</div></div>
<div class="ttc" id="group__CMSIS_html_ga3ee13f960f6631c574b1018c97f95925"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga3ee13f960f6631c574b1018c97f95925">CRYP_TypeDef::IMSCR</a></div><div class="ttdeci">__IO uint32_t IMSCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1943</div></div>
<div class="ttc" id="group__CMSIS_html_ga68d7e7c68b5b8adcf7b2b96bc1eea7d9"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga68d7e7c68b5b8adcf7b2b96bc1eea7d9">ETH_TypeDef::MACCR</a></div><div class="ttdeci">__IO uint32_t MACCR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:1235</div></div>
<div class="ttc" id="group__CMSIS_html_ga89f3352fb11cca430aaecc0c9b49c6d3"><div class="ttname"><a href="../../dd/d3b/group__CMSIS.html#ga89f3352fb11cca430aaecc0c9b49c6d3">RNG_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f4xx.h:2009</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
