/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [9:0] _02_;
  reg [2:0] _03_;
  wire [4:0] _04_;
  wire [12:0] _05_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [19:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [6:0] celloutsig_0_51z;
  wire [22:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(celloutsig_0_13z[2] & celloutsig_0_22z);
  assign celloutsig_0_28z = ~(celloutsig_0_13z[0] & celloutsig_0_2z[0]);
  assign celloutsig_1_1z = ~celloutsig_1_0z[0];
  assign celloutsig_1_16z = ~celloutsig_1_10z;
  assign celloutsig_1_19z = ~celloutsig_1_17z[3];
  assign celloutsig_0_10z = ~celloutsig_0_6z;
  assign celloutsig_0_17z = ~celloutsig_0_13z[0];
  assign celloutsig_0_30z = ~celloutsig_0_28z;
  assign celloutsig_0_31z = ~celloutsig_0_7z[3];
  assign celloutsig_0_42z = celloutsig_0_29z[21:17] + celloutsig_0_35z[16:12];
  assign celloutsig_0_54z = { in_data[43:39], celloutsig_0_42z, celloutsig_0_37z } + { celloutsig_0_51z[4], _01_[9:0] };
  assign celloutsig_0_16z = celloutsig_0_0z[8:5] + celloutsig_0_13z[5:2];
  reg [9:0] _18_;
  always_ff @(posedge celloutsig_1_17z[3], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 10'h000;
    else _18_ <= { _02_[9:1], celloutsig_0_32z };
  assign _01_[9:0] = _18_;
  always_ff @(posedge celloutsig_1_17z[3], negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_0z[7:5];
  reg [4:0] _20_;
  always_ff @(posedge celloutsig_1_17z[3], negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 5'h00;
    else _20_ <= { celloutsig_0_0z[4:3], _03_ };
  assign { _04_[4:1], _00_ } = _20_;
  reg [12:0] _21_;
  always_ff @(negedge celloutsig_1_17z[3], negedge clkin_data[0])
    if (!clkin_data[0]) _21_ <= 13'h0000;
    else _21_ <= { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_2z };
  assign { _05_[12:9], _02_[9:1] } = _21_;
  assign celloutsig_0_47z = { celloutsig_0_25z[8:7], celloutsig_0_22z } / { 1'h1, celloutsig_0_0z[8:7] };
  assign celloutsig_1_2z = in_data[156:130] / { 1'h1, in_data[115:103], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z[11:4] };
  assign celloutsig_0_18z = { celloutsig_0_2z[3:2], celloutsig_0_12z } / { 1'h1, celloutsig_0_15z[2:1] };
  assign celloutsig_0_2z = { celloutsig_0_0z[11:9], celloutsig_0_1z } / { 1'h1, in_data[49:47] };
  assign celloutsig_0_27z = celloutsig_0_13z[2:0] / { 1'h1, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_51z = { celloutsig_0_32z, celloutsig_0_7z } / { 1'h1, _02_[8:4], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[11:10] == celloutsig_0_0z[4:3];
  assign celloutsig_0_14z = { celloutsig_0_8z[8:3], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z } == { celloutsig_0_13z[2:1], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_1z, _04_[4:1], _00_, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_23z = { _05_[10:9], _02_[9:1] } == { celloutsig_0_13z[7:6], celloutsig_0_2z, _04_[4:1], _00_ };
  assign celloutsig_0_36z = { _05_[12:9], _02_[9:2], celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_14z } < { celloutsig_0_25z[10:0], celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_43z = { celloutsig_0_38z[9:7], _01_[9:0], celloutsig_0_40z } < { _03_[2:1], celloutsig_0_38z, celloutsig_0_12z };
  assign celloutsig_0_48z = { _01_[5], celloutsig_0_36z, celloutsig_0_21z } < _02_[7:3];
  assign celloutsig_1_3z = { celloutsig_1_2z[20:12], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } < celloutsig_1_2z[25:6];
  assign celloutsig_1_8z = { celloutsig_1_2z[16:14], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } < in_data[174:165];
  assign celloutsig_0_11z = { _04_[4:3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z } < { celloutsig_0_0z[11:8], celloutsig_0_2z, _04_[4:1], _00_ };
  assign celloutsig_0_24z = { celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_18z } < { celloutsig_0_0z[9:0], celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_0z[12:10], celloutsig_0_30z, celloutsig_0_24z } % { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_7z[3:2], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_32z, celloutsig_0_17z } % { 1'h1, celloutsig_0_18z[0], celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[175:172] % { 1'h1, in_data[173:171] };
  assign celloutsig_1_18z = { celloutsig_1_6z[3:1], celloutsig_1_16z, celloutsig_1_10z } % { 1'h1, celloutsig_1_14z[10:7] };
  assign celloutsig_0_13z = { celloutsig_0_7z[1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z[7:2], celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_7z[4], celloutsig_0_12z, celloutsig_0_10z, _03_ } % { 1'h1, celloutsig_0_0z[8:5], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_8z[8], celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_27z, _04_[4:1], _00_, celloutsig_0_13z } % { 1'h1, celloutsig_0_0z[9:1], _05_[12:9], _02_[9:1], celloutsig_0_14z };
  assign celloutsig_1_5z = celloutsig_1_2z[25:20] | in_data[115:110];
  assign celloutsig_1_14z = { in_data[141:132], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z } | celloutsig_1_2z[16:1];
  assign celloutsig_0_37z = & celloutsig_0_25z[16:13];
  assign celloutsig_1_10z = & celloutsig_1_4z[12:3];
  assign celloutsig_0_12z = & { _00_, _04_[4:1], celloutsig_0_8z[7:1], celloutsig_0_5z };
  assign celloutsig_0_20z = & { _02_[9:1], _05_[12:9], celloutsig_0_15z, celloutsig_0_8z[7:3] };
  assign celloutsig_0_22z = & { celloutsig_0_14z, celloutsig_0_7z[5:4] };
  assign celloutsig_0_3z = celloutsig_0_2z[3] & celloutsig_0_1z;
  assign celloutsig_0_32z = celloutsig_0_18z[2] & celloutsig_0_1z;
  assign celloutsig_0_38z = { celloutsig_0_8z[2:0], celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_36z, celloutsig_0_22z, celloutsig_0_3z } <<< { _05_[10:9], _02_[9:1] };
  assign celloutsig_0_53z = { _03_[2], celloutsig_0_28z, celloutsig_0_47z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_42z } <<< { in_data[29:28], celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_48z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_43z, celloutsig_0_24z };
  assign celloutsig_1_4z = { celloutsig_1_2z[16:2], celloutsig_1_3z, celloutsig_1_1z } <<< { celloutsig_1_2z[26:14], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_0z[12:7] <<< { in_data[37:33], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_10z, _04_[4:1], _00_, celloutsig_0_17z } <<< { celloutsig_0_16z, _05_[12:9], _02_[9:1] };
  assign celloutsig_0_0z = in_data[75:63] >>> in_data[73:61];
  assign celloutsig_1_6z = celloutsig_1_5z[5:2] >>> celloutsig_1_0z;
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_8z } >>> celloutsig_1_4z[4:1];
  assign celloutsig_0_21z = { celloutsig_0_16z[3], celloutsig_0_14z, celloutsig_0_14z } >>> { celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & in_data[18]) | in_data[66]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[5] & celloutsig_0_1z) | celloutsig_0_5z);
  assign _01_[10] = celloutsig_0_51z[4];
  assign _02_[0] = celloutsig_0_32z;
  assign _04_[0] = _00_;
  assign _05_[8:0] = _02_[9:1];
  assign { out_data[132:128], out_data[96], out_data[54:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
