0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x001c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0039: mov_imm:
	regs[5] = 0xe6a08e7f, opcode= 0x05
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x00
0x004b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0054: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0057: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0066: mov_imm:
	regs[5] = 0x1ae8eff3, opcode= 0x05
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x00
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x00
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0096: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0099: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x00a5: mov_imm:
	regs[5] = 0xaff93c65, opcode= 0x05
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x00b1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00bd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x00c6: mov_imm:
	regs[5] = 0x2cc1a280, opcode= 0x05
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x00de: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x00e4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x00ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x00f6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0105: mov_imm:
	regs[5] = 0xfaab65bf, opcode= 0x05
0x010c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x00
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0138: mov_imm:
	regs[5] = 0x7024b22a, opcode= 0x05
0x013e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x016b: mov_imm:
	regs[5] = 0x152266f2, opcode= 0x05
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0178: jmp_imm:
	pc += 0x1, opcode= 0x00
0x017d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0180: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x018c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0198: mov_imm:
	regs[5] = 0x617f17d, opcode= 0x05
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x01a4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x01aa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x01b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01c2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x01c5: mov_imm:
	regs[5] = 0x7e8f9aa, opcode= 0x05
0x01cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x01e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01ef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01f8: mov_imm:
	regs[5] = 0x6fb31c48, opcode= 0x05
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0204: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x020a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x021f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0234: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0243: mov_imm:
	regs[5] = 0x1300665d, opcode= 0x05
0x0249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x024c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0255: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0258: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x025b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x025e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0261: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0264: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0267: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x026a: mov_imm:
	regs[5] = 0xa4710de6, opcode= 0x05
0x0270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0273: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0276: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x027c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0282: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0285: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0288: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x028b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x028e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0291: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0294: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0297: mov_imm:
	regs[5] = 0x73f2d559, opcode= 0x05
0x029d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02c1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x02c4: mov_imm:
	regs[5] = 0x8d785441, opcode= 0x05
0x02ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02cd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x02d0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x02d6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x02dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x02df: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x02e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x02e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02ee: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x02f1: mov_imm:
	regs[5] = 0xc57578cd, opcode= 0x05
0x02f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x02fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0306: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0309: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x030c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x030f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0312: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x00
0x031e: mov_imm:
	regs[5] = 0x96b05ef3, opcode= 0x05
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0327: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x032a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0330: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x00
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x033f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0342: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0345: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x00
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0357: mov_imm:
	regs[5] = 0x903508a3, opcode= 0x05
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0366: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x036f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0372: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0375: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0378: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x037c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0381: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0384: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0387: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0390: mov_imm:
	regs[5] = 0x8d96c342, opcode= 0x05
0x0396: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0399: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x039c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x03a2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x03a8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x03c3: mov_imm:
	regs[5] = 0x31113a46, opcode= 0x05
0x03c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x03d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03db: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x03f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03ff: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0402: mov_imm:
	regs[5] = 0xfb434a70, opcode= 0x05
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x00
0x040e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0411: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0414: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x041a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0426: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0429: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x042f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0432: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0435: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0438: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0441: mov_imm:
	regs[5] = 0xd27a3028, opcode= 0x05
0x0447: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0450: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0453: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x00
0x045c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x045f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x046b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0474: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0477: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x047a: mov_imm:
	regs[5] = 0xbf20a663, opcode= 0x05
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0486: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0489: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x048c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0492: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x00
0x049e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04bc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x04bf: mov_imm:
	regs[5] = 0x7ef79390, opcode= 0x05
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04d4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x04d7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x04da: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x04f8: mov_imm:
	regs[5] = 0x843f922a, opcode= 0x05
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0504: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0508: jmp_imm:
	pc += 0x1, opcode= 0x00
0x050d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0510: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x00
0x051c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0522: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0525: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0528: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x052b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0534: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0537: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0544: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0549: mov_imm:
	regs[5] = 0xf8f3a7ad, opcode= 0x05
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0567: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x056b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0576: mov_imm:
	regs[5] = 0xfd049e4b, opcode= 0x05
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0588: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x058e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0594: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0597: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05ac: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x05af: mov_imm:
	regs[5] = 0xd83d45f, opcode= 0x05
0x05b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05b8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x05bb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05be: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05cd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05d3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x05d6: mov_imm:
	regs[5] = 0x27b5319d, opcode= 0x05
0x05dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05df: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x05e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05e8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x05ee: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05fa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05fe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x060c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0610: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0618: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x061b: mov_imm:
	regs[5] = 0xf472849, opcode= 0x05
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0627: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x062a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x062d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0630: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0633: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x00
0x063c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0645: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0648: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x064b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x064e: mov_imm:
	regs[5] = 0xafb79f9, opcode= 0x05
0x0654: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0657: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x065a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0660: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x00
0x066c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x066f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0678: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0684: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0688: jmp_imm:
	pc += 0x1, opcode= 0x00
0x068d: mov_imm:
	regs[5] = 0x3fd3c48b, opcode= 0x05
0x0693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0696: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0699: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06a2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06ab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06b7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06c0: mov_imm:
	regs[5] = 0xf7bea5d3, opcode= 0x05
0x06c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06c9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06d2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06de: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x06e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x06f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x06f9: mov_imm:
	regs[5] = 0xc00e0142, opcode= 0x05
0x06ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0702: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0705: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0708: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0711: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0714: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0717: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0720: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0723: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0726: mov_imm:
	regs[5] = 0xf436d659, opcode= 0x05
0x072c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x072f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0732: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0738: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x073e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0741: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x00
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0759: mov_imm:
	regs[5] = 0x4c6c57f, opcode= 0x05
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0765: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0768: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x076b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x076e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0777: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x077a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0786: mov_imm:
	regs[5] = 0x6631ff22, opcode= 0x05
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0795: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0798: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07a4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07c0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x07cb: mov_imm:
	regs[5] = 0xf0e3faba, opcode= 0x05
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07da: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x07dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x07ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07f5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07fe: mov_imm:
	regs[5] = 0x11cb7526, opcode= 0x05
0x0804: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0807: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x080a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0810: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x081f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x00
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x082e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0831: mov_imm:
	regs[5] = 0xadc262ed, opcode= 0x05
0x0837: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x083a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0843: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0846: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0849: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x00
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0864: mov_imm:
	regs[5] = 0xbb14637f, opcode= 0x05
0x086a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x086d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0870: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0876: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0885: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0888: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x00
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x089d: mov_imm:
	regs[5] = 0x382a6ef9, opcode= 0x05
0x08a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08a6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x08a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x08ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x08af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08b5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08bb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x08bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08c4: mov_imm:
	regs[5] = 0xd4d90d5d, opcode= 0x05
0x08ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08cd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x08d0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08dc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x08e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0900: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0903: mov_imm:
	regs[5] = 0xdd4b110, opcode= 0x05
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x090f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0912: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0915: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0918: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x091b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x091e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0921: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x00
0x092a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x092d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0931: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0936: mov_imm:
	regs[5] = 0xee2bd57d, opcode= 0x05
0x093c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x093f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0942: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0948: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x094e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0957: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0960: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0963: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0966: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0969: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x096c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x096f: mov_imm:
	regs[5] = 0x962e3be6, opcode= 0x05
0x0975: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0978: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0981: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0984: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0987: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x098a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x098d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0996: mov_imm:
	regs[5] = 0x6f68bdd, opcode= 0x05
0x099c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x099f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x09a2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x09a8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09b4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09bd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09c6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x09cf: mov_imm:
	regs[5] = 0xd0f29d06, opcode= 0x05
0x09d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09de: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x09e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a05: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a08: mov_imm:
	regs[5] = 0xc53f26a6, opcode= 0x05
0x0a0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a17: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a1a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0a20: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a2c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a2f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a3e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a44: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0a47: mov_imm:
	regs[5] = 0xfabbd789, opcode= 0x05
0x0a4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a50: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a56: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a65: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0a6e: mov_imm:
	regs[5] = 0xc5703c4c, opcode= 0x05
0x0a74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a7d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0a80: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0a86: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a95: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aa4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0aa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0aad: mov_imm:
	regs[5] = 0xd809d445, opcode= 0x05
0x0ab3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ab6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ac8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0acb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ace: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ad1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ad4: mov_imm:
	regs[5] = 0x7bfe4a1b, opcode= 0x05
0x0ada: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0add: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ae0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ae6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0af2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0af5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0af8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b04: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b07: mov_imm:
	regs[5] = 0x1d525e3, opcode= 0x05
0x0b0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b19: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b1c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b25: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b31: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b34: mov_imm:
	regs[5] = 0x44336992, opcode= 0x05
0x0b3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b3d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0b40: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0b46: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0b4c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b4f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b5e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0b61: mov_imm:
	regs[5] = 0xb555240f, opcode= 0x05
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b70: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0b73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b76: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0b85: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b91: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0b94: mov_imm:
	regs[5] = 0xa2432869, opcode= 0x05
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ba0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ba3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0ba6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bb2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0bb8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bbb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0bbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0bc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0bc4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0bcd: mov_imm:
	regs[5] = 0xc22fce5d, opcode= 0x05
0x0bd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bdc: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0bdf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0be8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bf7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0bfa: mov_imm:
	regs[5] = 0xe906654d, opcode= 0x05
0x0c00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c03: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c06: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c21: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c25: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c30: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c36: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0c39: mov_imm:
	regs[5] = 0x52145f3, opcode= 0x05
0x0c3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c42: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0c45: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c48: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c51: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c60: mov_imm:
	regs[5] = 0x1a69b2ed, opcode= 0x05
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c6f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0c72: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c7e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c84: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c87: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c96: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ca2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0ca5: mov_imm:
	regs[5] = 0x4669a99f, opcode= 0x05
0x0cab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cae: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0cb1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cb5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0cbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ccf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0cd2: mov_imm:
	regs[5] = 0xf0e607a7, opcode= 0x05
0x0cd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cdb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0cde: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ce4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ced: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0cf0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d02: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d05: mov_imm:
	regs[5] = 0x2c16df07, opcode= 0x05
0x0d0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d0e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d11: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d1a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d23: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d2a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d2f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d38: mov_imm:
	regs[5] = 0x6b50218f, opcode= 0x05
0x0d3f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d47: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d50: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0d56: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d5f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0d71: mov_imm:
	regs[5] = 0x2568fded, opcode= 0x05
0x0d77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d7a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d83: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0d95: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0da1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0da4: mov_imm:
	regs[5] = 0x6da2a4b4, opcode= 0x05
0x0daa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0db0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dbc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0dc2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dcb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0dce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0dd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0dd4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ddd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0de0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0de9: mov_imm:
	regs[5] = 0xb54f7e87, opcode= 0x05
0x0def: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0df2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0df5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e01: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e08: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e0d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e16: mov_imm:
	regs[5] = 0x21429a45, opcode= 0x05
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e1f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e22: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e28: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0e2e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e31: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e3b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e40: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e46: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0e49: mov_imm:
	regs[5] = 0xf0a9e654, opcode= 0x05
0x0e4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e52: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0e55: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e58: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e67: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e73: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0e76: mov_imm:
	regs[5] = 0x7f3bd8c4, opcode= 0x05
0x0e7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e85: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0e94: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ea1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ea6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ea9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0eac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ebb: mov_imm:
	regs[5] = 0xdb0a01c, opcode= 0x05
0x0ec2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ec7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ecb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ed0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0ed3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0edc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0edf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ee2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ef1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0ef4: mov_imm:
	regs[5] = 0xd695cd, opcode= 0x05
0x0efa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0efd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f00: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f0c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f10: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f15: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f36: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0f3a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f3f: mov_imm:
	regs[5] = 0xa37873ca, opcode= 0x05
0x0f45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f49: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f4e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0f51: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f54: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0f5d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f6c: mov_imm:
	regs[5] = 0x825b38, opcode= 0x05
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f7b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0f7e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f84: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f90: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f93: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fa2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fa8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x0fab: mov_imm:
	regs[5] = 0x7d8ba4b0, opcode= 0x05
0x0fb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0fbe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fc3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x0fc9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fcc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fcf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x0fd2: mov_imm:
	regs[5] = 0x7354310b, opcode= 0x05
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fe1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x0fe4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0fea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ff0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ff4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ff9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ffc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1002: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1005: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x00
0x100e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1017: mov_imm:
	regs[5] = 0x1e50ad0d, opcode= 0x05
0x101d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1020: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1023: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1026: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1029: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x102c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x102f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1032: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1035: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1038: mov_imm:
	regs[5] = 0x74967fd1, opcode= 0x05
0x103e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1041: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1044: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x104a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1056: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1059: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x105c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1060: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1065: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1068: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x106b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x106e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1071: mov_imm:
	regs[5] = 0x795ed95c, opcode= 0x05
0x1077: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x107a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1080: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1083: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1086: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1089: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1092: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1095: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1098: mov_imm:
	regs[5] = 0x745a5d29, opcode= 0x05
0x109e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10a1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x10a4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x10aa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x10b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10ce: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10d7: mov_imm:
	regs[5] = 0x3f701a4e, opcode= 0x05
0x10dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x10ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10fb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1104: mov_imm:
	regs[5] = 0x2a948990, opcode= 0x05
0x110a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x110d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1110: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1117: jmp_imm:
	pc += 0x1, opcode= 0x00
0x111c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1128: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x112b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1137: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x113a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x113d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1140: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1149: mov_imm:
	regs[5] = 0x9385fffe, opcode= 0x05
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1161: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x116a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1173: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1176: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1179: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x117c: mov_imm:
	regs[5] = 0x22868a13, opcode= 0x05
0x1182: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x00
0x118b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x118e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1194: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x119a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x119d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11ac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11c7: mov_imm:
	regs[5] = 0x50a02f69, opcode= 0x05
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11d6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x11d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11dc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x11f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x11fa: mov_imm:
	regs[5] = 0xe52b543b, opcode= 0x05
0x1200: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1203: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x00
0x120c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1218: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x121f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x122a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1233: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1236: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1239: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1242: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1246: jmp_imm:
	pc += 0x1, opcode= 0x00
0x124b: mov_imm:
	regs[5] = 0xe573ddcf, opcode= 0x05
0x1251: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1254: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1257: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1260: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1263: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x00
0x126c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x126f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1272: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1275: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x00
0x127e: mov_imm:
	regs[5] = 0x6bfd3a98, opcode= 0x05
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x00
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x128d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1290: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1296: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x129c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12b4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x12b7: mov_imm:
	regs[5] = 0x76f02168, opcode= 0x05
0x12bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12c0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x12c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x12d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12f0: mov_imm:
	regs[5] = 0x74d98b5f, opcode= 0x05
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x131d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1323: mov_imm:
	regs[5] = 0xefcf496, opcode= 0x05
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x00
0x133e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1344: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1347: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x134a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x134d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1356: mov_imm:
	regs[5] = 0x585c3d5a, opcode= 0x05
0x135c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x135f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1362: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x00
0x136e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x00
0x137a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x137d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1380: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1383: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1386: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1389: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x138c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x138f: mov_imm:
	regs[5] = 0xf4dd23cd, opcode= 0x05
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x00
0x139b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13b3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x13b6: mov_imm:
	regs[5] = 0x1ca777ee, opcode= 0x05
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13e3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x13f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1404: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1407: mov_imm:
	regs[5] = 0xeea0a93f, opcode= 0x05
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1413: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1416: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x141f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1422: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1425: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1428: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x142b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x142e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1437: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x143a: mov_imm:
	regs[5] = 0x3e686bcc, opcode= 0x05
0x1440: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1443: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x00
0x144c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1458: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1464: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x00
0x146d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1470: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1479: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x147c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x147f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1482: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x00
0x148b: mov_imm:
	regs[5] = 0x214d0135, opcode= 0x05
0x1491: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1494: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x00
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x14b8: mov_imm:
	regs[5] = 0x80d9030, opcode= 0x05
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14d0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x14dc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x14f4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1503: mov_imm:
	regs[5] = 0x9efd4d1f, opcode= 0x05
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x150d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1512: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1522: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1527: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1530: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1533: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1536: mov_imm:
	regs[5] = 0x9598d1d7, opcode= 0x05
0x153c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x153f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1542: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x00
0x154e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1554: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x00
0x155d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1560: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1563: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1566: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1569: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x156c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x156f: mov_imm:
	regs[5] = 0xcf113faa, opcode= 0x05
0x1575: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1578: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x157b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x157e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1581: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1596: mov_imm:
	regs[5] = 0xa2e4aa7f, opcode= 0x05
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x159f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x15a2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x15ae: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15d2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x15d5: mov_imm:
	regs[5] = 0x8f7ddf4, opcode= 0x05
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x15f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15f9: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x15fc: mov_imm:
	regs[5] = 0xf6da7c82, opcode= 0x05
0x1602: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1605: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1608: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x160e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1614: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x00
0x161d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1620: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1623: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1626: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1629: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x162d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1635: mov_imm:
	regs[5] = 0xa272ceb5, opcode= 0x05
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x00
0x164a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1653: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x00
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x165f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1663: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1668: mov_imm:
	regs[5] = 0xecf060a, opcode= 0x05
0x166e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1671: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x00
0x167a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1680: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1686: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x168a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x168f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1692: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1695: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1698: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x169b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x169e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x16a1: mov_imm:
	regs[5] = 0xb1be1566, opcode= 0x05
0x16a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16aa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16b6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16cb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x16da: mov_imm:
	regs[5] = 0x8d75fb37, opcode= 0x05
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x16e6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16f2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1701: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1705: jmp_imm:
	pc += 0x1, opcode= 0x00
0x170a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x170d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1710: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1713: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1716: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1719: mov_imm:
	regs[5] = 0x2fcdc475, opcode= 0x05
0x1720: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1725: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1728: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x172b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1737: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x173a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x173d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1740: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1743: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1746: mov_imm:
	regs[5] = 0x73e6cf18, opcode= 0x05
0x174c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x174f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1752: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1758: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x175e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1767: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x176b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1770: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1773: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1776: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1779: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1782: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1785: mov_imm:
	regs[5] = 0x4b241dab, opcode= 0x05
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1791: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x00
0x179a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x179d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17af: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x17b2: mov_imm:
	regs[5] = 0x710a8734, opcode= 0x05
0x17b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17bb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x17be: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x17c4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x17ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17cd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x17dc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17e8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x17eb: mov_imm:
	regs[5] = 0xa96a3e74, opcode= 0x05
0x17f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17fa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x17fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1800: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1803: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1806: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1809: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x180c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x180f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1812: mov_imm:
	regs[5] = 0xe3eb83ea, opcode= 0x05
0x1818: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x181b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x181e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1824: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1830: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1833: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1836: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1839: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x183c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1845: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1848: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1851: mov_imm:
	regs[5] = 0x625e1742, opcode= 0x05
0x1857: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x185a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x185d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1860: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1864: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1869: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x186c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x186f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1872: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1875: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1878: mov_imm:
	regs[5] = 0xc7de1bbb, opcode= 0x05
0x187e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1887: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x188a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1890: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1896: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1899: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x189c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x189f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18ae: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x18b1: mov_imm:
	regs[5] = 0x13154eb6, opcode= 0x05
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x18c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18cc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x18e1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18e7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x18eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18f0: mov_imm:
	regs[5] = 0x8ce745d3, opcode= 0x05
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18ff: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1902: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1908: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x190e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1911: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x00
0x191a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x191d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1921: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1926: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1929: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x192c: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1935: mov_imm:
	regs[5] = 0xc8c2fc65, opcode= 0x05
0x193b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x193e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1941: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x00
0x194a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x194d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1950: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1959: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1962: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1965: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1968: mov_imm:
	regs[5] = 0x629f960f, opcode= 0x05
0x196e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1977: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x197a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1980: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1986: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1989: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x198c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x198f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1992: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1995: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1998: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x199b: mov_imm:
	regs[5] = 0xc48f4198, opcode= 0x05
0x19a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19a4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x19a7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19bf: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x19c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19c8: mov_imm:
	regs[5] = 0x92587ae6, opcode= 0x05
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19d7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x19db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19e0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x19e6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x19ec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19ef: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a04: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a0d: mov_imm:
	regs[5] = 0x85bc96cd, opcode= 0x05
0x1a13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a19: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a1c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a25: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a2b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a2e: mov_imm:
	regs[5] = 0x410efeb8, opcode= 0x05
0x1a34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a37: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a3a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1a40: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1a46: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a49: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1a67: mov_imm:
	regs[5] = 0x27a3d459, opcode= 0x05
0x1a6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a70: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1a73: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a76: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1a7f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a85: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a8e: mov_imm:
	regs[5] = 0x9c95cea3, opcode= 0x05
0x1a94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a97: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1a9a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1aa0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1aac: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ab0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ab5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1abe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ac7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1aca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ad3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ad6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ad9: mov_imm:
	regs[5] = 0x682d9be6, opcode= 0x05
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1ae5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1aeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1aee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1af7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b00: mov_imm:
	regs[5] = 0x80d39d45, opcode= 0x05
0x1b06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b39: mov_imm:
	regs[5] = 0xf42dd4e2, opcode= 0x05
0x1b3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b48: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b51: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b54: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1b5d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b64: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b69: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1b6c: mov_imm:
	regs[5] = 0x99beb33, opcode= 0x05
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b78: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b7b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1b7e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b8a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1b90: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b99: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ba2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ba8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bb4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1bb7: mov_imm:
	regs[5] = 0x20848ec0, opcode= 0x05
0x1bbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bd5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1bd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1be1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1be4: mov_imm:
	regs[5] = 0x88db50b0, opcode= 0x05
0x1beb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bf0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bf3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bfc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c02: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c08: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c11: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c18: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c20: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1c29: mov_imm:
	regs[5] = 0x116eaae3, opcode= 0x05
0x1c2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c32: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c3b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c3e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c59: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c62: mov_imm:
	regs[5] = 0x7055f1cc, opcode= 0x05
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c77: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1c7b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c80: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c86: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c8c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c8f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1c9e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ca1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ca4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cad: mov_imm:
	regs[5] = 0x5c8b036b, opcode= 0x05
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1cb9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cc2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1cc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ccb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1cd1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cd4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1cda: mov_imm:
	regs[5] = 0x70ca165d, opcode= 0x05
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ce6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1cf2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cfe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d0d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d1a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d28: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d34: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d37: mov_imm:
	regs[5] = 0xdc1f1443, opcode= 0x05
0x1d3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d40: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d43: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d46: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d4f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d5b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1d5e: mov_imm:
	regs[5] = 0xe9e3cf1c, opcode= 0x05
0x1d64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d67: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1d6a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1d71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d7c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d7f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1d88: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d8e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1d91: mov_imm:
	regs[5] = 0x823cb163, opcode= 0x05
0x1d97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d9a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1d9d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1da0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1da3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1da6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1daa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1daf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1db8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dbb: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1dbf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dc4: mov_imm:
	regs[5] = 0xd3a47976, opcode= 0x05
0x1dca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dcd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1dd0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1dd6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1de2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1de5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1de8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1deb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1dee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1df1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1df5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dfa: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1dfd: mov_imm:
	regs[5] = 0x705e36cc, opcode= 0x05
0x1e03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e0c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e0f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e12: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e27: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e2d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e30: mov_imm:
	regs[5] = 0xd98d7a75, opcode= 0x05
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e3f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1e42: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e48: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e4e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e51: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e60: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e66: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1e69: mov_imm:
	regs[5] = 0xf0c74ea0, opcode= 0x05
0x1e6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e72: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1e75: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e78: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1e81: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e8d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e96: mov_imm:
	regs[5] = 0x76c4c372, opcode= 0x05
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ea2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ea6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eab: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eb4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1eba: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ec0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1ec3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1ec6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ec9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1ecd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ed2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ed5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ed8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1edc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ee1: mov_imm:
	regs[5] = 0xd36b4be3, opcode= 0x05
0x1ee7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1eea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1eed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ef0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ef9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f06: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f0b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f11: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f15: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f1a: mov_imm:
	regs[5] = 0xed0c566e, opcode= 0x05
0x1f20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f23: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f26: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f2c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f32: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f35: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f3e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f44: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1f47: mov_imm:
	regs[5] = 0x5c048703, opcode= 0x05
0x1f4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f56: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1f59: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f5c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1f6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f71: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1f74: mov_imm:
	regs[5] = 0xbadce526, opcode= 0x05
0x1f7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f7d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1f80: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f8c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f9b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fa8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fb0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fbc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x1fbf: mov_imm:
	regs[5] = 0x6b40dfed, opcode= 0x05
0x1fc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x1fd1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1fd4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1fd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x1fdd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fe0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fe3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x1fe6: mov_imm:
	regs[5] = 0x695c07a4, opcode= 0x05
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x1ff2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ff8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2001: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2004: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2007: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2010: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2013: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2016: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2019: mov_imm:
	regs[5] = 0x50a7a55f, opcode= 0x05
0x201f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2022: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2025: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2028: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x202c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2031: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2034: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2037: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x203a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2046: mov_imm:
	regs[5] = 0x5e83b594, opcode= 0x05
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2052: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x00
0x205b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2064: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x206a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2070: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2073: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2076: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2079: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2082: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2085: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2088: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x208b: mov_imm:
	regs[5] = 0x6c5f5c73, opcode= 0x05
0x2091: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2095: jmp_imm:
	pc += 0x1, opcode= 0x00
0x209a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x209d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x20ca: mov_imm:
	regs[5] = 0x5e92688e, opcode= 0x05
0x20d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x20d6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x20dc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x20e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x20fa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2100: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2103: mov_imm:
	regs[5] = 0xe4b1c695, opcode= 0x05
0x2109: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x210c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x210f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2118: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2121: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2124: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2127: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x212a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2136: mov_imm:
	regs[5] = 0x266c7933, opcode= 0x05
0x213c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x213f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2148: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x214e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x00
0x215a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x215d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2160: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2169: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x216c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x216f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2172: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2175: mov_imm:
	regs[5] = 0x54b0ff81, opcode= 0x05
0x217b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2184: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2187: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2190: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2194: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2199: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x219c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x219f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21a5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ae: mov_imm:
	regs[5] = 0xba503c8d, opcode= 0x05
0x21b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21b7: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x21ba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x21c0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x21c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21de: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21e4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x21e7: mov_imm:
	regs[5] = 0x6c49eb90, opcode= 0x05
0x21ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x21f3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21f6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2208: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x220b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x220e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2211: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2214: mov_imm:
	regs[5] = 0x5c2995dc, opcode= 0x05
0x221a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x221d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2226: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2232: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x00
0x223e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2241: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2244: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2248: jmp_imm:
	pc += 0x1, opcode= 0x00
0x224d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2250: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2253: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2256: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2259: mov_imm:
	regs[5] = 0x4311be8c, opcode= 0x05
0x225f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2262: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2265: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x00
0x226e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2271: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2274: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2277: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x227a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2283: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2286: mov_imm:
	regs[5] = 0x27b5e995, opcode= 0x05
0x228c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2290: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2295: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2298: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22a4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x22aa: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22c8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x22cb: mov_imm:
	regs[5] = 0x6be5a481, opcode= 0x05
0x22d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22d4: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x22d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22dd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x22ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2304: mov_imm:
	regs[5] = 0x3f7e10c1, opcode= 0x05
0x230a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x230e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2337: mov_imm:
	regs[5] = 0xdb5a8fa0, opcode= 0x05
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2343: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2346: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2352: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2355: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x00
0x235e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2362: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2367: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2370: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2373: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2376: mov_imm:
	regs[5] = 0x97fa178d, opcode= 0x05
0x237c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2385: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2388: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x238e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x00
0x239a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x239d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23b2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x23b5: mov_imm:
	regs[5] = 0x6787b06f, opcode= 0x05
0x23bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23be: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x23c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x23d3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23df: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x23e2: mov_imm:
	regs[5] = 0x12d40cee, opcode= 0x05
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23f1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x23f4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x23fa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2400: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2403: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2409: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x240c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2415: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2418: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x241b: mov_imm:
	regs[5] = 0xee44b352, opcode= 0x05
0x2421: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x00
0x242a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2439: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x243c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x243f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2442: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x00
0x244b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2454: mov_imm:
	regs[5] = 0x214a9f96, opcode= 0x05
0x245b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2460: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2463: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x00
0x246c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2472: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2478: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x247b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x247e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2481: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2484: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x00
0x248d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2490: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2499: mov_imm:
	regs[5] = 0x61190cbe, opcode= 0x05
0x249f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x24a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24bd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x24c0: mov_imm:
	regs[5] = 0xef8019f1, opcode= 0x05
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x24d8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x24de: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x24e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x24e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x24ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x24f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24f6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x24f9: mov_imm:
	regs[5] = 0x646bdd7d, opcode= 0x05
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2502: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x00
0x250b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x250e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2511: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2514: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2517: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x251a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2520: mov_imm:
	regs[5] = 0xf011711, opcode= 0x05
0x2526: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2538: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x253b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x253e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2541: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2544: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2547: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x254a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x254d: mov_imm:
	regs[5] = 0x456d9eee, opcode= 0x05
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2559: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x255f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x00
0x256b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2574: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2577: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2583: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2586: mov_imm:
	regs[5] = 0x45c4040a, opcode= 0x05
0x258c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2592: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2598: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x259e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25aa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25b6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x25ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25bf: mov_imm:
	regs[5] = 0xc214cffb, opcode= 0x05
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25ce: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x25d1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x25d4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x25d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x25de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25e3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x25f2: mov_imm:
	regs[5] = 0xdef5be05, opcode= 0x05
0x25f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2601: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2604: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x260a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2610: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2613: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2616: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2619: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x261c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x261f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2623: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2628: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x262b: mov_imm:
	regs[5] = 0x935faedd, opcode= 0x05
0x2631: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x00
0x263a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x263d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2640: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2643: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x00
0x264c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x264f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2652: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2656: jmp_imm:
	pc += 0x1, opcode= 0x00
0x265b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x265e: mov_imm:
	regs[5] = 0xe9b091c5, opcode= 0x05
0x2664: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x00
0x266d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2670: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2676: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x267c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x267f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2682: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2685: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x00
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2691: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x00
0x269d: mov_imm:
	regs[5] = 0x994c1cac, opcode= 0x05
0x26a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26ac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x26ca: mov_imm:
	regs[5] = 0xc97350ac, opcode= 0x05
0x26d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26d3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x26f4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2700: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2703: mov_imm:
	regs[5] = 0xa7ad8ec7, opcode= 0x05
0x270a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x270f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2718: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x271c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2721: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2724: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x00
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2733: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x00
0x273c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x273f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2742: mov_imm:
	regs[5] = 0x6fd2823d, opcode= 0x05
0x2748: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x275d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2760: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2763: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2766: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2769: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x276d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2775: mov_imm:
	regs[5] = 0xc0ab917e, opcode= 0x05
0x277c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2781: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2784: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2787: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x278a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x278d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2790: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2793: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2796: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2799: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x279c: mov_imm:
	regs[5] = 0x71e44a6, opcode= 0x05
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27b1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27ba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x27c0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x27c6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x27c9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27d2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27d8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x27db: mov_imm:
	regs[5] = 0xb7a615cd, opcode= 0x05
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27ea: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x27ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x27ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2802: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2805: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2808: mov_imm:
	regs[5] = 0xb5a5f45, opcode= 0x05
0x280e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2811: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2814: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x281a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2820: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2823: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2826: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2829: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x282d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2832: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2835: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2838: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x283b: mov_imm:
	regs[5] = 0xce7c8731, opcode= 0x05
0x2841: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2844: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2848: jmp_imm:
	pc += 0x1, opcode= 0x00
0x284d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2850: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2853: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2856: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2859: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x285c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x285f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2862: mov_imm:
	regs[5] = 0xf2b7aab9, opcode= 0x05
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x00
0x286e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2877: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x287a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2880: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2886: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2889: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x288c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x288f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2892: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2895: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2898: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x289b: mov_imm:
	regs[5] = 0x96d57d22, opcode= 0x05
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28aa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28cb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28d7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x28da: mov_imm:
	regs[5] = 0xa8cb4e56, opcode= 0x05
0x28e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28e3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x28e6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x28ec: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x28f2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28f5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x28fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2907: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x290a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x290d: mov_imm:
	regs[5] = 0x35871c03, opcode= 0x05
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2919: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x291c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x291f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2922: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2925: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2928: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x292b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x292e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2931: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2934: mov_imm:
	regs[5] = 0x163cb7f4, opcode= 0x05
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2940: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2943: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2946: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x294c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x00
0x295b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x295e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2961: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2964: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2967: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2970: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2979: mov_imm:
	regs[5] = 0x664b231c, opcode= 0x05
0x297f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2982: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2985: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2988: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x298b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x298e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2992: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2997: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x299b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29a3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29a6: mov_imm:
	regs[5] = 0x58c56a1f, opcode= 0x05
0x29ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29af: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x29b2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x29b8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x29be: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29c1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29d0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x29d3: mov_imm:
	regs[5] = 0x829e2390, opcode= 0x05
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29e2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x29e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x29f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x29fa: mov_imm:
	regs[5] = 0x6622dd76, opcode= 0x05
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a1b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a24: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a2a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a2d: mov_imm:
	regs[5] = 0xee5c032, opcode= 0x05
0x2a33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a3d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a42: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2a5a: mov_imm:
	regs[5] = 0x3b17016, opcode= 0x05
0x2a60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a63: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a7b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2a85: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a8a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a90: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a99: mov_imm:
	regs[5] = 0xfcc2143c, opcode= 0x05
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ab1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ab4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ac6: mov_imm:
	regs[5] = 0x50527a4c, opcode= 0x05
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2acf: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ad2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2ad8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ade: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ae1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ae4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ae7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2aea: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2af9: mov_imm:
	regs[5] = 0xb98c758c, opcode= 0x05
0x2aff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b02: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b05: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b08: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b17: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b1d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b20: mov_imm:
	regs[5] = 0x4f1085bf, opcode= 0x05
0x2b26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b29: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b32: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b38: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b3e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b41: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b50: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2b53: mov_imm:
	regs[5] = 0x87d47091, opcode= 0x05
0x2b59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b5c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2b5f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b62: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2b6b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b77: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2b7a: mov_imm:
	regs[5] = 0x718b74b9, opcode= 0x05
0x2b80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b89: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2b8c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b92: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b98: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b9b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ba7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2baa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bb1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bb6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2bb9: mov_imm:
	regs[5] = 0x84030139, opcode= 0x05
0x2bbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bc8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2bcb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bd2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2be3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2be7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bef: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2bf2: mov_imm:
	regs[5] = 0x19fdfd82, opcode= 0x05
0x2bf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bfb: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2bff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2c11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c16: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c1a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c1f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c31: mov_imm:
	regs[5] = 0xb596d5c0, opcode= 0x05
0x2c37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c3a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2c3d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c40: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c49: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c4c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c4f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2c52: mov_imm:
	regs[5] = 0x8881464f, opcode= 0x05
0x2c58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c61: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c6a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2c70: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2c76: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c79: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2c82: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c8e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2c91: mov_imm:
	regs[5] = 0x9dea5f50, opcode= 0x05
0x2c98: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ca0: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ca3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ca6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ca9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2caf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cb5: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2cb8: mov_imm:
	regs[5] = 0xf1c97af2, opcode= 0x05
0x2cbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cc1: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2cc4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2cca: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2cd1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cd6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cd9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ce2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ce5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ce8: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ceb: mov_imm:
	regs[5] = 0xbd678482, opcode= 0x05
0x2cf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cf5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cfa: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2cfd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d00: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d03: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d06: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d09: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d0f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d18: mov_imm:
	regs[5] = 0x36471b7, opcode= 0x05
0x2d1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d21: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d24: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2d2a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d36: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d39: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d48: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d4e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2d51: mov_imm:
	regs[5] = 0xab827792, opcode= 0x05
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d60: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d69: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d72: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2d7b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d81: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2d84: mov_imm:
	regs[5] = 0x1726109a, opcode= 0x05
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d94: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d99: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2d9c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2da2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2da8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2db1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2db4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2db7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2dbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dc6: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dcf: mov_imm:
	regs[5] = 0xcd2235fc, opcode= 0x05
0x2dd6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ddb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dde: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2de7: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2df0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2df3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2df6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e05: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e0e: mov_imm:
	regs[5] = 0x3ac0b960, opcode= 0x05
0x2e14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e1d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e20: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e2c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e3f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e4a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e51: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e56: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2e59: mov_imm:
	regs[5] = 0x78e1d71, opcode= 0x05
0x2e5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e62: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2e65: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e6e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2e77: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e7a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e7d: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e86: mov_imm:
	regs[5] = 0xce209d83, opcode= 0x05
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e8f: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2e92: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e9e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ea4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ea7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2eaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eb3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2eb6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2eb9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ebc: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2ebf: mov_imm:
	regs[5] = 0x41cdad6c, opcode= 0x05
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ec8: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2ecb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ece: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ed1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ed4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2ed7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2eda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2edd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2ee0: mov_imm:
	regs[5] = 0x74e12a4, opcode= 0x05
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2eef: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2ef2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2efe: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f0a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f0d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f1c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f28: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f31: mov_imm:
	regs[5] = 0xff9d64e0, opcode= 0x05
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f40: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2f43: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f46: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f4f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f55: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f5e: mov_imm:
	regs[5] = 0x6c9672b5, opcode= 0x05
0x2f64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f67: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2f6a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f76: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f82: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f85: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2f8e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f94: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f9d: mov_imm:
	regs[5] = 0xe5f7ce4, opcode= 0x05
0x2fa3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fac: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x2faf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fb8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fbb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x2fc1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fcd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x2fd0: mov_imm:
	regs[5] = 0x278ba322, opcode= 0x05
0x2fd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fd9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fe2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2fe8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2fef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ff4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ff8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3003: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x00
0x300c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3015: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x00
0x301e: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3021: mov_imm:
	regs[5] = 0xea42400d, opcode= 0x05
0x3027: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x302a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x302e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3033: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3036: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x303a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x00
0x304e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3054: mov_imm:
	regs[5] = 0x5ca776b7, opcode= 0x05
0x305a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x305d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3060: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3066: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x308a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x308d: mov_imm:
	regs[5] = 0xec44a287, opcode= 0x05
0x3093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x00
0x309c: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x30b1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30bd: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30c6: mov_imm:
	regs[5] = 0xaa94673d, opcode= 0x05
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x310b: mov_imm:
	regs[5] = 0xe5793f5d, opcode= 0x05
0x3112: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3129: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x312c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x312f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3132: mov_imm:
	regs[5] = 0xc1c63ef2, opcode= 0x05
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x00
0x313e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x314a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3150: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x00
0x315c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x315f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x00
0x316e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3177: mov_imm:
	regs[5] = 0x7d580ec5, opcode= 0x05
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x00
0x318c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x318f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3195: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x319e: mov_imm:
	regs[5] = 0xc7456b1a, opcode= 0x05
0x31a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31ad: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31b6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x31bc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x31c2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31cb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x31f5: mov_imm:
	regs[5] = 0x7b2dd5ee, opcode= 0x05
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3202: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3207: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x320a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x320e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3213: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3216: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3219: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x321c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x321f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3222: mov_imm:
	regs[5] = 0x6285d933, opcode= 0x05
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x322c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3231: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3234: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x323a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3243: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x324c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x324f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3252: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3255: mov_imm:
	regs[5] = 0x65083bb9, opcode= 0x05
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x00
0x326a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x326d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3270: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3279: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x327c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x327f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3282: mov_imm:
	regs[5] = 0xf42166c3, opcode= 0x05
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x00
0x328e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3291: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3294: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x329b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32a0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x32a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32b8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32c4: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x32c7: mov_imm:
	regs[5] = 0x5b5b034f, opcode= 0x05
0x32ce: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32d6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x32d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x32dc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x32df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32eb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32f1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x32f4: mov_imm:
	regs[5] = 0x81941bd3, opcode= 0x05
0x32fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32fd: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3300: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x330f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3312: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3315: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3318: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3325: jmp_imm:
	pc += 0x1, opcode= 0x00
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x332d: mov_imm:
	regs[5] = 0x649e1255, opcode= 0x05
0x3333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3336: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x333f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3342: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3346: jmp_imm:
	pc += 0x1, opcode= 0x00
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x334e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3351: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3357: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x335a: mov_imm:
	regs[5] = 0xd33949e5, opcode= 0x05
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3369: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x336c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3372: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x00
0x337e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3381: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3384: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3387: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x338a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x338d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3396: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3399: mov_imm:
	regs[5] = 0x41242129, opcode= 0x05
0x339f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33a2: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x33a5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33c3: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x33c6: mov_imm:
	regs[5] = 0x81ada6c0, opcode= 0x05
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33d5: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x33d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33de: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x33e4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x33ea: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33ed: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33f4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x33fc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3402: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x3405: mov_imm:
	regs[5] = 0xecf26d23, opcode= 0x05
0x340b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x340e: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3411: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3414: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x341a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x341d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3429: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3432: mov_imm:
	regs[5] = 0xb9d55777, opcode= 0x05
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x00
0x343e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3456: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3459: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x345c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x345f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3462: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3468: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x346b: mov_imm:
	regs[5] = 0x13b625a9, opcode= 0x05
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x347a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3483: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3486: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3489: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x348c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3495: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x00
0x349e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34aa: mov_imm:
	regs[5] = 0x3e9b3da9, opcode= 0x05
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34b9: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x34bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34c2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34ce: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x34d4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34d7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x34e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34f2: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x34f5: mov_imm:
	regs[5] = 0x9985f20b, opcode= 0x05
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34fe: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3501: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3505: jmp_imm:
	pc += 0x1, opcode= 0x00
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x350d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3528: mov_imm:
	regs[5] = 0x39aa61e0, opcode= 0x05
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3538: jmp_imm:
	pc += 0x1, opcode= 0x00
0x353d: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3540: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3547: jmp_imm:
	pc += 0x1, opcode= 0x00
0x354c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3552: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3555: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x355c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3561: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3564: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x356a: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x356d: mov_imm:
	regs[5] = 0xa5ba0145, opcode= 0x05
0x3573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3576: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x3579: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x357c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x357f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3586: jmp_imm:
	pc += 0x1, opcode= 0x00
0x358b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3594: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3597: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x359a: mov_imm:
	regs[5] = 0x6c99329e, opcode= 0x05
0x35a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35a3: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x35a6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x35ac: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x35b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35ca: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x35cd: mov_imm:
	regs[5] = 0x23beed9c, opcode= 0x05
0x35d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35d6: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x35d9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35e2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x35ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35f1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3603: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x00
0x360c: mov_imm:
	regs[5] = 0xd7198ced, opcode= 0x05
0x3612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3615: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x00
0x361e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3624: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3630: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3633: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3636: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3639: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3642: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3648: add_regs:
	regs[4] += regs[1], opcode= 0x0a
0x364b: mov_imm:
	regs[5] = 0x9cffe1f3, opcode= 0x05
0x3651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x00
0x365a: add_regs:
	regs[0] += regs[4], opcode= 0x0a
0x365e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3663: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3666: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3672: shr_regs:
	regs[3] >>= regs[21], opcode= 0x06
0x3675: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3678: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x367b: add_regs:
	regs[4] += regs[0], opcode= 0x0a
0x367e: mov_imm:
	regs[5] = 0xa682b3be, opcode= 0x05
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x00
0x368a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x368e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3693: add_regs:
	regs[1] += regs[4], opcode= 0x0a
0x3696: mov_imm:
	regs[30] = 0x678c46, opcode= 0x05
0x369c: mov_imm:
	regs[31] = 0xf30d23c, opcode= 0x05
0x36a2: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x36a5: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
