          //Shift Right Logical (SRL) - Test 2
          
          //Test normal shift where register with shift amount contains value (<16)
0000 c1af lbi r1, 0xAF // r1 = 0xAF8E 
0002 918e slbi r1, 0x8E
0004 c20d lbi r2, 0x0D   //13 bit right shift
0006 d14f srl r3, r1, r2  
0008 0000 halt		//r3 should be 0x0005
