// Seed: 2600042364
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  assign id_3 = 1;
  assign id_3 = 0;
  wand id_4;
  assign id_4 = id_3;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    output wor   id_4,
    input  uwire id_5
    , id_8,
    output wand  id_6
);
  wire id_9;
  id_10 :
  assert property (@(1'b0 or posedge 1) 1)
  else;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  tri0 id_12 = 1;
endmodule
