# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_unit_struct_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
# Info: [15300]: Setting up the design to use synthesis library "maxv.syn"
# Info: [580]: The global max fanout is currently set to 1000 for Altera - MAX V .
# Info: [15326]: Setting Part to: "5M2210ZF324A".
# Info: [15327]: Setting Process to: "5".
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/maxv.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/mux_2_to_1_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/not_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/or_gate_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/Increment_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab2_counter_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.not_gate(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.or_gate(behave): Pre-processing...
# Info: [44506]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd", line 17: Input port Mdata has never been used.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd", line 20: Output port Inst has never been assigned a value.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_unit_struct.vhd", line 21: Output port Read has never been assigned a value.
# Info: [44508]: Module CAD_lib.mux_2_to_1(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.not_gate(behave): Compiling...
# Info: [44508]: Module CAD_lib.or_gate(behave): Compiling...
# Info: [44508]: Module CAD_lib.Increment(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab2_counter(mixed){generic map (width => 32)}: Compiling...
# Info: [44523]: Root Module CAD_lib.lab3_fetch_unit(struct){generic map (width => 32)}: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 180.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6.
# Info: [4558]: instance:pc.reg Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:pc.increm Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:pc.mux2 Instance is flattened in hierarchical block view:.cad_lib.lab2_counter_32.mixed_unfold_1682.
# Info: [4558]: instance:jmp_or_zero Instance is flattened in hierarchical block view:.cad_lib.lab3_fetch_unit.struct.
# Info: [4558]: instance:pc Instance is flattened in hierarchical block view:.cad_lib.lab3_fetch_unit.struct.
# Info: [15002]: Optimizing design view:.cad_lib.lab3_fetch_unit.struct
# Warning: [1621]: Port Inst(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(8) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(9) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(10) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(11) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(12) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(13) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(14) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(15) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(16) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(17) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(18) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(19) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(20) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(21) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(22) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(23) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(24) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(25) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(26) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(27) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(28) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(29) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(30) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Inst(31) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port Read is connected to a disabled tristate, possibly unconnected Port in design.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/lab3_fetch_unit.edf.
# Info: Info, Writing xrf file 'C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/lab3_fetch_unit.xrf'
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/lab3_fetch_unit.xrf.
# Info: -- Writing file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/lab3_fetch_unit.tcl
# Info: exq_pr_compile_project gen_vcf lab3_fetch_unit 1
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab3_fetch_unit_struct_impl_6.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_6/precision.log.suppressed
# Info: [9552]: Activated implementation lab3_fetch_unit_struct_impl_6 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct_impl_7.
# Info: [9557]: Created implementation lab3_fetch_unit_struct_impl_7 in project C:/HDS/CAD/CAD_lib/ps/lab3_fetch_unit_struct/lab3_fetch_unit_struct.psp.
