Timing Analyzer report for FIFO_demo
Sun Jan 11 23:29:12 2026
Quartus Prime Version 25.3.0 Build 109 09/24/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Design Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow fix4 100C Model
 15. Metastability Summary Slow fix4 0C Model
 16. Metastability Summary Slow fix4a 0C Model
 17. Metastability Summary Fast fix4 0C Model
 18. Setup Transfers
 19. Hold Transfers
---- Setup Reports ----
     ---- u_pll|iopll_0_outclk0 Reports ----
           20. Command Info
           21. Summary of Paths
           22. Path #1: Setup slack is 196.822 
           23. Path #2: Setup slack is 196.839 
           24. Path #3: Setup slack is 196.848 
           25. Path #4: Setup slack is 196.850 
           26. Path #5: Setup slack is 196.858 
           27. Path #6: Setup slack is 196.861 
           28. Path #7: Setup slack is 196.862 
           29. Path #8: Setup slack is 196.867 
           30. Path #9: Setup slack is 196.867 
           31. Path #10: Setup slack is 196.872 
---- Hold Reports ----
     ---- u_pll|iopll_0_outclk0 Reports ----
           32. Command Info
           33. Summary of Paths
           34. Path #1: Hold slack is 0.099 
           35. Path #2: Hold slack is 0.104 
           36. Path #3: Hold slack is 0.109 
           37. Path #4: Hold slack is 0.119 
           38. Path #5: Hold slack is 0.119 
           39. Path #6: Hold slack is 0.120 
           40. Path #7: Hold slack is 0.122 
           41. Path #8: Hold slack is 0.126 
           42. Path #9: Hold slack is 0.127 
           43. Path #10: Hold slack is 0.128 
 44. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      45. Unconstrained Paths Summary
      46. Clock Status Summary
     ---- Setup Analysis Reports ----
           47. Unconstrained Input Ports
           48. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           49. Unconstrained Input Ports
           50. Unconstrained Output Ports
 51. INI Usage
 52. Multicorner Timing Analysis Summary
 53. Design Assistant (Signoff) Results - 3 of 85 Rules Failed
 54. TMC-20011 - Missing Input Delay Constraint
 55. TMC-20012 - Missing Output Delay Constraint
 56. RES-50001 - Asynchronous Reset Is Not Synchronized
 57. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 58. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 59. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 60. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 61. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 62. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 63. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 64. CDC-50011 - Combinational Logic Before Synchronizer Chain
 65. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 66. CLK-30026 - Missing Clock Assignment
 67. CLK-30027 - Multiple Clock Assignments Found
 68. CLK-30028 - Invalid Generated Clock
 69. CLK-30029 - Invalid Clock Assignments
 70. CLK-30030 - PLL Setting Violation
 71. CLK-30033 - Invalid Clock Group Assignment
 72. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 73. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 74. CLK-30042 - Incorrect Clock Group Type
 75. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 76. RES-50003 - Asynchronous Reset with Insufficient Constraints
 77. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 78. TMC-20013 - Partial Input Delay
 79. TMC-20014 - Partial Output Delay
 80. TMC-20015 - Inconsistent Min-Max Delay
 81. TMC-20016 - Invalid Reference Pin
 82. TMC-20017 - Loops Detected
 83. TMC-20019 - Partial Multicycle Assignment
 84. TMC-20022 - I/O Delay Assignment Missing Parameters
 85. TMC-20023 - Invalid Set Net Delay Assignment
 86. TMC-20027 - Collection Filter Matching Multiple Types
 87. TMC-30041 - Constraint with Invalid Clock Reference
 88. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 89. CLK-30031 - Input Delay Assigned to Clock
 90. CLK-30032 - Improper Clock Targets
 91. FLP-10000 - Physical RAM with Utilization Below Threshold
 92. FLP-10501 - Top-Level Ports Without Pin Location Assignment
 93. LNT-30023 - Reset Nets with Polarity Conflict
 94. RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain
 95. TMC-20018 - Unsupported Latches Detected
 96. TMC-20021 - Partial Min-Max Delay Assignment
 97. TMC-20024 - Synchronous Data Delay Assignment
 98. TMC-20025 - Ignored or Overridden Constraints
 99. TMC-20026 - Empty Collection Due To Unmatched Filter
100. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
101. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
102. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
103. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
104. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
105. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
106. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
107. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
108. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
109. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
110. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
111. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
112. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
113. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
114. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
115. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
116. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
117. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
118. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
119. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
120. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
121. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
122. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
123. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
124. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
125. CDC-50101 - Intra-Clock False Path Synchronizer
126. CDC-50102 - Synchronizer after CDC Topology with Control Signal
127. FLP-40006 - Pipelining Registers That Might Be Recoverable
128. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
129. RES-50010 - Reset Synchronizer Chains with Constant Output
130. RES-50101 - Intra-Clock False Path Reset Synchronizer
131. TMC-20020 - Invalid Multicycle Assignment
132. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
133. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
134. TMC-20552 - User Selected Duplication Candidate was Rejected
135. TMC-20601 - Registers with High Immediate Fan-Out Tension
136. TMC-20602 - Registers with High Timing Path Endpoint Tension
137. TMC-20603 - Registers with High Immediate Fan-Out Span
138. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 25.3.0 Build 109 09/24/2025 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; FIFO_demo                                          ;
; Device Family         ; Agilex 5                                           ;
; Device                ; A5EB013BB23BE4SR1                                  ;
; Snapshot              ; final                                              ;
; Timing Models         ; Preliminary                                        ;
; Power Models          ; Preliminary                                        ;
; Device Status         ; Preliminary                                        ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 14     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                       ;
+----------------------------------------------------------------------+----------+---------------------------------+-------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                        ; Instance ; Entity                          ; Library           ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+----------------------------------------------------------------------+----------+---------------------------------+-------------------+----------+--------+--------------------------+-----------------+------------+
; ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.sdc ;          ; iopll_altera_iopll_2100_rbeghoa ; altera_iopll_2100 ; No       ; OK     ; Sun Jan 11 23:29:09 2026 ; 00:00:02        ; No         ;
+----------------------------------------------------------------------+----------+---------------------------------+-------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/).


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------+----------------------------------------------+
; Clock Name                             ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                 ; Source                                 ; Targets                                      ;
+----------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------+----------------------------------------------+
; u_pll|iopll_0_m_cnt_clk                ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; { u_pll|iopll_0|tennm_ph2_iopll~mcntr_reg }  ;
; u_pll|iopll_0_n_cnt_clk                ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; { u_pll|iopll_0|tennm_ph2_iopll~ncntr_reg }  ;
; u_pll|iopll_0_outclk0                  ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 510       ; 51          ;       ;        ;           ;            ; false    ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; { u_pll|iopll_0|tennm_ph2_iopll|out_clk[0] } ;
; u_pll|iopll_0_refclk                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                        ;                                        ; { CLOCK0_50 }                                ;
; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; u_pll|iopll_0_refclk                   ; CLOCK0_50                              ; { u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 }   ;
+----------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------+----------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------+
; Design Closure Summary                                                            ;
+--------------------------------------------------------+--------------------------+
; Panel Name                                             ; Result Flag              ;
+--------------------------------------------------------+--------------------------+
; Design Closure Summary                                 ; Fail                     ;
;   Timing Closure                                       ; Pass                     ;
;     Setup Summary                                      ; Pass                     ;
;     Hold Summary                                       ; Pass                     ;
;     Recovery Summary                                   ; Not Found                ;
;     Removal Summary                                    ; Not Found                ;
;     Setup Data Delay Summary                           ; Not Found                ;
;     Recovery Data Delay Summary                        ; Not Found                ;
;     Minimum Pulse Width Summary                        ; Pass                     ;
;     Max Skew Summary                                   ; Not Found                ;
;     Max Clock Skew Summary                             ; Not Found                ;
;     Net Delay Summary                                  ; Not Found                ;
;     Metastability Summary                              ; Pass                     ;
;     Double Data Rate (DDR) Summary                     ; Not Found                ;
;     Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found                ;
;     Receiver Input Skew Margin (RSKM) Summary          ; Not Found                ;
;   Design Assistant Summary                             ; High Severity Violations ;
;   Unconstrained Paths                                  ; Fail                     ;
+--------------------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                  ;
+------------+-----------------+-----------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+-----------------------+------+---------------------------------+
; 314.66 MHz ; 314.66 MHz      ; u_pll|iopll_0_outclk0 ;      ; Slow fix4 0C Model              ;
+------------+-----------------+-----------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Slow fix4a 0C Model
Fast fix4 0C Model


+--------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                          ;
+-----------------------+---------+---------------+--------------------+---------------------------------+
; Clock                 ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------+---------+---------------+--------------------+---------------------------------+
; u_pll|iopll_0_outclk0 ; 196.822 ; 0.000         ; 0                  ; Slow fix4 0C Model              ;
+-----------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Slow fix4a 0C Model
Fast fix4 0C Model


+------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                         ;
+-----------------------+-------+---------------+--------------------+---------------------------------+
; Clock                 ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------+-------+---------------+--------------------+---------------------------------+
; u_pll|iopll_0_outclk0 ; 0.099 ; 0.000         ; 0                  ; Fast fix4 0C Model              ;
+-----------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Slow fix4a 0C Model
Fast fix4 0C Model


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                         ;
+----------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                  ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+----------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; 9.285  ; 0.000         ; 0                  ; High Pulse ; Slow fix4 100C Model            ;
; u_pll|iopll_0_refclk                   ; 9.793  ; 0.000         ; 0                  ; High Pulse ; Slow fix4 0C Model              ;
; u_pll|iopll_0_m_cnt_clk                ; 9.861  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; u_pll|iopll_0_n_cnt_clk                ; 9.925  ; 0.000         ; 0                  ; Low Pulse  ; Slow fix4 0C Model              ;
; u_pll|iopll_0_outclk0                  ; 99.517 ; 0.000         ; 0                  ; High Pulse ; Slow fix4 100C Model            ;
+----------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow fix4 100C Model
Slow fix4 0C Model
Slow fix4a 0C Model
Fast fix4 0C Model


----------------------------------------------
; Metastability Summary Slow fix4 100C Model ;
----------------------------------------------
No synchronizer chains to report.


--------------------------------------------
; Metastability Summary Slow fix4 0C Model ;
--------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Slow fix4a 0C Model ;
---------------------------------------------
No synchronizer chains to report.


--------------------------------------------
; Metastability Summary Fast fix4 0C Model ;
--------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 153      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 196.822          ; Slow fix4 0C Model              ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                             ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 116      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.099            ; Fast fix4 0C Model              ;
+-----------------------+-----------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 196.822 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||u_pll|iopll_0_outclk0} -to_clock [get_clocks {u_pll|iopll_0_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u_pll|iopll_0_outclk0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {u_pll|iopll_0_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Slow fix4a 0C Model
    Fast fix4 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                          ;
+---------+-------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack   ; From Node         ; To Node          ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+---------+-------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 196.822 ; db_key_1|q_reg[5] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.925      ; Slow fix4 0C Model              ;
; 196.839 ; db_key_1|q_reg[8] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.908      ; Slow fix4 0C Model              ;
; 196.848 ; db_key_1|q_reg[0] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.068     ; 2.911      ; Slow fix4a 0C Model             ;
; 196.850 ; db_key_1|q_reg[5] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.910      ; Slow fix4 0C Model              ;
; 196.858 ; db_key_1|q_reg[2] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.889      ; Slow fix4 0C Model              ;
; 196.861 ; db_key_1|q_reg[5] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.886      ; Slow fix4 0C Model              ;
; 196.862 ; db_key_1|q_reg[5] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.898      ; Slow fix4 0C Model              ;
; 196.867 ; db_key_1|q_reg[8] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.893      ; Slow fix4 0C Model              ;
; 196.867 ; db_key_1|q_reg[5] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.069     ; 2.878      ; Slow fix4a 0C Model             ;
; 196.872 ; db_key_1|q_reg[3] ; u_fifo|rd_ptr[3] ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 200.000      ; -0.067     ; 2.875      ; Slow fix4 0C Model              ;
+---------+-------------------+------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 196.822 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.801                    ;
; Data Required Time              ; 203.623                  ;
; Slack                           ; 196.822                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.925   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.298       ; 44         ; 0.123  ; 0.467  ;
;    Cell                ;         ; 12    ; 1.312       ; 45         ; 0.000  ; 0.476  ;
;    uTco                ;         ; 1     ; 0.315       ; 11         ; 0.315  ; 0.315  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 6.801   ; 2.925    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.191 ;   0.315  ; RR ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   4.433 ;   0.242  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|dataa                                                                                    ;
;   4.909 ;   0.476  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.909 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   4.945 ;   0.036  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   4.945 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   4.993 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|cout                                                                                     ;
;   4.993 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N42  ; Combinational cell ; db_key_1|add_0~56|cin                                                                                      ;
;   5.234 ;   0.241  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N45  ; Combinational cell ; db_key_1|add_0~81|sumout                                                                                   ;
;   5.701 ;   0.467  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|datad                                                                          ;
;   5.793 ;   0.092  ; RR ; CELL ; 3      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|combout                                                                        ;
;   5.823 ;   0.030  ; RF ; CELL ; 4      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn~cw_la_lab/lab_lut6outb[3]                                                      ;
;   6.034 ;   0.211  ; FF ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datad                                                                              ;
;   6.210 ;   0.176  ; FF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.465 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.678 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.801 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.801 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.623   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 196.839 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[8]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.784                    ;
; Data Required Time              ; 203.623                  ;
; Slack                           ; 196.839                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.908   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.326       ; 46         ; 0.123  ; 0.467  ;
;    Cell                ;         ; 12    ; 1.268       ; 44         ; 0.000  ; 0.432  ;
;    uTco                ;         ; 1     ; 0.314       ; 11         ; 0.314  ; 0.314  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]                                                                                          ;
; 6.784   ; 2.908    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.190 ;   0.314  ; RR ; uTco ; 4      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]|q                                                                                        ;
;   4.460 ;   0.270  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N24  ; Combinational cell ; db_key_1|add_0~11|dataa                                                                                    ;
;   4.892 ;   0.432  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.892 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   4.928 ;   0.036  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   4.928 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   4.976 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|cout                                                                                     ;
;   4.976 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N42  ; Combinational cell ; db_key_1|add_0~56|cin                                                                                      ;
;   5.217 ;   0.241  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N45  ; Combinational cell ; db_key_1|add_0~81|sumout                                                                                   ;
;   5.684 ;   0.467  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|datad                                                                          ;
;   5.776 ;   0.092  ; RR ; CELL ; 3      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|combout                                                                        ;
;   5.806 ;   0.030  ; RF ; CELL ; 4      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn~cw_la_lab/lab_lut6outb[3]                                                      ;
;   6.017 ;   0.211  ; FF ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datad                                                                              ;
;   6.193 ;   0.176  ; FF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.448 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.661 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.784 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.784 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.623   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 196.848 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[0]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.867                    ;
; Data Required Time              ; 203.715                  ;
; Slack                           ; 196.848                  ;
; Worst-Case Operating Conditions ; Slow fix4a 0C Model      ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.068  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.911   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 5     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.322       ; 30         ; 0.000  ; 1.322  ;
;    Cell                ;         ; 13    ; 2.708       ; 62         ; 0.000  ; 1.035  ;
;    PLL Compensation    ;         ; 1     ; -0.389      ; 0          ; -0.389 ; -0.389 ;
;    uTco                ;         ; 1     ; 0.315       ; 7          ; 0.315  ; 0.315  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 6     ; 1.473       ; 51         ; 0.125  ; 0.382  ;
;    Cell                ;         ; 8     ; 1.122       ; 39         ; 0.000  ; 0.285  ;
;    uTco                ;         ; 1     ; 0.316       ; 11         ; 0.316  ; 0.316  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.169       ; 31         ; 0.000  ; 1.169  ;
;    Cell                ;         ; 13    ; 2.365       ; 62         ; 0.000  ; 0.900  ;
;    PLL Compensation    ;         ; 1     ; -0.556      ; 0          ; -0.556 ; -0.556 ;
;    uTco                ;         ; 1     ; 0.275       ; 7          ; 0.275  ; 0.275  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.956   ; 3.956    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.124 ;   1.035  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.269 ;   0.145  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.722 ;   0.453  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.802 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.993 ;   0.191  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.121 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.875 ;   -0.389 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.875 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.903 ;   0.028  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.903 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.218 ;   0.315  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.634 ;   0.416  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.956 ;   1.322  ; RR ; IC   ; 1      ; FF_X117_Y10_N10       ; ALM Register       ; db_key_1|q_reg[0]|clk                                                                                      ;
;   3.956 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y10_N10       ; ALM Register       ; db_key_1|q_reg[0]                                                                                          ;
; 6.867   ; 2.911    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.272 ;   0.316  ; FF ; uTco ; 3      ; FF_X117_Y10_N10       ; ALM Register       ; db_key_1|q_reg[0]|q                                                                                        ;
;   4.424 ;   0.152  ; FF ; IC   ; 4      ; LABCELL_X118_Y10_N0   ; Combinational cell ; db_key_1|add_0~6|datad                                                                                     ;
;   4.709 ;   0.285  ; FF ; CELL ; 2      ; LABCELL_X118_Y10_N0   ; Combinational cell ; db_key_1|add_0~6|sumout                                                                                    ;
;   5.091 ;   0.382  ; FF ; IC   ; 1      ; MLABCELL_X117_Y10_N9  ; Combinational cell ; db_key_1|q_next[0]~1|datab                                                                                 ;
;   5.247 ;   0.156  ; FR ; CELL ; 3      ; MLABCELL_X117_Y10_N9  ; Combinational cell ; db_key_1|q_next[0]~1|combout                                                                               ;
;   5.355 ;   0.108  ; RF ; CELL ; 1      ; MLABCELL_X117_Y10_N9  ; Combinational cell ; db_key_1|q_next[0]~1~cw_ml_mlab/laboutt[7]                                                                 ;
;   5.517 ;   0.162  ; FF ; IC   ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|datae                                                                          ;
;   5.565 ;   0.048  ; FF ; CELL ; 2      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|combout                                                                        ;
;   5.601 ;   0.036  ; FR ; CELL ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn~cw_ml_mlab/lab_lut6outb[3]                                                     ;
;   5.983 ;   0.382  ; RR ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|dataa                                                                              ;
;   6.260 ;   0.277  ; RR ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.530 ;   0.270  ; RR ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.742 ;   0.212  ; RR ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.867 ;   0.125  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.867 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.888   ; 3.888    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.989 ;   0.900  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.114 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.510 ;   0.396  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.581 ;   0.071  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.743 ;   0.162  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.856 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.982 ;   0.126  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.426 ;   -0.556 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.426 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.450 ;   0.024  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.450 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.725 ;   0.275  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.084 ;   0.359  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.253 ;   1.169  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.253 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.885 ;   0.632  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.888 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.828   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.715   ; -0.113   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 196.850 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.786                    ;
; Data Required Time              ; 203.636                  ;
; Slack                           ; 196.850                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.910   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.225       ; 42         ; 0.125  ; 0.382  ;
;    Cell                ;         ; 9     ; 1.370       ; 47         ; 0.000  ; 0.478  ;
;    uTco                ;         ; 1     ; 0.315       ; 11         ; 0.315  ; 0.315  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 6.786   ; 2.910    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.191 ;   0.315  ; RR ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   4.433 ;   0.242  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|dataa                                                                                    ;
;   4.911 ;   0.478  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.911 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   5.060 ;   0.149  ; FF ; CELL ; 2      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|sumout                                                                                   ;
;   5.140 ;   0.080  ; FF ; CELL ; 2      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26~cw_la_lab/laboutb[3]                                                                     ;
;   5.346 ;   0.206  ; FF ; IC   ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|datac                                                                          ;
;   5.484 ;   0.138  ; FF ; CELL ; 2      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|combout                                                                        ;
;   5.520 ;   0.036  ; FR ; CELL ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn~cw_ml_mlab/lab_lut6outb[3]                                                     ;
;   5.902 ;   0.382  ; RR ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|dataa                                                                              ;
;   6.179 ;   0.277  ; RR ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.449 ;   0.270  ; RR ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.661 ;   0.212  ; RR ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.786 ;   0.125  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.786 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.636   ; -0.113   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 196.858 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[2]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.765                    ;
; Data Required Time              ; 203.623                  ;
; Slack                           ; 196.858                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.889   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.233       ; 43         ; 0.123  ; 0.467  ;
;    Cell                ;         ; 12    ; 1.340       ; 46         ; 0.000  ; 0.504  ;
;    uTco                ;         ; 1     ; 0.316       ; 11         ; 0.316  ; 0.316  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X117_Y10_N16       ; ALM Register       ; db_key_1|q_reg[2]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y10_N16       ; ALM Register       ; db_key_1|q_reg[2]                                                                                          ;
; 6.765   ; 2.889    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.192 ;   0.316  ; RR ; uTco ; 4      ; FF_X117_Y10_N16       ; ALM Register       ; db_key_1|q_reg[2]|q                                                                                        ;
;   4.369 ;   0.177  ; RR ; IC   ; 4      ; LABCELL_X118_Y10_N6   ; Combinational cell ; db_key_1|add_0~31|dataa                                                                                    ;
;   4.873 ;   0.504  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.873 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   4.909 ;   0.036  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   4.909 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   4.957 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|cout                                                                                     ;
;   4.957 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N42  ; Combinational cell ; db_key_1|add_0~56|cin                                                                                      ;
;   5.198 ;   0.241  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N45  ; Combinational cell ; db_key_1|add_0~81|sumout                                                                                   ;
;   5.665 ;   0.467  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|datad                                                                          ;
;   5.757 ;   0.092  ; RR ; CELL ; 3      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|combout                                                                        ;
;   5.787 ;   0.030  ; RF ; CELL ; 4      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn~cw_la_lab/lab_lut6outb[3]                                                      ;
;   5.998 ;   0.211  ; FF ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datad                                                                              ;
;   6.174 ;   0.176  ; FF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.429 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.642 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.765 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.765 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.623   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 196.861 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.762                    ;
; Data Required Time              ; 203.623                  ;
; Slack                           ; 196.861                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.886   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.277       ; 44         ; 0.123  ; 0.467  ;
;    Cell                ;         ; 16    ; 1.295       ; 45         ; 0.000  ; 0.292  ;
;    uTco                ;         ; 1     ; 0.314       ; 11         ; 0.314  ; 0.314  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 6.762   ; 2.886    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.190 ;   0.314  ; FF ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   4.411 ;   0.221  ; FF ; IC   ; 3      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|dataa                                                                                    ;
;   4.703 ;   0.292  ; FF ; CELL ; 1      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|cout                                                                                     ;
;   4.703 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N18  ; Combinational cell ; db_key_1|add_0~76|cin                                                                                      ;
;   4.751 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N21  ; Combinational cell ; db_key_1|add_0~51|cout                                                                                     ;
;   4.751 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N24  ; Combinational cell ; db_key_1|add_0~11|cin                                                                                      ;
;   4.870 ;   0.119  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.870 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   4.906 ;   0.036  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   4.906 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   4.954 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|cout                                                                                     ;
;   4.954 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N42  ; Combinational cell ; db_key_1|add_0~56|cin                                                                                      ;
;   5.195 ;   0.241  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N45  ; Combinational cell ; db_key_1|add_0~81|sumout                                                                                   ;
;   5.662 ;   0.467  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|datad                                                                          ;
;   5.754 ;   0.092  ; RR ; CELL ; 3      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|combout                                                                        ;
;   5.784 ;   0.030  ; RF ; CELL ; 4      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn~cw_la_lab/lab_lut6outb[3]                                                      ;
;   5.995 ;   0.211  ; FF ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datad                                                                              ;
;   6.171 ;   0.176  ; FF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.426 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.639 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.762 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.762 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.623   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 196.862 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.774                    ;
; Data Required Time              ; 203.636                  ;
; Slack                           ; 196.862                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.898   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.253       ; 43         ; 0.125  ; 0.382  ;
;    Cell                ;         ; 8     ; 1.330       ; 46         ; 0.000  ; 0.476  ;
;    uTco                ;         ; 1     ; 0.315       ; 11         ; 0.315  ; 0.315  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 6.774   ; 2.898    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.191 ;   0.315  ; RR ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   4.433 ;   0.242  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|dataa                                                                                    ;
;   4.909 ;   0.476  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.909 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   5.116 ;   0.207  ; RF ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|sumout                                                                                   ;
;   5.350 ;   0.234  ; FF ; IC   ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|datad                                                                          ;
;   5.472 ;   0.122  ; FF ; CELL ; 2      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|combout                                                                        ;
;   5.508 ;   0.036  ; FR ; CELL ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn~cw_ml_mlab/lab_lut6outb[3]                                                     ;
;   5.890 ;   0.382  ; RR ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|dataa                                                                              ;
;   6.167 ;   0.277  ; RR ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.437 ;   0.270  ; RR ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.649 ;   0.212  ; RR ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.774 ;   0.125  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.774 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.636   ; -0.113   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 196.867 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[8]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.769                    ;
; Data Required Time              ; 203.636                  ;
; Slack                           ; 196.867                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.893   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.253       ; 43         ; 0.125  ; 0.382  ;
;    Cell                ;         ; 9     ; 1.326       ; 46         ; 0.000  ; 0.434  ;
;    uTco                ;         ; 1     ; 0.314       ; 11         ; 0.314  ; 0.314  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]                                                                                          ;
; 6.769   ; 2.893    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.190 ;   0.314  ; RR ; uTco ; 4      ; FF_X118_Y9_N58        ; ALM Register       ; db_key_1|q_reg[8]|q                                                                                        ;
;   4.460 ;   0.270  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N24  ; Combinational cell ; db_key_1|add_0~11|dataa                                                                                    ;
;   4.894 ;   0.434  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.894 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   5.043 ;   0.149  ; FF ; CELL ; 2      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|sumout                                                                                   ;
;   5.123 ;   0.080  ; FF ; CELL ; 2      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26~cw_la_lab/laboutb[3]                                                                     ;
;   5.329 ;   0.206  ; FF ; IC   ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|datac                                                                          ;
;   5.467 ;   0.138  ; FF ; CELL ; 2      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn|combout                                                                        ;
;   5.503 ;   0.036  ; FR ; CELL ; 1      ; MLABCELL_X117_Y10_N51 ; Combinational cell ; db_key_1|reduce_nor_0~5xsyn~cw_ml_mlab/lab_lut6outb[3]                                                     ;
;   5.885 ;   0.382  ; RR ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|dataa                                                                              ;
;   6.162 ;   0.277  ; RR ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.432 ;   0.270  ; RR ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.644 ;   0.212  ; RR ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.769 ;   0.125  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.769 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.636   ; -0.113   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 196.867 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.835                    ;
; Data Required Time              ; 203.702                  ;
; Slack                           ; 196.867                  ;
; Worst-Case Operating Conditions ; Slow fix4a 0C Model      ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.069  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.878   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.323       ; 30         ; 0.000  ; 1.323  ;
;    Cell                ;         ; 13    ; 2.708       ; 62         ; 0.000  ; 1.035  ;
;    PLL Compensation    ;         ; 1     ; -0.389      ; 0          ; -0.389 ; -0.389 ;
;    uTco                ;         ; 1     ; 0.315       ; 7          ; 0.315  ; 0.315  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.233       ; 43         ; 0.123  ; 0.319  ;
;    Cell                ;         ; 11    ; 1.331       ; 46         ; 0.000  ; 0.473  ;
;    uTco                ;         ; 1     ; 0.314       ; 11         ; 0.314  ; 0.314  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.169       ; 31         ; 0.000  ; 1.169  ;
;    Cell                ;         ; 13    ; 2.365       ; 62         ; 0.000  ; 0.900  ;
;    PLL Compensation    ;         ; 1     ; -0.556      ; 0          ; -0.556 ; -0.556 ;
;    uTco                ;         ; 1     ; 0.275       ; 7          ; 0.275  ; 0.275  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.957   ; 3.957    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.124 ;   1.035  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.269 ;   0.145  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.722 ;   0.453  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.802 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.993 ;   0.191  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.121 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.264 ;   0.143  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.875 ;   -0.389 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.875 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.903 ;   0.028  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.903 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.218 ;   0.315  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.634 ;   0.416  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.957 ;   1.323  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   3.957 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 6.835   ; 2.878    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.271 ;   0.314  ; RR ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   4.513 ;   0.242  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N15  ; Combinational cell ; db_key_1|add_0~71|dataa                                                                                    ;
;   4.986 ;   0.473  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.986 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   5.023 ;   0.037  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   5.023 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   5.164 ;   0.141  ; FR ; CELL ; 2      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|sumout                                                                                   ;
;   5.249 ;   0.085  ; RR ; CELL ; 2      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41~cw_la_lab/laboutb[7]                                                                     ;
;   5.543 ;   0.294  ; RR ; IC   ; 1      ; MLABCELL_X117_Y10_N18 ; Combinational cell ; db_key_1|q_next[0]~10|datad                                                                                ;
;   5.671 ;   0.128  ; RR ; CELL ; 2      ; MLABCELL_X117_Y10_N18 ; Combinational cell ; db_key_1|q_next[0]~10|combout                                                                              ;
;   5.742 ;   0.071  ; RR ; CELL ; 1      ; MLABCELL_X117_Y10_N18 ; Combinational cell ; db_key_1|q_next[0]~10~cw_ml_mlab/laboutt[13]                                                               ;
;   6.061 ;   0.319  ; RR ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datac                                                                              ;
;   6.244 ;   0.183  ; RF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.499 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.712 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.835 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.835 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.888   ; 3.888    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.989 ;   0.900  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.114 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.510 ;   0.396  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.581 ;   0.071  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.743 ;   0.162  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.856 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.982 ;   0.126  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.426 ;   -0.556 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.426 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.450 ;   0.024  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.450 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.725 ;   0.275  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.084 ;   0.359  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.253 ;   1.169  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.253 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.885 ;   0.632  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.888 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.828   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.702   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 196.872 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[3]        ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 6.751                    ;
; Data Required Time              ; 203.623                  ;
; Slack                           ; 196.872                  ;
; Worst-Case Operating Conditions ; Slow fix4 0C Model       ;
+---------------------------------+--------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Property               ; Value   ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+---------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 200.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.067  ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.875   ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;         ; 4     ;             ;            ;        ;        ;
; Physical Delays        ;         ;       ;             ;            ;        ;        ;
;  Arrival Path          ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.277       ; 30         ; 0.000  ; 1.277  ;
;    Cell                ;         ; 13    ; 2.674       ; 63         ; 0.000  ; 1.030  ;
;    PLL Compensation    ;         ; 1     ; -0.392      ; 0          ; -0.392 ; -0.392 ;
;    uTco                ;         ; 1     ; 0.317       ; 7          ; 0.317  ; 0.317  ;
;   Data                 ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 5     ; 1.293       ; 45         ; 0.123  ; 0.467  ;
;    Cell                ;         ; 12    ; 1.269       ; 44         ; 0.000  ; 0.433  ;
;    uTco                ;         ; 1     ; 0.313       ; 11         ; 0.313  ; 0.313  ;
;  Required Path         ;         ;       ;             ;            ;        ;        ;
;   Clock                ;         ;       ;             ;            ;        ;        ;
;    IC                  ;         ; 2     ; 1.126       ; 30         ; 0.000  ; 1.126  ;
;    Cell                ;         ; 13    ; 2.335       ; 62         ; 0.000  ; 0.893  ;
;    PLL Compensation    ;         ; 1     ; -0.560      ; 0          ; -0.560 ; -0.560 ;
;    uTco                ;         ; 1     ; 0.277       ; 7          ; 0.277  ; 0.277  ;
+------------------------+---------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 3.876   ; 3.876    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   1.119 ;   1.030  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   1.262 ;   0.143  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.698 ;   0.436  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.778 ;   0.080  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.971 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   2.099 ;   0.128  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   2.243 ;   0.144  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.851 ;   -0.392 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.851 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.881 ;   0.030  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.881 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   2.198 ;   0.317  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   2.599 ;   0.401  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   3.876 ;   1.277  ; RR ; IC   ; 1      ; FF_X118_Y9_N10        ; ALM Register       ; db_key_1|q_reg[3]|clk                                                                                      ;
;   3.876 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N10        ; ALM Register       ; db_key_1|q_reg[3]                                                                                          ;
; 6.751   ; 2.875    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   4.189 ;   0.313  ; RR ; uTco ; 4      ; FF_X118_Y9_N10        ; ALM Register       ; db_key_1|q_reg[3]|q                                                                                        ;
;   4.426 ;   0.237  ; RR ; IC   ; 3      ; LABCELL_X118_Y10_N9   ; Combinational cell ; db_key_1|add_0~36|datad                                                                                    ;
;   4.859 ;   0.433  ; RR ; CELL ; 1      ; LABCELL_X118_Y10_N27  ; Combinational cell ; db_key_1|add_0~16|cout                                                                                     ;
;   4.859 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N30  ; Combinational cell ; db_key_1|add_0~21|cin                                                                                      ;
;   4.895 ;   0.036  ; RF ; CELL ; 1      ; LABCELL_X118_Y10_N33  ; Combinational cell ; db_key_1|add_0~26|cout                                                                                     ;
;   4.895 ;   0.000  ; FF ; CELL ; 3      ; LABCELL_X118_Y10_N36  ; Combinational cell ; db_key_1|add_0~46|cin                                                                                      ;
;   4.943 ;   0.048  ; FR ; CELL ; 1      ; LABCELL_X118_Y10_N39  ; Combinational cell ; db_key_1|add_0~41|cout                                                                                     ;
;   4.943 ;   0.000  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N42  ; Combinational cell ; db_key_1|add_0~56|cin                                                                                      ;
;   5.184 ;   0.241  ; RR ; CELL ; 3      ; LABCELL_X118_Y10_N45  ; Combinational cell ; db_key_1|add_0~81|sumout                                                                                   ;
;   5.651 ;   0.467  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|datad                                                                          ;
;   5.743 ;   0.092  ; RR ; CELL ; 3      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn|combout                                                                        ;
;   5.773 ;   0.030  ; RF ; CELL ; 4      ; LABCELL_X118_Y9_N51   ; Combinational cell ; db_key_1|reduce_nor_0~7xsyn~cw_la_lab/lab_lut6outb[3]                                                      ;
;   5.984 ;   0.211  ; FF ; IC   ; 1      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|datad                                                                              ;
;   6.160 ;   0.176  ; FF ; CELL ; 2      ; MLABCELL_X117_Y9_N33  ; Combinational cell ; db_key_1|reduce_nor_0~4|combout                                                                            ;
;   6.415 ;   0.255  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|dataa                                                                                   ;
;   6.628 ;   0.213  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N51  ; Combinational cell ; u_fifo|rd_ptr[3]~2|combout                                                                                 ;
;   6.751 ;   0.123  ; FF ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|ena                                                                                       ;
;   6.751 ;   0.000  ; FF ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                 ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total     ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 200.000   ; 200.000  ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 203.809   ; 3.809    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   200.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   200.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   200.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   200.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   200.982 ;   0.893  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   201.107 ;   0.125  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   201.489 ;   0.382  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   201.561 ;   0.072  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   201.724 ;   0.163  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   201.837 ;   0.113  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   201.964 ;   0.127  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   201.404 ;   -0.560 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   201.404 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   201.429 ;   0.025  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   201.429 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   201.706 ;   0.277  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   202.052 ;   0.346  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   203.178 ;   1.126  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   203.178 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   203.806 ;   0.628  ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   203.809 ;   0.003  ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 203.749   ; -0.060   ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 203.623   ; -0.126   ;    ; uTsu ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+-----------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.099 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||u_pll|iopll_0_outclk0} -to_clock [get_clocks {u_pll|iopll_0_outclk0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {u_pll|iopll_0_outclk0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {u_pll|iopll_0_outclk0} 

Snapshot:
    final

Delay Models:
    Slow fix4 100C Model
    Slow fix4 0C Model
    Slow fix4a 0C Model
    Fast fix4 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                               ;
+-------+------------------------------+------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------+------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+
; 0.099 ; u_fifo|wr_ptr[1]             ; u_fifo|wr_ptr[1]             ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.199      ; Fast fix4 0C Model              ;
; 0.104 ; u_fifo|counter[1]            ; u_fifo|counter[1]            ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.206      ; Fast fix4 0C Model              ;
; 0.109 ; db_key_1|current_state.wait1 ; db_key_1|current_state.wait1 ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.211      ; Fast fix4 0C Model              ;
; 0.119 ; db_key_1|current_state.one   ; db_key_1|current_state.zero  ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.221      ; Fast fix4 0C Model              ;
; 0.119 ; db_key_0|q_reg[3]            ; db_key_0|q_reg[3]            ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; -0.001     ; 0.216      ; Fast fix4 0C Model              ;
; 0.120 ; db_key_1|q_reg[16]           ; db_key_1|q_reg[16]           ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.219      ; Fast fix4 0C Model              ;
; 0.122 ; db_key_1|q_reg[5]            ; db_key_1|q_reg[5]            ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.222      ; Fast fix4 0C Model              ;
; 0.126 ; db_key_1|q_reg[15]           ; db_key_1|q_reg[15]           ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.226      ; Fast fix4 0C Model              ;
; 0.127 ; db_key_0|current_state.zero  ; db_key_0|q_reg[9]            ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.037      ; 0.261      ; Fast fix4 0C Model              ;
; 0.128 ; u_fifo|rd_ptr[3]             ; u_fifo|rd_ptr[3]             ; u_pll|iopll_0_outclk0 ; u_pll|iopll_0_outclk0 ; 0.000        ; 0.000      ; 0.229      ; Fast fix4 0C Model              ;
+-------+------------------------------+------------------------------+-----------------------+-----------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.099 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; u_fifo|wr_ptr[1]         ;
; To Node                         ; u_fifo|wr_ptr[1]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.179                    ;
; Data Required Time              ; 2.080                    ;
; Slack                           ; 0.099                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.199 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.736       ; 32         ; 0.000  ; 0.736  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.047       ; 24         ; 0.047  ; 0.047  ;
;    Cell                ;       ; 3     ; 0.021       ; 11         ; 0.000  ; 0.021  ;
;    uTco                ;       ; 1     ; 0.131       ; 66         ; 0.131  ; 0.131  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.827       ; 31         ; 0.000  ; 0.827  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.980   ; 1.980    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.980 ;   0.736  ; RR ; IC   ; 1      ; FF_X117_Y7_N55        ; ALM Register       ; u_fifo|wr_ptr[1]|clk                                                                                       ;
;   1.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N55        ; ALM Register       ; u_fifo|wr_ptr[1]                                                                                           ;
; 2.179   ; 0.199    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.111 ;   0.131  ; FF ; uTco ; 6      ; FF_X117_Y7_N55        ; ALM Register       ; u_fifo|wr_ptr[1]|q                                                                                         ;
;   2.158 ;   0.047  ; FF ; IC   ; 1      ; MLABCELL_X117_Y7_N54  ; Combinational cell ; u_fifo|wr_ptr[1]~xsyn|datae                                                                                ;
;   2.179 ;   0.021  ; FR ; CELL ; 1      ; MLABCELL_X117_Y7_N54  ; Combinational cell ; u_fifo|wr_ptr[1]~xsyn|combout                                                                              ;
;   2.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N55        ; ALM Register       ; u_fifo|wr_ptr[1]|d                                                                                         ;
;   2.179 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N55        ; ALM Register       ; u_fifo|wr_ptr[1]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.980   ; 1.980    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.400 ;   0.827  ; RR ; IC   ; 1      ; FF_X117_Y7_N55        ; ALM Register      ; u_fifo|wr_ptr[1]|clk                                                                                       ;
;   2.400 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N55        ; ALM Register      ; u_fifo|wr_ptr[1]                                                                                           ;
;   1.980 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.980   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.080   ; 0.100    ;    ; uTh  ; 1      ; FF_X117_Y7_N55        ; ALM Register      ; u_fifo|wr_ptr[1]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.104 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; u_fifo|counter[1]        ;
; To Node                         ; u_fifo|counter[1]        ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.186                    ;
; Data Required Time              ; 2.082                    ;
; Slack                           ; 0.104                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.206 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.736       ; 32         ; 0.000  ; 0.736  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 24         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 3     ; 0.021       ; 10         ; 0.000  ; 0.021  ;
;    uTco                ;       ; 1     ; 0.135       ; 66         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.827       ; 31         ; 0.000  ; 0.827  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.980   ; 1.980    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.980 ;   0.736  ; RR ; IC   ; 1      ; FF_X117_Y7_N1         ; ALM Register       ; u_fifo|counter[1]|clk                                                                                      ;
;   1.980 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N1         ; ALM Register       ; u_fifo|counter[1]                                                                                          ;
; 2.186   ; 0.206    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.115 ;   0.135  ; FF ; uTco ; 5      ; FF_X117_Y7_N1         ; ALM Register       ; u_fifo|counter[1]|q                                                                                        ;
;   2.165 ;   0.050  ; FF ; IC   ; 1      ; MLABCELL_X117_Y7_N0   ; Combinational cell ; u_fifo|counter[1]~4|datae                                                                                  ;
;   2.186 ;   0.021  ; FR ; CELL ; 1      ; MLABCELL_X117_Y7_N0   ; Combinational cell ; u_fifo|counter[1]~4|combout                                                                                ;
;   2.186 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N1         ; ALM Register       ; u_fifo|counter[1]|d                                                                                        ;
;   2.186 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N1         ; ALM Register       ; u_fifo|counter[1]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.980   ; 1.980    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.400 ;   0.827  ; RR ; IC   ; 1      ; FF_X117_Y7_N1         ; ALM Register      ; u_fifo|counter[1]|clk                                                                                      ;
;   2.400 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y7_N1         ; ALM Register      ; u_fifo|counter[1]                                                                                          ;
;   1.980 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.980   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.082   ; 0.102    ;    ; uTh  ; 1      ; FF_X117_Y7_N1         ; ALM Register      ; u_fifo|counter[1]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.109 
===============================================================================
+----------------------------------------------------------------+
; Path Summary                                                   ;
+---------------------------------+------------------------------+
; Property                        ; Value                        ;
+---------------------------------+------------------------------+
; From Node                       ; db_key_1|current_state.wait1 ;
; To Node                         ; db_key_1|current_state.wait1 ;
; Launch Clock                    ; u_pll|iopll_0_outclk0        ;
; Latch Clock                     ; u_pll|iopll_0_outclk0        ;
; SDC Exception                   ; No SDC Exception on Path     ;
; Data Arrival Time               ; 2.190                        ;
; Data Required Time              ; 2.081                        ;
; Slack                           ; 0.109                        ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model           ;
+---------------------------------+------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.211 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.048       ; 23         ; 0.048  ; 0.048  ;
;    Cell                ;       ; 3     ; 0.029       ; 14         ; 0.000  ; 0.018  ;
;    uTco                ;       ; 1     ; 0.134       ; 64         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X117_Y8_N7         ; ALM Register       ; db_key_1|current_state.wait1|clk                                                                           ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N7         ; ALM Register       ; db_key_1|current_state.wait1                                                                               ;
; 2.190   ; 0.211    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.113 ;   0.134  ; FF ; uTco ; 7      ; FF_X117_Y8_N7         ; ALM Register       ; db_key_1|current_state.wait1|q                                                                             ;
;   2.161 ;   0.048  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N6   ; Combinational cell ; db_key_1|current_state~4xsyn|datae                                                                         ;
;   2.179 ;   0.018  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N6   ; Combinational cell ; db_key_1|current_state~4xsyn|combout                                                                       ;
;   2.190 ;   0.011  ; FR ; CELL ; 1      ; FF_X117_Y8_N7         ; ALM Register       ; db_key_1|current_state.wait1|d                                                                             ;
;   2.190 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N7         ; ALM Register       ; db_key_1|current_state.wait1                                                                               ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X117_Y8_N7         ; ALM Register      ; db_key_1|current_state.wait1|clk                                                                           ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N7         ; ALM Register      ; db_key_1|current_state.wait1                                                                               ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.081   ; 0.102    ;    ; uTh  ; 1      ; FF_X117_Y8_N7         ; ALM Register      ; db_key_1|current_state.wait1                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.119 
===============================================================================
+---------------------------------------------------------------+
; Path Summary                                                  ;
+---------------------------------+-----------------------------+
; Property                        ; Value                       ;
+---------------------------------+-----------------------------+
; From Node                       ; db_key_1|current_state.one  ;
; To Node                         ; db_key_1|current_state.zero ;
; Launch Clock                    ; u_pll|iopll_0_outclk0       ;
; Latch Clock                     ; u_pll|iopll_0_outclk0       ;
; SDC Exception                   ; No SDC Exception on Path    ;
; Data Arrival Time               ; 2.200                       ;
; Data Required Time              ; 2.081                       ;
; Slack                           ; 0.119                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model          ;
+---------------------------------+-----------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.221 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.063       ; 29         ; 0.063  ; 0.063  ;
;    Cell                ;       ; 3     ; 0.024       ; 11         ; 0.000  ; 0.013  ;
;    uTco                ;       ; 1     ; 0.134       ; 61         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X117_Y8_N19        ; ALM Register       ; db_key_1|current_state.one|clk                                                                             ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N19        ; ALM Register       ; db_key_1|current_state.one                                                                                 ;
; 2.200   ; 0.221    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.113 ;   0.134  ; FF ; uTco ; 6      ; FF_X117_Y8_N19        ; ALM Register       ; db_key_1|current_state.one|q                                                                               ;
;   2.176 ;   0.063  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N12  ; Combinational cell ; db_key_1|current_state~5|dataf                                                                             ;
;   2.189 ;   0.013  ; FF ; CELL ; 1      ; MLABCELL_X117_Y8_N12  ; Combinational cell ; db_key_1|current_state~5|combout                                                                           ;
;   2.200 ;   0.011  ; FR ; CELL ; 1      ; FF_X117_Y8_N13        ; ALM Register       ; db_key_1|current_state.zero|d                                                                              ;
;   2.200 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N13        ; ALM Register       ; db_key_1|current_state.zero                                                                                ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X117_Y8_N13        ; ALM Register      ; db_key_1|current_state.zero|clk                                                                            ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N13        ; ALM Register      ; db_key_1|current_state.zero                                                                                ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.081   ; 0.102    ;    ; uTh  ; 1      ; FF_X117_Y8_N13        ; ALM Register      ; db_key_1|current_state.zero                                                                                ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.119 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_0|q_reg[3]        ;
; To Node                         ; db_key_0|q_reg[3]        ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.197                    ;
; Data Required Time              ; 2.078                    ;
; Slack                           ; 0.119                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.001 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.216  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.737       ; 32         ; 0.000  ; 0.737  ;
;    Cell                ;        ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;        ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;        ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.048       ; 22         ; 0.048  ; 0.048  ;
;    Cell                ;        ; 3     ; 0.034       ; 16         ; 0.000  ; 0.020  ;
;    uTco                ;        ; 1     ; 0.134       ; 62         ; 0.134  ; 0.134  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.827       ; 31         ; 0.000  ; 0.827  ;
;    Cell                ;        ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;        ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;        ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.981   ; 1.981    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.981 ;   0.737  ; RR ; IC   ; 1      ; FF_X120_Y7_N28        ; ALM Register       ; db_key_0|q_reg[3]|clk                                                                                      ;
;   1.981 ;   0.000  ; RR ; CELL ; 1      ; FF_X120_Y7_N28        ; ALM Register       ; db_key_0|q_reg[3]                                                                                          ;
; 2.197   ; 0.216    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.115 ;   0.134  ; RR ; uTco ; 4      ; FF_X120_Y7_N28        ; ALM Register       ; db_key_0|q_reg[3]|q                                                                                        ;
;   2.163 ;   0.048  ; RR ; IC   ; 1      ; LABCELL_X120_Y7_N27   ; Combinational cell ; db_key_0|q_next[0]~8|datae                                                                                 ;
;   2.183 ;   0.020  ; RF ; CELL ; 2      ; LABCELL_X120_Y7_N27   ; Combinational cell ; db_key_0|q_next[0]~8|combout                                                                               ;
;   2.197 ;   0.014  ; FR ; CELL ; 1      ; FF_X120_Y7_N28        ; ALM Register       ; db_key_0|q_reg[3]|d                                                                                        ;
;   2.197 ;   0.000  ; RR ; CELL ; 1      ; FF_X120_Y7_N28        ; ALM Register       ; db_key_0|q_reg[3]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.980   ; 1.980    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.400 ;   0.827  ; RR ; IC   ; 1      ; FF_X120_Y7_N28        ; ALM Register      ; db_key_0|q_reg[3]|clk                                                                                      ;
;   2.400 ;   0.000  ; RR ; CELL ; 1      ; FF_X120_Y7_N28        ; ALM Register      ; db_key_0|q_reg[3]                                                                                          ;
;   1.980 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.980   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.078   ; 0.098    ;    ; uTh  ; 1      ; FF_X120_Y7_N28        ; ALM Register      ; db_key_0|q_reg[3]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.120 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[16]       ;
; To Node                         ; db_key_1|q_reg[16]       ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.198                    ;
; Data Required Time              ; 2.078                    ;
; Slack                           ; 0.120                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.219 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.051       ; 23         ; 0.051  ; 0.051  ;
;    Cell                ;       ; 3     ; 0.033       ; 15         ; 0.000  ; 0.033  ;
;    uTco                ;       ; 1     ; 0.135       ; 62         ; 0.135  ; 0.135  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X118_Y9_N37        ; ALM Register       ; db_key_1|q_reg[16]|clk                                                                                     ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N37        ; ALM Register       ; db_key_1|q_reg[16]                                                                                         ;
; 2.198   ; 0.219    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.114 ;   0.135  ; RR ; uTco ; 4      ; FF_X118_Y9_N37        ; ALM Register       ; db_key_1|q_reg[16]|q                                                                                       ;
;   2.165 ;   0.051  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N36   ; Combinational cell ; db_key_1|q_next[0]~17|datad                                                                                ;
;   2.198 ;   0.033  ; RR ; CELL ; 1      ; LABCELL_X118_Y9_N36   ; Combinational cell ; db_key_1|q_next[0]~17|combout                                                                              ;
;   2.198 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N37        ; ALM Register       ; db_key_1|q_reg[16]|d                                                                                       ;
;   2.198 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N37        ; ALM Register       ; db_key_1|q_reg[16]                                                                                         ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X118_Y9_N37        ; ALM Register      ; db_key_1|q_reg[16]|clk                                                                                     ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N37        ; ALM Register      ; db_key_1|q_reg[16]                                                                                         ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.078   ; 0.099    ;    ; uTh  ; 1      ; FF_X118_Y9_N37        ; ALM Register      ; db_key_1|q_reg[16]                                                                                         ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.122 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[5]        ;
; To Node                         ; db_key_1|q_reg[5]        ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.201                    ;
; Data Required Time              ; 2.079                    ;
; Slack                           ; 0.122                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.222 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.050       ; 23         ; 0.050  ; 0.050  ;
;    Cell                ;       ; 3     ; 0.038       ; 17         ; 0.000  ; 0.027  ;
;    uTco                ;       ; 1     ; 0.134       ; 60         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|clk                                                                                      ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
; 2.201   ; 0.222    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.113 ;   0.134  ; RR ; uTco ; 3      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|q                                                                                        ;
;   2.163 ;   0.050  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N15   ; Combinational cell ; db_key_1|q_next[0]~12|datad                                                                                ;
;   2.190 ;   0.027  ; RF ; CELL ; 2      ; LABCELL_X118_Y9_N15   ; Combinational cell ; db_key_1|q_next[0]~12|combout                                                                              ;
;   2.201 ;   0.011  ; FR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]|d                                                                                        ;
;   2.201 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register       ; db_key_1|q_reg[5]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X118_Y9_N16        ; ALM Register      ; db_key_1|q_reg[5]|clk                                                                                      ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N16        ; ALM Register      ; db_key_1|q_reg[5]                                                                                          ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.079   ; 0.100    ;    ; uTh  ; 1      ; FF_X118_Y9_N16        ; ALM Register      ; db_key_1|q_reg[5]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.126 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; db_key_1|q_reg[15]       ;
; To Node                         ; db_key_1|q_reg[15]       ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.205                    ;
; Data Required Time              ; 2.079                    ;
; Slack                           ; 0.126                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.226 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.049       ; 22         ; 0.049  ; 0.049  ;
;    Cell                ;       ; 3     ; 0.043       ; 19         ; 0.000  ; 0.043  ;
;    uTco                ;       ; 1     ; 0.134       ; 59         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X118_Y9_N13        ; ALM Register       ; db_key_1|q_reg[15]|clk                                                                                     ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N13        ; ALM Register       ; db_key_1|q_reg[15]                                                                                         ;
; 2.205   ; 0.226    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.113 ;   0.134  ; RR ; uTco ; 4      ; FF_X118_Y9_N13        ; ALM Register       ; db_key_1|q_reg[15]|q                                                                                       ;
;   2.162 ;   0.049  ; RR ; IC   ; 1      ; LABCELL_X118_Y9_N12   ; Combinational cell ; db_key_1|q_next[0]~16|datac                                                                                ;
;   2.205 ;   0.043  ; RR ; CELL ; 1      ; LABCELL_X118_Y9_N12   ; Combinational cell ; db_key_1|q_next[0]~16|combout                                                                              ;
;   2.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N13        ; ALM Register       ; db_key_1|q_reg[15]|d                                                                                       ;
;   2.205 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N13        ; ALM Register       ; db_key_1|q_reg[15]                                                                                         ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X118_Y9_N13        ; ALM Register      ; db_key_1|q_reg[15]|clk                                                                                     ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y9_N13        ; ALM Register      ; db_key_1|q_reg[15]                                                                                         ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.079   ; 0.100    ;    ; uTh  ; 1      ; FF_X118_Y9_N13        ; ALM Register      ; db_key_1|q_reg[15]                                                                                         ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.127 
===============================================================================
+---------------------------------------------------------------+
; Path Summary                                                  ;
+---------------------------------+-----------------------------+
; Property                        ; Value                       ;
+---------------------------------+-----------------------------+
; From Node                       ; db_key_0|current_state.zero ;
; To Node                         ; db_key_0|q_reg[9]           ;
; Launch Clock                    ; u_pll|iopll_0_outclk0       ;
; Latch Clock                     ; u_pll|iopll_0_outclk0       ;
; SDC Exception                   ; No SDC Exception on Path    ;
; Data Arrival Time               ; 2.240                       ;
; Data Required Time              ; 2.113                       ;
; Slack                           ; 0.127                       ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model          ;
+---------------------------------+-----------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.037 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.261 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.093       ; 36         ; 0.093  ; 0.093  ;
;    Cell                ;       ; 3     ; 0.034       ; 13         ; 0.000  ; 0.034  ;
;    uTco                ;       ; 1     ; 0.134       ; 51         ; 0.134  ; 0.134  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.827       ; 31         ; 0.000  ; 0.827  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X118_Y8_N7         ; ALM Register       ; db_key_0|current_state.zero|clk                                                                            ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y8_N7         ; ALM Register       ; db_key_0|current_state.zero                                                                                ;
; 2.240   ; 0.261    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.113 ;   0.134  ; FF ; uTco ; 23     ; FF_X118_Y8_N7         ; ALM Register       ; db_key_0|current_state.zero|q                                                                              ;
;   2.206 ;   0.093  ; FF ; IC   ; 1      ; LABCELL_X118_Y7_N12   ; Combinational cell ; db_key_0|q_next[0]~3|datad                                                                                 ;
;   2.240 ;   0.034  ; FR ; CELL ; 2      ; LABCELL_X118_Y7_N12   ; Combinational cell ; db_key_0|q_next[0]~3|combout                                                                               ;
;   2.240 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y7_N13        ; ALM Register       ; db_key_0|q_reg[9]|d                                                                                        ;
;   2.240 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y7_N13        ; ALM Register       ; db_key_0|q_reg[9]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 2.016   ; 2.016    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.400 ;   0.827  ; RR ; IC   ; 1      ; FF_X118_Y7_N13        ; ALM Register      ; db_key_0|q_reg[9]|clk                                                                                      ;
;   2.400 ;   0.000  ; RR ; CELL ; 1      ; FF_X118_Y7_N13        ; ALM Register      ; db_key_0|q_reg[9]                                                                                          ;
;   2.023 ;   -0.377 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
;   2.016 ;   -0.007 ;    ;      ;        ;                       ;                   ; advanced clock effects                                                                                     ;
; 2.016   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.113   ; 0.097    ;    ; uTh  ; 1      ; FF_X118_Y7_N13        ; ALM Register      ; db_key_0|q_reg[9]                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+------------------------------------------------------------+
; Path Summary                                               ;
+---------------------------------+--------------------------+
; Property                        ; Value                    ;
+---------------------------------+--------------------------+
; From Node                       ; u_fifo|rd_ptr[3]         ;
; To Node                         ; u_fifo|rd_ptr[3]         ;
; Launch Clock                    ; u_pll|iopll_0_outclk0    ;
; Latch Clock                     ; u_pll|iopll_0_outclk0    ;
; SDC Exception                   ; No SDC Exception on Path ;
; Data Arrival Time               ; 2.208                    ;
; Data Required Time              ; 2.080                    ;
; Slack                           ; 0.128                    ;
; Worst-Case Operating Conditions ; Fast fix4 0C Model       ;
+---------------------------------+--------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.229 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 1     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.735       ; 32         ; 0.000  ; 0.735  ;
;    Cell                ;       ; 13    ; 1.408       ; 61         ; 0.000  ; 0.472  ;
;    PLL Compensation    ;       ; 1     ; -0.326      ; 0          ; -0.326 ; -0.326 ;
;    uTco                ;       ; 1     ; 0.162       ; 7          ; 0.162  ; 0.162  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.046       ; 20         ; 0.046  ; 0.046  ;
;    Cell                ;       ; 3     ; 0.050       ; 22         ; 0.000  ; 0.050  ;
;    uTco                ;       ; 1     ; 0.133       ; 58         ; 0.133  ; 0.133  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 2     ; 0.826       ; 31         ; 0.000  ; 0.826  ;
;    Cell                ;       ; 13    ; 1.618       ; 61         ; 0.000  ; 0.556  ;
;    PLL Compensation    ;       ; 1     ; -0.232      ; 0          ; -0.232 ; -0.232 ;
;    uTco                ;       ; 1     ; 0.187       ; 7          ; 0.187  ; 0.187  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type       ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                    ; launch edge time                                                                                           ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                    ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                    ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad            ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer   ; CLOCK0_50~input|o                                                                                          ;
;   0.561 ;   0.472  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.628 ;   0.067  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block  ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   0.873 ;   0.245  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   0.917 ;   0.044  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.012 ;   0.095  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.078 ;   0.066  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.155 ;   0.077  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   0.829 ;   -0.326 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   0.829 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   0.846 ;   0.017  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   0.846 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.008 ;   0.162  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.244 ;   0.236  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL              ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   1.979 ;   0.735  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   1.979 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
; 2.208   ; 0.229    ;    ;      ;        ;                       ;                    ; data path                                                                                                  ;
;   2.112 ;   0.133  ; FF ; uTco ; 4      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|q                                                                                         ;
;   2.158 ;   0.046  ; FF ; IC   ; 1      ; MLABCELL_X117_Y8_N24  ; Combinational cell ; u_fifo|rd_ptr[3]~xsyn|datad                                                                                ;
;   2.208 ;   0.050  ; FR ; CELL ; 1      ; MLABCELL_X117_Y8_N24  ; Combinational cell ; u_fifo|rd_ptr[3]~xsyn|combout                                                                              ;
;   2.208 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]|d                                                                                         ;
;   2.208 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register       ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+--------------------+------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; Element Type      ; Element                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;                   ; latch edge time                                                                                            ;
; 1.979   ; 1.979    ;    ;      ;        ;                       ;                   ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;                   ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_DJ35              ; I/O pad           ; CLOCK0_50                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|i                                                                                          ;
;   0.089 ;   0.089  ; RR ; CELL ; 1      ; IOIBUF_X62_Y0_N118    ; I/O input buffer  ; CLOCK0_50~input|o                                                                                          ;
;   0.645 ;   0.556  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_in                                                           ;
;   0.724 ;   0.079  ; RR ; CELL ; 1      ; REFTREEBAL_X63_Y0_N36 ; REFTREE_BAL block ; u_pll|iopll_0|tennm_ph2_iopll~refclk|self_clk_out                                                          ;
;   1.003 ;   0.279  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0                                                                     ;
;   1.053 ;   0.050  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xpm_pll_so/clkin[0]         ;
;   1.160 ;   0.107  ; RR ; CELL ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.235 ;   0.075  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~pllnout                                                                      ;
;   1.323 ;   0.088  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vco_refclk                                                                   ;
;   1.091 ;   -0.232 ; RR ; COMP ; 2      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vctrl                                                                        ;
;   1.091 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~vcoph[0]                                                                     ;
;   1.111 ;   0.020  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/x0/xiocenter_wrap/xfbrpll/xbf/xiopll_custom/xccnt_iopll0/vcoph[0]       ;
;   1.111 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~c0cntr_reg                                                                   ;
;   1.298 ;   0.187  ; RR ; uTco ; 1      ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0]                                                                   ;
;   1.573 ;   0.275  ; RR ; CELL ; 58     ; IOPLL_X63_Y0_N0       ; IOPLL             ; u_pll|iopll_0|tennm_ph2_iopll~io96/m31_0_30__iopll_to_dcm__pllcout[0]                                      ;
;   2.399 ;   0.826  ; RR ; IC   ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]|clk                                                                                       ;
;   2.399 ;   0.000  ; RR ; CELL ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
;   1.979 ;   -0.420 ;    ;      ;        ;                       ;                   ; clock pessimism removed                                                                                    ;
; 1.979   ; 0.000    ;    ;      ;        ;                       ;                   ; clock uncertainty                                                                                          ;
; 2.080   ; 0.101    ;    ; uTh  ; 1      ; FF_X117_Y8_N25        ; ALM Register      ; u_fifo|rd_ptr[3]                                                                                           ;
+---------+----------+----+------+--------+-----------------------+-------------------+------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 25.3.0 Build 109 09/24/2025 SC Pro Edition
    Info: Processing started: Sun Jan 11 23:29:01 2026
    Info: System process ID: 22680
Info: Command: quartus_sta FIFO_demo -c FIFO_demo --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'ip/iopll/altera_iopll_2100/synth/iopll_altera_iopll_2100_rbeghoa.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing PLL database for CORE iopll_altera_iopll_2100_rbeghoa
Info: Finding port-to-pin mapping for CORE: iopll_altera_iopll_2100_rbeghoa INSTANCE: u_pll|iopll_0
Info (19449): Reading SDC files elapsed 00:00:02.
Warning (332158): Clock uncertainty characteristics of the A5EB013BB23BE4SR1 device are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 196.822
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):   196.822               0.000         0 u_pll|iopll_0_outclk0    Slow fix4 0C Model 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.099               0.000         0 u_pll|iopll_0_outclk0    Fast fix4 0C Model 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 9.285
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     9.285               0.000         0 u_pll|iopll_0|tennm_ph2_iopll|ref_clk0  Slow fix4 100C Model 
    Info (332119):     9.793               0.000         0 u_pll|iopll_0_refclk    Slow fix4 0C Model 
    Info (332119):     9.861               0.000         0 u_pll|iopll_0_m_cnt_clk    Slow fix4 0C Model 
    Info (332119):     9.925               0.000         0 u_pll|iopll_0_n_cnt_clk    Slow fix4 0C Model 
    Info (332119):    99.517               0.000         0 u_pll|iopll_0_outclk0  Slow fix4 100C Model 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 82 of 85 enabled rules passed, and 10 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 3 of 34 High severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/immkb/Desktop/FPGA_stuff/FIFO/FIFO_demo/output_files/FIFO_demo.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 0 of 36 Medium severity rules issued violations in snapshot 'final'
Info (21622): Design Assistant Results: 0 of 15 Low severity rules issued violations in snapshot 'final'
Info (24095): Timing requirements were met
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1047 megabytes
    Info: Processing ended: Sun Jan 11 23:29:12 2026
    Info: Elapsed time: 00:00:11
    Info: System process ID: 22680
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 6     ; 6    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 127   ; 127  ;
; Unconstrained Output Ports                        ; 5     ; 5    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 9     ; 9    ;
+---------------------------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                        ;
+------------------------------------------+----------------------------------------+-----------+-------------+
; Target                                   ; Clock                                  ; Type      ; Status      ;
+------------------------------------------+----------------------------------------+-----------+-------------+
; CLOCK0_50                                ; u_pll|iopll_0_refclk                   ; Base      ; Constrained ;
; u_pll|iopll_0|tennm_ph2_iopll|out_clk[0] ; u_pll|iopll_0_outclk0                  ; Generated ; Constrained ;
; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0   ; u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; Generated ; Constrained ;
; u_pll|iopll_0|tennm_ph2_iopll~mcntr_reg  ; u_pll|iopll_0_m_cnt_clk                ; Generated ; Constrained ;
; u_pll|iopll_0|tennm_ph2_iopll~ncntr_reg  ; u_pll|iopll_0_n_cnt_clk                ; Generated ; Constrained ;
+------------------------------------------+----------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SWITCH[0]  ; Partially constrained                                                                ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_2_0[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2_0[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2_0[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_5       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SWITCH[0]  ; Partially constrained                                                                ;
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SWITCH[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_2_0[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2_0[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_2_0[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_7       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_5       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


-------------
; INI Usage ;
-------------
Nothing to report.


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                        ; 196.822 ; 0.099 ; N/A      ; N/A     ; 9.285               ;
;  u_pll|iopll_0_m_cnt_clk                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.861               ;
;  u_pll|iopll_0_n_cnt_clk                ; N/A     ; N/A   ; N/A      ; N/A     ; 9.925               ;
;  u_pll|iopll_0_outclk0                  ; 196.822 ; 0.099 ; N/A      ; N/A     ; 99.517              ;
;  u_pll|iopll_0_refclk                   ; N/A     ; N/A   ; N/A      ; N/A     ; 9.793               ;
;  u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; N/A     ; N/A   ; N/A      ; N/A     ; 9.285               ;
; Design-wide TNS                         ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  u_pll|iopll_0_m_cnt_clk                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|iopll_0_n_cnt_clk                ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|iopll_0_outclk0                  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|iopll_0_refclk                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|iopll_0|tennm_ph2_iopll|ref_clk0 ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 3 of 85 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 6          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 5          ; 0      ; sdc, system                                    ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Medium   ; 0          ; 0      ; sdc                                            ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; FLP-10501 - Top-Level Ports Without Pin Location Assignment                                                ; Medium   ; 0          ; 0      ; system                                         ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain                             ; Medium   ; 0          ; 0      ; reset-usage, reset-reachability                ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint                     ;
+-----------+-------------------------------------------+--------+
; Port      ; Reason                                    ; Waived ;
+-----------+-------------------------------------------+--------+
; SWITCH[0] ; No input delay was set on the input port. ;        ;
; KEY[0]    ; No input delay was set on the input port. ;        ;
; KEY[1]    ; No input delay was set on the input port. ;        ;
; SWITCH[1] ; No input delay was set on the input port. ;        ;
; SWITCH[2] ; No input delay was set on the input port. ;        ;
; SWITCH[3] ; No input delay was set on the input port. ;        ;
+-----------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	5
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                       ;
+------------+---------------------------------------------+--------+
; Port       ; Reason                                      ; Waived ;
+------------+---------------------------------------------+--------+
; LED_2_0[0] ; No output delay was set on the output port. ;        ;
; LED_2_0[1] ; No output delay was set on the output port. ;        ;
; LED_2_0[2] ; No output delay was set on the output port. ;        ;
; LED_7      ; No output delay was set on the output port. ;        ;
; LED_5      ; No output delay was set on the output port. ;        ;
+------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                   ;
+--------------+----------------------+-----------------------+---------------------------------+-----------------------------+--------+
; Reset Source ; Reset Source Clock   ; Register Clock        ; Number of Registers Being Reset ; Sample Register Being Reset ; Waived ;
+--------------+----------------------+-----------------------+---------------------------------+-----------------------------+--------+
; SWITCH[0]    ; Unconstrained domain ; u_pll|iopll_0_outclk0 ; 55                              ; u_fifo|counter[2]           ;        ;
+--------------+----------------------+-----------------------+---------------------------------+-----------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------+
; FLP-10501 - Top-Level Ports Without Pin Location Assignment ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------+
; RDC-50003 - Multiple Asynchronous Reset Synchronizers in the Same Clock Domain ;
+--------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


