====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 11155                                  |
| Number of User Hierarchies                              | 624                                    |
| Sequential Cell Count                                   | 128                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 1241 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shiftMultiplier_DW01_inc_1_DW01_inc_2'
  Processing 'shiftMultiplier_DW01_inc_0_DW01_inc_1'
  Processing 'shiftMultiplier_DW02_mult_0'
  Processing 'shiftMultiplier_DW02_mult_1'
  Processing 'shiftMultiplier_DW02_mult_2'
  Processing 'shiftMultiplier_DW02_mult_3'
  Processing 'shiftMultiplier_DW02_mult_4'
  Processing 'shiftMultiplier_DW02_mult_5'
  Processing 'shiftMultiplier_DW02_mult_6'
  Processing 'shiftMultiplier_DW02_mult_7'
  Processing 'shiftMultiplier_DW02_mult_8'
  Processing 'shiftMultiplier_DW02_mult_9'
  Processing 'shiftMultiplier_DW02_mult_10'
  Processing 'shiftMultiplier_DW02_mult_11'
  Processing 'shiftMultiplier_DW02_mult_12'
  Processing 'shiftMultiplier_DW02_mult_13'
  Processing 'shiftMultiplier_DW02_mult_14'
  Processing 'shiftMultiplier_DW02_mult_15'
  Processing 'shiftMultiplier_DW02_mult_16'
  Processing 'shiftMultiplier_DW02_mult_17'
  Processing 'shiftMultiplier_DW02_mult_18'
  Processing 'shiftMultiplier_DW02_mult_19'
  Processing 'shiftMultiplier_DW02_mult_20'
  Processing 'shiftMultiplier_DW02_mult_21'
  Processing 'shiftMultiplier_DW02_mult_22'
  Processing 'shiftMultiplier_DW02_mult_23'
  Processing 'shiftMultiplier_DW02_mult_24'
  Processing 'shiftMultiplier_DW02_mult_25'
  Processing 'shiftMultiplier_DW02_mult_26'
  Processing 'shiftMultiplier_DW02_mult_27'
  Processing 'shiftMultiplier_DW02_mult_28'
  Processing 'shiftMultiplier_DW02_mult_29'
  Processing 'shiftMultiplier_DW02_mult_30'
  Processing 'shiftMultiplier_DW01_inc_2_DW01_inc_3'
  Processing 'Ripple4bit_1'
  Processing 'CarryBypass_Adder_1'
  Processing 'ShiftAdder_1'
  Processing 'Ripple4bit_0'
  Processing 'CarryBypass_Adder_0'
  Processing 'ShiftAdder_0'
  Processing 'shiftMultiplier'
  Processing 'shift_integration'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  104419.1      0.00       0.0       0.0                          
    0:00:04  104419.1      0.00       0.0       0.0                          
    0:00:04  105923.2      0.00       0.0       0.0                          
    0:00:04  107427.2      0.00       0.0       0.0                          
    0:00:04  108931.3      0.00       0.0       0.0                          
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
    0:00:05  109495.3      0.00       0.0       0.0                          
    0:00:05  109495.3      0.00       0.0       0.0                          
    0:00:05  109495.3      0.00       0.0       0.0                          
    0:00:05  109495.3      0.00       0.0       0.0                          
    0:00:05  109495.3      0.00       0.0       0.0                          
    0:00:05   97374.4      0.00       0.0       0.0                          
    0:00:06   97121.9      0.00       0.0       0.0                          
    0:00:06   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   97121.9      0.00       0.0       0.0                          
    0:00:07   96778.1      0.00       0.0       0.0                          
    0:00:07   96601.2      0.00       0.0       0.0                          
    0:00:07   96584.6      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:07   96579.1      0.00       0.0       0.0                          
    0:00:08   96579.1      0.00       0.0       0.0                          
Loading db file '/home/user24/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'shift_integration' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'shiftMultiplier1/Adderrrr2[0].tc/DUT/ripple_loop[2].R/B[0]': 2389 load(s), 1 driver(s)
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
