#pragma once
// ============================================================================
// ImageDiffusionEngine — native Qwen-Image-Edit-2511 DiT on Ascend NPU.
//
// Scaffold for contract QIE §Q2 (tools/qwen_image_edit/native bring-up).
// This is the Phase-1 skeleton: class declaration + constructor / teardown +
// init-from-GGUF + single-block forward + full denoising loop entry points
// are declared; bodies in .cpp are stubbed (no compute yet) so the engine
// compiles cleanly on ac03 without waiting for Q1 (ggml-cann backend bug
// fixes) to land. Phase 2 fills `init_from_gguf` with real weight upload;
// Phase 3 fills `forward_block_`; Phase 4 wires `denoise`.
//
// Architecture reference (audited by Q0.5 + feasibility agents):
//   - 60 transformer blocks × 24 heads × head_dim=128, joint txt+img attn
//   - Hidden = 3072, joint_attention_dim (txt side) = 3584
//   - QwenImageAttention: RMSNorm on Q/K + added_Q/added_K; Linear projections
//     on both img and txt streams (to_q/k/v + add_{q,k,v}_proj + to_out.0 +
//     to_add_out). Bias on in-projections, bias on out-projections.
//   - QwenImageTransformerBlock: img_mod.1 + txt_mod.1 (Linear dim → 6·dim,
//     bias ON). img_norm1/2 and txt_norm1/2 are LayerNorm with affine=false
//     (no learnable gamma/beta — scale/shift comes from timestep modulation).
//     img_mlp / txt_mlp are FeedForward(dim → 4·dim, GELU, Linear) — NOT
//     SwiGLU, NOT MoE.
//   - Global: time_text_embed (sinusoidal 256 → Linear → SiLU → Linear →
//     hidden_size), txt_norm (RMSNorm on joint_attention_dim), img_in + txt_in
//     (Linear input projections), norm_out (AdaLayerNormContinuous) + proj_out.
//   - 3D axial RoPE: `axes_dim = {16, 56, 56}` (temporal/h/w), passed as
//     `pe: [seq_len, d_head/2, 2, 2]` — NOT standard 1D RoPE. See
//     tools/ominix_diffusion/src/rope.hpp for the reference layout. RoPE
//     tables are PRE-COMPUTED at session init (Q0.5.3 verdict: retire
//     RoPE-V2 packed layout; pre-compute wins on MLX parity numbers).
//   - Ref-image latents are patchified and concatenated onto the img token
//     stream at model entry (qwen_image.hpp:454-459).
//
// Precision scheme (matches TalkerCannEngine / Qwen3 conventions):
//   - F32: I/O staging at engine boundary; RmsNorm gammas (q/k/added_q/
//     added_k norms); LayerNorm is affine-off so no gamma/beta upload
//     required for img_norm{1,2}/txt_norm{1,2}; norm_out (AdaLN) does
//     compute its shift/scale from `t_emb` via a Linear head.
//     Phase 4.4c: residual stream (img_hidden / txt_hidden) is ALSO F32.
//     Per-block we cast F32 → F16 for LayerNorm entry and back F16 → F32
//     at the gated residual add (see forward_block_ comments). F16
//     residual overflowed at N≈35 on real Q4_0 weights — see docs/
//     qie_q2_phase4_smoke.md §4.4b bisect data.
//   - F16: matmuls, residual adds contributions (src * gate), RoPE,
//     attention, FFN activations. The residual accumulator itself is F32.
//   - Attention: `aclnnFusedInferAttentionScoreV2` at seq ≈ 4096 img tokens
//     + 256 txt tokens ≈ 4352. Q0.5.2 verdict: LIKELY GREEN at this shape,
//     confirm at Q3 runtime probe. Scaffold falls back to plain aclnnMm(QK),
//     softmax, aclnnMm(V) triad if FIAv2 is unavailable or shape-rejected
//     (Q3's job to switch to FIAv2).
//
// Weight quantization:
//   - F16 (baseline) — always supported.
//   - Q4_K antiquant via `aclnnWeightQuantBatchMatmulV3` antiquantGroupSize=32
//     (K-quant block size). Contingent on Q1.1 landing Q4_K in ggml-cann;
//     until then the engine uploads F16 and quantization is a Phase 4/late-
//     Phase 2 task.
//
// Resources (concurrency note):
//   - ImageDiffusionEngine weights load in ~18-20 GiB HBM when Q4-quantized
//     (~60 GiB as F16). Ac03 910B4 has 32 GiB HBM total; A4b's TTS prefill
//     path co-tenant wants ~14 GiB. Smoke runs MUST take the shared cooperative
//     lock at `/tmp/ac03_hbm_lock` before `init_from_gguf` — see
//     `main_native.cpp` for the lock-wrap entry point.
//
// Persistent-engine pattern: `init_from_gguf()` runs once per process;
// `denoise(...)` runs per edit request. No weight reload between requests.
// ============================================================================

#include <acl/acl.h>
#include <aclnn/acl_meta.h>
#include <cstdint>
#include <memory>
#include <string>
#include <vector>

#include "../../qwen_tts/cp_cann_symbols.h"   // g_cann (CANN dlsym handle)

namespace ominix_qie {

// ---------------------------------------------------------------------------
// Phase 2 runtime context. The engine tracks a few counters across init so
// Phase-2 smoke can print a receipts blob (tensor count + peak HBM) without
// piping through a whole stats struct. These are read-only accessors for
// the driver binary.
// ---------------------------------------------------------------------------
struct DiTInitStats {
    int64_t tensors_uploaded  = 0;
    // F16 bytes covers small 1D tensors (biases, modulation biases) that
    // never route through Q4-resident packing — biases are always small.
    size_t  f16_weight_bytes  = 0;
    size_t  f32_weight_bytes  = 0;
    // Q2.1 Q4-resident load path: the big Linear-weight matrices are kept
    // on device in INT4 + per-group-32 F16 scale form instead of expanding
    // to F16. These counters surface the two contributions separately so
    // smoke receipts can compare against the probe doc's budget
    // (W4 ≈ 5.1 GiB, scale ≈ 0.6 GiB at full DiT).
    size_t  q4_weight_bytes   = 0;
    size_t  q4_scale_bytes    = 0;
    int64_t q4_tensors        = 0;
    int64_t f16_fallback_tensors = 0;  // non-Q4 GGUF tensors that fell back
                                        // through the F16 upload path
    size_t  scratch_bytes     = 0;
    size_t  rope_bytes        = 0;
    double  load_wall_ms      = 0.0;
    double  dequant_wall_ms   = 0.0;
};

// ---------------------------------------------------------------------------
// Config mirrors `Qwen::QwenImageParams` in
// tools/ominix_diffusion/src/qwen_image.hpp (the reference CPU implementation
// our ggml-cann path builds against). Defaults match Qwen-Image-Edit-2511.
// ---------------------------------------------------------------------------
struct ImageDiffusionConfig {
    // --- DiT architecture ---
    int   num_layers          = 60;     // transformer_blocks count
    int   num_heads           = 24;     // attention heads per block
    int   head_dim            = 128;    // per-head dim
    int   hidden_size         = 3072;   // num_heads * head_dim
    int   ff_mult             = 4;      // FFN intermediate = hidden * mult = 12288
    int   patch_size          = 2;      // 2x2 patch embed on the latent grid
    int   in_channels         = 64;     // patch channels (= 4 VAE * 2 * 2 * 2)
    int   out_channels        = 16;     // latent channels out
    int   joint_attention_dim = 3584;   // text stream's hidden BEFORE txt_in
    float rms_norm_eps        = 1e-6f;
    float layernorm_eps       = 1e-6f;
    bool  zero_cond_t         = false;  // Qwen-Image-Edit uses zero_cond_t=false

    // --- 3D axial RoPE (axes_dim = {temporal, h, w}) ---
    int   rope_axes_temporal  = 16;
    int   rope_axes_h         = 56;
    int   rope_axes_w         = 56;
    int   rope_theta          = 10000;

    // --- Scheduler ---
    int   num_inference_steps = 20;      // Euler-flow step count (default)
    float cfg_scale           = 4.0f;    // classifier-free guidance weight

    // --- Runtime budget ---
    // Max joint sequence length. Q0.5 probe fixes this at 4352 (4096 img
    // patches at 1024x1024 latent resolution + 256 txt tokens). If a future
    // resolution bumps img side, grow MAX_SEQ accordingly — attention
    // scratch is sized for this worst case up front.
    int   max_img_seq         = 4096;
    int   max_txt_seq         = 256;

    // --- Weight storage ---
    // F16 default. Q4 flag flips weight upload to int4 quantized + F16 scale
    // layout and routes matmul call sites through aclnnWeightQuantBatchMatmul.
    // Gated at init on `g_cann.has_w8_quant()` (same symbol covers V2/V3
    // dispatch for K-quants) AND Q1.1 landing the CANN backend fix.
    bool  use_q4_weights      = false;

    // --- Pre-computed RoPE (Q0.5.3 retire-V2 verdict) ---
    // When true, init precomputes the full cos/sin tables for every
    // {temporal, h, w} position in [0, max_img_seq + max_txt_seq) up front
    // and uploads them as F16 [seq, head_dim/2, 2, 2]. Every denoising
    // step then reads those tables directly — no per-step RoPE tensor
    // rebuild. MLX measured +10-25% per-step on this path; must-have per
    // contract §Q2.
    bool  precompute_rope     = true;
};

// ---------------------------------------------------------------------------
// Per-layer weight handles. All device pointers are null until
// `init_from_gguf` runs. F16 unless otherwise noted. Layout on device
// matches the [out, in] convention `aclnnMm` consumes — see
// TalkerCannEngine::LayerWeights for the same pattern.
// ---------------------------------------------------------------------------
// Q2.1 Q4-RESIDENT: every matmul-weight slot is a PAIR — a packed INT4
// buffer (shape [K, N] contiguous-K, `K*N/2` bytes) and a per-group F16
// scale buffer (shape [K/32, N], 2 bytes per scale entry). The pair is
// designed to feed `aclnnWeightQuantBatchMatmulV3` with
// `antiquantGroupSize=32` per `docs/qie_q2_q4resident_probe.md`. GGUF
// tensors that arrive as F16/F32 (not Q4_0) fall back to an F16-only
// upload (see load_matmul_weight_upload in image_diffusion_engine.cpp):
// in that fallback the `_w_q4` pointer holds the F16 weight buffer
// directly and `_scale` stays null so forward-path dispatch can
// branch on scale==null → use aclnnMm, scale!=null → use WQBMMv3.
//
// Biases and RMSNorm gammas remain single-pointer (always small 1D).
struct DiTLayerWeights {
    // --- Attention projections (img side) --------------------------------
    // Each projection's weight matrix is `[hidden, hidden]` logically;
    // stored as INT4 `[K=hidden, N=hidden]` K-contiguous + F16 scale
    // `[K/32, N]`. Bias stays F16 `[hidden]`.
    void *to_q_w_q4      = nullptr;  // INT4 packed  (K*N/2 bytes)
    void *to_q_scale     = nullptr;  // F16 [K/32, N]
    void *to_q_b         = nullptr;  // F16 [hidden]
    void *to_k_w_q4      = nullptr;
    void *to_k_scale     = nullptr;
    void *to_k_b         = nullptr;
    void *to_v_w_q4      = nullptr;
    void *to_v_scale     = nullptr;
    void *to_v_b         = nullptr;
    void *to_out_0_w_q4  = nullptr;
    void *to_out_0_scale = nullptr;
    void *to_out_0_b     = nullptr;

    // --- Attention projections (txt side, "add_*") -----------------------
    void *add_q_w_q4      = nullptr;
    void *add_q_scale     = nullptr;
    void *add_q_b         = nullptr;
    void *add_k_w_q4      = nullptr;
    void *add_k_scale     = nullptr;
    void *add_k_b         = nullptr;
    void *add_v_w_q4      = nullptr;
    void *add_v_scale     = nullptr;
    void *add_v_b         = nullptr;
    void *to_add_out_w_q4 = nullptr;
    void *to_add_out_scale = nullptr;
    void *to_add_out_b    = nullptr;

    // --- RMSNorm gammas (Q/K-norm sites) --------------------------------
    // Per-head_dim gamma; input is post-projection [..., head_dim].
    void *norm_q_w       = nullptr;  // F32 [head_dim]
    void *norm_k_w       = nullptr;  // F32 [head_dim]
    void *norm_added_q_w = nullptr;  // F32 [head_dim]
    void *norm_added_k_w = nullptr;  // F32 [head_dim]

    // --- LayerNorm gammas/betas for block norm1/norm2 -------------------
    // Qwen-Image TransformerBlock uses `affine=false` on these — per
    // qwen_image.hpp:205-213. We leave these fields null; init_from_gguf
    // skips them if the GGUF has no entry, and the forward path runs
    // the "normalize only, no gamma/beta" LayerNorm variant.
    void *img_norm1_w = nullptr;  // F32 [hidden] (may stay null)
    void *img_norm1_b = nullptr;  // F32 [hidden] (may stay null)
    void *img_norm2_w = nullptr;
    void *img_norm2_b = nullptr;
    void *txt_norm1_w = nullptr;
    void *txt_norm1_b = nullptr;
    void *txt_norm2_w = nullptr;
    void *txt_norm2_b = nullptr;

    // --- Timestep modulation heads (img_mod.1 / txt_mod.1) --------------
    // Linear(hidden → 6·hidden, bias=true).
    void *img_mod_w_q4   = nullptr;  // INT4 [K=hidden, N=6·hidden]
    void *img_mod_scale  = nullptr;  // F16 [K/32, N]
    void *img_mod_b      = nullptr;  // F16 [6·hidden]
    void *txt_mod_w_q4   = nullptr;
    void *txt_mod_scale  = nullptr;
    void *txt_mod_b      = nullptr;

    // --- FFN (GELU, NOT SwiGLU, NOT MoE) --------------------------------
    // FeedForward(dim → mult·dim, GELU, Linear(mult·dim → dim)). The
    // "up" Linear has K=hidden, N=ff_dim; "down" has K=ff_dim, N=hidden.
    void *img_ff_up_w_q4    = nullptr;  // INT4 [K=hidden, N=ff_dim]
    void *img_ff_up_scale   = nullptr;
    void *img_ff_up_b       = nullptr;  // F16 [ff_dim]
    void *img_ff_down_w_q4  = nullptr;  // INT4 [K=ff_dim, N=hidden]
    void *img_ff_down_scale = nullptr;
    void *img_ff_down_b     = nullptr;  // F16 [hidden]
    void *txt_ff_up_w_q4    = nullptr;
    void *txt_ff_up_scale   = nullptr;
    void *txt_ff_up_b       = nullptr;
    void *txt_ff_down_w_q4  = nullptr;
    void *txt_ff_down_scale = nullptr;
    void *txt_ff_down_b     = nullptr;
};

// ---------------------------------------------------------------------------
// Global (non-per-layer) weight handles.
// ---------------------------------------------------------------------------
// Same Q4-resident pairing convention as DiTLayerWeights (see comment above).
struct DiTGlobalWeights {
    // time_text_embed.timestep_embedder.linear_{1,2}
    void *time_linear1_w_q4 = nullptr;  // INT4 [K=256, N=hidden] (or F16 fallback)
    void *time_linear1_scale = nullptr;
    void *time_linear1_b    = nullptr;
    void *time_linear2_w_q4 = nullptr;  // INT4 [K=hidden, N=hidden]
    void *time_linear2_scale = nullptr;
    void *time_linear2_b    = nullptr;

    // img_in, txt_in — input projections onto `hidden`.
    void *img_in_w_q4 = nullptr;  // INT4 [K=in_channels·patch_size², N=hidden]
    void *img_in_scale = nullptr;
    void *img_in_b    = nullptr;
    void *txt_in_w_q4 = nullptr;  // INT4 [K=joint_attention_dim, N=hidden]
    void *txt_in_scale = nullptr;
    void *txt_in_b    = nullptr;

    // txt_norm: RMSNorm over joint_attention_dim (F32 gamma, 1D — stays F32).
    void *txt_norm_w = nullptr;   // F32 [joint_attention_dim]

    // norm_out = AdaLayerNormContinuous.
    //   .linear : Linear(hidden, 2·hidden, bias=true).
    void *norm_out_linear_w_q4 = nullptr;  // INT4 [K=hidden, N=2·hidden]
    void *norm_out_linear_scale = nullptr;
    void *norm_out_linear_b    = nullptr;

    // proj_out : Linear(hidden, patch_size² · out_channels, bias=true).
    void *proj_out_w_q4 = nullptr;  // INT4 [K=hidden, N=ps²·out_ch]
    void *proj_out_scale = nullptr;
    void *proj_out_b    = nullptr;

    // Pre-computed 3D axial RoPE tables (cos/sin). Populated by
    // `build_rope_tables_` during init when `cfg.precompute_rope`.
    // Layout matches `Qwen::Rope::apply_rope` / `Rope::attention` contract:
    //   pe: [seq, head_dim/2, 2, 2]  (F16)
    // where seq = max_img_seq + max_txt_seq. For joint attention the txt
    // block gets zero-rotation (cos=1, sin=0) in the upstream reference;
    // populate the tables accordingly so no runtime branch is needed.
    void *rope_pe_dev = nullptr;  // F16 [seq · head_dim/2 · 2 · 2]

    // Phase 4.1 on-device RoPE tables. Redundant with `rope_pe_dev` but in a
    // layout the on-device RoPE kernel can consume without strided-view
    // gymnastics on the 4-D packed pe tensor. Both are F16 [seq, head_dim/2]
    // contiguous, with the same row indexing convention as `rope_pe_dev`
    // (rows [0 .. ctx_len) are txt, rows [ctx_len .. ctx_len+img_tokens)
    // are img). `apply_rope_on_device_` indexes these directly via
    // `pe_row_offset`.
    void *rope_cos_dev = nullptr;  // F16 [seq · head_dim/2]
    void *rope_sin_dev = nullptr;  // F16 [seq · head_dim/2]
    int64_t rope_total_pos = 0;    // number of rows in the tables above
};

// ---------------------------------------------------------------------------
// ImageDiffusionEngine — persistent handle. One instance = one DiT loaded
// on one NPU device.
//
// Thread safety: a single instance is NOT concurrently callable. Call
// `denoise` serially. An orchestrator that wants two concurrent sessions
// creates two engines on two devices (ac03 has CANN0/CANN1 presented).
// ---------------------------------------------------------------------------
class ImageDiffusionEngine {
public:
    ImageDiffusionEngine() = default;
    ~ImageDiffusionEngine();

    // One-time init: loads DiT weights from a GGUF produced by the
    // ominix_diffusion exporter (same format stable-diffusion.cpp reads).
    // `device` is the ACL device ID (0 or 1 on ac03).
    //
    // Phase 1: returns true on symbol-load + ACL-device-open; leaves every
    //          weight pointer null (no GGUF traversal).
    // Phase 2: parses the GGUF, uploads every tensor listed in DiTLayerWeights
    //          + DiTGlobalWeights, prints tensor count + peak HBM.
    bool init_from_gguf(const std::string &gguf_path,
                        const ImageDiffusionConfig &cfg,
                        int device = 0);

    // Test-only variant: open the device, allocate scratch + RoPE tables,
    // but DO NOT load any weights. The caller's probe is expected to
    // populate `layer_w_[il]` via `mutable_layer_weights(il)` with its
    // own synthetic device buffers. Used by the Q2.3 Phase 3 smoke (which
    // generates random F16 weights on-host and uploads them directly,
    // avoiding the ~18 GiB full-GGUF resident cost on ac03).
    bool init_for_smoke(const ImageDiffusionConfig &cfg, int device = 0);

    // Full denoising: run `cfg_.num_inference_steps` Euler-flow steps of
    // joint-attention DiT forward on `initial_noise` conditioned on `cond_emb`
    // (text-encoder features) and `ref_latents` (VAE-encoded input image).
    // Output is written to `out_latents` in F32 layout
    //   [N, out_channels, H, W]  — same as `initial_noise`.
    //
    // CFG: this method runs cond and uncond passes sequentially per step
    // (scaffold contract; batched CFG is Q4 scope per Q0.5.1 symmetry
    // verdict). `cfg_scale=1.0` disables CFG and runs a single pass per step.
    //
    // Phase 4: implemented. Before then, returns false with a log line.
    bool denoise(const float *initial_noise,
                 int64_t N, int64_t C, int64_t H, int64_t W,
                 const float *cond_emb,
                 int64_t cond_seq, int64_t cond_dim,
                 const float *uncond_emb,
                 const float *ref_latents,
                 int64_t ref_N, int64_t ref_C, int64_t ref_H, int64_t ref_W,
                 float *out_latents);

    // One DiT step (exposed for unit probing & parity with ggml-cann).
    // All tensors are on NPU; caller manages device pointers.
    //   img_hidden        F32 [N, img_seq, hidden]   — in/out (Phase 4.4c)
    //   txt_hidden        F32 [N, txt_seq, hidden]   — in/out (Phase 4.4c)
    //   t_emb             F16 [N, hidden]            — timestep MLP output
    //   pe                F16 [img_seq+txt_seq, hd/2, 2, 2]  — rope tables
    //
    // Phase 3: implemented block-by-block. Before then this logs a
    // "scaffold: forward not wired" message and returns false.
    bool forward(void *img_hidden_dev, int64_t img_seq,
                 void *txt_hidden_dev, int64_t txt_seq,
                 void *t_emb_dev,
                 void *pe_dev);

    // Accessors.
    bool is_ready()   const { return ready_; }
    int  device_id()  const { return device_; }
    const ImageDiffusionConfig &config() const { return cfg_; }
    const DiTInitStats &stats() const { return stats_; }

    // Test-only hook: dispatch one block (by layer index) for smoke probes.
    // Phase 3 gate uses this to isolate a single block forward vs CPU
    // reference without running the full 60-block stack. Private
    // implementation is called via forward(), but this hook lets a
    // probe run block 0 in isolation.
    bool forward_block_test(int il,
                             void *img_hidden, int64_t img_seq,
                             void *txt_hidden, int64_t txt_seq,
                             void *t_emb,
                             void *pe);

    // Phase 4.2 test-only hook: dispatch all populated DiT blocks 0..n-1 in
    // sequence (output of block k → input of block k+1). Same dispatch path
    // as `forward()` — the hook just adds optional per-block wall-clock
    // sampling and a tighter log line. `n_blocks` can be ≤ cfg_.num_layers;
    // pass 0 to run every layer. If `per_block_ms` is non-null, it must
    // point at an array of length `n_blocks` (or cfg_.num_layers when
    // n_blocks==0); each entry is filled with the wall time for that
    // block including its trailing stream sync.
    bool forward_all_blocks_test(void *img_hidden, int64_t img_seq,
                                  void *txt_hidden, int64_t txt_seq,
                                  void *t_emb,
                                  void *pe,
                                  double *per_block_ms = nullptr,
                                  int n_blocks = 0);

    // Phase 4.3 test-only hook: scheduler-step primitive. In-place computes
    // `x_f16_dev += dt * eps_f16_dev` over `n_elts` F16 elements via a single
    // `aclnnInplaceAdd(alpha=dt)` dispatch. Exposed for the Q2.4.3 Euler
    // denoise smoke probe to exercise the per-step update in isolation.
    bool scheduler_step_test(void *x_f16_dev, const void *eps_f16_dev,
                              int64_t n_elts, float dt);

    // Phase 4.3 test-only hook: full Euler-flow denoise loop over synthetic
    // activations already resident in img_hidden/txt_hidden device buffers.
    //
    // Signature: probe owns four device buffers —
    //   `x_f16_dev`                 [img_seq, H] F16 — the latent (updated in-place)
    //   `txt_hidden_cond_f16_dev`   [txt_seq, H] F16 — conditional text stream
    //   `txt_hidden_uncond_f16_dev` [txt_seq, H] F16 — unconditional text stream
    //   `t_emb_f16_dev`             [H]         F16 — timestep embedding (same for
    //                                                 every step in the smoke; a
    //                                                 real engine would rebuild
    //                                                 this per step from sigma)
    //   `pe_f16_dev`                RoPE pe table (as per forward_all_blocks_test)
    //
    // Per step the hook:
    //   1. Snapshots x and both txt_hidden buffers
    //   2. Runs 60-block DiT on (x_copy, t_emb, txt_hidden_cond_copy) → eps_cond
    //   3. Restores x from snapshot
    //   4. Runs 60-block DiT on (x_copy2, t_emb, txt_hidden_uncond_copy) → eps_uncond
    //   5. Composes eps = eps_uncond + cfg_scale * (eps_cond - eps_uncond)
    //   6. x_f16_dev += dt * eps       (dt = sigmas[s+1] - sigmas[s])
    // After the loop returns, `x_f16_dev` holds the final latent.
    //
    // `sigmas` is a host-side array of length `n_steps + 1` (inclusive of
    // the terminal zero boundary). `cfg_scale=1.0` disables CFG (one forward
    // pass per step instead of two). Optional `per_step_ms` array (length
    // `n_steps`) gets per-step wall samples (total cond+uncond+scheduler).
    bool denoise_loop_test(void *x_f16_dev, int64_t img_seq,
                            void *txt_hidden_cond_f16_dev,
                            void *txt_hidden_uncond_f16_dev,
                            int64_t txt_seq,
                            void *t_emb_f16_dev,
                            void *pe_f16_dev,
                            const float *sigmas, int n_steps,
                            float cfg_scale,
                            double *per_step_ms = nullptr);

    // Phase 4.5 Step 4: real end-to-end denoise for the canonical cat-edit
    // smoke. This is the production entry point that wraps the 60-block
    // loop with the five missing projection / embedding paths:
    //
    //   1. sinusoidal timestep_embedding(sigma * 1000) → F32[256] on host,
    //      uploaded as F32 [B, 256], projected via time_linear1 (Q4_0) →
    //      SiLU → time_linear2 (Q4_0) → t_emb F16 [B, hidden].
    //   2. img_in: project concat(init_latent_patches, ref_latent_patches)
    //      F32 [B, img_seq, in_channels] through Q4_0 Linear [in→hidden]
    //      to produce img_hidden F32 [B, img_seq, hidden].
    //   3. txt_in + txt_norm: RMSNorm over joint_attention_dim (txt_norm.w
    //      F32 gamma) on the raw text embedding F32 [B, txt_seq, joint_dim],
    //      then Q4_0 Linear [joint_dim → hidden] → txt_hidden F32
    //      [B, txt_seq, hidden].
    //   4. 60-block forward (forward_block_, F32 residual) for cond and
    //      uncond, with CFG composition: eps = eps_u + cfg*(eps_c - eps_u).
    //   5. norm_out (AdaLayerNormContinuous, affine-off) + proj_out Q4_0
    //      Linear [hidden → patch_size² × out_channels], writing the final
    //      noise prediction shape F32 [B, img_seq, patch² × out_ch].
    //   6. Euler-flow scheduler on host (matching CPU Euler reference):
    //        d = (x - denoised) / sigma ;  x += d * (sigmas[s+1] - sigmas[s]).
    //
    // Note on per-step structure: the FULL DiT forward (items 2-5 above)
    // runs every step, NOT once — the CPU sample_euler reference calls
    // `model(x, sigma, ...)` on a reprojected `x` each step (denoiser.hpp
    // L839). The engine mirrors that: per step, re-patchify `x` on host
    // → img_in → blocks → norm_out + proj_out → D2H & unpatchify →
    // Euler update on host F32 latent. Only txt_in + txt_norm run once.
    //
    // Inputs (all host F32 pointers owned by caller, copied in):
    //   initial_latent  [W_lat × H_lat × C_lat × B]  Qwen-Image VAE layout
    //                   (ne[0]=W_lat, ne[1]=H_lat, ne[2]=C_lat=16, ne[3]=B=1).
    //                   Pre-patchified view is produced on host.
    //   ref_latent      same shape & layout as initial_latent (nullable —
    //                   when null the call runs with no ref concatenation).
    //   txt_cond        [joint_dim, txt_seq, 1, 1]   F32, ne[0]=joint_dim,
    //                   ne[1]=txt_seq.
    //   txt_uncond      same shape as txt_cond. Nullable — if null, runs
    //                   single-forward per step (cfg_scale is ignored).
    //   sigmas          host float array length `n_steps + 1`, inclusive
    //                   of terminal 0.0.
    //   out_latent      caller-owned host F32 buffer sized W_lat*H_lat*C_lat*B.
    //                   Final latent is unpatchified into this layout.
    //
    // Width/height context: W_lat and H_lat must be multiples of
    // cfg_.patch_size (otherwise pad_and_patchify on host is up to the
    // caller — current impl requires exact multiples and asserts).
    //
    // Phase 4.5 Step 4 gate: NaN=0 over 20 steps, std>0.001 on the final
    // latent, output PNG visually plausible after VAE decode.
    bool denoise_full(const float *initial_latent,
                       const float *ref_latent,
                       int64_t W_lat, int64_t H_lat,
                       int64_t C_lat, int64_t B,
                       const float *txt_cond,
                       const float *txt_uncond,
                       int64_t txt_seq, int64_t joint_dim,
                       const float *sigmas, int n_steps,
                       float cfg_scale,
                       float *out_latent,
                       double *per_step_ms = nullptr);

    // Phase 4.5 Step 4b: convenience loader that pre-stages inputs from a
    // Step-2 dump directory. Reads these files in dir:
    //     init_latent.f32.bin         F32 [W_lat*H_lat*C_lat*B]
    //     ref_latent_0.f32.bin        F32 [W_lat*H_lat*C_lat*B] (optional)
    //     cond_c_crossattn.f32.bin    F32 [joint_dim*txt_seq]
    //     uncond_c_crossattn.f32.bin  F32 [joint_dim*txt_seq] (optional —
    //                                 populated by a cfg>1 run of Step 2)
    // plus writes their inferred shapes into the supplied out-params. The
    // shapes are inferred from file size + known {W_lat,H_lat,C_lat,joint_dim};
    // caller passes the image-side shape so the loader can disambiguate.
    // Returns false on any missing required file or size mismatch.
    bool init_from_dump(const std::string &dump_dir,
                         int64_t W_lat, int64_t H_lat, int64_t C_lat,
                         int64_t B, int64_t joint_dim,
                         std::vector<float> &initial_latent_out,
                         std::vector<float> &ref_latent_out,
                         std::vector<float> &txt_cond_out,
                         std::vector<float> &txt_uncond_out,
                         int64_t &txt_seq_out,
                         bool &has_ref_out,
                         bool &has_uncond_out);

    // Test-only hook: mutable access to DiTLayerWeights[il] so a probe can
    // populate synthetic weights without a real GGUF. Returns nullptr if
    // `il` is out of range or the engine has not allocated its layer
    // vector yet.
    DiTLayerWeights *mutable_layer_weights(int il);

    // Phase 4.1 test-only hook: expose the on-device and host apply_rope
    // variants for the Q2.4.1 RoPE smoke probe. Not for production use.
    bool apply_rope_on_device_test(void *x_f16_dev, int64_t pe_row_offset,
                                     int64_t B, int64_t seq,
                                     int64_t n_heads, int64_t head_dim) {
        return apply_rope_on_device_(x_f16_dev, pe_row_offset, B, seq,
                                        n_heads, head_dim);
    }
    bool apply_rope_host_test(void *x_f16_dev, const void *pe_f16_dev,
                                int64_t pe_row_offset, int64_t B, int64_t seq,
                                int64_t n_heads, int64_t head_dim) {
        return apply_rope_host_(x_f16_dev, pe_f16_dev, pe_row_offset, B, seq,
                                   n_heads, head_dim);
    }
    // Pass-throughs for the probe to access the pe tables.
    void *rope_pe_dev_for_test()  { return global_w_.rope_pe_dev; }
    void *rope_cos_dev_for_test() { return global_w_.rope_cos_dev; }
    void *rope_sin_dev_for_test() { return global_w_.rope_sin_dev; }
    // Phase 4.1 pre-broadcast [total_pos, NH, half] tiles consumed by the
    // on-device RoPE path. Probes that override cos/sin need to write into
    // these too.
    void *rope_cos_bcast_dev_for_test() { return scratch_rope_cos_bcast_dev_; }
    void *rope_sin_bcast_dev_for_test() { return scratch_rope_sin_bcast_dev_; }

private:
    // --- State ---
    bool  ready_                 = false;
    int   device_                = 0;
    ImageDiffusionConfig cfg_{};
    aclrtStream primary_stream_  = nullptr;   // owned
    aclrtStream compute_stream_  = nullptr;   // aliases primary_ by default

    // --- Weights ---
    std::vector<DiTLayerWeights> layer_w_;   // size = cfg_.num_layers
    DiTGlobalWeights             global_w_{};

    // --- Intermediate scratch (single-request; no request-level concurrency) ---
    // Sized at init for the worst case (max_img_seq + max_txt_seq at
    // cfg_.hidden_size). Reused every step.
    //
    // Q2.3 Phase 3 refines the scratch layout: within a block we need
    //   - separate Q/K/V staging for the joint (img+txt) attention input
    //     so concat is a pair of memcpys into a common buffer
    //   - a normed+modulated activation buffer per stream (img, txt)
    //   - an attention-output buffer big enough for joint seq
    //   - an FFN-intermediate buffer at [seq, ff_dim] per stream
    // Shared buffers (single-request, no intra-block concurrency) are fine.
    void *scratch_q_dev_    = nullptr;  // F16 [seq_total, hidden]  (txt||img)
    void *scratch_k_dev_    = nullptr;  // F16 [seq_total, hidden]
    void *scratch_v_dev_    = nullptr;  // F16 [seq_total, hidden]
    void *scratch_attn_dev_ = nullptr;  // F16 [seq_total, hidden]  (attn out)
    void *scratch_mlp_dev_  = nullptr;  // F16 [max_seq,   ff_dim]
    void *scratch_mod_dev_  = nullptr;  // F16 [12 · hidden] (6 img + 6 txt)
    void *rstd_dev_         = nullptr;  // F32 [heads · seq] (RMSNorm rstd)

    // Q2.3 additional scratch for block intermediates. These are small
    // (multiples of hidden × max_seq) and cheap to reserve up-front.
    void *scratch_img_norm_dev_ = nullptr;  // F16 [img_seq, hidden]
    void *scratch_txt_norm_dev_ = nullptr;  // F16 [txt_seq, hidden]
    void *scratch_img_out_dev_  = nullptr;  // F16 [img_seq, hidden] (attn/ffn out per-stream)
    void *scratch_txt_out_dev_  = nullptr;  // F16 [txt_seq, hidden]
    void *mean_dev_             = nullptr;  // F32 [max_seq]  (LayerNorm mean)
    void *ln_rstd_dev_          = nullptr;  // F32 [max_seq]  (LayerNorm rstd)

    // Phase 4.4c: residual-stream F32 promotion. The DiT residual
    // (img_hidden / txt_hidden) is caller-owned F32 now.
    //   scratch_residual_tmp_f32 — shared F32 tmp reused by
    //     layer_norm_f32_to_f16_ (F32 LN output before down-cast) and
    //     gated_residual_add_f32_ (F32 Cast(src*gate) before the += into
    //     the F32 residual). Sized for max(img_seq,txt_seq) × hidden so
    //     either per-stream consumer fits. Serial within a block, so no
    //     conflict between the two consumers.
    //   scratch_{img,txt}_hidden_f16 — reserved / unused post-4.4c. Kept
    //     for forward compatibility with future mixed-precision
    //     experiments (trivial: max_*_seq × hidden × 2 bytes).
    void *scratch_img_hidden_f16_dev_ = nullptr;  // F16 [img_seq, hidden] (reserved)
    void *scratch_txt_hidden_f16_dev_ = nullptr;  // F16 [txt_seq, hidden] (reserved)
    void *scratch_residual_tmp_f32_dev_ = nullptr; // F32 [max(img_seq,txt_seq), hidden]

    // Phase 4.1 on-device RoPE scratch. Three `[B, seq, NH, head_dim/2]` F16
    // buffers for the four-Mul + two-Add interleaved rotation. Sized for
    // max_seq × max_heads × head_dim/2 F16 each (worst case under joint-attn
    // layout = max_img_seq + max_txt_seq). Ping-ponged per apply_rope_ call.
    void *scratch_rope_a_dev_   = nullptr;  // F16 [seq_max · NH · head_dim/2]
    void *scratch_rope_b_dev_   = nullptr;  // F16 [seq_max · NH · head_dim/2]
    void *scratch_rope_c_dev_   = nullptr;  // F16 [seq_max · NH · head_dim/2]
    // Pre-broadcast cos/sin tiles for on-device RoPE: ACL's implicit
    // stride-0 broadcast inside aclnnMul produced wrong numerics empirically
    // during Q2.4.1 (see docs/qie_q2_phase4_smoke.md §4.1-diagnostic). We
    // materialize explicit `[1, seq, NH, head_dim/2]` contiguous tiles on
    // device per `apply_rope_` call (or up-front if cheap). Sized for
    // max_seq × max_heads × head_dim/2 F16.
    void *scratch_rope_cos_bcast_dev_ = nullptr;
    void *scratch_rope_sin_bcast_dev_ = nullptr;
    // Phase 4.1 interleave-mode cos/sin tables for aclnnRotaryPositionEmbedding
    // dispatch path. Shape [total_pos, head_dim] with each pair's cos/sin
    // duplicated across the two elements of the pair (so cos[2dp] = cos[2dp+1]
    // = cos_of_pair_dp).
    void *scratch_rope_cos_full_dev_ = nullptr;
    void *scratch_rope_sin_full_dev_ = nullptr;
    // Affine-off LayerNorm helpers: since aclnnLayerNorm takes optional
    // gamma/beta we can pass nullptr. Reserved for future probe fallbacks
    // that need explicit constant tensors.

    // CFG duplicates — cond + uncond pass share weights, need separate
    // activation scratch. Phase 4 wires these.
    void *img_hidden_cond_dev_   = nullptr;
    void *img_hidden_uncond_dev_ = nullptr;
    void *txt_hidden_cond_dev_   = nullptr;
    void *txt_hidden_uncond_dev_ = nullptr;

    // aclnn workspace (grows on demand).
    void  *workspace_dev_ = nullptr;
    size_t workspace_size_ = 0;

    // Q2.4.5.4c BF16 plumbing (env-gated by QIE_FFN_DOWN_BF16 / QIE_ALL_BF16).
    // `scratch_bf16_scale_dev_` is a single device buffer sized for the
    // largest WQBMMv3 scale tile we plan to recast (FF×H/32 BF16 elements,
    // ≈ 2.4 MB at FF=12288, H=3072). Allocated lazily on first BF16 matmul.
    // `scratch_bf16_bias_dev_` similarly holds the cast F16→BF16 bias (≤ N
    // elements). Sized for max(H, FF) at allocation time.
    // `scratch_bf16_src_f32_dev_` is the BF16-src gated-residual helper's
    // F32 staging buffer (separate from scratch_residual_tmp_f32_dev_ to
    // avoid aliasing the cast-into-F32 step with the multiply tmp). Sized
    // for max(img_seq,txt_seq) × hidden F32. Lazily allocated.
    void  *scratch_bf16_scale_dev_   = nullptr;
    size_t scratch_bf16_scale_bytes_ = 0;
    void  *scratch_bf16_bias_dev_    = nullptr;
    size_t scratch_bf16_bias_bytes_  = 0;
    void  *scratch_bf16_src_f32_dev_ = nullptr;
    size_t scratch_bf16_src_f32_bytes_ = 0;

    // --- Phase 2 bookkeeping ---
    DiTInitStats stats_{};

    // --- Helpers (all stubbed in Phase 1) ----------------------------------
    void alloc_dev_(void **ptr, size_t bytes);
    void ensure_workspace_(size_t bytes);

    // Build the 3D axial RoPE tables for {temporal, h, w} into
    // `global_w_.rope_pe_dev` (layout: [seq, head_dim/2, 2, 2] F16). Uses
    // cfg_.rope_axes_{temporal,h,w} and rope_theta.
    void build_rope_tables_();

    // Populate the timestep sinusoidal 256-dim embedding for `timestep`
    // into `out_dev` (F16 [256]). Followed by `time_linear{1,2}` on device
    // to get the `hidden`-dim `t_emb` used by every block's modulation.
    void build_time_emb_(float timestep, void *out_dev);

    // Run one full transformer block on NPU.
    //   lw          — per-layer weights (already uploaded)
    //   img_hidden  — F32 [N, img_seq, hidden]   in-place update (4.4c)
    //   txt_hidden  — F32 [N, txt_seq, hidden]   in-place update (4.4c)
    //   t_emb       — F16 [N, hidden]
    //   pe          — RoPE cos/sin tables on device
    //   img_seq, txt_seq — actual current sequence lengths
    //
    // Phase 3 target: ~15 aclnn op dispatches per block (6 matmul + 4 norm +
    // RoPE + attention + 2 FFN matmuls + residual adds + gates).
    // Returns true on success (every dispatch returned 0). False aborts
    // the outer `forward` / `denoise` caller with a logged error.
    bool forward_block_(const DiTLayerWeights &lw,
                        void *img_hidden, int64_t img_seq,
                        void *txt_hidden, int64_t txt_seq,
                        void *t_emb,
                        void *pe);

    // Matmul dispatch wrapper (Q2.3). Branches on `weight_scale_dev`:
    //   non-null → aclnnWeightQuantBatchMatmulV3 (Q4 packed + F16 scale,
    //              antiquantGroupSize=32 per Q2.1 probe)
    //   null      → aclnnMm (F16 fallback: Q4_1/Q5_K/BF16 source upload)
    //
    // Activation `x_f16` has logical shape [M, K]; weight has logical shape
    // [K, N]; output `y_f16` has logical shape [M, N]. M can be seq_len ×
    // batch collapsed. `bias_f16_dev` is applied post-matmul if non-null
    // (F16 1D [N]). Returns false on any aclnn status != 0.
    //
    // Q2.4.5.4c: optional `out_dtype` selects the output buffer dtype. The
    // default ACL_FLOAT16 preserves all earlier callers verbatim. ACL_BF16
    // is supported on the WQBMMv3 path (910b spec — output may be F16 or
    // BF16) for FFN-down where F16's 65504 range saturates on real-weight
    // magnitudes (see docs/qie_q2_phase4_smoke.md §5.5.3 bisect). When
    // `out_dtype=ACL_BF16` the helper transparently casts the F16 scale
    // tensor to BF16 (lazy per-tensor cache via `bf16_scale_cache_`) and
    // casts the F16 bias to BF16 for the post-add. The output buffer is
    // written as BF16 with the same byte-count as F16 (2 bytes/elem).
    bool dispatch_matmul_(void *x_f16_dev, void *weight_dev,
                          void *weight_scale_dev, void *bias_f16_dev,
                          int64_t M, int64_t K, int64_t N,
                          void *y_dev,
                          aclDataType out_dtype = ACL_FLOAT16);

    // Apply element-wise `x = x * (1 + scale) + shift` with scale/shift
    // broadcasting over the seq dim. `x_f16_dev` is [B, seq, hidden];
    // scale/shift are F16 [B, hidden]. In-place on x. Phase 3 uses B=1.
    bool modulate_(void *x_f16_dev, const void *scale_f16_dev,
                   const void *shift_f16_dev,
                   int64_t B, int64_t seq, int64_t hidden);

    // Apply `x = x + src * gate` with gate broadcasting over seq.
    // `x_f16_dev` and `src_f16_dev` are [B, seq, hidden]; gate is F16
    // [B, hidden]. In-place on x (residual add with gated residual).
    bool gated_residual_add_(void *x_f16_dev, const void *src_f16_dev,
                             const void *gate_f16_dev,
                             int64_t B, int64_t seq, int64_t hidden);

    // Phase 4.4c: F32 residual accumulator variant. Computes
    //   tmp_f16 = src_f16 * gate_f16          (broadcast over seq)
    //   tmp_f32 = Cast(tmp_f16, F32)
    //   x_f32 += tmp_f32
    // Uses scratch_mlp_dev_ as tmp_f16 and scratch_residual_tmp_f32_dev_ as
    // tmp_f32. In-place on x_f32.
    bool gated_residual_add_f32_(void *x_f32_dev, const void *src_f16_dev,
                                   const void *gate_f16_dev,
                                   int64_t B, int64_t seq, int64_t hidden);

    // Q2.4.5.4c: BF16-src variant of gated_residual_add_f32_. Used when the
    // upstream matmul (e.g., ff_down under QIE_FFN_DOWN_BF16=1) emits BF16
    // output to escape F16's 65504 saturation. Computes
    //   src_f32 = Cast(src_bf16, F32)            (full-range, exact)
    //   tmp_f32 = src_f32 * gate_f32_bcast       (gate cast F16→F32 inline)
    //   x_f32  += tmp_f32
    // The F32 mul means the gate × src product can occupy the full F32
    // range (~3.4e38) without saturation, fixing the FFN-down overflow
    // identified in docs/qie_q2_phase4_smoke.md §5.5.3.
    bool gated_residual_add_f32_bf16src_(void *x_f32_dev,
                                          const void *src_bf16_dev,
                                          const void *gate_f16_dev,
                                          int64_t B, int64_t seq,
                                          int64_t hidden);

    // Phase 4.4c: cast helpers. Thin wrapper around aclnnCast to reduce
    // boilerplate at block entry (F32 residual → F16 for LayerNorm input).
    // `n` is element count; tensor is viewed as a flat 1-D buffer.
    bool cast_f32_to_f16_(const void *in_f32_dev, void *out_f16_dev,
                            int64_t n);

    // aclnnLayerNorm dispatch: out = LayerNorm(x, normalizedShape=[hidden],
    // gamma=null, beta=null, eps=cfg_.layernorm_eps). Input/output are F16
    // [B, seq, hidden].
    bool layer_norm_(void *x_f16_dev, void *out_f16_dev,
                     int64_t B, int64_t seq, int64_t hidden);

    // Phase 4.4c: F32 input, F16 output LayerNorm for the F32-residual
    // pipeline. Normalization runs F32 throughout (where the full residual
    // magnitude may exceed the F16 range) and the bounded ~1σ output is
    // cast F32→F16 for downstream matmul consumption. Implemented as
    // aclnnLayerNorm(F32 in, F32 out via scratch_residual_tmp_f32_dev_)
    // followed by aclnnCast(F32→F16). Same eps and affine-off semantics
    // as layer_norm_.
    bool layer_norm_f32_to_f16_(const void *x_f32_dev, void *out_f16_dev,
                                   int64_t B, int64_t seq, int64_t hidden);

    // Q2.4.5.5.44: F32 saturation clamp on the inter-block residual stream.
    // Bounds |x| <= clamp_value (default 60000) so that the post-LN F16
    // cast in the next layer_norm_f32_to_f16_ cannot saturate to Inf when
    // residual std grows past F16 range at deep layers (block 27+ at
    // step 1, σ=0.75). In-place via aclnnInplaceHardtanh on F32. Skipped
    // (no-op return true) if clamp_value <= 0 (set via QIE_RESID_CLAMP=0).
    bool clamp_residual_f32_(void *x_f32_dev, int64_t B, int64_t seq,
                                int64_t hidden, float clamp_value);

    // Q2.4.5.5.45: F16 saturation clamp on Q/K/V projection outputs before
    // the RMSNorm op. Bounds |x| <= clamp_value (default 60000) so the F16
    // matmul output cast cannot saturate to Inf at deep blocks (call 228
    // ≈ step 3 block 48 with the §5.5.44 residual clamp active). In-place
    // aclnnInplaceHardtanh on the F16 buffer. Skipped (return true) when
    // clamp_value <= 0.
    bool clamp_f16_(void *x_f16_dev, int64_t n_elts, float clamp_value);

    // Q2.4.5.5.46: BF16 → F16 cast helper (n elements). Mirrors
    // cast_f32_to_f16_ but for BF16-source buffers (e.g. Q/K/V matmul
    // outputs widened under QIE_QKV_BF16). Saturates BF16 magnitudes
    // beyond F16 finite range to ±Inf — caller must clamp upstream
    // when used outside the RMSNorm-bounded path.
    bool cast_bf16_to_f16_(const void *in_bf16_dev, void *out_f16_dev,
                            int64_t n);

    // Q2.4.5.5.46: aclnnRmsNorm dispatch with BF16 input, F16 output.
    // Used on Q/K under QIE_QKV_BF16 — the BF16 storage preserves the
    // legitimate ~7e4 matmul output magnitudes without F16 saturation,
    // and RMSNorm bounds the per-row output to ~1σ so the F16 cast on
    // exit is safe regardless of input range.
    bool rms_norm_head_bf16_(void *x_bf16_dev, void *out_bf16_dev,
                              void *gamma_f32_dev,
                              int64_t rows, int64_t head_dim);

    // aclnnRmsNorm dispatch over the last dim `head_dim`. Input/output are
    // F16 [B, seq, n_heads, head_dim]; gamma is F32 [head_dim]. For QIE Q2.3
    // we reshape to `[B * seq * n_heads, head_dim]` as required by the op.
    bool rms_norm_head_(void *x_f16_dev, void *out_f16_dev, void *gamma_f32_dev,
                        int64_t rows, int64_t head_dim);

    // Phase 4.5 Step 4: RMSNorm over last dim `inner` with F32 in → F16 out.
    // Used for the global `txt_norm` (RMSNorm over joint_attention_dim) on
    // the raw text-encoder conditioning. Input `x_f32` is [rows, inner] F32,
    // `gamma_f32` is F32 [inner], output `out_f16` is F16 [rows, inner].
    // Implementation path: aclnnRmsNorm(F32 in, F32 tmp out via
    // scratch_residual_tmp_f32_dev_) + aclnnCast(F32→F16). eps is
    // cfg_.rms_norm_eps.
    bool rms_norm_row_f32_to_f16_(const void *x_f32_dev, void *out_f16_dev,
                                     const void *gamma_f32_dev,
                                     int64_t rows, int64_t inner);

    // Apply 3D-axial RoPE to a Q or K tensor using the pre-computed pe
    // table. `x_f16_dev` has layout [B, seq, n_heads, head_dim] F16.
    // `pe_f16_dev` layout matches `Rope::apply_rope` expectations:
    // [seq_pe_max, head_dim/2, 2, 2]. `pe_row_offset` is the starting row
    // inside pe to apply (0 for txt stream, ctx_len for img stream).
    // Output is in-place on x.
    //
    // Phase 4.1: `apply_rope_` now dispatches on-device (4× aclnnMul +
    // 2× aclnnAdd with strided cos/sin broadcasts). It consumes
    // `global_w_.rope_cos_dev` / `rope_sin_dev` (separate flat F16 tables)
    // rather than the packed `pe_f16_dev` — the argument is retained for
    // backwards compat with the test harness but is unused on the hot path.
    // The original host round-trip implementation is preserved as
    // `apply_rope_host_` for parity testing (see `QIE_ROPE_HOST` env var).
    bool apply_rope_(void *x_f16_dev,
                     const void *pe_f16_dev, int64_t pe_row_offset,
                     int64_t B, int64_t seq, int64_t n_heads, int64_t head_dim);

    // Phase 4.1: on-device interleaved RoPE using precomputed cos/sin flat
    // tables. Pre-gate: `global_w_.rope_cos_dev` and `rope_sin_dev` must be
    // allocated and populated by init_from_gguf/init_for_smoke.
    bool apply_rope_on_device_(void *x_f16_dev,
                                int64_t pe_row_offset,
                                int64_t B, int64_t seq,
                                int64_t n_heads, int64_t head_dim);

    // Phase 4.1 fallback: manual 4-Mul + 2-Add + 2-Copy assembly of the
    // interleaved rotation (kept as a backup if aclnnRotaryPositionEmbedding's
    // interleave mode proves unreliable on a given CANN version).
    bool apply_rope_manual_(void *x_f16_dev,
                             int64_t pe_row_offset,
                             int64_t B, int64_t seq,
                             int64_t n_heads, int64_t head_dim);

    // Phase 3 host round-trip reference — preserved for parity probes.
    // Selected via `QIE_ROPE_HOST=1` env var.
    bool apply_rope_host_(void *x_f16_dev,
                           const void *pe_f16_dev, int64_t pe_row_offset,
                           int64_t B, int64_t seq,
                           int64_t n_heads, int64_t head_dim);

    // One Euler-flow scheduler step: given the DiT's predicted velocity
    // `model_out` (NPU buffer), the current latent, and the Euler-flow
    // sigma/t schedule, in-place updates `latent`. Port of the stable-
    // diffusion.cpp Euler-flow kernel. See denoiser.hpp in
    // tools/ominix_diffusion/src/ for the reference. Phase 4.
    void scheduler_step_(void *latent_dev, const void *model_out_dev,
                         int step_idx);
};

}  // namespace ominix_qie
