

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_245_19'
================================================================
* Date:           Tue Apr  4 19:46:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.132 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      197|      197|  11.820 us|  11.820 us|  197|  197|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance    | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dot_fu_237  |dot    |        3|        3|  0.180 us|  0.180 us|    2|    2|      yes|
        +----------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_245_19  |      195|      195|        52|         36|          1|     5|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    13|      109|     864|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     561|    -|
|Register             |        -|     -|      559|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    13|      668|    1445|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_dot_fu_237                            |dot                                 |        0|   8|  109|  561|    0|
    |faddfsub_32ns_32ns_32_1_full_dsp_1_U1605  |faddfsub_32ns_32ns_32_1_full_dsp_1  |        0|   2|    0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U1606       |fmul_32ns_32ns_32_1_max_dsp_1       |        0|   3|    0|   77|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                    |        0|  13|  109|  864|    0|
    +------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln245_fu_357_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln245_fu_351_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |Rs_ce0                       |    9|          2|    1|          2|
    |Rs_ce1                       |    9|          2|    1|          2|
    |ap_NS_fsm                    |  166|         37|    1|         37|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_26        |    9|          2|    3|          6|
    |grp_dot_fu_237_v1_offset     |   54|         10|    4|         40|
    |grp_fu_256_opcode            |   14|          3|    2|          6|
    |grp_fu_256_p0                |   65|         12|   32|        384|
    |grp_fu_256_p1                |   65|         16|   32|        512|
    |grp_fu_260_p0                |   26|          5|   32|        160|
    |grp_fu_260_p1                |   26|          5|   32|        160|
    |grp_fu_264_p1                |   14|          3|   32|         96|
    |grp_fu_269_p1                |   14|          3|   32|         96|
    |i_fu_108                     |    9|          2|    3|          6|
    |pws_ce0                      |    9|          2|    1|          2|
    |pws_ce1                      |    9|          2|    1|          2|
    |rep_errors3_fu_96            |    9|          2|   32|         64|
    |rep_errors4_fu_100           |    9|          2|   32|         64|
    |rep_errors5_fu_104           |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  561|        120|  309|       1711|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  36|   0|   36|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |grp_dot_fu_237_ap_start_reg      |   1|   0|    1|          0|
    |i_26_reg_509                     |   3|   0|    3|          0|
    |i_fu_108                         |   3|   0|    3|          0|
    |icmp_ln245_reg_514               |   1|   0|    1|          0|
    |reg_274                          |  32|   0|   32|          0|
    |reg_279                          |  32|   0|   32|          0|
    |reg_288                          |  32|   0|   32|          0|
    |reg_294                          |  32|   0|   32|          0|
    |reg_300                          |  32|   0|   32|          0|
    |reg_305                          |  32|   0|   32|          0|
    |reg_312                          |  32|   0|   32|          0|
    |reg_318                          |  32|   0|   32|          0|
    |reg_323                          |  32|   0|   32|          0|
    |rep_errors3_fu_96                |  32|   0|   32|          0|
    |rep_errors4_fu_100               |  32|   0|   32|          0|
    |rep_errors5_fu_104               |  32|   0|   32|          0|
    |us_0_load_reg_528                |  32|   0|   32|          0|
    |us_0_load_reg_528_pp0_iter1_reg  |  32|   0|   32|          0|
    |us_1_load_reg_533                |  32|   0|   32|          0|
    |us_1_load_reg_533_pp0_iter1_reg  |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 559|   0|  559|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1165_p_din0      |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1165_p_din1      |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1165_p_dout0     |   in|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1165_p_ce        |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1195_p_din0      |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1195_p_din1      |  out|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1195_p_dout0     |   in|   32|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|grp_fu_1195_p_ce        |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_245_19|  return value|
|Rs_address0             |  out|    5|   ap_memory|                               Rs|         array|
|Rs_ce0                  |  out|    1|   ap_memory|                               Rs|         array|
|Rs_q0                   |   in|   32|   ap_memory|                               Rs|         array|
|Rs_address1             |  out|    5|   ap_memory|                               Rs|         array|
|Rs_ce1                  |  out|    1|   ap_memory|                               Rs|         array|
|Rs_q1                   |   in|   32|   ap_memory|                               Rs|         array|
|pws_address0            |  out|    4|   ap_memory|                              pws|         array|
|pws_ce0                 |  out|    1|   ap_memory|                              pws|         array|
|pws_q0                  |   in|   32|   ap_memory|                              pws|         array|
|pws_address1            |  out|    4|   ap_memory|                              pws|         array|
|pws_ce1                 |  out|    1|   ap_memory|                              pws|         array|
|pws_q1                  |   in|   32|   ap_memory|                              pws|         array|
|ts_load                 |   in|   32|     ap_none|                          ts_load|        scalar|
|ts_load_1               |   in|   32|     ap_none|                        ts_load_1|        scalar|
|ts_load_2               |   in|   32|     ap_none|                        ts_load_2|        scalar|
|fx                      |   in|   32|     ap_none|                               fx|        scalar|
|cx                      |   in|   32|     ap_none|                               cx|        scalar|
|fy                      |   in|   32|     ap_none|                               fy|        scalar|
|cy                      |   in|   32|     ap_none|                               cy|        scalar|
|ts_load_3               |   in|   32|     ap_none|                        ts_load_3|        scalar|
|ts_load_4               |   in|   32|     ap_none|                        ts_load_4|        scalar|
|ts_load_5               |   in|   32|     ap_none|                        ts_load_5|        scalar|
|ts_load_6               |   in|   32|     ap_none|                        ts_load_6|        scalar|
|ts_load_7               |   in|   32|     ap_none|                        ts_load_7|        scalar|
|ts_load_8               |   in|   32|     ap_none|                        ts_load_8|        scalar|
|us_0_address0           |  out|    3|   ap_memory|                             us_0|         array|
|us_0_ce0                |  out|    1|   ap_memory|                             us_0|         array|
|us_0_q0                 |   in|   32|   ap_memory|                             us_0|         array|
|us_1_address0           |  out|    3|   ap_memory|                             us_1|         array|
|us_1_ce0                |  out|    1|   ap_memory|                             us_1|         array|
|us_1_q0                 |   in|   32|   ap_memory|                             us_1|         array|
|rep_errors5_out         |  out|   32|      ap_vld|                  rep_errors5_out|       pointer|
|rep_errors5_out_ap_vld  |  out|    1|      ap_vld|                  rep_errors5_out|       pointer|
|rep_errors4_out         |  out|   32|      ap_vld|                  rep_errors4_out|       pointer|
|rep_errors4_out_ap_vld  |  out|    1|      ap_vld|                  rep_errors4_out|       pointer|
|rep_errors3_out         |  out|   32|      ap_vld|                  rep_errors3_out|       pointer|
|rep_errors3_out_ap_vld  |  out|    1|      ap_vld|                  rep_errors3_out|       pointer|
+------------------------+-----+-----+------------+---------------------------------+--------------+

