// Seed: 3642286117
module module_0 (
    output wor id_0,
    output wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    id_7
);
  wand id_8, id_9;
  always_latch begin : LABEL_0
    id_0 = -1;
  end
  wire id_10;
  always_comb id_0 = -1 ? 1 : -1;
  assign module_1.id_1 = 0;
  wire id_11 = id_9, id_12;
  tri id_13, id_14;
  for (id_15 = id_11; id_13; id_1 = -1) wire id_16;
  assign id_7 = -1 * id_15;
  uwire id_17, id_18;
  assign id_17 = -id_17 - 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  wor   id_2
);
  always id_1 = 1;
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
endmodule
