module register (
    input clk,
    input rst,
    input load,
    input [7:0] din,
    output reg [7:0] dout
);
    always @(posedge clk or posedge rst) begin
        if (rst) dout <= 0;
        else if (load) dout <= din;
    end
endmodule
