{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744122814547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744122814547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 16:33:34 2025 " "Processing started: Tue Apr  8 16:33:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744122814547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744122814547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT " "Command: quartus_sta RUBIKS_CUBE_DISPLAY_INPUT -c RUBIKS_CUBE_DISPLAY_INPUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744122814547 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744122814572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744122814765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744122814765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122814802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122814802 ""}
{ "Info" "ISTA_SDC_FOUND" "CORNER_TEST.sdc " "Reading SDC File: 'CORNER_TEST.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744122815404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CORNER_TEST.sdc 41 altera_reserved_tck port " "Ignored filter at CORNER_TEST.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744122815434 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CORNER_TEST.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at CORNER_TEST.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744122815435 ""}  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744122815435 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122815436 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122815436 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122815436 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1744122815436 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744122815436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1744122815437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CORNER_TEST.sdc 85 altera_reserved_tck clock " "Ignored filter at CORNER_TEST.sdc(85): altera_reserved_tck could not be matched with a clock" {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1744122815437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups CORNER_TEST.sdc 85 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at CORNER_TEST.sdc(85): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1744122815437 ""}  } { { "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" "" { Text "/home/blastsail/Documents/University/ELEC3885/github/FPGA-Rubiks-Cube-State-Input/CORNER_TEST.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1744122815437 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'output_files/dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1744122815437 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[13\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[13\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122815475 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122815475 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744122815489 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744122815490 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744122815499 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1744122815528 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744122815542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.326 " "Worst-case setup slack is -25.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.326             -25.326 MAX10_CLK1_50  " "  -25.326             -25.326 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.488               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.488               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  989.944               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  989.944               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1138.015               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1138.015               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.381               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 1249.381               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122815543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 MAX10_CLK1_50  " "    0.324               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.422               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.431               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122815557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.127 " "Worst-case recovery slack is 18.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.127               0.000 MAX10_CLK1_50  " "   18.127               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1245.906               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1245.906               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122815559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 MAX10_CLK1_50  " "    0.907               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.146               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122815561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.756 " "Worst-case minimum pulse width slack is 4.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.420               0.000 MAX10_CLK1_50  " "    9.420               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.000               0.000 c_XCLK  " "   32.000               0.000 c_XCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.741               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.741               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.756               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122815563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122815563 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744122815587 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744122815630 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1744122815631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744122820025 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820444 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820445 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[13\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[13\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820445 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820445 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820446 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820446 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820446 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744122820450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744122820508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.189 " "Worst-case setup slack is -22.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.189             -22.189 MAX10_CLK1_50  " "  -22.189             -22.189 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  990.721               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  990.721               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1138.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1138.755               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.398               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 1249.398               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 MAX10_CLK1_50  " "    0.293               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.341               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.349               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.441 " "Worst-case recovery slack is 18.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.441               0.000 MAX10_CLK1_50  " "   18.441               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1246.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1246.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.793 " "Worst-case removal slack is 0.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.793               0.000 MAX10_CLK1_50  " "    0.793               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.887               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.887               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.715 " "Worst-case minimum pulse width slack is 4.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.715               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.447               0.000 MAX10_CLK1_50  " "    9.447               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.000               0.000 c_XCLK  " "   32.000               0.000 c_XCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.707               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.707               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.713               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820539 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744122820568 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Node: OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock " "Register OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|data_index\[2\] is being clocked by OV7670_Cam:cam\|OV7670_INIT:cam_init\|OV7670_SCCB:cam\|internal_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820953 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820953 "|LCD_RUBIKS_CUBE_DISPLAY|OV7670_Cam:cam|OV7670_INIT:cam_init|OV7670_SCCB:cam|internal_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte " "Register LCD_SPI_CONTROLLER_RUBIK:lcd\|COORDINATE_COUNTER:coords\|index\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|lowByte" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820954 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|lowByte"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_PCLK " "Node: c_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|bufferIndex\[13\] c_PCLK " "Register OV7670_Cam:cam\|bufferIndex\[13\] is being clocked by c_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820954 "|LCD_RUBIKS_CUBE_DISPLAY|c_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "c_HREF " "Node: c_HREF was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register OV7670_Cam:cam\|skip_row c_HREF " "Register OV7670_Cam:cam\|skip_row is being clocked by c_HREF" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820954 "|LCD_RUBIKS_CUBE_DISPLAY|c_HREF"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Node: ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|y_avg\[0\] is being clocked by ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|DETECT_SWITCH_EDGE_NOISY:rst_det\|neg_edge_pulse" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820954 "|LCD_RUBIKS_CUBE_DISPLAY|ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer|COORDINATE_AVERAGE:avg|DETECT_SWITCH_EDGE_NOISY:rst_det|neg_edge_pulse"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Node: LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk " "Register ASYNC_FRAME_BUFFER_CORNER_DETECTION:frame_buffer\|COORDINATE_AVERAGE:avg\|counter\[0\] is being clocked by LCD_SPI_CONTROLLER_RUBIK:lcd\|fifoClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1744122820954 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1744122820954 "|LCD_RUBIKS_CUBE_DISPLAY|LCD_SPI_CONTROLLER_RUBIK:lcd|fifoClk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744122820958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744122820981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.678 " "Worst-case setup slack is -6.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678              -6.678 MAX10_CLK1_50  " "   -6.678              -6.678 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.697               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.697               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  995.159               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  995.159               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1141.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1141.733               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.714               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 1249.714               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122820981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122820981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK1_50  " "    0.148               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.204               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.207               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.208               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.210               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122821002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.805 " "Worst-case recovery slack is 18.805" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.805               0.000 MAX10_CLK1_50  " "   18.805               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1247.847               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " " 1247.847               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122821005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.515 " "Worst-case removal slack is 0.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 MAX10_CLK1_50  " "    0.515               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.554               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122821008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.803 " "Worst-case minimum pulse width slack is 4.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.803               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.803               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.080               0.000 MAX10_CLK1_50  " "    9.080               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.000               0.000 c_XCLK  " "   32.000               0.000 c_XCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  624.796               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  624.801               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  624.801               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744122821011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744122821011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744122821898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744122821900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744122821970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 16:33:41 2025 " "Processing ended: Tue Apr  8 16:33:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744122821970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744122821970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744122821970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744122821970 ""}
