# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: D:\2024\FPGA-TEST\ipSDRAM\top.csv
# Generated on: Sat Jul 13 14:24:27 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock_50mhz,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
data_in[7],Input,PIN_AB26,5,B5_N1,PIN_A26,,,,,,
data_in[6],Input,PIN_AD26,5,B5_N2,PIN_A25,,,,,,
data_in[5],Input,PIN_AC26,5,B5_N2,PIN_E22,,,,,,
data_in[4],Input,PIN_AB27,5,B5_N1,PIN_C22,,,,,,
data_in[3],Input,PIN_AD27,5,B5_N2,PIN_B25,,,,,,
data_in[2],Input,PIN_AC27,5,B5_N2,PIN_D25,,,,,,
data_in[1],Input,PIN_AC28,5,B5_N2,PIN_C25,,,,,,
data_in[0],Input,PIN_AB28,5,B5_N1,PIN_D22,,,,,,
pin_data_out[7],Output,PIN_H19,7,B7_N2,PIN_F22,,,,,,
pin_data_out[6],Output,PIN_J19,7,B7_N2,PIN_F21,,,,,,
pin_data_out[5],Output,PIN_E18,7,B7_N1,PIN_G23,,,,,,
pin_data_out[4],Output,PIN_F18,7,B7_N1,PIN_C23,,,,,,
pin_data_out[3],Output,PIN_F21,7,B7_N0,PIN_E21,,,,,,
pin_data_out[2],Output,PIN_E19,7,B7_N0,PIN_D23,,,,,,
pin_data_out[1],Output,PIN_F19,7,B7_N0,PIN_H22,,,,,,
pin_data_out[0],Output,PIN_G19,7,B7_N2,PIN_G24,,,,,,
pin_out_empty,Output,PIN_H15,7,B7_N2,PIN_A21,,,,,,
pin_out_full,Output,PIN_G16,7,B7_N2,PIN_A3,,,,,,
pin_out_usedw[7],Output,PIN_G21,7,B7_N1,PIN_A22,,,,,,
pin_out_usedw[6],Output,PIN_G22,7,B7_N2,PIN_E19,,,,,,
pin_out_usedw[5],Output,PIN_G20,7,B7_N1,PIN_F19,,,,,,
pin_out_usedw[4],Output,PIN_H21,7,B7_N2,PIN_B23,,,,,,
pin_out_usedw[3],Output,PIN_E24,7,B7_N1,PIN_A23,,,,,,
pin_out_usedw[2],Output,PIN_E25,7,B7_N1,PIN_C24,,,,,,
pin_out_usedw[1],Output,PIN_E22,7,B7_N0,PIN_D21,,,,,,
pin_out_usedw[0],Output,PIN_E21,7,B7_N0,PIN_D24,,,,,,
rd_en,Input,PIN_N21,6,B6_N2,PIN_C21,,,,,,
wr_en,Input,PIN_R24,5,B5_N0,PIN_AC12,,,,,,
