# Array Multiplier Design in Verilog

This project implements array multipliers of different word sizes using Verilog HDL.

## Implementations
- 8-bit Array Multiplier
- 16-bit Array Multiplier
- 32-bit Array Multiplier

Each design is built using combinational logic with Half Adder and Full Adder based partial product accumulation.

## Verification
- Separate testbenches for 8-bit, 16-bit, and 32-bit multipliers
- Exhaustive and randomized test cases
- Functional verification through simulation

## Files
- multi_8bit.v / multi_8bit_tb.v
- multi_16bit.v / multi_16bit_tb.v
- multi_32bit.v / multi_32bit_tb.v

## Tools
- Verilog HDL
- ModelSim / Vivado Simulator
