TimeQuest Timing Analyzer report for CPU
Thu Oct 06 00:15:18 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_div:inst15|clk_out'
 12. Slow Model Setup: 'ctrlunit:inst3|ALUC[0]'
 13. Slow Model Setup: 'CLK'
 14. Slow Model Setup: 'waitAclock:inst22|clk_out'
 15. Slow Model Setup: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 16. Slow Model Setup: 'waitAclock:inst22|counter[0]'
 17. Slow Model Hold: 'CLK'
 18. Slow Model Hold: 'ctrlunit:inst3|ALUC[0]'
 19. Slow Model Hold: 'clk_div:inst15|clk_out'
 20. Slow Model Hold: 'waitAclock:inst22|counter[0]'
 21. Slow Model Hold: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 22. Slow Model Hold: 'waitAclock:inst22|clk_out'
 23. Slow Model Recovery: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 24. Slow Model Removal: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 25. Slow Model Minimum Pulse Width: 'clk_div:inst15|clk_out'
 26. Slow Model Minimum Pulse Width: 'CLK'
 27. Slow Model Minimum Pulse Width: 'waitAclock:inst22|clk_out'
 28. Slow Model Minimum Pulse Width: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 29. Slow Model Minimum Pulse Width: 'ctrlunit:inst3|ALUC[0]'
 30. Slow Model Minimum Pulse Width: 'waitAclock:inst22|counter[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'clk_div:inst15|clk_out'
 45. Fast Model Setup: 'ctrlunit:inst3|ALUC[0]'
 46. Fast Model Setup: 'waitAclock:inst22|clk_out'
 47. Fast Model Setup: 'CLK'
 48. Fast Model Setup: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 49. Fast Model Setup: 'waitAclock:inst22|counter[0]'
 50. Fast Model Hold: 'CLK'
 51. Fast Model Hold: 'clk_div:inst15|clk_out'
 52. Fast Model Hold: 'ctrlunit:inst3|ALUC[0]'
 53. Fast Model Hold: 'waitAclock:inst22|counter[0]'
 54. Fast Model Hold: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 55. Fast Model Hold: 'waitAclock:inst22|clk_out'
 56. Fast Model Recovery: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 57. Fast Model Removal: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 58. Fast Model Minimum Pulse Width: 'clk_div:inst15|clk_out'
 59. Fast Model Minimum Pulse Width: 'CLK'
 60. Fast Model Minimum Pulse Width: 'waitAclock:inst22|clk_out'
 61. Fast Model Minimum Pulse Width: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'
 62. Fast Model Minimum Pulse Width: 'ctrlunit:inst3|ALUC[0]'
 63. Fast Model Minimum Pulse Width: 'waitAclock:inst22|counter[0]'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Multicorner Timing Analysis Summary
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Setup Transfers
 78. Hold Transfers
 79. Recovery Transfers
 80. Removal Transfers
 81. Report TCCS
 82. Report RSKM
 83. Unconstrained Paths
 84. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CPU                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                                   ;
; clk_div:inst15|clk_out                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst15|clk_out }                                                                                                ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ctrlunit:inst3|ALUC[0] }                                                                                                ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 } ;
; waitAclock:inst22|clk_out                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { waitAclock:inst22|clk_out }                                                                                             ;
; waitAclock:inst22|counter[0]                                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { waitAclock:inst22|counter[0] }                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------+
; 56.18 MHz  ; 56.18 MHz       ; clk_div:inst15|clk_out                                                                                                ;      ;
; 200.08 MHz ; 200.08 MHz      ; ctrlunit:inst3|ALUC[0]                                                                                                ;      ;
; 218.15 MHz ; 218.15 MHz      ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ;      ;
; 239.58 MHz ; 239.58 MHz      ; CLK                                                                                                                   ;      ;
; 256.61 MHz ; 256.61 MHz      ; waitAclock:inst22|clk_out                                                                                             ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                                                 ; Slack    ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+----------+---------------+
; clk_div:inst15|clk_out                                                                                                ; -154.962 ; -1030.746     ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; -16.127  ; -141.917      ;
; CLK                                                                                                                   ; -9.062   ; -171.601      ;
; waitAclock:inst22|clk_out                                                                                             ; -8.834   ; -66.204       ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -4.438   ; -4.438        ;
; waitAclock:inst22|counter[0]                                                                                          ; 0.335    ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -2.611 ; -2.611        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; -1.288 ; -5.081        ;
; clk_div:inst15|clk_out                                                                                                ; -1.284 ; -5.628        ;
; waitAclock:inst22|counter[0]                                                                                          ; -1.197 ; -1.197        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.593 ; -0.593        ;
; waitAclock:inst22|clk_out                                                                                             ; 1.758  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -4.316 ; -4.316        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.515 ; -0.515        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_div:inst15|clk_out                                                                                                ; -2.567 ; -326.874      ;
; CLK                                                                                                                   ; -1.941 ; -53.881       ;
; waitAclock:inst22|clk_out                                                                                             ; -0.742 ; -11.872       ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.042  ; 0.000         ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; 0.500  ; 0.000         ;
; waitAclock:inst22|counter[0]                                                                                          ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_div:inst15|clk_out'                                                                                                                                                                                                                                                                                                    ;
+----------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                            ; To Node                                                                                                          ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -154.962 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 155.919    ;
; -154.846 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 155.803    ;
; -154.780 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 155.737    ;
; -154.234 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.078     ; 155.196    ;
; -154.104 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 155.061    ;
; -154.022 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.979    ;
; -153.988 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.945    ;
; -153.977 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.934    ;
; -153.976 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.933    ;
; -153.922 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.879    ;
; -153.860 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.817    ;
; -153.818 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.775    ;
; -153.814 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.771    ;
; -153.794 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.751    ;
; -153.749 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.706    ;
; -153.647 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.604    ;
; -153.637 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.594    ;
; -153.562 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.519    ;
; -153.554 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.511    ;
; -153.379 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.336    ;
; -153.376 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.078     ; 154.338    ;
; -153.248 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.078     ; 154.210    ;
; -153.164 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.121    ;
; -153.119 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.076    ;
; -153.068 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 154.025    ;
; -153.036 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.993    ;
; -153.035 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.992    ;
; -152.991 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.948    ;
; -152.960 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.917    ;
; -152.956 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.913    ;
; -152.952 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.909    ;
; -152.891 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.848    ;
; -152.886 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.843    ;
; -152.832 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.789    ;
; -152.828 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.785    ;
; -152.789 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.746    ;
; -152.779 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.736    ;
; -152.763 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.720    ;
; -152.704 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.661    ;
; -152.696 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.653    ;
; -152.661 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.618    ;
; -152.651 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.608    ;
; -152.576 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.533    ;
; -152.568 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.525    ;
; -152.521 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.478    ;
; -152.393 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.350    ;
; -152.340 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.078     ; 153.302    ;
; -152.197 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[3]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.154    ;
; -152.177 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.134    ;
; -152.128 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.085    ;
; -152.083 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.040    ;
; -152.049 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 153.006    ;
; -151.924 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.881    ;
; -151.920 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.877    ;
; -151.855 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.812    ;
; -151.753 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.710    ;
; -151.743 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.700    ;
; -151.668 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.625    ;
; -151.660 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.617    ;
; -151.485 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.442    ;
; -151.339 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[1]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.296    ;
; -151.211 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[2]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.168    ;
; -151.141 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 152.098    ;
; -150.303 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[0]                                                                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.083     ; 151.260    ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.400   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.847      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.279   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.007     ; 8.726      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
; -8.053   ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                 ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.103     ; 8.490      ;
+----------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ctrlunit:inst3|ALUC[0]'                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node              ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.127 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.563      ; 16.767     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.094 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.394      ; 16.717     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -16.040 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.343      ; 16.675     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.768 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.538      ; 16.444     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.731 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.393      ; 16.399     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.562      ; 16.403     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.709 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.385      ; 16.386     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.524 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.541      ; 16.150     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -15.203 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 1.082      ; 15.448     ;
; -10.451 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.665      ; 11.736     ;
; -10.411 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.662      ; 11.650     ;
; -10.389 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.494      ; 11.612     ;
; -10.377 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.494      ; 11.600     ;
; -10.373 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.644      ; 11.602     ;
; -10.371 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.443      ; 11.606     ;
; -10.367 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.644      ; 11.596     ;
; -10.361 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.493      ; 11.583     ;
; -10.355 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.442      ; 11.589     ;
; -10.330 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.493      ; 11.552     ;
; -10.329 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.493      ; 11.551     ;
; -10.324 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.442      ; 11.558     ;
; -10.316 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.663      ; 11.556     ;
; -10.310 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.665      ; 11.595     ;
; -10.287 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.641      ; 11.566     ;
; -10.257 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.494      ; 11.480     ;
; -10.251 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.443      ; 11.486     ;
; -10.235 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.494      ; 11.458     ;
; -10.232 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.644      ; 11.461     ;
; -10.229 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.443      ; 11.464     ;
; -10.209 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.644      ; 11.438     ;
; -10.160 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.662      ; 11.399     ;
; -10.158 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.497      ; 11.384     ;
; -10.146 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.641      ; 11.425     ;
; -10.137 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.661      ; 11.418     ;
; -10.100 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.493      ; 11.322     ;
; -10.094 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                     ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.442      ; 11.328     ;
; -10.079 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 1.493      ; 11.301     ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -9.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.588      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.958 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.019     ; 9.479      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.503 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 9.029      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.275 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.801      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.255 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.781      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.180 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.706      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -8.057 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.583      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.919 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.445      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.904 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.430      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.856 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.382      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.835 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.361      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.831 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.357      ;
; -7.591 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.117      ;
; -7.591 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.117      ;
; -7.591 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.117      ;
; -7.591 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; -0.014     ; 8.117      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'waitAclock:inst22|clk_out'                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.834 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 9.223      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.423 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.812      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.397 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.786      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.337 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.726      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.315 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.704      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.499      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -8.080 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.469      ;
; -7.886 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[5] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.954      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.708 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.151     ; 8.097      ;
; -7.475 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[6] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.543      ;
; -7.449 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[4] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.517      ;
; -7.389 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[7] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.457      ;
; -7.367 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[3] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.435      ;
; -7.162 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[1] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.230      ;
; -7.132 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[2] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 4.200      ;
; -6.760 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[0] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -3.472     ; 3.828      ;
; -2.897 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.937      ;
; -2.884 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.924      ;
; -2.601 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.641      ;
; -2.486 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.526      ;
; -2.473 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.513      ;
; -2.460 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.500      ;
; -2.456 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.496      ;
; -2.447 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.487      ;
; -2.400 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.440      ;
; -2.387 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.427      ;
; -2.378 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.418      ;
; -2.365 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.405      ;
; -2.329 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.369      ;
; -2.190 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.230      ;
; -2.173 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.213      ;
; -2.164 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.204      ;
; -2.143 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.183      ;
; -2.130 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.170      ;
; -2.104 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.144      ;
; -2.062 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.102      ;
; -2.045 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.085      ;
; -2.042 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 3.082      ;
; -1.959 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.999      ;
; -1.956 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.996      ;
; -1.918 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.958      ;
; -1.892 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.932      ;
; -1.832 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.872      ;
; -1.810 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 2.850      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.438 ; myALU:inst|RESULT[6]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.301      ; 4.657      ;
; -4.389 ; myALU:inst|RESULT[5]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.325      ; 4.632      ;
; -4.346 ; myALU:inst|RESULT[1]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.478      ; 4.742      ;
; -4.298 ; myALU:inst|RESULT[4]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.469      ; 4.685      ;
; -4.155 ; myALU:inst|RESULT[7]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.322      ; 4.395      ;
; -4.117 ; myALU:inst|RESULT[3]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.470      ; 4.505      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -4.102 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.644      ;
; -3.988 ; myALU:inst|RESULT[0]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.300      ; 4.206      ;
; -3.823 ; myALU:inst|RESULT[2]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 1.520      ; 4.261      ;
; -1.792 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 5.674      ; 6.644      ;
; -1.292 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 5.674      ; 6.644      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'waitAclock:inst22|counter[0]'                                                                                                            ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                   ; Launch Clock           ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; 0.335 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 0.500        ; 1.842      ; 0.949      ;
; 0.835 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 1.000        ; 1.842      ; 0.949      ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; -2.611 ; clk_div:inst15|clk_out                                           ; clk_div:inst15|clk_out     ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 2.806      ; 0.805      ;
; -2.111 ; clk_div:inst15|clk_out                                           ; clk_div:inst15|clk_out     ; clk_div:inst15|clk_out ; CLK         ; -0.500       ; 2.806      ; 0.805      ;
; 1.063  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.369      ;
; 1.064  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.370      ;
; 1.175  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.180  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.486      ;
; 1.182  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.488      ;
; 1.183  ; clk_div:inst15|counter[7]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.489      ;
; 1.190  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.496      ;
; 1.206  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.512      ;
; 1.211  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.517      ;
; 1.217  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.524      ;
; 1.231  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.537      ;
; 1.231  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.537      ;
; 1.233  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[1]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.539      ;
; 1.234  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.540      ;
; 1.234  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.540      ;
; 1.234  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.540      ;
; 1.643  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 1.963      ;
; 1.643  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 1.963      ;
; 1.654  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.960      ;
; 1.659  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.965      ;
; 1.661  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.967      ;
; 1.669  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 1.975      ;
; 1.704  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.010      ;
; 1.711  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.017      ;
; 1.711  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.017      ;
; 1.713  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.019      ;
; 1.714  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.020      ;
; 1.723  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.029      ;
; 1.739  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.045      ;
; 1.740  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.046      ;
; 1.741  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.047      ;
; 1.748  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.054      ;
; 1.773  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[1]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.079      ;
; 1.790  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.096      ;
; 1.795  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.101      ;
; 1.797  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.103      ;
; 1.799  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.105      ;
; 1.800  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.106      ;
; 1.800  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.106      ;
; 1.800  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.106      ;
; 1.809  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.115      ;
; 1.827  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.831  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.137      ;
; 1.841  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.147      ;
; 1.859  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.165      ;
; 1.876  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.182      ;
; 1.886  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.192      ;
; 1.886  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.192      ;
; 1.893  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.213      ;
; 1.894  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|clk_out     ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.214      ;
; 1.895  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.201      ;
; 1.901  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.207      ;
; 1.912  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.218      ;
; 1.917  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.223      ;
; 1.926  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.232      ;
; 1.927  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.233      ;
; 1.945  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.251      ;
; 1.950  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.270      ;
; 1.950  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.270      ;
; 1.953  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.273      ;
; 1.954  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|clk_out     ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 2.274      ;
; 1.971  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.277      ;
; 1.972  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.278      ;
; 1.972  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.278      ;
; 1.987  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.293      ;
; 1.991  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.283      ;
; 1.998  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.304      ;
; 1.999  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.305      ;
; 2.003  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.309      ;
; 2.006  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.312      ;
; 2.013  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.319      ;
; 2.023  ; clk_div:inst15|counter[7]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.315      ;
; 2.032  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.085      ; 2.423      ;
; 2.041  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.086      ; 2.433      ;
; 2.056  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.086      ; 2.448      ;
; 2.057  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.363      ;
; 2.063  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.086      ; 2.455      ;
; 2.077  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.369      ;
; 2.084  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.390      ;
; 2.085  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.391      ;
; 2.085  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.391      ;
; 2.108  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.400      ;
; 2.109  ; clk_div:inst15|counter[7]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.401      ;
; 2.117  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.423      ;
; 2.143  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.449      ;
; 2.162  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.468      ;
; 2.171  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.477      ;
; 2.183  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.086      ; 2.575      ;
; 2.194  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.486      ;
; 2.203  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.509      ;
; 2.203  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.509      ;
; 2.226  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.532      ;
; 2.228  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.534      ;
; 2.231  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 2.537      ;
; 2.247  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.539      ;
; 2.249  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 2.541      ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ctrlunit:inst3|ALUC[0]'                                                                                                                                                   ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node              ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; -1.288 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|carry_out ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 3.893      ; 2.605      ;
; -0.969 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[1] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.196      ; 3.227      ;
; -0.941 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[0] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.374      ; 3.433      ;
; -0.788 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|carry_out ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 3.893      ; 2.605      ;
; -0.491 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[6] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.373      ; 3.882      ;
; -0.469 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[1] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.196      ; 3.227      ;
; -0.467 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[7] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.352      ; 3.885      ;
; -0.456 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[5] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.349      ; 3.893      ;
; -0.441 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[0] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.374      ; 3.433      ;
; -0.195 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[3] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.204      ; 4.009      ;
; -0.180 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[4] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.205      ; 4.025      ;
; -0.094 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[2] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 4.154      ; 4.060      ;
; 0.009  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[6] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.373      ; 3.882      ;
; 0.033  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[7] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.352      ; 3.885      ;
; 0.044  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[5] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.349      ; 3.893      ;
; 0.305  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[3] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.204      ; 4.009      ;
; 0.320  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[4] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.205      ; 4.025      ;
; 0.406  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[2] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 4.154      ; 4.060      ;
; 3.903  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.673      ; 5.576      ;
; 4.450  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.495      ; 5.945      ;
; 4.496  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.179      ; 5.675      ;
; 4.621  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.504      ; 6.125      ;
; 4.655  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.484      ; 6.139      ;
; 4.680  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.453      ; 6.133      ;
; 4.760  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.663      ; 6.423      ;
; 4.784  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.651      ; 6.435      ;
; 4.817  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.663      ; 6.480      ;
; 4.840  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.648      ; 6.488      ;
; 5.061  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.672      ; 6.733      ;
; 5.063  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.179      ; 6.242      ;
; 5.068  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.503      ; 6.571      ;
; 5.193  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.662      ; 6.855      ;
; 5.222  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.484      ; 6.706      ;
; 5.227  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.443      ; 6.670      ;
; 5.314  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 6.952      ;
; 5.364  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.662      ; 7.026      ;
; 5.387  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.642      ; 7.029      ;
; 5.423  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.183      ; 6.606      ;
; 5.437  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.075      ;
; 5.445  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.644      ; 7.089      ;
; 5.460  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.185      ; 6.645      ;
; 5.474  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.660      ; 7.134      ;
; 5.495  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.485      ; 6.980      ;
; 5.502  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.494      ; 6.996      ;
; 5.565  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.206      ;
; 5.598  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.179      ; 6.777      ;
; 5.641  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 6.823      ;
; 5.647  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.494      ; 7.141      ;
; 5.686  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.324      ;
; 5.743  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 6.925      ;
; 5.743  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.384      ;
; 5.766  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.443      ; 7.209      ;
; 5.767  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.179      ; 6.946      ;
; 5.773  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 6.955      ;
; 5.777  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.415      ;
; 5.780  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.421      ;
; 5.795  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.644      ; 7.439      ;
; 5.797  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.635      ; 7.432      ;
; 5.809  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.485      ; 7.294      ;
; 5.824  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 7.006      ;
; 5.831  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.185      ; 7.016      ;
; 5.834  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.639      ; 7.473      ;
; 5.848  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.640      ; 7.488      ;
; 5.905  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 7.087      ;
; 5.910  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.496      ; 7.406      ;
; 5.919  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.442      ; 7.361      ;
; 5.927  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.644      ; 7.571      ;
; 5.935  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.644      ; 7.579      ;
; 5.942  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.185      ; 7.127      ;
; 5.967  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.443      ; 7.410      ;
; 5.997  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.443      ; 7.440      ;
; 6.004  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.645      ;
; 6.016  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.185      ; 7.201      ;
; 6.020  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 7.202      ;
; 6.034  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.181      ; 7.215      ;
; 6.034  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.675      ;
; 6.041  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.660      ; 7.701      ;
; 6.058  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.181      ; 7.239      ;
; 6.070  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.640      ; 7.710      ;
; 6.070  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.442      ; 7.512      ;
; 6.079  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.485      ; 7.564      ;
; 6.083  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.663      ; 7.746      ;
; 6.087  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.725      ;
; 6.109  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.485      ; 7.594      ;
; 6.114  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.755      ;
; 6.119  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.181      ; 7.300      ;
; 6.123  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.659      ; 7.782      ;
; 6.139  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.442      ; 7.581      ;
; 6.161  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.495      ; 7.656      ;
; 6.194  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.835      ;
; 6.209  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.181      ; 7.390      ;
; 6.213  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.851      ;
; 6.219  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.644      ; 7.863      ;
; 6.220  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.494      ; 7.714      ;
; 6.223  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.494      ; 7.717      ;
; 6.227  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 7.865      ;
; 6.242  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.641      ; 7.883      ;
; 6.255  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.185      ; 7.440      ;
; 6.257  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.181      ; 7.438      ;
; 6.288  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.182      ; 7.470      ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_div:inst15|clk_out'                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                               ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -1.284 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[0]                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 2.709      ; 2.035      ;
; -1.279 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setOne                                                                                              ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 2.709      ; 2.040      ;
; -1.180 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[1]                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 2.429      ; 1.859      ;
; -0.963 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setTwo                                                                                              ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 2.709      ; 2.356      ;
; -0.922 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setZero                                                                                             ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 2.709      ; 2.397      ;
; -0.784 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[0]                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 2.709      ; 2.035      ;
; -0.779 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setOne                                                                                              ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 2.709      ; 2.040      ;
; -0.680 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[1]                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 2.429      ; 1.859      ;
; -0.463 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setTwo                                                                                              ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 2.709      ; 2.356      ;
; -0.422 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setZero                                                                                             ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 2.709      ; 2.397      ;
; 0.499  ; Flag:inst6|Flagout[1]                                                                    ; Flag:inst6|Flagout[1]                                                                                                 ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setZero                                                                                             ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setTwo                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.747  ; NixieScan:inst8|state.00                                                                 ; NixieScan:inst8|state.S1                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; NixieScan:inst8|state.00                                                                 ; NixieScan:inst8|seg_sel[0]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.053      ;
; 0.800  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[3]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.106      ;
; 0.801  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[5]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.107      ;
; 0.801  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[2]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.107      ;
; 0.802  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[0]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.108      ;
; 0.804  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[4]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.110      ;
; 0.805  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[6]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.111      ;
; 0.805  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[1]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.111      ;
; 0.909  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|seg_sel[2]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.215      ;
; 0.963  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|state.S3                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.269      ;
; 1.091  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[2]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.397      ;
; 1.172  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[6]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.478      ;
; 1.184  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[5]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.490      ;
; 1.212  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[1]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.518      ;
; 1.214  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|state.S2                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.520      ;
; 1.215  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|seg_sel[3]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.521      ;
; 1.215  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|seg_sel[1]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.521      ;
; 1.220  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[0]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.526      ;
; 1.222  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[4]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.528      ;
; 1.227  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[3]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.533      ;
; 1.233  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|state.00                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.539      ;
; 1.356  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[2]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.662      ;
; 1.390  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[6]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.696      ;
; 1.391  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[1]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.697      ;
; 1.392  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[5]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.698      ;
; 1.392  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[0]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.698      ;
; 1.460  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|counter[1]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.280     ; 1.486      ;
; 1.505  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[4]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.811      ;
; 1.507  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[3]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.813      ;
; 1.543  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setTwo                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.849      ;
; 1.547  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[4]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.853      ;
; 1.552  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setZero                                                                                             ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.858      ;
; 1.595  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[6]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.901      ;
; 1.597  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[1]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.903      ;
; 1.602  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[3]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.908      ;
; 1.603  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[5]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.909      ;
; 1.604  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[2]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.910      ;
; 1.605  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[0]                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.911      ;
; 1.633  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|counter[1]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.280     ; 1.659      ;
; 1.641  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setZero                                                                                             ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.947      ;
; 1.646  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.952      ;
; 1.651  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setOne                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 1.957      ;
; 1.670  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0] ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.073     ; 1.903      ;
; 1.722  ; instrconunit:inst1|PC[3]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.379      ;
; 1.734  ; instrconunit:inst1|PC[5]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.391      ;
; 1.734  ; instrconunit:inst1|PC[4]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.391      ;
; 1.736  ; instrconunit:inst1|PC[1]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.393      ;
; 1.770  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|counter[1]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.076      ;
; 1.775  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setOne                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.081      ;
; 1.796  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|counter[1]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.280     ; 1.822      ;
; 1.901  ; instrconunit:inst1|PC[3]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 1.819      ;
; 1.902  ; instrconunit:inst1|PC[1]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 1.820      ;
; 1.903  ; instrconunit:inst1|PC[5]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 1.821      ;
; 1.909  ; instrconunit:inst1|PC[4]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 1.827      ;
; 1.912  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setOne                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.280      ; 2.498      ;
; 1.914  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setTwo                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.280      ; 2.500      ;
; 1.944  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setOne                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.250      ;
; 1.964  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setTwo                                                                                              ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.270      ;
; 2.092  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.092      ; 2.451      ;
; 2.093  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.093      ; 2.453      ;
; 2.110  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.090      ; 2.467      ;
; 2.111  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.093      ; 2.471      ;
; 2.111  ; instrconunit:inst1|PC[6]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.768      ;
; 2.113  ; instrconunit:inst1|PC[7]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.770      ;
; 2.113  ; instrconunit:inst1|PC[0]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.770      ;
; 2.115  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.093      ; 2.475      ;
; 2.115  ; instrconunit:inst1|PC[2]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; -0.110     ; 1.772      ;
; 2.126  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setZero                                                                                             ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.280      ; 2.712      ;
; 2.130  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.090      ; 2.487      ;
; 2.131  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.090      ; 2.488      ;
; 2.134  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.440      ;
; 2.140  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 2.446      ;
; 2.272  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.280      ; 2.858      ;
; 2.279  ; instrconunit:inst1|PC[6]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 2.197      ;
; 2.284  ; instrconunit:inst1|PC[0]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 2.202      ;
; 2.291  ; instrconunit:inst1|PC[2]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 2.209      ;
; 2.292  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2] ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.073     ; 2.525      ;
; 2.299  ; instrconunit:inst1|PC[7]                                                                 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7  ; waitAclock:inst22|clk_out    ; clk_div:inst15|clk_out ; -0.500       ; 0.151      ; 2.217      ;
; 2.309  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6] ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.071     ; 2.544      ;
; 2.314  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4] ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.073     ; 2.547      ;
; 2.324  ; myALU:inst|carry_out                                                                     ; Flag:inst6|Flagout[1]                                                                                                 ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -1.192     ; 1.438      ;
; 2.330  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7] ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.077     ; 2.559      ;
; 2.485  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|out[3]                                                                                                ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 2.786      ;
; 2.486  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|out[1]                                                                                                ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 2.787      ;
; 2.487  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|out[0]                                                                                                ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 2.788      ;
; 2.492  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|out[2]                                                                                                ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 2.793      ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'waitAclock:inst22|counter[0]'                                                                                                              ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                   ; Launch Clock           ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; -1.197 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 0.000        ; 1.842      ; 0.949      ;
; -0.697 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; -0.500       ; 1.842      ; 0.949      ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.593 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 6.132      ; 5.799      ;
; -0.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 6.132      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.217  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.799      ;
; 2.783  ; myALU:inst|RESULT[2]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.978      ; 4.261      ;
; 2.948  ; myALU:inst|RESULT[0]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.758      ; 4.206      ;
; 3.077  ; myALU:inst|RESULT[3]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.928      ; 4.505      ;
; 3.115  ; myALU:inst|RESULT[7]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.780      ; 4.395      ;
; 3.258  ; myALU:inst|RESULT[4]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.927      ; 4.685      ;
; 3.306  ; myALU:inst|RESULT[1]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.936      ; 4.742      ;
; 3.349  ; myALU:inst|RESULT[5]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.783      ; 4.632      ;
; 3.398  ; myALU:inst|RESULT[6]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.759      ; 4.657      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'waitAclock:inst22|clk_out'                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 1.758 ; instrconunit:inst1|PC[7]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.064      ;
; 1.908 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.214      ;
; 1.957 ; instrconunit:inst1|PC[6]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.263      ;
; 2.265 ; instrconunit:inst1|PC[6]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.571      ;
; 2.352 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.658      ;
; 2.425 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.731      ;
; 2.493 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.799      ;
; 2.498 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[0] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.804      ;
; 2.544 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.850      ;
; 2.566 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.872      ;
; 2.626 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.932      ;
; 2.652 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.958      ;
; 2.690 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.996      ;
; 2.693 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 2.999      ;
; 2.776 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.082      ;
; 2.779 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.085      ;
; 2.796 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.102      ;
; 2.838 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.144      ;
; 2.864 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.170      ;
; 2.877 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.183      ;
; 2.898 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.204      ;
; 2.907 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.213      ;
; 2.924 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.230      ;
; 3.063 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.369      ;
; 3.099 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.405      ;
; 3.112 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.418      ;
; 3.121 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.427      ;
; 3.134 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.440      ;
; 3.181 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.487      ;
; 3.190 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.496      ;
; 3.194 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.500      ;
; 3.207 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.513      ;
; 3.220 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.526      ;
; 3.335 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.641      ;
; 3.618 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.924      ;
; 3.631 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 3.937      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.146 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.801      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.151 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.806      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.153 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.808      ;
; 6.188 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[7] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 2.980      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.328 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 5.983      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.346 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.001      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.362 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.017      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.465 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.120      ;
; 6.552 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[6] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 3.344      ;
; 6.634 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[2] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 3.426      ;
; 6.656 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[0] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 3.448      ;
; 6.664 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[1] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 3.456      ;
; 6.713 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[3] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -3.014     ; 3.505      ;
; 6.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.376      ;
; 6.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.151     ; 6.376      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -4.316 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 3.124      ; 6.858      ;
; -2.006 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 5.674      ; 6.858      ;
; -1.506 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 5.674      ; 6.858      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.515 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 6.132      ; 5.877      ;
; -0.015 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 6.132      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
; 2.295  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 3.582      ; 5.877      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_div:inst15|clk_out'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                              ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                              ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; Flag:inst6|Flagout[1]                                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; Flag:inst6|Flagout[1]                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLK   ; Rise       ; CLK                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[0] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[0] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[1] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[1] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[2] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[2] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[3] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[3] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[4] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[4] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[5] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[5] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[6] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[6] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[7] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[7] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|clk_out     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|clk_out     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|clk_out|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|clk_out|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[2]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'waitAclock:inst22|clk_out'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[0]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[0]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[1]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[1]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[2]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[2]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[3]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[3]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[4]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[4]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[5]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[5]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[6]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[6]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[7]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[7]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.042 ; 0.042        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Fall       ; ctrlunit:inst3|branch                                                    ;
; 0.042 ; 0.042        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Fall       ; ctrlunit:inst3|branch                                                    ;
; 0.042 ; 0.042        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|branch|dataa                                                       ;
; 0.042 ; 0.042        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|branch|dataa                                                       ;
; 0.042 ; 0.042        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|combout                                                     ;
; 0.042 ; 0.042        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|dataa                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|dataa                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datab                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datab                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datac                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datac                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datad                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ctrlunit:inst3|ALUC[0]'                                                                          ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst3|ALUC[0]|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst3|ALUC[0]|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[3]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[3]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[4]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[4]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[5]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[5]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[6]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[6]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|RESULT[7]~6|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|RESULT[7]~6|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out~2|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out~2|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|carry_out~2|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|carry_out~2|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[1]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[1]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[2]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[2]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[3]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[3]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[4]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[4]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[5]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[5]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[6]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[6]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[7]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[7]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|carry_out             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|carry_out             ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'waitAclock:inst22|counter[0]'                                                                   ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out~0|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out~0|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; inst22|clk_out~0|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; inst22|clk_out~0|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; inst22|counter[0]|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; inst22|counter[0]|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; waitAclock:inst22|clk_out ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; waitAclock:inst22|clk_out ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; RST       ; CLK                       ; 9.042 ; 9.042 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; 6.454 ; 6.454 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; 5.626 ; 5.626 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; RST       ; CLK                       ; -5.482 ; -5.482 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; -6.188 ; -6.188 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; -5.002 ; -5.002 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+------------------------+---------+---------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise    ; Fall    ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+---------+---------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 8.844   ; 8.844   ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 8.621   ; 8.621   ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 8.521   ; 8.521   ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 7.708   ; 7.708   ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 8.177   ; 8.177   ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 7.831   ; 7.831   ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 8.417   ; 8.417   ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 8.844   ; 8.844   ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 8.508   ; 8.508   ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 8.937   ; 8.937   ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 8.937   ; 8.937   ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 7.904   ; 7.904   ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 8.545   ; 8.545   ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 8.211   ; 8.211   ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 8.309   ; 8.309   ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 8.622   ; 8.622   ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 8.116   ; 8.116   ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 8.507   ; 8.507   ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 161.979 ; 161.979 ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 8.927   ; 8.927   ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 161.482 ; 161.482 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 161.197 ; 161.197 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 161.979 ; 161.979 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 160.143 ; 160.143 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 160.143 ; 160.143 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 157.474 ; 157.474 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 154.292 ; 154.292 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 151.303 ; 151.303 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 107.998 ; 107.998 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 107.998 ; 107.998 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 103.661 ; 103.661 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 98.030  ; 98.030  ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 94.379  ; 94.379  ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 43.350  ; 43.350  ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 43.350  ; 43.350  ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 39.591  ; 39.591  ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 33.833  ; 33.833  ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 28.941  ; 28.941  ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 9.953   ; 9.953   ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 11.419  ; 11.419  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 9.972   ; 9.972   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 9.970   ; 9.970   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 9.966   ; 9.966   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 9.908   ; 9.908   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 10.770  ; 10.770  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 11.419  ; 11.419  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 11.273  ; 11.273  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 10.997  ; 10.997  ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 11.429  ; 11.429  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 10.629  ; 10.629  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 9.980   ; 9.980   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 9.946   ; 9.946   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 9.928   ; 9.928   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 10.814  ; 10.814  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 11.429  ; 11.429  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 10.285  ; 10.285  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 10.997  ; 10.997  ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 8.006   ; 8.006   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 8.006   ; 8.006   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 7.649   ; 7.649   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 7.399   ; 7.399   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 7.663   ; 7.663   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 7.642   ; 7.642   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 8.000   ; 8.000   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 7.260   ; 7.260   ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 10.606  ; 10.606  ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 10.031  ; 10.031  ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 9.706   ; 9.706   ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 9.709   ; 9.709   ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 9.893   ; 9.893   ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 10.102  ; 10.102  ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 10.606  ; 10.606  ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 10.488  ; 10.488  ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 10.412  ; 10.412  ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 7.257   ; 7.257   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 7.257   ; 7.257   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 7.201   ; 7.201   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 7.205   ; 7.205   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 7.203   ; 7.203   ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 16.238  ; 16.238  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 15.188  ; 15.188  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 14.853  ; 14.853  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 14.931  ; 14.931  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 14.837  ; 14.837  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 15.724  ; 15.724  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 14.964  ; 14.964  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 16.238  ; 16.238  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 14.523  ; 14.523  ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 15.845  ; 15.845  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 15.845  ; 15.845  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 14.863  ; 14.863  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 14.911  ; 14.911  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 14.857  ; 14.857  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 15.768  ; 15.768  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 14.974  ; 14.974  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 15.250  ; 15.250  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 14.523  ; 14.523  ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 11.622  ; 11.622  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 11.142  ; 11.142  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 11.622  ; 11.622  ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 11.594  ; 11.594  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 11.548  ; 11.548  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 11.594  ; 11.594  ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 15.453  ; 15.453  ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 15.247  ; 15.247  ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 14.589  ; 14.589  ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 14.674  ; 14.674  ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 14.822  ; 14.822  ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 15.056  ; 15.056  ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 14.151  ; 14.151  ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 15.453  ; 15.453  ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 13.938  ; 13.938  ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+---------+---------+------------+------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+--------------+------------------------+--------+--------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+--------+--------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 7.708  ; 7.708  ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 8.621  ; 8.621  ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 8.521  ; 8.521  ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 7.708  ; 7.708  ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 8.177  ; 8.177  ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 7.831  ; 7.831  ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 8.417  ; 8.417  ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 8.844  ; 8.844  ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 8.508  ; 8.508  ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 7.904  ; 7.904  ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 8.937  ; 8.937  ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 7.904  ; 7.904  ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 8.545  ; 8.545  ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 8.211  ; 8.211  ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 8.309  ; 8.309  ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 8.622  ; 8.622  ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 8.116  ; 8.116  ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 8.507  ; 8.507  ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 8.927  ; 8.927  ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 8.927  ; 8.927  ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 13.221 ; 13.221 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 13.161 ; 13.161 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 14.403 ; 14.403 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 14.370 ; 14.370 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 14.370 ; 14.370 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 15.788 ; 15.788 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 16.487 ; 16.487 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 16.746 ; 16.746 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 14.130 ; 14.130 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 14.130 ; 14.130 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 17.102 ; 17.102 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 16.082 ; 16.082 ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 15.595 ; 15.595 ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 13.223 ; 13.223 ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 15.866 ; 15.866 ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 16.041 ; 16.041 ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 14.493 ; 14.493 ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 13.223 ; 13.223 ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 9.163  ; 9.163  ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 8.816  ; 8.816  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 8.837  ; 8.837  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 8.816  ; 8.816  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 8.823  ; 8.823  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 9.466  ; 9.466  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 9.627  ; 9.627  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 9.572  ; 9.572  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 9.761  ; 9.761  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 9.134  ; 9.134  ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 8.773  ; 8.773  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 9.494  ; 9.494  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 8.826  ; 8.826  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 8.803  ; 8.803  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 9.486  ; 9.486  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 9.671  ; 9.671  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 9.582  ; 9.582  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 8.773  ; 8.773  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 9.134  ; 9.134  ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 7.260  ; 7.260  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 8.006  ; 8.006  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 7.649  ; 7.649  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 7.399  ; 7.399  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 7.663  ; 7.663  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 7.642  ; 7.642  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 8.000  ; 8.000  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 7.260  ; 7.260  ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 8.549  ; 8.549  ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 8.896  ; 8.896  ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 8.552  ; 8.552  ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 8.566  ; 8.566  ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 9.451  ; 9.451  ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 8.959  ; 8.959  ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 8.759  ; 8.759  ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 8.976  ; 8.976  ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 8.549  ; 8.549  ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 7.201  ; 7.201  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 7.257  ; 7.257  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 7.201  ; 7.201  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 7.205  ; 7.205  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 7.203  ; 7.203  ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 13.648 ; 13.648 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 14.819 ; 14.819 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 14.283 ; 14.283 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 14.804 ; 14.804 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 13.648 ; 13.648 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 15.608 ; 15.608 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 14.393 ; 14.393 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 14.902 ; 14.902 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 13.958 ; 13.958 ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 13.668 ; 13.668 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 15.476 ; 15.476 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 14.293 ; 14.293 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 14.784 ; 14.784 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 13.668 ; 13.668 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 15.652 ; 15.652 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 14.403 ; 14.403 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 13.914 ; 13.914 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 13.958 ; 13.958 ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 11.142 ; 11.142 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 11.142 ; 11.142 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 11.622 ; 11.622 ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 11.548 ; 11.548 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 11.548 ; 11.548 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 11.594 ; 11.594 ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 12.671 ; 12.671 ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 13.615 ; 13.615 ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 12.671 ; 12.671 ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 12.795 ; 12.795 ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 12.672 ; 12.672 ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 13.184 ; 13.184 ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 13.580 ; 13.580 ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 13.293 ; 13.293 ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 12.874 ; 12.874 ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Output Enable Times                                                                      ;
+-----------+------------------------+--------+------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 12.066 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 12.875 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 12.469 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 12.479 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 12.459 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 13.277 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 12.066 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 12.472 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 12.076 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 10.991 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 11.773 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 11.793 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 11.427 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 11.793 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 11.793 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 10.991 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 11.346 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 10.991 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+--------+------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                              ;
+-----------+------------------------+--------+------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 11.151 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 11.960 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 11.554 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 11.564 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 11.544 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 12.362 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 11.151 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 11.557 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 11.161 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 10.376 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 11.158 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 11.178 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 10.812 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 11.178 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 11.178 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 10.376 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 10.731 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 10.376 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+--------+------+------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; Data Port ; Clock Port             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 12.066    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 12.875    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 12.469    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 12.479    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 12.459    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 13.277    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 12.066    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 12.472    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 12.076    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 10.991    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 11.773    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 11.793    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 11.427    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 11.793    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 11.793    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 10.991    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 11.346    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 10.991    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-----------+-----------+------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; Data Port ; Clock Port             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 11.151    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 11.960    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 11.554    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 11.564    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 11.544    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 12.362    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 11.151    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 11.557    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 11.161    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 10.376    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 11.158    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 11.178    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 10.812    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 11.178    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 11.178    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 10.376    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 10.731    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 10.376    ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-----------+-----------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; clk_div:inst15|clk_out                                                                                                ; -47.752 ; -329.998      ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; -5.361  ; -46.077       ;
; waitAclock:inst22|clk_out                                                                                             ; -3.229  ; -24.404       ;
; CLK                                                                                                                   ; -3.056  ; -47.299       ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.742  ; -0.742        ;
; waitAclock:inst22|counter[0]                                                                                          ; 0.488   ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -1.413 ; -1.413        ;
; clk_div:inst15|clk_out                                                                                                ; -0.841 ; -3.729        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; -0.630 ; -3.958        ;
; waitAclock:inst22|counter[0]                                                                                          ; -0.377 ; -0.377        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.155 ; -0.155        ;
; waitAclock:inst22|clk_out                                                                                             ; 0.532  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.793 ; -0.793        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.140 ; -0.140        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; clk_div:inst15|clk_out                                                                                                ; -2.000 ; -234.536      ;
; CLK                                                                                                                   ; -1.380 ; -36.380       ;
; waitAclock:inst22|clk_out                                                                                             ; -0.500 ; -8.000        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.364  ; 0.000         ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; 0.500  ; 0.000         ;
; waitAclock:inst22|counter[0]                                                                                          ; 0.500  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_div:inst15|clk_out'                                                                                                                                                                                                                                                   ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                                                          ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -47.752 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 48.567     ;
; -47.722 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 48.537     ;
; -47.678 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 48.493     ;
; -47.624 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.213     ; 48.443     ;
; -47.585 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.405     ;
; -47.543 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.363     ;
; -47.520 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.340     ;
; -47.491 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.307     ;
; -47.477 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.297     ;
; -47.468 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 48.282     ;
; -47.466 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.282     ;
; -47.461 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.277     ;
; -47.446 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.266     ;
; -47.436 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.252     ;
; -47.417 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.233     ;
; -47.415 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.235     ;
; -47.409 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 48.223     ;
; -47.392 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.216     ; 48.208     ;
; -47.363 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.183     ;
; -47.338 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.158     ;
; -47.335 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 48.155     ;
; -47.324 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.145     ;
; -47.310 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 48.124     ;
; -47.299 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.120     ;
; -47.282 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.103     ;
; -47.259 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.080     ;
; -47.257 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.078     ;
; -47.234 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.055     ;
; -47.216 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.037     ;
; -47.207 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 48.022     ;
; -47.201 ; IO_hold:inst19|data_inH[0]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 48.016     ;
; -47.191 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.012     ;
; -47.185 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 48.006     ;
; -47.182 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.997     ;
; -47.172 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.986     ;
; -47.171 ; IO_hold:inst19|data_inH[1]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.986     ;
; -47.160 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 47.981     ;
; -47.154 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 47.975     ;
; -47.148 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.963     ;
; -47.129 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 47.950     ;
; -47.127 ; IO_hold:inst19|data_inH[2]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.942     ;
; -47.123 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.938     ;
; -47.074 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 47.895     ;
; -47.073 ; IO_hold:inst19|data_inL[6]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.213     ; 47.892     ;
; -47.049 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.864     ;
; -47.049 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.211     ; 47.870     ;
; -47.034 ; IO_hold:inst19|data_inL[0]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.854     ;
; -47.024 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.839     ;
; -46.992 ; IO_hold:inst19|data_inL[1]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.812     ;
; -46.982 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[3]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.796     ;
; -46.969 ; IO_hold:inst19|data_inL[2]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.789     ;
; -46.926 ; IO_hold:inst19|data_inL[3]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.746     ;
; -46.917 ; IO_hold:inst19|data_inH[3]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.731     ;
; -46.911 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.726     ;
; -46.895 ; IO_hold:inst19|data_inL[4]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.715     ;
; -46.886 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.701     ;
; -46.864 ; IO_hold:inst19|data_inL[5]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.684     ;
; -46.858 ; IO_hold:inst19|data_inH[4]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.672     ;
; -46.784 ; IO_hold:inst19|data_inL[7]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.212     ; 47.604     ;
; -46.759 ; IO_hold:inst19|data_inH[5]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.573     ;
; -46.721 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[1]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.536     ;
; -46.696 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[2]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.217     ; 47.511     ;
; -46.621 ; IO_hold:inst19|data_inH[6]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.435     ;
; -46.431 ; IO_hold:inst19|data_inH[7]                                                                                           ; NixieScan:inst8|out[0]                                           ; CLK                    ; clk_div:inst15|clk_out ; 1.000        ; -0.218     ; 47.245     ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.076  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.065     ; 3.543      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
; -3.067  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; clk_div:inst15|clk_out ; clk_div:inst15|clk_out ; 0.500        ; -0.063     ; 3.536      ;
+---------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ctrlunit:inst3|ALUC[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node              ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.361 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.306      ; 5.770      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.347 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.292      ; 5.750      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.249 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.295      ; 5.642      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.164 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.565      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.081 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; -0.162     ; 5.027      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.044 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.254      ; 5.439      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -5.010 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.312      ; 5.418      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.985 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.229      ; 5.370      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -4.836 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.500        ; 0.257      ; 5.249      ;
; -2.471 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.368      ; 3.442      ;
; -2.457 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.354      ; 3.422      ;
; -2.451 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.365      ; 3.419      ;
; -2.443 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.368      ; 3.414      ;
; -2.439 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.354      ; 3.391      ;
; -2.439 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.369      ; 3.411      ;
; -2.433 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.369      ; 3.405      ;
; -2.429 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.354      ; 3.394      ;
; -2.425 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.355      ; 3.391      ;
; -2.421 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                     ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; -0.097     ; 2.932      ;
; -2.419 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.355      ; 3.385      ;
; -2.387 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.369      ; 3.359      ;
; -2.376 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6]                                                     ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; -0.103     ; 2.881      ;
; -2.374 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.371      ; 3.348      ;
; -2.373 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.355      ; 3.339      ;
; -2.370 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.368      ; 3.341      ;
; -2.365 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                     ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; -0.097     ; 2.876      ;
; -2.362 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.360      ; 3.320      ;
; -2.359 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.357      ; 3.314      ;
; -2.356 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; -0.103     ; 2.861      ;
; -2.356 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.354      ; 3.321      ;
; -2.355 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.368      ; 3.326      ;
; -2.341 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.354      ; 3.306      ;
; -2.333 ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.365      ; 3.301      ;
; -2.331 ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.357      ; 3.286      ;
; -2.327 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                     ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.358      ; 3.283      ;
; -2.326 ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.371      ; 3.300      ;
; -2.322 ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                     ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 1.000        ; 0.369      ; 3.294      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'waitAclock:inst22|clk_out'                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.229 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[5] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.665      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.125 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.562      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.110 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.547      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.093 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.529      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -3.062 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.498      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.987 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.095     ; 3.424      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.966 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.402      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.832 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; 0.500        ; -0.096     ; 3.268      ;
; -2.410 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[5] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.392     ; 1.550      ;
; -2.306 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[6] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.391     ; 1.447      ;
; -2.291 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[7] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.391     ; 1.432      ;
; -2.274 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[4] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.392     ; 1.414      ;
; -2.243 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[3] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.392     ; 1.383      ;
; -2.168 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[2] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.391     ; 1.309      ;
; -2.147 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[1] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.392     ; 1.287      ;
; -2.013 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[0] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; 0.500        ; -1.392     ; 1.153      ;
; -0.248 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.280      ;
; -0.228 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.260      ;
; -0.144 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.177      ;
; -0.129 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.162      ;
; -0.124 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.157      ;
; -0.112 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.144      ;
; -0.109 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.142      ;
; -0.106 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.138      ;
; -0.092 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.124      ;
; -0.081 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.113      ;
; -0.061 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.093      ;
; -0.052 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.084      ;
; -0.044 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; -0.001     ; 1.075      ;
; -0.006 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.039      ;
; -0.002 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.035      ;
; 0.013  ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.020      ;
; 0.014  ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 1.019      ;
; 0.015  ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.017      ;
; 0.030  ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 1.002      ;
; 0.052  ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 0.981      ;
; 0.059  ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 0.974      ;
; 0.060  ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 0.972      ;
; 0.060  ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 0.972      ;
; 0.067  ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 0.966      ;
; 0.074  ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.001      ; 0.959      ;
; 0.075  ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; 0.000      ; 0.957      ;
; 0.092  ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; -0.001     ; 0.939      ;
; 0.123  ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 1.000        ; -0.001     ; 0.908      ;
+--------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.056 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.154      ; 3.742      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -3.038 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[6] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.729      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.866 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.556      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.813 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.503      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.788 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.158      ; 3.478      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.780 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.465      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.721 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.406      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.689 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.380      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.683 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.368      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.676 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.361      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.672 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.363      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.661 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.153      ; 3.346      ;
; -2.582 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.273      ;
; -2.582 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.273      ;
; -2.582 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.273      ;
; -2.582 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.500        ; 0.159      ; 3.273      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.742 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.808      ;
; -0.548 ; myALU:inst|RESULT[6]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.854      ; 1.434      ;
; -0.540 ; myALU:inst|RESULT[1]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.903      ; 1.475      ;
; -0.508 ; myALU:inst|RESULT[4]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.906      ; 1.446      ;
; -0.497 ; myALU:inst|RESULT[5]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.868      ; 1.397      ;
; -0.469 ; myALU:inst|RESULT[7]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.865      ; 1.366      ;
; -0.429 ; myALU:inst|RESULT[3]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.906      ; 1.367      ;
; -0.357 ; myALU:inst|RESULT[0]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.848      ; 1.237      ;
; -0.333 ; myALU:inst|RESULT[2]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 0.931      ; 1.296      ;
; -0.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 2.486      ; 2.808      ;
; 0.332  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 2.486      ; 2.808      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'waitAclock:inst22|counter[0]'                                                                                                            ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                   ; Launch Clock           ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; 0.488 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 0.500        ; 0.587      ; 0.351      ;
; 0.988 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 1.000        ; 0.587      ; 0.351      ;
+-------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                 ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                    ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+
; -1.413 ; clk_div:inst15|clk_out                                           ; clk_div:inst15|clk_out     ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 1.487      ; 0.367      ;
; -0.913 ; clk_div:inst15|clk_out                                           ; clk_div:inst15|clk_out     ; clk_div:inst15|clk_out ; CLK         ; -0.500       ; 1.487      ; 0.367      ;
; 0.328  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.480      ;
; 0.330  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.482      ;
; 0.363  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clk_div:inst15|counter[7]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.375  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[1]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.531      ;
; 0.385  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.538      ;
; 0.472  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.215      ; 0.839      ;
; 0.475  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.216      ; 0.843      ;
; 0.481  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.222      ; 0.855      ;
; 0.489  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; IO_hold:inst19|data_inL[0] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.216      ; 0.857      ;
; 0.498  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.650      ;
; 0.501  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.667      ;
; 0.501  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.667      ;
; 0.501  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; clk_div:inst15|counter[6]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.655      ;
; 0.507  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.659      ;
; 0.511  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.663      ;
; 0.513  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.216      ; 0.881      ;
; 0.516  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.516  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.670      ;
; 0.525  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.677      ;
; 0.527  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[9]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.679      ;
; 0.528  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.680      ;
; 0.533  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.685      ;
; 0.537  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.698      ;
; 0.551  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; clk_div:inst15|counter[5]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.705      ;
; 0.560  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[1]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.568  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|clk_out     ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.736      ;
; 0.571  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; clk_div:inst15|counter[16]                                       ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.738      ;
; 0.572  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.724      ;
; 0.575  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; IO_hold:inst19|data_inH[0] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.221      ; 0.948      ;
; 0.577  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.729      ;
; 0.580  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; IO_hold:inst19|data_inH[2] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.221      ; 0.953      ;
; 0.581  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.750      ;
; 0.584  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.750      ;
; 0.585  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.751      ;
; 0.586  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.738      ;
; 0.586  ; clk_div:inst15|counter[17]                                       ; clk_div:inst15|clk_out     ; CLK                    ; CLK         ; 0.000        ; 0.014      ; 0.752      ;
; 0.587  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; IO_hold:inst19|data_inL[5] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.212      ; 0.951      ;
; 0.588  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.740      ;
; 0.590  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; IO_hold:inst19|data_inL[7] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.212      ; 0.954      ;
; 0.595  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.747      ;
; 0.595  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; IO_hold:inst19|data_inH[5] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.218      ; 0.965      ;
; 0.596  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[2]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.748      ;
; 0.603  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; IO_hold:inst19|data_inH[7] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.218      ; 0.975      ;
; 0.606  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.758      ;
; 0.608  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[0]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; IO_hold:inst19|data_inH[1] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.220      ; 0.981      ;
; 0.609  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; IO_hold:inst19|data_inL[3] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.217      ; 0.978      ;
; 0.610  ; clk_div:inst15|counter[15]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.762      ;
; 0.612  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.764      ;
; 0.620  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; IO_hold:inst19|data_inH[3] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.223      ; 0.995      ;
; 0.621  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[5]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.773      ;
; 0.621  ; clk_div:inst15|counter[12]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.773      ;
; 0.623  ; clk_div:inst15|counter[3]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.775      ;
; 0.631  ; clk_div:inst15|counter[0]                                        ; clk_div:inst15|counter[3]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.783      ;
; 0.635  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inL[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.216      ; 1.003      ;
; 0.636  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1] ; IO_hold:inst19|data_inL[1] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.215      ; 1.003      ;
; 0.638  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[15] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.790      ;
; 0.639  ; clk_div:inst15|counter[13]                                       ; clk_div:inst15|counter[13] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.791      ;
; 0.639  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 0.777      ;
; 0.641  ; clk_div:inst15|counter[2]                                        ; clk_div:inst15|counter[7]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; IO_hold:inst19|data_inH[4] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.222      ; 1.015      ;
; 0.642  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[14] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.794      ;
; 0.645  ; clk_div:inst15|counter[14]                                       ; clk_div:inst15|counter[17] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; clk_div:inst15|counter[11]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.799      ;
; 0.656  ; clk_div:inst15|counter[1]                                        ; clk_div:inst15|counter[6]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.808      ;
; 0.663  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[8]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.815      ;
; 0.667  ; clk_div:inst15|counter[4]                                        ; clk_div:inst15|counter[4]  ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.819      ;
; 0.670  ; clk_div:inst15|counter[9]                                        ; clk_div:inst15|counter[10] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.822      ;
; 0.672  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; IO_hold:inst19|data_inL[2] ; clk_div:inst15|clk_out ; CLK         ; 0.000        ; 0.216      ; 1.040      ;
; 0.673  ; clk_div:inst15|counter[10]                                       ; clk_div:inst15|counter[16] ; CLK                    ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.674  ; clk_div:inst15|counter[8]                                        ; clk_div:inst15|counter[12] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 0.812      ;
; 0.674  ; clk_div:inst15|counter[7]                                        ; clk_div:inst15|counter[11] ; CLK                    ; CLK         ; 0.000        ; -0.014     ; 0.812      ;
+--------+------------------------------------------------------------------+----------------------------+------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_div:inst15|clk_out'                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                                           ; Launch Clock                 ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+
; -0.841 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[0]                                                                                      ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 1.262      ; 0.714      ;
; -0.837 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setOne                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 1.262      ; 0.718      ;
; -0.769 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setTwo                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 1.262      ; 0.786      ;
; -0.746 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setZero                                                                                         ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 1.262      ; 0.809      ;
; -0.536 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[1]                                                                                      ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; 0.000        ; 0.891      ; 0.648      ;
; -0.341 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[0]                                                                                      ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 1.262      ; 0.714      ;
; -0.337 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setOne                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 1.262      ; 0.718      ;
; -0.269 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setTwo                                                                                          ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 1.262      ; 0.786      ;
; -0.246 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|setZero                                                                                         ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 1.262      ; 0.809      ;
; -0.036 ; waitAclock:inst22|counter[0]                                                             ; waitAclock:inst22|counter[1]                                                                                      ; waitAclock:inst22|counter[0] ; clk_div:inst15|clk_out ; -0.500       ; 0.891      ; 0.648      ;
; 0.207  ; myALU:inst|carry_out                                                                     ; Flag:inst6|Flagout[1]                                                                                             ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; 0.090      ; 0.449      ;
; 0.215  ; Flag:inst6|Flagout[1]                                                                    ; Flag:inst6|Flagout[1]                                                                                             ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setZero                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setTwo                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.264  ; NixieScan:inst8|state.00                                                                 ; NixieScan:inst8|state.S1                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.416      ;
; 0.264  ; NixieScan:inst8|state.00                                                                 ; NixieScan:inst8|seg_sel[0]                                                                                        ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.416      ;
; 0.265  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[3]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.417      ;
; 0.266  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[5]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.418      ;
; 0.266  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[2]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.418      ;
; 0.267  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[0]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.419      ;
; 0.268  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[4]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.420      ;
; 0.269  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[1]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.421      ;
; 0.270  ; NixieScan:inst8|out[1]                                                                   ; Translator:inst13|data_out[6]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.422      ;
; 0.284  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setOne                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.371      ; 0.807      ;
; 0.302  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setTwo                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.371      ; 0.825      ;
; 0.312  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|state.S3                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.464      ;
; 0.329  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|seg_sel[2]                                                                                        ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.481      ;
; 0.357  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|setZero                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.371      ; 0.880      ;
; 0.377  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|state.00                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.529      ;
; 0.386  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[4]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.538      ;
; 0.386  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[6]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.538      ;
; 0.389  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[1]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.541      ;
; 0.392  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[5]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.544      ;
; 0.392  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[2]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.544      ;
; 0.394  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[3]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.546      ;
; 0.398  ; NixieScan:inst8|out[2]                                                                   ; Translator:inst13|data_out[0]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.550      ;
; 0.413  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|state.S2                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.565      ;
; 0.414  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|seg_sel[3]                                                                                        ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.566      ;
; 0.414  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|seg_sel[1]                                                                                        ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.566      ;
; 0.430  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|counter[0]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.371      ; 0.953      ;
; 0.467  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setZero                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.619      ;
; 0.477  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[4]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.630      ;
; 0.478  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[1]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.631      ;
; 0.478  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[6]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.631      ;
; 0.479  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[3]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.632      ;
; 0.480  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[5]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.633      ;
; 0.481  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[2]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.634      ;
; 0.481  ; NixieScan:inst8|out[3]                                                                   ; Translator:inst13|data_out[0]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.634      ;
; 0.482  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setTwo                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.634      ;
; 0.493  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[6]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.646      ;
; 0.494  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[1]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.647      ;
; 0.498  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[4]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.651      ;
; 0.499  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|counter[0]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.502  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[5]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.655      ;
; 0.503  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[2]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.656      ;
; 0.503  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setOne                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.655      ;
; 0.504  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[3]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.657      ;
; 0.504  ; NixieScan:inst8|out[0]                                                                   ; Translator:inst13|data_out[0]                                                                                     ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.001      ; 0.657      ;
; 0.521  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setZero                                                                                         ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.673      ;
; 0.533  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0] ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.038     ; 0.647      ;
; 0.540  ; waitAclock:inst22|counter[1]                                                             ; waitAclock:inst22|counter[1]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|setOne                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.693      ;
; 0.617  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|setTwo                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.769      ;
; 0.626  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|setOne                                                                                          ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.778      ;
; 0.646  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|counter[0]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.798      ;
; 0.653  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.056      ; 0.847      ;
; 0.654  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.055      ; 0.847      ;
; 0.661  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.056      ; 0.855      ;
; 0.663  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.056      ; 0.857      ;
; 0.665  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.052      ; 0.855      ;
; 0.676  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.052      ; 0.866      ;
; 0.676  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.052      ; 0.866      ;
; 0.685  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|counter[0]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.000      ; 0.837      ;
; 0.707  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4] ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.038     ; 0.821      ;
; 0.720  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7] ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.041     ; 0.831      ;
; 0.726  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6] ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.035     ; 0.843      ;
; 0.750  ; myALU:inst|RESULT[2]                                                                     ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2 ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.235     ; 0.653      ;
; 0.751  ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2] ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.038     ; 0.865      ;
; 0.751  ; waitAclock:inst22|setZero                                                                ; waitAclock:inst22|counter[1]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.371     ; 0.532      ;
; 0.754  ; myALU:inst|RESULT[3]                                                                     ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.319     ; 0.587      ;
; 0.755  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|out[3]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 0.902      ;
; 0.757  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|out[0]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.005     ; 0.904      ;
; 0.758  ; myALU:inst|RESULT[2]                                                                     ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                  ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.294     ; 0.616      ;
; 0.771  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|out[1]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.004     ; 0.919      ;
; 0.774  ; NixieScan:inst8|state.S3                                                                 ; NixieScan:inst8|out[2]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.004     ; 0.922      ;
; 0.775  ; myALU:inst|RESULT[4]                                                                     ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4 ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.260     ; 0.653      ;
; 0.794  ; myALU:inst|RESULT[3]                                                                     ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3 ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.260     ; 0.672      ;
; 0.797  ; waitAclock:inst22|setTwo                                                                 ; waitAclock:inst22|counter[1]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.371     ; 0.578      ;
; 0.800  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.057      ; 0.995      ;
; 0.804  ; myALU:inst|RESULT[2]                                                                     ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                  ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.294     ; 0.662      ;
; 0.812  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.056      ; 1.006      ;
; 0.812  ; NixieScan:inst8|state.S1                                                                 ; NixieScan:inst8|out[1]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.004     ; 0.960      ;
; 0.817  ; myALU:inst|RESULT[2]                                                                     ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                  ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.291     ; 0.678      ;
; 0.818  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.055      ; 1.011      ;
; 0.819  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|out[1]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.004     ; 0.967      ;
; 0.821  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.056      ; 1.015      ;
; 0.822  ; NixieScan:inst8|state.S2                                                                 ; NixieScan:inst8|out[2]                                                                                            ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.004     ; 0.970      ;
; 0.825  ; myALU:inst|RESULT[7]                                                                     ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7 ; ctrlunit:inst3|ALUC[0]       ; clk_div:inst15|clk_out ; 0.000        ; -0.301     ; 0.662      ;
; 0.838  ; waitAclock:inst22|setOne                                                                 ; waitAclock:inst22|counter[1]                                                                                      ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; -0.371     ; 0.619      ;
; 0.840  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[7]                         ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_div:inst15|clk_out       ; clk_div:inst15|clk_out ; 0.000        ; 0.052      ; 1.030      ;
+--------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ctrlunit:inst3|ALUC[0]'                                                                                                                                                   ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node              ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+
; -0.630 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[1] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.583      ; 0.953      ;
; -0.628 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[0] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.638      ; 1.010      ;
; -0.447 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[6] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.632      ; 1.185      ;
; -0.436 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[7] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.621      ; 1.185      ;
; -0.428 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[5] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.618      ; 1.190      ;
; -0.396 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|carry_out ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.164      ; 0.768      ;
; -0.346 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[3] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.580      ; 1.234      ;
; -0.335 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[4] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.580      ; 1.245      ;
; -0.312 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[2] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 1.555      ; 1.243      ;
; -0.130 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[1] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.583      ; 0.953      ;
; -0.128 ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[0] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.638      ; 1.010      ;
; 0.053  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[6] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.632      ; 1.185      ;
; 0.064  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[7] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.621      ; 1.185      ;
; 0.072  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[5] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.618      ; 1.190      ;
; 0.104  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|carry_out ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.164      ; 0.768      ;
; 0.154  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[3] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.580      ; 1.234      ;
; 0.165  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[4] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.580      ; 1.245      ;
; 0.188  ; ctrlunit:inst3|ALUC[0]                                           ; myALU:inst|RESULT[2] ; ctrlunit:inst3|ALUC[0] ; ctrlunit:inst3|ALUC[0] ; -0.500       ; 1.555      ; 1.243      ;
; 1.325  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.384      ; 1.709      ;
; 1.477  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.329      ; 1.806      ;
; 1.593  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.375      ; 1.968      ;
; 1.596  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.375      ; 1.971      ;
; 1.611  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.319      ; 1.930      ;
; 1.612  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.301      ; 1.913      ;
; 1.620  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.326      ; 1.946      ;
; 1.651  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.356      ; 2.007      ;
; 1.654  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.359      ; 2.013      ;
; 1.660  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.364      ; 2.024      ;
; 1.674  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.367      ; 2.041      ;
; 1.686  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.043      ;
; 1.686  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.041      ;
; 1.689  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.049      ;
; 1.689  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.047      ;
; 1.697  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.052      ;
; 1.700  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.058      ;
; 1.704  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.059      ;
; 1.705  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.059      ;
; 1.707  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.061      ;
; 1.707  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.065      ;
; 1.708  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.326      ; 2.034      ;
; 1.710  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.067      ;
; 1.711  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.370      ; 2.081      ;
; 1.715  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.351      ; 2.066      ;
; 1.718  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.072      ;
; 1.722  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.374      ; 2.096      ;
; 1.730  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.084      ;
; 1.746  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.371      ; 2.117      ;
; 1.746  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.115      ;
; 1.747  ; Flag:inst6|Flagout[1]                                            ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.378      ; 2.125      ;
; 1.752  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.112      ;
; 1.754  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.292      ; 2.046      ;
; 1.757  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.126      ;
; 1.764  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.121      ;
; 1.764  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.133      ;
; 1.765  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.120      ;
; 1.767  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.127      ;
; 1.767  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.368      ; 2.135      ;
; 1.768  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.126      ;
; 1.770  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.374      ; 2.144      ;
; 1.775  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.319      ; 2.094      ;
; 1.775  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.365      ; 2.140      ;
; 1.786  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.140      ;
; 1.787  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.365      ; 2.152      ;
; 1.792  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.147      ;
; 1.794  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.320      ; 2.114      ;
; 1.795  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.153      ;
; 1.819  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.318      ; 2.137      ;
; 1.824  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.371      ; 2.195      ;
; 1.825  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.194      ;
; 1.836  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.193      ;
; 1.836  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.193      ;
; 1.839  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.199      ;
; 1.843  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[0] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.371      ; 2.214      ;
; 1.846  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.201      ;
; 1.846  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.292      ; 2.138      ;
; 1.849  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.207      ;
; 1.852  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.221      ;
; 1.862  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.355      ; 2.217      ;
; 1.865  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.358      ; 2.223      ;
; 1.871  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.225      ;
; 1.874  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.231      ;
; 1.879  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.317      ; 2.196      ;
; 1.884  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.244      ;
; 1.886  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.317      ; 2.203      ;
; 1.889  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.246      ;
; 1.889  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[3] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.316      ; 2.205      ;
; 1.892  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.320      ; 2.212      ;
; 1.892  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.360      ; 2.252      ;
; 1.892  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.356      ; 2.248      ;
; 1.893  ; reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component|dffs[6] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.368      ; 2.261      ;
; 1.895  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[3] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.359      ; 2.254      ;
; 1.896  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[5] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.371      ; 2.267      ;
; 1.901  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.291      ; 2.192      ;
; 1.903  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[7] ; myALU:inst|carry_out ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; -0.103     ; 1.800      ;
; 1.903  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[1] ; myALU:inst|RESULT[1] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.320      ; 2.223      ;
; 1.906  ; reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[6] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.369      ; 2.275      ;
; 1.910  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[4] ; myALU:inst|RESULT[4] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.317      ; 2.227      ;
; 1.917  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[5] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.354      ; 2.271      ;
; 1.920  ; reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component|dffs[0] ; myALU:inst|RESULT[2] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.292      ; 2.212      ;
; 1.920  ; reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component|dffs[2] ; myALU:inst|RESULT[7] ; clk_div:inst15|clk_out ; ctrlunit:inst3|ALUC[0] ; 0.000        ; 0.357      ; 2.277      ;
+--------+------------------------------------------------------------------+----------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'waitAclock:inst22|counter[0]'                                                                                                              ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                   ; Launch Clock           ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+
; -0.377 ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; 0.000        ; 0.587      ; 0.351      ;
; 0.123  ; clk_div:inst15|clk_out ; waitAclock:inst22|clk_out ; clk_div:inst15|clk_out ; waitAclock:inst22|counter[0] ; -0.500       ; 0.587      ; 0.351      ;
+--------+------------------------+---------------------------+------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.155 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 2.622      ; 2.589      ;
; 0.345  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 2.622      ; 2.589      ;
; 0.729  ; myALU:inst|RESULT[2]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.067      ; 1.296      ;
; 0.753  ; myALU:inst|RESULT[0]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 0.984      ; 1.237      ;
; 0.825  ; myALU:inst|RESULT[3]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.042      ; 1.367      ;
; 0.865  ; myALU:inst|RESULT[7]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.001      ; 1.366      ;
; 0.893  ; myALU:inst|RESULT[5]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.004      ; 1.397      ;
; 0.904  ; myALU:inst|RESULT[4]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.042      ; 1.446      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.919  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.589      ;
; 0.936  ; myALU:inst|RESULT[1]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 1.039      ; 1.475      ;
; 0.944  ; myALU:inst|RESULT[6]                                                                                                  ; ctrlunit:inst3|branch ; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 0.990      ; 1.434      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'waitAclock:inst22|clk_out'                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                  ; Launch Clock                                                                                                          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+
; 0.532 ; instrconunit:inst1|PC[7]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.684      ;
; 0.579 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.731      ;
; 0.584 ; instrconunit:inst1|PC[6]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.736      ;
; 0.674 ; instrconunit:inst1|PC[6]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.826      ;
; 0.693 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.845      ;
; 0.714 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.866      ;
; 0.733 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[0] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.885      ;
; 0.745 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.897      ;
; 0.757 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; -0.001     ; 0.908      ;
; 0.788 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; -0.001     ; 0.939      ;
; 0.805 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.957      ;
; 0.806 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 0.959      ;
; 0.813 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 0.966      ;
; 0.820 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.972      ;
; 0.820 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 0.972      ;
; 0.821 ; instrconunit:inst1|PC[5]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 0.974      ;
; 0.828 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 0.981      ;
; 0.850 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.002      ;
; 0.865 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[1] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.017      ;
; 0.866 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.019      ;
; 0.867 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.020      ;
; 0.882 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.035      ;
; 0.886 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[2] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.039      ;
; 0.924 ; instrconunit:inst1|PC[2]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; -0.001     ; 1.075      ;
; 0.932 ; instrconunit:inst1|PC[4]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.084      ;
; 0.941 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.093      ;
; 0.961 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[3] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.113      ;
; 0.972 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.124      ;
; 0.986 ; instrconunit:inst1|PC[3]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.138      ;
; 0.989 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.142      ;
; 0.992 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[4] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.144      ;
; 1.004 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.157      ;
; 1.009 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[7] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.162      ;
; 1.024 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[6] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.001      ; 1.177      ;
; 1.108 ; instrconunit:inst1|PC[1]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.260      ;
; 1.128 ; instrconunit:inst1|PC[0]                                                                                             ; instrconunit:inst1|PC[5] ; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out ; 0.000        ; 0.000      ; 1.280      ;
; 2.513 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[7] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.255     ; 0.910      ;
; 2.617 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[6] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.255     ; 1.014      ;
; 2.635 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[0] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.256     ; 1.031      ;
; 2.656 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[3] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.256     ; 1.052      ;
; 2.664 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[1] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.256     ; 1.060      ;
; 2.680 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[2] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.255     ; 1.077      ;
; 2.741 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[4] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.256     ; 1.137      ;
; 2.755 ; ctrlunit:inst3|branch                                                                                                ; instrconunit:inst1|PC[5] ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out ; -0.500       ; -1.256     ; 1.151      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.052 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[0] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.608      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[2] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.612      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.055 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[1] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.611      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.107 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[3] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.663      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.119 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[7] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.676      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.130 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[4] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.096     ; 2.686      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
; 3.168 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7 ; instrconunit:inst1|PC[6] ; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out ; -0.500       ; -0.095     ; 2.725      ;
+-------+----------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.793 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 1.534      ; 2.859      ;
; -0.219 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.500        ; 2.486      ; 2.859      ;
; 0.281  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 1.000        ; 2.486      ; 2.859      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node               ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.140 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 2.622      ; 2.604      ;
; 0.360  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; ctrlunit:inst3|branch ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -0.500       ; 2.622      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
; 0.934  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ; ctrlunit:inst3|branch ; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0.000        ; 1.670      ; 2.604      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_div:inst15|clk_out'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[4]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[5]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[6]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                              ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|q_a[7]                              ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg1     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg2     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg3     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg4     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg5     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg6     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg7     ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg1      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg2      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg3      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg4      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg5      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg6      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg7      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a1~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a2~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a3~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a4~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a5~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a6~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ram_block1a7~porta_memory_reg0      ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Fall       ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg7 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_div:inst15|clk_out ; Rise       ; Flag:inst6|Flagout[1]                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_div:inst15|clk_out ; Rise       ; Flag:inst6|Flagout[1]                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inH[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inH[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; IO_hold:inst19|data_inL[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; IO_hold:inst19|data_inL[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|clk_out     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|clk_out     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; clk_div:inst15|counter[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; clk_div:inst15|counter[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK|combout                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|clk_out|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|clk_out|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[0]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[10]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[11]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[12]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[13]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[14]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[15]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[16]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[17]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|counter[1]|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst15|counter[2]|clk      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'waitAclock:inst22|clk_out'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; instrconunit:inst1|PC[7]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[4]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[5]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[6]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst1|PC[7]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|clk_out ; Rise       ; inst22|clk_out~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0'                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Fall       ; ctrlunit:inst3|branch                                                    ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Fall       ; ctrlunit:inst3|branch                                                    ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|branch|dataa                                                       ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|branch|dataa                                                       ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|combout                                                     ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|combout                                                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[1] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[2] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|dataa                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|dataa                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datab                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datab                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datac                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datac                                                       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datad                                                       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; Rise       ; inst3|jump~0|datad                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ctrlunit:inst3|ALUC[0]'                                                                          ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                           ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst3|ALUC[0]|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst3|ALUC[0]|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[3]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[3]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[4]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[4]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[5]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[5]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[6]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[6]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|RESULT[7]~6|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|RESULT[7]~6|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|RESULT[7]~6|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out|datab             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out|datab             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out~2|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Fall       ; inst|carry_out~2|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|carry_out~2|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; inst|carry_out~2|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[0]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[0]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[1]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[1]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[2]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[2]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[3]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[3]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[4]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[4]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[5]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[5]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[6]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[6]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[7]             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|RESULT[7]             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|carry_out             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ctrlunit:inst3|ALUC[0] ; Rise       ; myALU:inst|carry_out             ;
+-------+--------------+----------------+------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'waitAclock:inst22|counter[0]'                                                                   ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out~0|combout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Fall       ; inst22|clk_out~0|combout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; inst22|clk_out~0|datac    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; inst22|clk_out~0|datac    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; inst22|counter[0]|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; inst22|counter[0]|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; waitAclock:inst22|counter[0] ; Rise       ; waitAclock:inst22|clk_out ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; waitAclock:inst22|counter[0] ; Rise       ; waitAclock:inst22|clk_out ;
+-------+--------------+----------------+------------------+------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; RST       ; CLK                       ; 3.695 ; 3.695 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; 3.063 ; 3.063 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; 2.785 ; 2.785 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; RST       ; CLK                       ; -2.406 ; -2.406 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; -2.943 ; -2.943 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; -2.562 ; -2.562 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+--------------+------------------------+--------+--------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+--------+--------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 3.976  ; 3.976  ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 3.976  ; 3.976  ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 3.915  ; 3.915  ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 3.641  ; 3.641  ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 3.931  ; 3.931  ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 3.725  ; 3.725  ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 3.964  ; 3.964  ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 3.969  ; 3.969  ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 3.922  ; 3.922  ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 4.047  ; 4.047  ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 4.047  ; 4.047  ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 3.729  ; 3.729  ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 3.926  ; 3.926  ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 3.837  ; 3.837  ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 3.856  ; 3.856  ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 3.965  ; 3.965  ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 3.775  ; 3.775  ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 3.910  ; 3.910  ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 51.608 ; 51.608 ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 4.037  ; 4.037  ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 51.444 ; 51.444 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 51.376 ; 51.376 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 51.608 ; 51.608 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 51.018 ; 51.018 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 51.018 ; 51.018 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 50.236 ; 50.236 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 49.257 ; 49.257 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 48.380 ; 48.380 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 35.173 ; 35.173 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 35.173 ; 35.173 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 33.840 ; 33.840 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 32.095 ; 32.095 ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 30.886 ; 30.886 ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 14.789 ; 14.789 ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 14.789 ; 14.789 ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 13.538 ; 13.538 ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 11.798 ; 11.798 ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 10.273 ; 10.273 ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 4.363  ; 4.363  ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 4.587  ; 4.587  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 4.162  ; 4.162  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 4.156  ; 4.156  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 4.155  ; 4.155  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 4.115  ; 4.115  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 4.451  ; 4.451  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 4.587  ; 4.587  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 4.580  ; 4.580  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 4.452  ; 4.452  ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 4.597  ; 4.597  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 4.331  ; 4.331  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 4.166  ; 4.166  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 4.135  ; 4.135  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 4.135  ; 4.135  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 4.454  ; 4.454  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 4.597  ; 4.597  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 4.237  ; 4.237  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 4.452  ; 4.452  ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 3.562  ; 3.562  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 3.561  ; 3.561  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 3.460  ; 3.460  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 3.389  ; 3.389  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 3.454  ; 3.454  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 3.451  ; 3.451  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 3.562  ; 3.562  ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 3.290  ; 3.290  ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 4.292  ; 4.292  ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 4.127  ; 4.127  ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 4.042  ; 4.042  ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 4.044  ; 4.044  ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 4.099  ; 4.099  ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 4.161  ; 4.161  ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 4.228  ; 4.228  ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 4.292  ; 4.292  ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 4.259  ; 4.259  ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 3.285  ; 3.285  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 3.285  ; 3.285  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 3.249  ; 3.249  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 3.251  ; 3.251  ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 3.251  ; 3.251  ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 6.877  ; 6.877  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 6.552  ; 6.552  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 6.448  ; 6.448  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 6.458  ; 6.458  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 6.421  ; 6.421  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 6.752  ; 6.752  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 6.455  ; 6.455  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 6.877  ; 6.877  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 6.310  ; 6.310  ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 6.755  ; 6.755  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 6.721  ; 6.721  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 6.458  ; 6.458  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 6.438  ; 6.438  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 6.441  ; 6.441  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 6.755  ; 6.755  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 6.465  ; 6.465  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 6.534  ; 6.534  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 6.310  ; 6.310  ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 5.357  ; 5.357  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 5.193  ; 5.193  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 5.357  ; 5.357  ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 5.348  ; 5.348  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 5.320  ; 5.320  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 5.348  ; 5.348  ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 6.589  ; 6.589  ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 6.517  ; 6.517  ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 6.334  ; 6.334  ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 6.347  ; 6.347  ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 6.405  ; 6.405  ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 6.462  ; 6.462  ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 6.096  ; 6.096  ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 6.589  ; 6.589  ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 6.117  ; 6.117  ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+--------+--------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 3.641 ; 3.641 ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 3.976 ; 3.976 ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 3.915 ; 3.915 ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 3.641 ; 3.641 ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 3.931 ; 3.931 ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 3.725 ; 3.725 ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 3.964 ; 3.964 ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 3.969 ; 3.969 ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 3.922 ; 3.922 ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 3.729 ; 3.729 ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 4.047 ; 4.047 ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 3.729 ; 3.729 ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 3.926 ; 3.926 ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 3.837 ; 3.837 ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 3.856 ; 3.856 ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 3.965 ; 3.965 ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 3.775 ; 3.775 ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 3.910 ; 3.910 ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 4.037 ; 4.037 ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 4.037 ; 4.037 ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 5.231 ; 5.231 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 5.217 ; 5.217 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 5.581 ; 5.581 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 5.526 ; 5.526 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 5.526 ; 5.526 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 6.024 ; 6.024 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 6.232 ; 6.232 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 6.336 ; 6.336 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 5.599 ; 5.599 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 5.599 ; 5.599 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 6.493 ; 6.493 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 6.226 ; 6.226 ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 5.987 ; 5.987 ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 5.361 ; 5.361 ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 6.206 ; 6.206 ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 6.194 ; 6.194 ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 5.779 ; 5.779 ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 5.361 ; 5.361 ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 4.117 ; 4.117 ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 3.864 ; 3.864 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 3.881 ; 3.881 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 3.864 ; 3.864 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 3.870 ; 3.870 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 3.989 ; 3.989 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 4.164 ; 4.164 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 4.096 ; 4.096 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 4.183 ; 4.183 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 3.953 ; 3.953 ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 3.840 ; 3.840 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 4.050 ; 4.050 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 3.874 ; 3.874 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 3.850 ; 3.850 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 4.009 ; 4.009 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 4.167 ; 4.167 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 4.106 ; 4.106 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 3.840 ; 3.840 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 3.953 ; 3.953 ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 3.290 ; 3.290 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 3.561 ; 3.561 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 3.460 ; 3.460 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 3.389 ; 3.389 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 3.454 ; 3.454 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 3.451 ; 3.451 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 3.562 ; 3.562 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 3.290 ; 3.290 ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 3.737 ; 3.737 ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 3.846 ; 3.846 ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 3.750 ; 3.750 ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 3.759 ; 3.759 ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 3.973 ; 3.973 ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 3.874 ; 3.874 ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 3.737 ; 3.737 ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 3.895 ; 3.895 ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 3.760 ; 3.760 ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 3.249 ; 3.249 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 3.285 ; 3.285 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 3.249 ; 3.249 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 3.251 ; 3.251 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 3.251 ; 3.251 ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 6.058 ; 6.058 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 6.461 ; 6.461 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 6.282 ; 6.282 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 6.405 ; 6.405 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 6.058 ; 6.058 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 6.701 ; 6.701 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 6.291 ; 6.291 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 6.457 ; 6.457 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 6.148 ; 6.148 ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 6.078 ; 6.078 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 6.630 ; 6.630 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 6.292 ; 6.292 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 6.385 ; 6.385 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 6.078 ; 6.078 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 6.704 ; 6.704 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 6.301 ; 6.301 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 6.114 ; 6.114 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 6.148 ; 6.148 ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 5.193 ; 5.193 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 5.193 ; 5.193 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 5.357 ; 5.357 ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 5.320 ; 5.320 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 5.320 ; 5.320 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 5.348 ; 5.348 ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 5.728 ; 5.728 ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 6.046 ; 6.046 ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 5.728 ; 5.728 ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 5.778 ; 5.778 ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 5.751 ; 5.751 ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 5.893 ; 5.893 ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 5.932 ; 5.932 ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 5.962 ; 5.962 ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 5.831 ; 5.831 ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+-------+-------+------------+------------------------+


+-----------------------------------------------------------------------------------------+
; Output Enable Times                                                                     ;
+-----------+------------------------+-------+------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 4.562 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 4.838 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 4.707 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 4.717 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 4.697 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 4.965 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 4.562 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 4.704 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 4.572 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 4.252 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 4.496 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 4.516 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 4.394 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 4.516 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 4.516 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 4.252 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 4.354 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 4.252 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-------+------+------------+------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                             ;
+-----------+------------------------+-------+------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 4.289 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 4.565 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 4.434 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 4.444 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 4.424 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 4.692 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 4.289 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 4.431 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 4.299 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 4.037 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 4.281 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 4.301 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 4.179 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 4.301 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 4.301 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 4.037 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 4.139 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 4.037 ;      ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-------+------+------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                             ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; Data Port ; Clock Port             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 4.562     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 4.838     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 4.707     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 4.717     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 4.697     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 4.965     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 4.562     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 4.704     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 4.572     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 4.252     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 4.496     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 4.516     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 4.394     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 4.516     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 4.516     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 4.252     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 4.354     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 4.252     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-----------+-----------+------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                     ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; Data Port ; Clock Port             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-----------+-----------+------------+------------------------+
; IO0[*]    ; ctrlunit:inst3|ALUC[0] ; 4.289     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[0]   ; ctrlunit:inst3|ALUC[0] ; 4.565     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[1]   ; ctrlunit:inst3|ALUC[0] ; 4.434     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[2]   ; ctrlunit:inst3|ALUC[0] ; 4.444     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[3]   ; ctrlunit:inst3|ALUC[0] ; 4.424     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[4]   ; ctrlunit:inst3|ALUC[0] ; 4.692     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[5]   ; ctrlunit:inst3|ALUC[0] ; 4.289     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[6]   ; ctrlunit:inst3|ALUC[0] ; 4.431     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO0[7]   ; ctrlunit:inst3|ALUC[0] ; 4.299     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
; IO1[*]    ; ctrlunit:inst3|ALUC[0] ; 4.037     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[0]   ; ctrlunit:inst3|ALUC[0] ; 4.281     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[1]   ; ctrlunit:inst3|ALUC[0] ; 4.301     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[2]   ; ctrlunit:inst3|ALUC[0] ; 4.179     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[3]   ; ctrlunit:inst3|ALUC[0] ; 4.301     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[4]   ; ctrlunit:inst3|ALUC[0] ; 4.301     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[5]   ; ctrlunit:inst3|ALUC[0] ; 4.037     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[6]   ; ctrlunit:inst3|ALUC[0] ; 4.139     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
;  IO1[7]   ; ctrlunit:inst3|ALUC[0] ; 4.037     ;           ; Rise       ; ctrlunit:inst3|ALUC[0] ;
+-----------+------------------------+-----------+-----------+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -154.962  ; -2.611 ; -4.316   ; -0.515  ; -2.567              ;
;  CLK                                                                                                                   ; -9.062    ; -2.611 ; N/A      ; N/A     ; -1.941              ;
;  clk_div:inst15|clk_out                                                                                                ; -154.962  ; -1.284 ; N/A      ; N/A     ; -2.567              ;
;  ctrlunit:inst3|ALUC[0]                                                                                                ; -16.127   ; -1.288 ; N/A      ; N/A     ; 0.500               ;
;  lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -4.438    ; -0.593 ; -4.316   ; -0.515  ; 0.042               ;
;  waitAclock:inst22|clk_out                                                                                             ; -8.834    ; 0.532  ; N/A      ; N/A     ; -0.742              ;
;  waitAclock:inst22|counter[0]                                                                                          ; 0.335     ; -1.197 ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                                                                                                        ; -1414.906 ; -15.11 ; -4.316   ; -0.515  ; -392.627            ;
;  CLK                                                                                                                   ; -171.601  ; -2.611 ; N/A      ; N/A     ; -53.881             ;
;  clk_div:inst15|clk_out                                                                                                ; -1030.746 ; -5.628 ; N/A      ; N/A     ; -326.874            ;
;  ctrlunit:inst3|ALUC[0]                                                                                                ; -141.917  ; -5.081 ; N/A      ; N/A     ; 0.000               ;
;  lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; -4.438    ; -0.593 ; -4.316   ; -0.515  ; 0.000               ;
;  waitAclock:inst22|clk_out                                                                                             ; -66.204   ; 0.000  ; N/A      ; N/A     ; -11.872             ;
;  waitAclock:inst22|counter[0]                                                                                          ; 0.000     ; -1.197 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; RST       ; CLK                       ; 9.042 ; 9.042 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; 6.454 ; 6.454 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; 5.626 ; 5.626 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; RST       ; CLK                       ; -2.406 ; -2.406 ; Rise       ; CLK                       ;
; RST       ; clk_div:inst15|clk_out    ; -2.943 ; -2.943 ; Rise       ; clk_div:inst15|clk_out    ;
; RST       ; waitAclock:inst22|clk_out ; -2.562 ; -2.562 ; Rise       ; waitAclock:inst22|clk_out ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                           ;
+--------------+------------------------+---------+---------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise    ; Fall    ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+---------+---------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 8.844   ; 8.844   ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 8.621   ; 8.621   ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 8.521   ; 8.521   ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 7.708   ; 7.708   ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 8.177   ; 8.177   ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 7.831   ; 7.831   ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 8.417   ; 8.417   ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 8.844   ; 8.844   ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 8.508   ; 8.508   ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 8.937   ; 8.937   ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 8.937   ; 8.937   ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 7.904   ; 7.904   ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 8.545   ; 8.545   ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 8.211   ; 8.211   ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 8.309   ; 8.309   ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 8.622   ; 8.622   ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 8.116   ; 8.116   ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 8.507   ; 8.507   ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 161.979 ; 161.979 ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 8.927   ; 8.927   ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 161.482 ; 161.482 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 161.197 ; 161.197 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 161.979 ; 161.979 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 160.143 ; 160.143 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 160.143 ; 160.143 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 157.474 ; 157.474 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 154.292 ; 154.292 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 151.303 ; 151.303 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 107.998 ; 107.998 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 107.998 ; 107.998 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 103.661 ; 103.661 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 98.030  ; 98.030  ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 94.379  ; 94.379  ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 43.350  ; 43.350  ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 43.350  ; 43.350  ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 39.591  ; 39.591  ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 33.833  ; 33.833  ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 28.941  ; 28.941  ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 9.953   ; 9.953   ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 11.419  ; 11.419  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 9.972   ; 9.972   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 9.970   ; 9.970   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 9.966   ; 9.966   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 9.908   ; 9.908   ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 10.770  ; 10.770  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 11.419  ; 11.419  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 11.273  ; 11.273  ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 10.997  ; 10.997  ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 11.429  ; 11.429  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 10.629  ; 10.629  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 9.980   ; 9.980   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 9.946   ; 9.946   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 9.928   ; 9.928   ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 10.814  ; 10.814  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 11.429  ; 11.429  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 10.285  ; 10.285  ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 10.997  ; 10.997  ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 8.006   ; 8.006   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 8.006   ; 8.006   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 7.649   ; 7.649   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 7.399   ; 7.399   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 7.663   ; 7.663   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 7.642   ; 7.642   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 8.000   ; 8.000   ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 7.260   ; 7.260   ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 10.606  ; 10.606  ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 10.031  ; 10.031  ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 9.706   ; 9.706   ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 9.709   ; 9.709   ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 9.893   ; 9.893   ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 10.102  ; 10.102  ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 10.606  ; 10.606  ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 10.488  ; 10.488  ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 10.412  ; 10.412  ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 7.257   ; 7.257   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 7.257   ; 7.257   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 7.201   ; 7.201   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 7.205   ; 7.205   ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 7.203   ; 7.203   ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 16.238  ; 16.238  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 15.188  ; 15.188  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 14.853  ; 14.853  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 14.931  ; 14.931  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 14.837  ; 14.837  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 15.724  ; 15.724  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 14.964  ; 14.964  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 16.238  ; 16.238  ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 14.523  ; 14.523  ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 15.845  ; 15.845  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 15.845  ; 15.845  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 14.863  ; 14.863  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 14.911  ; 14.911  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 14.857  ; 14.857  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 15.768  ; 15.768  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 14.974  ; 14.974  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 15.250  ; 15.250  ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 14.523  ; 14.523  ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 11.622  ; 11.622  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 11.142  ; 11.142  ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 11.622  ; 11.622  ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 11.594  ; 11.594  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 11.548  ; 11.548  ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 11.594  ; 11.594  ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 15.453  ; 15.453  ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 15.247  ; 15.247  ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 14.589  ; 14.589  ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 14.674  ; 14.674  ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 14.822  ; 14.822  ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 15.056  ; 15.056  ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 14.151  ; 14.151  ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 15.453  ; 15.453  ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 13.938  ; 13.938  ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+---------+---------+------------+------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+--------------+------------------------+-------+-------+------------+------------------------+
; Data Port    ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+--------------+------------------------+-------+-------+------------+------------------------+
; data_inH[*]  ; CLK                    ; 3.641 ; 3.641 ; Rise       ; CLK                    ;
;  data_inH[0] ; CLK                    ; 3.976 ; 3.976 ; Rise       ; CLK                    ;
;  data_inH[1] ; CLK                    ; 3.915 ; 3.915 ; Rise       ; CLK                    ;
;  data_inH[2] ; CLK                    ; 3.641 ; 3.641 ; Rise       ; CLK                    ;
;  data_inH[3] ; CLK                    ; 3.931 ; 3.931 ; Rise       ; CLK                    ;
;  data_inH[4] ; CLK                    ; 3.725 ; 3.725 ; Rise       ; CLK                    ;
;  data_inH[5] ; CLK                    ; 3.964 ; 3.964 ; Rise       ; CLK                    ;
;  data_inH[6] ; CLK                    ; 3.969 ; 3.969 ; Rise       ; CLK                    ;
;  data_inH[7] ; CLK                    ; 3.922 ; 3.922 ; Rise       ; CLK                    ;
; data_inL[*]  ; CLK                    ; 3.729 ; 3.729 ; Rise       ; CLK                    ;
;  data_inL[0] ; CLK                    ; 4.047 ; 4.047 ; Rise       ; CLK                    ;
;  data_inL[1] ; CLK                    ; 3.729 ; 3.729 ; Rise       ; CLK                    ;
;  data_inL[2] ; CLK                    ; 3.926 ; 3.926 ; Rise       ; CLK                    ;
;  data_inL[3] ; CLK                    ; 3.837 ; 3.837 ; Rise       ; CLK                    ;
;  data_inL[4] ; CLK                    ; 3.856 ; 3.856 ; Rise       ; CLK                    ;
;  data_inL[5] ; CLK                    ; 3.965 ; 3.965 ; Rise       ; CLK                    ;
;  data_inL[6] ; CLK                    ; 3.775 ; 3.775 ; Rise       ; CLK                    ;
;  data_inL[7] ; CLK                    ; 3.910 ; 3.910 ; Rise       ; CLK                    ;
; num_C0[*]    ; CLK                    ; 4.037 ; 4.037 ; Rise       ; CLK                    ;
;  num_C0[0]   ; CLK                    ; 4.037 ; 4.037 ; Rise       ; CLK                    ;
;  num_C0[1]   ; CLK                    ; 5.231 ; 5.231 ; Rise       ; CLK                    ;
;  num_C0[2]   ; CLK                    ; 5.217 ; 5.217 ; Rise       ; CLK                    ;
;  num_C0[3]   ; CLK                    ; 5.581 ; 5.581 ; Rise       ; CLK                    ;
; num_C1[*]    ; CLK                    ; 5.526 ; 5.526 ; Rise       ; CLK                    ;
;  num_C1[0]   ; CLK                    ; 5.526 ; 5.526 ; Rise       ; CLK                    ;
;  num_C1[1]   ; CLK                    ; 6.024 ; 6.024 ; Rise       ; CLK                    ;
;  num_C1[2]   ; CLK                    ; 6.232 ; 6.232 ; Rise       ; CLK                    ;
;  num_C1[3]   ; CLK                    ; 6.336 ; 6.336 ; Rise       ; CLK                    ;
; num_C2[*]    ; CLK                    ; 5.599 ; 5.599 ; Rise       ; CLK                    ;
;  num_C2[0]   ; CLK                    ; 5.599 ; 5.599 ; Rise       ; CLK                    ;
;  num_C2[1]   ; CLK                    ; 6.493 ; 6.493 ; Rise       ; CLK                    ;
;  num_C2[2]   ; CLK                    ; 6.226 ; 6.226 ; Rise       ; CLK                    ;
;  num_C2[3]   ; CLK                    ; 5.987 ; 5.987 ; Rise       ; CLK                    ;
; num_C3[*]    ; CLK                    ; 5.361 ; 5.361 ; Rise       ; CLK                    ;
;  num_C3[0]   ; CLK                    ; 6.206 ; 6.206 ; Rise       ; CLK                    ;
;  num_C3[1]   ; CLK                    ; 6.194 ; 6.194 ; Rise       ; CLK                    ;
;  num_C3[2]   ; CLK                    ; 5.779 ; 5.779 ; Rise       ; CLK                    ;
;  num_C3[3]   ; CLK                    ; 5.361 ; 5.361 ; Rise       ; CLK                    ;
; sign         ; CLK                    ; 4.117 ; 4.117 ; Rise       ; CLK                    ;
; IO0[*]       ; clk_div:inst15|clk_out ; 3.864 ; 3.864 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 3.881 ; 3.881 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 3.864 ; 3.864 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 3.870 ; 3.870 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 3.989 ; 3.989 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 4.164 ; 4.164 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 4.096 ; 4.096 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 4.183 ; 4.183 ; Rise       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 3.953 ; 3.953 ; Rise       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 3.840 ; 3.840 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 4.050 ; 4.050 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 3.874 ; 3.874 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 3.850 ; 3.850 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 4.009 ; 4.009 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 4.167 ; 4.167 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 4.106 ; 4.106 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 3.840 ; 3.840 ; Rise       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 3.953 ; 3.953 ; Rise       ; clk_div:inst15|clk_out ;
; data_out[*]  ; clk_div:inst15|clk_out ; 3.290 ; 3.290 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[0] ; clk_div:inst15|clk_out ; 3.561 ; 3.561 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[1] ; clk_div:inst15|clk_out ; 3.460 ; 3.460 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[2] ; clk_div:inst15|clk_out ; 3.389 ; 3.389 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[3] ; clk_div:inst15|clk_out ; 3.454 ; 3.454 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[4] ; clk_div:inst15|clk_out ; 3.451 ; 3.451 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[5] ; clk_div:inst15|clk_out ; 3.562 ; 3.562 ; Rise       ; clk_div:inst15|clk_out ;
;  data_out[6] ; clk_div:inst15|clk_out ; 3.290 ; 3.290 ; Rise       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 3.737 ; 3.737 ; Rise       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 3.846 ; 3.846 ; Rise       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 3.750 ; 3.750 ; Rise       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 3.759 ; 3.759 ; Rise       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 3.973 ; 3.973 ; Rise       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 3.874 ; 3.874 ; Rise       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 3.737 ; 3.737 ; Rise       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 3.895 ; 3.895 ; Rise       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 3.760 ; 3.760 ; Rise       ; clk_div:inst15|clk_out ;
; seg_sel[*]   ; clk_div:inst15|clk_out ; 3.249 ; 3.249 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[0]  ; clk_div:inst15|clk_out ; 3.285 ; 3.285 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[1]  ; clk_div:inst15|clk_out ; 3.249 ; 3.249 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[2]  ; clk_div:inst15|clk_out ; 3.251 ; 3.251 ; Rise       ; clk_div:inst15|clk_out ;
;  seg_sel[3]  ; clk_div:inst15|clk_out ; 3.251 ; 3.251 ; Rise       ; clk_div:inst15|clk_out ;
; IO0[*]       ; clk_div:inst15|clk_out ; 6.058 ; 6.058 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[0]      ; clk_div:inst15|clk_out ; 6.461 ; 6.461 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[1]      ; clk_div:inst15|clk_out ; 6.282 ; 6.282 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[2]      ; clk_div:inst15|clk_out ; 6.405 ; 6.405 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[3]      ; clk_div:inst15|clk_out ; 6.058 ; 6.058 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[4]      ; clk_div:inst15|clk_out ; 6.701 ; 6.701 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[5]      ; clk_div:inst15|clk_out ; 6.291 ; 6.291 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[6]      ; clk_div:inst15|clk_out ; 6.457 ; 6.457 ; Fall       ; clk_div:inst15|clk_out ;
;  IO0[7]      ; clk_div:inst15|clk_out ; 6.148 ; 6.148 ; Fall       ; clk_div:inst15|clk_out ;
; IO1[*]       ; clk_div:inst15|clk_out ; 6.078 ; 6.078 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[0]      ; clk_div:inst15|clk_out ; 6.630 ; 6.630 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[1]      ; clk_div:inst15|clk_out ; 6.292 ; 6.292 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[2]      ; clk_div:inst15|clk_out ; 6.385 ; 6.385 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[3]      ; clk_div:inst15|clk_out ; 6.078 ; 6.078 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[4]      ; clk_div:inst15|clk_out ; 6.704 ; 6.704 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[5]      ; clk_div:inst15|clk_out ; 6.301 ; 6.301 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[6]      ; clk_div:inst15|clk_out ; 6.114 ; 6.114 ; Fall       ; clk_div:inst15|clk_out ;
;  IO1[7]      ; clk_div:inst15|clk_out ; 6.148 ; 6.148 ; Fall       ; clk_div:inst15|clk_out ;
; N1[*]        ; clk_div:inst15|clk_out ; 5.193 ; 5.193 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[0]       ; clk_div:inst15|clk_out ; 5.193 ; 5.193 ; Fall       ; clk_div:inst15|clk_out ;
;  N1[1]       ; clk_div:inst15|clk_out ; 5.357 ; 5.357 ; Fall       ; clk_div:inst15|clk_out ;
; N2[*]        ; clk_div:inst15|clk_out ; 5.320 ; 5.320 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[0]       ; clk_div:inst15|clk_out ; 5.320 ; 5.320 ; Fall       ; clk_div:inst15|clk_out ;
;  N2[1]       ; clk_div:inst15|clk_out ; 5.348 ; 5.348 ; Fall       ; clk_div:inst15|clk_out ;
; result[*]    ; clk_div:inst15|clk_out ; 5.728 ; 5.728 ; Fall       ; clk_div:inst15|clk_out ;
;  result[0]   ; clk_div:inst15|clk_out ; 6.046 ; 6.046 ; Fall       ; clk_div:inst15|clk_out ;
;  result[1]   ; clk_div:inst15|clk_out ; 5.728 ; 5.728 ; Fall       ; clk_div:inst15|clk_out ;
;  result[2]   ; clk_div:inst15|clk_out ; 5.778 ; 5.778 ; Fall       ; clk_div:inst15|clk_out ;
;  result[3]   ; clk_div:inst15|clk_out ; 5.751 ; 5.751 ; Fall       ; clk_div:inst15|clk_out ;
;  result[4]   ; clk_div:inst15|clk_out ; 5.893 ; 5.893 ; Fall       ; clk_div:inst15|clk_out ;
;  result[5]   ; clk_div:inst15|clk_out ; 5.932 ; 5.932 ; Fall       ; clk_div:inst15|clk_out ;
;  result[6]   ; clk_div:inst15|clk_out ; 5.962 ; 5.962 ; Fall       ; clk_div:inst15|clk_out ;
;  result[7]   ; clk_div:inst15|clk_out ; 5.831 ; 5.831 ; Fall       ; clk_div:inst15|clk_out ;
+--------------+------------------------+-------+-------+------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                                                                                   ; CLK                                                                                                                   ; 297          ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; CLK                                                                                                                   ; 65           ; 385      ; 0        ; 0        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; CLK                                                                                                                   ; 256          ; 0        ; 0        ; 0        ;
; CLK                                                                                                                   ; clk_div:inst15|clk_out                                                                                                ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; clk_div:inst15|clk_out                                                                                                ; 232          ; 1216     ; 0        ; 32       ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; clk_div:inst15|clk_out                                                                                                ; 393          ; 0        ; 0        ; 0        ;
; waitAclock:inst22|clk_out                                                                                             ; clk_div:inst15|clk_out                                                                                                ; 0            ; 0        ; 16       ; 0        ;
; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out                                                                                                ; 0            ; 0        ; 12       ; 12       ;
; clk_div:inst15|clk_out                                                                                                ; ctrlunit:inst3|ALUC[0]                                                                                                ; 3128         ; 21784    ; 0        ; 0        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; ctrlunit:inst3|ALUC[0]                                                                                                ; 39           ; 39       ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 0        ; 32       ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 8        ; 0        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 4        ; 4        ;
; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out                                                                                             ; 0            ; 352      ; 0        ; 0        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out                                                                                             ; 0            ; 44       ; 0        ; 0        ;
; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out                                                                                             ; 36           ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|counter[0]                                                                                          ; 1            ; 1        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLK                                                                                                                   ; CLK                                                                                                                   ; 297          ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; CLK                                                                                                                   ; 65           ; 385      ; 0        ; 0        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; CLK                                                                                                                   ; 256          ; 0        ; 0        ; 0        ;
; CLK                                                                                                                   ; clk_div:inst15|clk_out                                                                                                ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; clk_div:inst15|clk_out                                                                                                ; 232          ; 1216     ; 0        ; 32       ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; clk_div:inst15|clk_out                                                                                                ; 393          ; 0        ; 0        ; 0        ;
; waitAclock:inst22|clk_out                                                                                             ; clk_div:inst15|clk_out                                                                                                ; 0            ; 0        ; 16       ; 0        ;
; waitAclock:inst22|counter[0]                                                                                          ; clk_div:inst15|clk_out                                                                                                ; 0            ; 0        ; 12       ; 12       ;
; clk_div:inst15|clk_out                                                                                                ; ctrlunit:inst3|ALUC[0]                                                                                                ; 3128         ; 21784    ; 0        ; 0        ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; ctrlunit:inst3|ALUC[0]                                                                                                ; 39           ; 39       ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 0        ; 32       ;
; ctrlunit:inst3|ALUC[0]                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 8        ; 0        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0            ; 0        ; 4        ; 4        ;
; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|clk_out                                                                                             ; 0            ; 352      ; 0        ; 0        ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; waitAclock:inst22|clk_out                                                                                             ; 0            ; 44       ; 0        ; 0        ;
; waitAclock:inst22|clk_out                                                                                             ; waitAclock:inst22|clk_out                                                                                             ; 36           ; 0        ; 0        ; 0        ;
; clk_div:inst15|clk_out                                                                                                ; waitAclock:inst22|counter[0]                                                                                          ; 1            ; 1        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0        ; 0        ; 0        ; 40       ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0        ; 0        ; 5        ; 5        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_div:inst15|clk_out                                                                                                ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0        ; 0        ; 0        ; 40       ;
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 ; 0        ; 0        ; 5        ; 5        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 72    ; 72   ;
; Unconstrained Output Port Paths ; 744   ; 744  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 06 00:15:15 2016
Info: Command: quartus_sta CPU -c CPU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 22 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0
    Info (332105): create_clock -period 1.000 -name clk_div:inst15|clk_out clk_div:inst15|clk_out
    Info (332105): create_clock -period 1.000 -name waitAclock:inst22|clk_out waitAclock:inst22|clk_out
    Info (332105): create_clock -period 1.000 -name ctrlunit:inst3|ALUC[0] ctrlunit:inst3|ALUC[0]
    Info (332105): create_clock -period 1.000 -name waitAclock:inst22|counter[0] waitAclock:inst22|counter[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0  to: inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -154.962
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -154.962     -1030.746 clk_div:inst15|clk_out 
    Info (332119):   -16.127      -141.917 ctrlunit:inst3|ALUC[0] 
    Info (332119):    -9.062      -171.601 CLK 
    Info (332119):    -8.834       -66.204 waitAclock:inst22|clk_out 
    Info (332119):    -4.438        -4.438 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     0.335         0.000 waitAclock:inst22|counter[0] 
Info (332146): Worst-case hold slack is -2.611
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.611        -2.611 CLK 
    Info (332119):    -1.288        -5.081 ctrlunit:inst3|ALUC[0] 
    Info (332119):    -1.284        -5.628 clk_div:inst15|clk_out 
    Info (332119):    -1.197        -1.197 waitAclock:inst22|counter[0] 
    Info (332119):    -0.593        -0.593 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     1.758         0.000 waitAclock:inst22|clk_out 
Info (332146): Worst-case recovery slack is -4.316
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.316        -4.316 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
Info (332146): Worst-case removal slack is -0.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.515        -0.515 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -326.874 clk_div:inst15|clk_out 
    Info (332119):    -1.941       -53.881 CLK 
    Info (332119):    -0.742       -11.872 waitAclock:inst22|clk_out 
    Info (332119):     0.042         0.000 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     0.500         0.000 ctrlunit:inst3|ALUC[0] 
    Info (332119):     0.500         0.000 waitAclock:inst22|counter[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0  to: inst18|altsyncram_component|auto_generated|ram_block1a12|portadataout[3]
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -47.752
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -47.752      -329.998 clk_div:inst15|clk_out 
    Info (332119):    -5.361       -46.077 ctrlunit:inst3|ALUC[0] 
    Info (332119):    -3.229       -24.404 waitAclock:inst22|clk_out 
    Info (332119):    -3.056       -47.299 CLK 
    Info (332119):    -0.742        -0.742 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     0.488         0.000 waitAclock:inst22|counter[0] 
Info (332146): Worst-case hold slack is -1.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.413        -1.413 CLK 
    Info (332119):    -0.841        -3.729 clk_div:inst15|clk_out 
    Info (332119):    -0.630        -3.958 ctrlunit:inst3|ALUC[0] 
    Info (332119):    -0.377        -0.377 waitAclock:inst22|counter[0] 
    Info (332119):    -0.155        -0.155 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     0.532         0.000 waitAclock:inst22|clk_out 
Info (332146): Worst-case recovery slack is -0.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.793        -0.793 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
Info (332146): Worst-case removal slack is -0.140
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.140        -0.140 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -234.536 clk_div:inst15|clk_out 
    Info (332119):    -1.380       -36.380 CLK 
    Info (332119):    -0.500        -8.000 waitAclock:inst22|clk_out 
    Info (332119):     0.364         0.000 lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_p641:auto_generated|ram_block1a12~porta_address_reg0 
    Info (332119):     0.500         0.000 ctrlunit:inst3|ALUC[0] 
    Info (332119):     0.500         0.000 waitAclock:inst22|counter[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Thu Oct 06 00:15:18 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


