library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity main is
port(SW : in std_logic_vector(1 downto 0);
		LEDR : out std_logic_vector(3 downto 0);
		LEDG : out std_logic_vector(3 downto 0);
		HEX0 : out std_logic_vector(6 downto 0));