
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 8.12

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    1.37    0.53    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.53    0.00    0.57 ^ araddr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ araddr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: read_req (input port clocked by core_clock)
Endpoint: arvalid$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v read_req (in)
                                         read_req (net)
                  0.00    0.00    0.20 v _249_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.15    0.10    0.30 ^ _249_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _152_ (net)
                  0.15    0.00    0.30 ^ _252_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.05    0.06    0.36 v _252_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _032_ (net)
                  0.05    0.00    0.36 v arvalid$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ arvalid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    1.37    0.53    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.53    0.00    0.57 ^ araddr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: state_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.11    0.43    0.64    0.64 ^ state_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[0] (net)
                  0.43    0.00    0.64 ^ _247_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.09    0.19    0.12    0.76 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _150_ (net)
                  0.19    0.00    0.76 v _360_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    0.94 v _360_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _194_ (net)
                  0.06    0.00    0.94 v _361_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.42    1.36 v _361_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _195_ (net)
                  0.19    0.00    1.36 v _362_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.04    0.21    0.18    1.54 ^ _362_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _196_ (net)
                  0.21    0.00    1.54 ^ _363_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    1.76 v _363_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _101_ (net)
                  0.07    0.00    1.76 v state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    1.37    0.53    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.53    0.00    0.57 ^ araddr[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.02    9.98   library recovery time
                                  9.98   data required time
-----------------------------------------------------------------------------
                                  9.98   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.41   slack (MET)


Startpoint: state_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state_r[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     9    0.11    0.43    0.64    0.64 ^ state_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         state_r[0] (net)
                  0.43    0.00    0.64 ^ _247_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    10    0.09    0.19    0.12    0.76 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _150_ (net)
                  0.19    0.00    0.76 v _360_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.18    0.94 v _360_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _194_ (net)
                  0.06    0.00    0.94 v _361_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.42    1.36 v _361_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _195_ (net)
                  0.19    0.00    1.36 v _362_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     3    0.04    0.21    0.18    1.54 ^ _362_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _196_ (net)
                  0.21    0.00    1.54 ^ _363_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    1.76 v _363_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _101_ (net)
                  0.07    0.00    1.76 v state_r[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.12   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.15e-02   2.05e-03   8.52e-08   3.36e-02  59.2%
Combinational          1.82e-02   5.01e-03   5.57e-08   2.32e-02  40.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.97e-02   7.07e-03   1.41e-07   5.68e-02 100.0%
                          87.6%      12.4%       0.0%
