fletchgen -i input/primread.fbs,input/primwrite.fbs -r input/numbers.rb -s output/numbers.srec -l vhdl --sim