;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV @-8, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 1, <-1
	CMP @-127, @100
	SUB @128, 176
	SUB @128, 176
	SLT #82, @200
	SUB @128, 176
	MOV 121, 100
	CMP #82, @200
	DAT <82, <201
	SUB <0, @2
	SUB @128, 126
	ADD 930, 3
	CMP #82, @200
	ADD 930, 3
	CMP 12, <10
	ADD 930, 3
	SUB @93, 0
	ADD 930, 3
	SLT 121, 401
	DJN 470, 80
	JMZ 121, 100
	ADD 210, 30
	ADD <211, 60
	SUB -17, <-120
	ADD 210, 30
	SUB 12, <10
	ADD 0, -802
	DJN -1, @-20
	ADD 210, 30
	DJN 470, 80
	DJN -1, @-20
	SUB <0, @2
	SLT 1, <-1
	SUB <0, @2
	SUB -17, <-120
	MOV @-8, <-20
	SUB @-127, @100
	MOV @-8, <-20
	DJN -1, @-20
	SUB -17, <-120
	MOV @-8, <-20
	MOV @-8, <-20
	SLT -8, <-20
	MOV @-8, <-20
	CMP -207, <-120
