
---------- Begin Simulation Statistics ----------
final_tick                                 2920912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706980                       # Number of bytes of host memory used
host_op_rate                                   199379                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.84                       # Real time elapsed on the host
host_tick_rate                               32513376                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002921                       # Number of seconds simulated
sim_ticks                                  2920912500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4856353                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4237478                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.584183                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.584183                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12294365                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6922074                       # number of floating regfile writes
system.cpu.idleCycles                          141708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14738                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1113217                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.126089                       # Inst execution rate
system.cpu.iew.exec_refs                      2778493                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     483673                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  171454                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2309634                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1132                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               493537                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18540279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2294820                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20641                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18262070                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1334                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 43863                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12763                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45808                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            148                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9418                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5320                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25020634                       # num instructions consuming a value
system.cpu.iew.wb_count                      18249294                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572829                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14332547                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.123902                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18254151                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18657101                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9643556                       # number of integer regfile writes
system.cpu.ipc                               1.711794                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.711794                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            316933      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9848581     53.87%     55.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1834      0.01%     55.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101660      0.56%     56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424282      2.32%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3037      0.02%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               850768      4.65%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7052      0.04%     63.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848289      4.64%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2313      0.01%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405586      7.69%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702994      3.85%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984239      5.38%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               743115      4.06%     88.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              477150      2.61%     91.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1557093      8.52%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7671      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18282713                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7357332                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14714516                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7354059                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7402451                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      158852                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008689                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  156433     98.48%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.03%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     37      0.02%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    10      0.01%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   35      0.02%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1258      0.79%     99.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   772      0.49%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                87      0.05%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              167      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10767300                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27712214                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10895235                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11766444                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18540252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18282713                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          628482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2336                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1093829                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5700118                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.207427                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.107814                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              582562     10.22%     10.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              735420     12.90%     23.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1092599     19.17%     42.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              903394     15.85%     58.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              880022     15.44%     73.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              477931      8.38%     81.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              573256     10.06%     92.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              336838      5.91%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118096      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5700118                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.129623                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3567                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1139                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2309634                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              493537                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6112975                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5841826                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21648                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          519                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33612                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            519                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1175993                       # Number of BP lookups
system.cpu.branchPred.condPredicted            724720                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13268                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               358030                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  350192                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.810798                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  144850                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141924                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6872                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1229                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          619015                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12277                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5613334                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.190916                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.897934                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          835784     14.89%     14.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1608809     28.66%     43.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          744715     13.27%     56.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464772      8.28%     65.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155159      2.76%     67.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          296984      5.29%     73.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          156244      2.78%     75.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430832      7.68%     83.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920035     16.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5613334                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920035                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2589252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2589252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2589252                       # number of overall hits
system.cpu.dcache.overall_hits::total         2589252                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26303                       # number of overall misses
system.cpu.dcache.overall_misses::total         26303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1542129491                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1542129491                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1542129491                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1542129491                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2615555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2615555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2615555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2615555                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010056                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010056                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010056                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010056                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58629.414553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58629.414553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58629.414553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58629.414553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19451                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               482                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.354772                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11008                       # number of writebacks
system.cpu.dcache.writebacks::total             11008                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11598                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11598                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14705                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14705                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14705                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    946701991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    946701991                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    946701991                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    946701991                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64379.598164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64379.598164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64379.598164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64379.598164                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14192                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2129662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2129662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    787686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    787686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2145250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2145250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50531.594817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50531.594817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11593                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    203176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203176000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50857.571965                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50857.571965                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10715                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    754442991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    754442991                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70409.985161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70409.985161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10710                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    743525991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    743525991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69423.528571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69423.528571                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.502191                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2603957                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14704                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.091744                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.502191                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5245814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5245814                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   704904                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2613644                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1066010                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1302797                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  12763                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               344333                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1446                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18680495                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7338                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2293981                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      483698                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           583                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           695                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1321533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10441131                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1175993                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             636966                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4360338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   28350                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  488                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3562                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1246705                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4054                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5700118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.312129                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.555753                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2539486     44.55%     44.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   266630      4.68%     49.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   375174      6.58%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   117153      2.06%     57.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   225267      3.95%     61.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   121512      2.13%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    86836      1.52%     65.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263035      4.61%     70.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1705025     29.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5700118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.201306                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.787306                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1243288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1243288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1243288                       # number of overall hits
system.cpu.icache.overall_hits::total         1243288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3417                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3417                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3417                       # number of overall misses
system.cpu.icache.overall_misses::total          3417                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201381500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201381500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201381500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201381500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1246705                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1246705                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1246705                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1246705                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002741                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002741                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58935.177056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58935.177056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58935.177056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58935.177056                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          684                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2101                       # number of writebacks
system.cpu.icache.writebacks::total              2101                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          803                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          803                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          803                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          803                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    157560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    157560500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    157560500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    157560500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002097                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002097                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60275.631217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60275.631217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60275.631217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60275.631217                       # average overall mshr miss latency
system.cpu.icache.replacements                   2101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1243288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1243288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3417                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3417                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201381500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1246705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1246705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58935.177056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58935.177056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          803                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    157560500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    157560500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60275.631217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60275.631217                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.148821                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1245902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2614                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            476.626626                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.148821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988572                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2496024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2496024                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1247241                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           760                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      148253                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   66935                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   67                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 148                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  23251                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   28                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2920912500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  12763                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1088855                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  282919                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2987                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1979919                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2332675                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18625530                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2943                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1868620                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1058                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 164115                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21328594                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    43237782                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19436150                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12327656                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   940232                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      40                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5300946                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23219261                       # The number of ROB reads
system.cpu.rob.writes                        37148614                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1666                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2136                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 470                       # number of overall hits
system.l2.overall_hits::.cpu.data                1666                       # number of overall hits
system.l2.overall_hits::total                    2136                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13038                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2140                       # number of overall misses
system.l2.overall_misses::.cpu.data             13038                       # number of overall misses
system.l2.overall_misses::total                 15178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    148593500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    906783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1055376500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    148593500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    906783000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1055376500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17314                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17314                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.819923                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.886697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.876632                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.819923                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.886697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.876632                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69436.214953                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69549.240681                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69533.304783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69436.214953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69549.240681                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69533.304783                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2371                       # number of writebacks
system.l2.writebacks::total                      2371                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15178                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126722750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    773442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    900165250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126722750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    773442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    900165250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.819923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.886697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.876632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.819923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.886697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.876632                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59216.238318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59322.173646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59307.237449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59216.238318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59322.173646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59307.237449                       # average overall mshr miss latency
system.l2.replacements                           6988                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11008                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11008                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2097                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2097                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2097                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2097                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   255                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10454                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10454                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    724672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     724672500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69320.116702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69320.116702                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    617723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    617723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59089.630763                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59089.630763                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    148593500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    148593500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.819923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.819923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69436.214953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69436.214953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126722750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126722750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.819923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.819923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59216.238318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59216.238318                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    182110500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    182110500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.646809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.646809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70476.199690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70476.199690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    155719500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    155719500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.646809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.646809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60262.964396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60262.964396                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7084.873536                       # Cycle average of tags in use
system.l2.tags.total_refs                       33600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15180                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.213439                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.618463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1228.169231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5856.085842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.149923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.714854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.864853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4457                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    283980                       # Number of tag accesses
system.l2.tags.data_accesses                   283980                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000956751500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2371                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15178                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2371                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.98                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.325926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.575642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    540.096023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           126     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      5.93%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.392593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.367499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               41     30.37%     30.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               94     69.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  971392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    332.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2920836000                       # Total gap between requests
system.mem_ctrls.avgGap                     166438.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       136960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46889456.633843019605                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 285543644.323477685452                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51446936.530964210629                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2140                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13038                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2371                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56102750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    343248500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  62465789000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26216.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26326.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26345756.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       136960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        971392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       136960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       136960                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151744                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151744                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2140                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15178                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2371                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2371                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46889457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    285675110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        332564567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46889457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46889457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51950889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51950889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51950889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46889457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    285675110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       384515455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2348                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          841                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               114876250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75860000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          399351250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7571.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26321.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13202                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1951                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.09                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.805579                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   310.413361                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   364.359360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          446     18.85%     18.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          468     19.78%     38.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          259     10.95%     49.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          174      7.35%     56.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          165      6.97%     63.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          100      4.23%     68.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           96      4.06%     72.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          352     14.88%     87.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          306     12.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                971008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              332.433101                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.446937                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8739360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4641285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54870900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6269220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    908566890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    356521440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1570099095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.537189                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    918253000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1905159500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8161020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4337685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53457180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5987340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    939961920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    330083520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1572478665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.351856                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    849360500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1974052000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2371                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4099                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10454                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10454                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36826                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36826                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36826                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1123136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1123136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1123136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15178                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7783000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18972500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2101                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7801                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2614                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3995                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7325                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43602                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50927                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       301504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1645568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1947072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6992                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24307                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146317                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23775     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24307                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2920912500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3922497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22057498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
