design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/cass/projects/IC5-CASS-2024/openlane/lovers_controller,lovers_controller,24_11_13_23_23,flow completed,0h25m35s0ms,0h18m13s0ms,119246.28099173553,0.3025,59623.14049586777,47.03,-1,1905.4,10684,0,0,0,0,0,0,-1,43,31,0,-1,-1,604263,119028,-16.33,-1,-1,-1,0.0,-42880.79,-1,-1,-1,0.0,191397920.0,0.0,56.51,58.53,13.37,19.1,-1,8956,11935,45,2985,0,0,0,11835,22,8,84,83,539,20,1,7259,2971,2901,8,8218,4018,134,5966,18036,36372,284240.1087999999,-1,-1,-1,0.00959,0.00312,1.19e-07,-1,-1,-1,8.619999999999997,20.0,50.0,20,1,50,153.18,153.6,0.3,1,16,0.48,0,sky130_fd_sc_hd,AREA 0
