

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplinga51667d8e15abdb1f03be3ee4c9e19ba  /home/pars/Documents/sim_9/cc_warp
Extracting PTX file and ptxas options    1: cc_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/cc_warp
self exe links to: /home/pars/Documents/sim_9/cc_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/cc_warp
Running md5sum using "md5sum /home/pars/Documents/sim_9/cc_warp "
self exe links to: /home/pars/Documents/sim_9/cc_warp
Extracting specific PTX file named cc_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x55c56e0c8f0b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ4hookiPKmPKiPiPbE4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=23, lmem=0, smem=64, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x55c56e0c8d90, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 4694812 redundent edges are removed
|V| 456626 |E| 25016826
This graph is symmetrized
Launching CUDA CC solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d49c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d478..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (cc_warp.1.sm_75.ptx:49) @%p1 bra $L__BB0_34;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (cc_warp.1.sm_75.ptx:65) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (cc_warp.1.sm_75.ptx:74) ld.shared.u32 %r9, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x160 (cc_warp.1.sm_75.ptx:81) @%p3 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a0 (cc_warp.1.sm_75.ptx:90) @%p4 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (cc_warp.1.sm_75.ptx:101) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x220 (cc_warp.1.sm_75.ptx:110) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (cc_warp.1.sm_75.ptx:116) add.s32 %r88, %r11, 32;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x248 (cc_warp.1.sm_75.ptx:118) @%p7 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x278 (cc_warp.1.sm_75.ptx:127) @%p8 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b8 (cc_warp.1.sm_75.ptx:136) @%p9 bra $L__BB0_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (cc_warp.1.sm_75.ptx:142) add.s32 %r88, %r11, 64;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2e0 (cc_warp.1.sm_75.ptx:144) @%p10 bra $L__BB0_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x370 (cc_warp.1.sm_75.ptx:171) setp.lt.u32 %p13, %r13, 96;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x310 (cc_warp.1.sm_75.ptx:153) @%p11 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x350 (cc_warp.1.sm_75.ptx:162) @%p12 bra $L__BB0_17;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_warp.1.sm_75.ptx:168) add.s32 %r88, %r11, 96;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x378 (cc_warp.1.sm_75.ptx:172) @%p13 bra $L__BB0_33;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3b8 (cc_warp.1.sm_75.ptx:185) @%p14 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3f8 (cc_warp.1.sm_75.ptx:194) @%p15 bra $L__BB0_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (cc_warp.1.sm_75.ptx:200) ld.global.u32 %r73, [%rd48+128];

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x438 (cc_warp.1.sm_75.ptx:207) @%p16 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x478 (cc_warp.1.sm_75.ptx:216) @%p17 bra $L__BB0_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (cc_warp.1.sm_75.ptx:222) ld.global.u32 %r78, [%rd48+256];

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4b8 (cc_warp.1.sm_75.ptx:229) @%p18 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x4f8 (cc_warp.1.sm_75.ptx:238) @%p19 bra $L__BB0_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x510 (cc_warp.1.sm_75.ptx:244) ld.global.u32 %r83, [%rd48+384];

GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x538 (cc_warp.1.sm_75.ptx:251) @%p20 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x578 (cc_warp.1.sm_75.ptx:260) @%p21 bra $L__BB0_32;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cc_warp.1.sm_75.ptx:266) add.s32 %r88, %r88, 128;

GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5a8 (cc_warp.1.sm_75.ptx:269) @%p22 bra $L__BB0_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (cc_warp.1.sm_75.ptx:272) add.s32 %r87, %r87, %r7;

GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5c0 (cc_warp.1.sm_75.ptx:274) @%p23 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c8 (cc_warp.1.sm_75.ptx:277) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 3352838
gpu_sim_insn = 624553991
gpu_ipc =     186.2762
gpu_tot_sim_cycle = 3352838
gpu_tot_sim_insn = 624553991
gpu_tot_ipc =     186.2762
gpu_tot_issued_cta = 120
gpu_occupancy = 69.0967% 
gpu_tot_occupancy = 69.0967% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.9109
partiton_level_parallism_total  =       7.9109
partiton_level_parallism_util =      11.6258
partiton_level_parallism_util_total  =      11.6258
L2_BW  =     345.5464 GB/Sec
L2_BW_total  =     345.5464 GB/Sec
gpu_total_sim_rate=27053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1395975, Miss = 950338, Miss_rate = 0.681, Pending_hits = 48233, Reservation_fails = 1185041
	L1D_cache_core[1]: Access = 1275798, Miss = 888372, Miss_rate = 0.696, Pending_hits = 51219, Reservation_fails = 1035882
	L1D_cache_core[2]: Access = 1343011, Miss = 928093, Miss_rate = 0.691, Pending_hits = 54480, Reservation_fails = 1117270
	L1D_cache_core[3]: Access = 1261655, Miss = 873727, Miss_rate = 0.693, Pending_hits = 42163, Reservation_fails = 1001171
	L1D_cache_core[4]: Access = 1279134, Miss = 919629, Miss_rate = 0.719, Pending_hits = 55008, Reservation_fails = 1136047
	L1D_cache_core[5]: Access = 1256659, Miss = 859891, Miss_rate = 0.684, Pending_hits = 37344, Reservation_fails = 969931
	L1D_cache_core[6]: Access = 1197890, Miss = 819645, Miss_rate = 0.684, Pending_hits = 36011, Reservation_fails = 901635
	L1D_cache_core[7]: Access = 1323325, Miss = 879126, Miss_rate = 0.664, Pending_hits = 46204, Reservation_fails = 927442
	L1D_cache_core[8]: Access = 1219141, Miss = 834510, Miss_rate = 0.685, Pending_hits = 41953, Reservation_fails = 944326
	L1D_cache_core[9]: Access = 1300540, Miss = 885529, Miss_rate = 0.681, Pending_hits = 44984, Reservation_fails = 940907
	L1D_cache_core[10]: Access = 1355309, Miss = 932593, Miss_rate = 0.688, Pending_hits = 56108, Reservation_fails = 1095400
	L1D_cache_core[11]: Access = 1301230, Miss = 902420, Miss_rate = 0.694, Pending_hits = 55501, Reservation_fails = 1083319
	L1D_cache_core[12]: Access = 1192127, Miss = 826642, Miss_rate = 0.693, Pending_hits = 42542, Reservation_fails = 942590
	L1D_cache_core[13]: Access = 1236202, Miss = 847424, Miss_rate = 0.686, Pending_hits = 41154, Reservation_fails = 951983
	L1D_cache_core[14]: Access = 1206725, Miss = 837048, Miss_rate = 0.694, Pending_hits = 46930, Reservation_fails = 996255
	L1D_cache_core[15]: Access = 1197460, Miss = 834049, Miss_rate = 0.697, Pending_hits = 45160, Reservation_fails = 984554
	L1D_cache_core[16]: Access = 1233035, Miss = 852984, Miss_rate = 0.692, Pending_hits = 49028, Reservation_fails = 990147
	L1D_cache_core[17]: Access = 1252726, Miss = 856429, Miss_rate = 0.684, Pending_hits = 45976, Reservation_fails = 929551
	L1D_cache_core[18]: Access = 1170328, Miss = 816930, Miss_rate = 0.698, Pending_hits = 40677, Reservation_fails = 947896
	L1D_cache_core[19]: Access = 1212825, Miss = 838409, Miss_rate = 0.691, Pending_hits = 32133, Reservation_fails = 946945
	L1D_cache_core[20]: Access = 1173789, Miss = 804011, Miss_rate = 0.685, Pending_hits = 45413, Reservation_fails = 923377
	L1D_cache_core[21]: Access = 1114897, Miss = 769070, Miss_rate = 0.690, Pending_hits = 35879, Reservation_fails = 826260
	L1D_cache_core[22]: Access = 1149887, Miss = 787889, Miss_rate = 0.685, Pending_hits = 34107, Reservation_fails = 849001
	L1D_cache_core[23]: Access = 1263228, Miss = 869427, Miss_rate = 0.688, Pending_hits = 42099, Reservation_fails = 1015791
	L1D_cache_core[24]: Access = 1280317, Miss = 880585, Miss_rate = 0.688, Pending_hits = 27435, Reservation_fails = 990310
	L1D_cache_core[25]: Access = 1359284, Miss = 941525, Miss_rate = 0.693, Pending_hits = 48499, Reservation_fails = 1093438
	L1D_cache_core[26]: Access = 1272877, Miss = 887287, Miss_rate = 0.697, Pending_hits = 53815, Reservation_fails = 1069948
	L1D_cache_core[27]: Access = 1334619, Miss = 922664, Miss_rate = 0.691, Pending_hits = 47190, Reservation_fails = 1056115
	L1D_cache_core[28]: Access = 1248203, Miss = 869783, Miss_rate = 0.697, Pending_hits = 38827, Reservation_fails = 982370
	L1D_cache_core[29]: Access = 1217636, Miss = 854408, Miss_rate = 0.702, Pending_hits = 37519, Reservation_fails = 989087
	L1D_total_cache_accesses = 37625832
	L1D_total_cache_misses = 25970437
	L1D_total_cache_miss_rate = 0.6902
	L1D_total_cache_pending_hits = 1323591
	L1D_total_cache_reservation_fails = 29823989
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.338
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9778412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1323585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19458728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29785299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6505581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1323585
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 553392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37066306
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559526

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8946345
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20280291
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37772
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41173, 34349, 32392, 34954, 39884, 42534, 33176, 44692, 37659, 31919, 30662, 33498, 33979, 33550, 30712, 41291, 34432, 31636, 31708, 34866, 33541, 31522, 30819, 30841, 33730, 29435, 34030, 33447, 30340, 32264, 30907, 29514, 
gpgpu_n_tot_thrd_icount = 1004976832
gpgpu_n_tot_w_icount = 31405526
gpgpu_n_stall_shd_mem = 19578990
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25964309
gpgpu_n_mem_write_global = 559526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 89384829
gpgpu_n_store_insn = 938548
gpgpu_n_shmem_insn = 30137316
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17763216
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1815774
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9705432	W0_Idle:49215054	W0_Scoreboard:216547600	W1:955660	W2:3002766	W3:685446	W4:662526	W5:637668	W6:607922	W7:578289	W8:555370	W9:526510	W10:500046	W11:477079	W12:454496	W13:441447	W14:420610	W15:404361	W16:383183	W17:373583	W18:359858	W19:353076	W20:339992	W21:323825	W22:321268	W23:317169	W24:313176	W25:312630	W26:321834	W27:336944	W28:366069	W29:424930	W30:560792	W31:1077069	W32:14009932
single_issue_nums: WS0:7871924	WS1:7844511	WS2:7830278	WS3:7858813	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 207714472 {8:25964309,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22381040 {40:559526,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1038572360 {40:25964309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4476208 {8:559526,}
maxmflatency = 1291 
max_icnt2mem_latency = 1093 
maxmrqlatency = 829 
max_icnt2sh_latency = 152 
averagemflatency = 392 
avg_icnt2mem_latency = 159 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 11 
mrq_lat_table:2432606 	51589 	110752 	385494 	1240530 	474441 	138588 	17613 	1838 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3609018 	19041267 	3873166 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7630476 	4881117 	8483812 	5441979 	86443 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7766669 	6402743 	6083639 	4449231 	1679895 	141451 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	3261 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         7         7         7        10         8         9         8         8         7         8         8         8         8         8 
dram[1]:        12        12         8         8        10         7         8         8         8         8         9         8         8         8         8         9 
dram[2]:        12        12         8         8         7         8         7         7         9         8         7        10         8         8         8        10 
dram[3]:        12        12         8         8        13         7         8         8         7         8         8         6        10         8        10         8 
dram[4]:        12        12         7         8        10        10         8         8         8         7         8         7         8         8         8         8 
dram[5]:        12        12         7         8         8        12         7         8         8         8         9         7         8         8         8        12 
dram[6]:         9         8         7         8         7         7        11         8         8         8         8         8         8         8         8        10 
dram[7]:        10         9         7         8         8         9         8         8         8         8         8         7         8         8         8         8 
dram[8]:        11         8         8         8         9        13         7         8         8         8         7         7         7         9         8         8 
dram[9]:         9         8        10         8        12         8         7         8         8        10         8         7        10         9         8         9 
dram[10]:         8         8         7         8        10        10         7         7         8         8        11         7         9         8         8         8 
dram[11]:         9         8         8         9         9         7        11         7         8         8         8         7         8         9        12         8 
maximum service time to same row:
dram[0]:     71310     78942     70582     37307     69921    122132     67361     94265     72053    117856     41997    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    113332     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     55918     81117 
dram[2]:     99327     72518     47515    107143     85114     43085     58736    105776    159386     67287     77501     71335     96425     64942     69959    149984 
dram[3]:     38222     83003    127140    141863     88327    144841     34177    114404    132018     82246     72512     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     44409     57629     61148    111708     70871     69248     64103     39839     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     77356    158062    224204     76458     80781     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     58578    137808     58626     65793     65030     59543     70732     74776     68068     71507     95908     53714 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     37625     79001    123246     84842     57440     39268    104061     64507     47236     47287     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     54396     84862    105460    148412    158087 
dram[10]:    162333     66662     55352     90086     93720     76027     54485     62596     81927     69218     82774     74848     86606     79803     44523     89373 
dram[11]:     54107    177064     60352     92708    113520    242813     80578    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.671194  1.675859  1.655024  1.655933  1.696313  1.685658  1.717059  1.717034  1.702825  1.699932  1.693267  1.688769  1.745097  1.732581  1.721285  1.712649 
dram[1]:  1.668969  1.658039  1.657872  1.650864  1.693783  1.691219  1.708325  1.706529  1.687367  1.700868  1.675889  1.689825  1.713664  1.722532  1.702661  1.706065 
dram[2]:  1.667791  1.664658  1.656221  1.650872  1.701538  1.688333  1.707586  1.716180  1.701443  1.691366  1.686316  1.685161  1.732072  1.724081  1.704640  1.722013 
dram[3]:  1.668903  1.645089  1.649854  1.644857  1.695353  1.684487  1.718706  1.697143  1.704929  1.694961  1.695574  1.703094  1.725167  1.735653  1.720880  1.700933 
dram[4]:  1.664051  1.655757  1.649570  1.653294  1.690973  1.695097  1.699065  1.707847  1.680789  1.685417  1.698697  1.698438  1.727085  1.735685  1.707913  1.718204 
dram[5]:  1.667455  1.660940  1.671537  1.656309  1.712165  1.700510  1.714568  1.701317  1.694185  1.691687  1.691033  1.688946  1.738362  1.724418  1.711862  1.714868 
dram[6]:  1.661104  1.654250  1.665919  1.657562  1.687442  1.685596  1.708374  1.718924  1.692844  1.690893  1.702508  1.686289  1.737296  1.724369  1.704750  1.703430 
dram[7]:  1.658530  1.647620  1.656072  1.653458  1.693388  1.687752  1.712546  1.704401  1.683076  1.694108  1.691918  1.682107  1.723950  1.736366  1.708331  1.729331 
dram[8]:  1.661722  1.660190  1.663132  1.667322  1.691424  1.692509  1.704492  1.720568  1.677042  1.702982  1.683084  1.683653  1.729231  1.728948  1.710785  1.715270 
dram[9]:  1.646788  1.661524  1.653049  1.649235  1.687641  1.696607  1.713111  1.703141  1.692500  1.693699  1.694684  1.696574  1.735343  1.728973  1.697827  1.709890 
dram[10]:  1.652340  1.670381  1.640279  1.642695  1.684047  1.696898  1.709399  1.731864  1.689681  1.706463  1.697525  1.696951  1.719517  1.730301  1.699844  1.715160 
dram[11]:  1.665288  1.653573  1.666059  1.657796  1.707396  1.691375  1.726416  1.714709  1.705104  1.692158  1.704180  1.693398  1.743038  1.726353  1.707917  1.715572 
average row locality = 4853533/2867939 = 1.692342
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25771     25779     26091     26147     24956     25101     24198     24343     24887     24600     25189     25107     23764     23866     24289     24353 
dram[1]:     25949     26102     26442     26235     25220     25040     24465     24528     24956     24967     25404     25123     24149     24163     24724     24384 
dram[2]:     25789     25545     26149     26199     24860     24817     24348     24131     25010     24829     25117     25130     23908     23703     24615     24438 
dram[3]:     25689     25985     26117     26348     24730     24978     24257     24281     24718     25023     25003     24724     23995     23812     24370     24303 
dram[4]:     25651     25713     26038     26220     25146     25088     24424     24293     25130     24815     25222     25115     24014     23678     24550     24203 
dram[5]:     25682     25576     25883     26089     24782     24643     24038     24115     24527     24864     24985     25102     23755     23876     24406     24088 
dram[6]:     25769     26031     26266     26265     25065     25137     24147     24103     24914     25089     24734     25218     23546     23993     24468     24628 
dram[7]:     26137     26169     26190     26500     24928     25120     24305     24313     25209     25004     25027     25330     24123     23966     24574     24226 
dram[8]:     25982     25639     26200     25804     25081     24803     24458     23928     24937     24703     25288     25262     23749     23664     24441     24078 
dram[9]:     25667     25834     26264     26345     24984     24886     24073     24377     24777     24859     25195     25115     23766     23780     24591     24313 
dram[10]:     26013     25513     26486     26201     25114     24863     24424     23980     24951     24413     25054     24897     24104     23802     24691     24309 
dram[11]:     25764     25887     26045     25999     24517     24852     23902     24030     24503     24908     24809     25014     23665     23936     24603     24278 
total dram reads = 4785788
bank skew: 26500/23546 = 1.13
chip skew: 401851/396411 = 1.01
number of total write accesses:
dram[0]:       911       854       915       880       807       836       659       650       688       697       721       708       593       597       684       712 
dram[1]:       801       835       985       857       814       871       657       661       729       687       681       673       585       663       768       706 
dram[2]:       844       846       874       976       768       803       654       700       721       703       737       727       621       585       757       683 
dram[3]:       862       905       943       953       838       797       656       686       709       727       692       694       638       554       731       690 
dram[4]:       877       883       897       959       787       821       650       662       718       692       735       699       588       552       744       673 
dram[5]:       848       871       874       906       768       809       649       664       714       667       705       765       577       646       693       732 
dram[6]:       843       896       939       960       868       830       630       663       697       678       692       751       581       557       729       691 
dram[7]:       897       893       970       968       807       804       653       720       715       726       724       730       592       562       686       632 
dram[8]:       915       853       916       966       826       794       638       623       683       680       740       739       569       585       641       708 
dram[9]:       895       899       916       966       810       783       626       649       724       682       749       720       544       593       745       670 
dram[10]:       869       857       990       988       769       784       654       636       693       709       696       680       600       563       731       729 
dram[11]:       851       952       944       922       792       807       589       650       744       715       724       702       561       620       753       669 
total dram writes = 143658
bank skew: 990/544 = 1.82
chip skew: 12079/11876 = 1.02
average mf latency per bank:
dram[0]:       1939      1945      1875      1923      1896      1821      1545      1648      1528      1493      1381      1454      3567      3497      2820      2612
dram[1]:       2172      2012      1821      1825      1787      1752      1660      1644      1426      1505      1412      1474      3742      2892      2959      3128
dram[2]:       2055      2379      1861      1748      1864      1762      1695      1645      1485      1463      1400      1378      3995      4407      2765      2862
dram[3]:       2121      1997      1873      1883      1732      1671      1621      1633      1506      1558      1426      1441      3424      4210      3119      2452
dram[4]:       2143      2017      2125      1844      1774      1704      1642      1592      1466      1560      1338      1389      4111      3751      2552      2792
dram[5]:       2059      2170      1898      1885      1820      1975      1559      1605      1565      1452      1402      1435      3806      3908      2718      2665
dram[6]:       2093      2032      1841      1757      2022      1813      1713      1597      1488      1463      1508      1345      4734      4411      2567      2392
dram[7]:       1990      2039      1940      1843      1725      1808      1700      1696      1414      1491      1477      1453      4127      3967      2592      2804
dram[8]:       1962      2272      1926      1966      1795      1939      1660      1743      1505      1451      1401      1390      4277      3721      2616      2627
dram[9]:       2272      2233      1858      1914      1766      1731      3394      1601      1520      1404      1376      1412      4357      4223      2646      2496
dram[10]:       2238      2015      1716      1795      1729      1802      1572      1684      1498      1579      1501      1452      4273      3440      2285      2374
dram[11]:       1864      1975      1916      1817      1824      1848      1632      1651      1595      1499      1425      1424      3738      4340      2319      2550
maximum mf latency per bank:
dram[0]:       1061      1089      1110      1010      1055      1052      1089      1046       966      1007      1049       987      1051      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1083       968       993      1034      1003      1000       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1006       909      1041       965      1058      1184      1044      1120      1132      1128
dram[3]:       1118      1026      1035      1043       996      1127      1174       970      1018      1039      1071       947      1049      1098      1121      1029
dram[4]:       1033      1028      1044      1143       997      1100      1194      1014      1083       983      1050      1109      1114      1152      1125      1130
dram[5]:       1026      1071      1096      1100      1068      1025      1021       996      1057      1231      1042      1015      1125      1117      1020      1043
dram[6]:       1077      1047      1104      1083      1016      1049      1044      1065      1022      1074      1073      1041      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1110      1079       988      1002      1127      1013      1073      1124      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1038      1138       995      1052      1138      1053      1053      1041      1231      1019      1021      1291      1050      1034
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1045      1049       974      1017      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1049      1091      1231      1001      1121      1291      1054      1133      1095
dram[11]:       1016      1034      1034      1046      1075      1022      1035      1062      1033      1033       974      1072      1025      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7749588 n_act=238065 n_pre=238049 n_ref_event=0 n_req=403996 n_rd=398441 n_rd_L2_A=0 n_write=0 n_wr_bk=11912 bw_util=0.1909
n_activity=5429936 dram_eff=0.3023
bk0: 25771a 7479177i bk1: 25779a 7483457i bk2: 26091a 7457669i bk3: 26147a 7459559i bk4: 24956a 7531523i bk5: 25101a 7524160i bk6: 24198a 7581225i bk7: 24343a 7580534i bk8: 24887a 7546358i bk9: 24600a 7564698i bk10: 25189a 7523234i bk11: 25107a 7530932i bk12: 23764a 7620983i bk13: 23866a 7613630i bk14: 24289a 7589696i bk15: 24353a 7584651i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.410729
Row_Buffer_Locality_read = 0.415447
Row_Buffer_Locality_write = 0.072367
Bank_Level_Parallism = 3.515932
Bank_Level_Parallism_Col = 1.824790
Bank_Level_Parallism_Ready = 1.077150
write_to_read_ratio_blp_rw_average = 0.051187
GrpLevelPara = 1.620530 

BW Util details:
bwutil = 0.190901 
total_CMD = 8598247 
util_bw = 1641412 
Wasted_Col = 2598623 
Wasted_Row = 693213 
Idle = 3664999 

BW Util Bottlenecks: 
RCDc_limit = 3632642 
RCDWRc_limit = 42340 
WTRc_limit = 223342 
RTWc_limit = 241013 
CCDLc_limit = 468989 
rwq = 0 
CCDLc_limit_alone = 444831 
WTRc_limit_alone = 215020 
RTWc_limit_alone = 225177 

Commands details: 
total_CMD = 8598247 
n_nop = 7749588 
Read = 398441 
Write = 0 
L2_Alloc = 0 
L2_WB = 11912 
n_act = 238065 
n_pre = 238049 
n_ref = 0 
n_req = 403996 
total_req = 410353 

Dual Bus Interface Util: 
issued_total_row = 476114 
issued_total_col = 410353 
Row_Bus_Util =  0.055373 
CoL_Bus_Util = 0.047725 
Either_Row_CoL_Bus_Util = 0.098701 
Issued_on_Two_Bus_Simul_Util = 0.004397 
issued_two_Eff = 0.044550 
queue_avg = 1.640562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64056
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7741380 n_act=241312 n_pre=241296 n_ref_event=0 n_req=407519 n_rd=401851 n_rd_L2_A=0 n_write=0 n_wr_bk=11973 bw_util=0.1925
n_activity=5383939 dram_eff=0.3075
bk0: 25949a 7467639i bk1: 26102a 7452868i bk2: 26442a 7424153i bk3: 26235a 7435754i bk4: 25220a 7502045i bk5: 25040a 7514096i bk6: 24465a 7553182i bk7: 24528a 7561408i bk8: 24956a 7525980i bk9: 24967a 7540581i bk10: 25404a 7499252i bk11: 25123a 7519879i bk12: 24149a 7581760i bk13: 24163a 7588011i bk14: 24724a 7540127i bk15: 24384a 7570892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.407856
Row_Buffer_Locality_read = 0.412474
Row_Buffer_Locality_write = 0.080452
Bank_Level_Parallism = 3.601244
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079648
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192516 
total_CMD = 8598247 
util_bw = 1655296 
Wasted_Col = 2593693 
Wasted_Row = 675814 
Idle = 3673444 

BW Util Bottlenecks: 
RCDc_limit = 3659259 
RCDWRc_limit = 42848 
WTRc_limit = 230923 
RTWc_limit = 244737 
CCDLc_limit = 472566 
rwq = 0 
CCDLc_limit_alone = 448125 
WTRc_limit_alone = 222237 
RTWc_limit_alone = 228982 

Commands details: 
total_CMD = 8598247 
n_nop = 7741380 
Read = 401851 
Write = 0 
L2_Alloc = 0 
L2_WB = 11973 
n_act = 241312 
n_pre = 241296 
n_ref = 0 
n_req = 407519 
total_req = 413824 

Dual Bus Interface Util: 
issued_total_row = 482608 
issued_total_col = 413824 
Row_Bus_Util =  0.056129 
CoL_Bus_Util = 0.048129 
Either_Row_CoL_Bus_Util = 0.099656 
Issued_on_Two_Bus_Simul_Util = 0.004602 
issued_two_Eff = 0.046174 
queue_avg = 1.705323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7748626 n_act=238806 n_pre=238790 n_ref_event=0 n_req=404230 n_rd=398588 n_rd_L2_A=0 n_write=0 n_wr_bk=11999 bw_util=0.191
n_activity=5347150 dram_eff=0.3071
bk0: 25789a 7475643i bk1: 25545a 7480200i bk2: 26149a 7441098i bk3: 26199a 7436090i bk4: 24860a 7530278i bk5: 24817a 7526335i bk6: 24348a 7567083i bk7: 24131a 7585967i bk8: 25010a 7539274i bk9: 24829a 7538044i bk10: 25117a 7516013i bk11: 25130a 7521954i bk12: 23908a 7599128i bk13: 23703a 7611699i bk14: 24615a 7556809i bk15: 24438a 7585382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409237
Row_Buffer_Locality_read = 0.413896
Row_Buffer_Locality_write = 0.080113
Bank_Level_Parallism = 3.576821
Bank_Level_Parallism_Col = 1.841297
Bank_Level_Parallism_Ready = 1.079537
write_to_read_ratio_blp_rw_average = 0.052612
GrpLevelPara = 1.630197 

BW Util details:
bwutil = 0.191010 
total_CMD = 8598247 
util_bw = 1642348 
Wasted_Col = 2581646 
Wasted_Row = 668111 
Idle = 3706142 

BW Util Bottlenecks: 
RCDc_limit = 3632011 
RCDWRc_limit = 42473 
WTRc_limit = 230184 
RTWc_limit = 252919 
CCDLc_limit = 470863 
rwq = 0 
CCDLc_limit_alone = 446107 
WTRc_limit_alone = 221705 
RTWc_limit_alone = 236642 

Commands details: 
total_CMD = 8598247 
n_nop = 7748626 
Read = 398588 
Write = 0 
L2_Alloc = 0 
L2_WB = 11999 
n_act = 238806 
n_pre = 238790 
n_ref = 0 
n_req = 404230 
total_req = 410587 

Dual Bus Interface Util: 
issued_total_row = 477596 
issued_total_col = 410587 
Row_Bus_Util =  0.055546 
CoL_Bus_Util = 0.047752 
Either_Row_CoL_Bus_Util = 0.098813 
Issued_on_Two_Bus_Simul_Util = 0.004485 
issued_two_Eff = 0.045387 
queue_avg = 1.658628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7749021 n_act=238872 n_pre=238856 n_ref_event=0 n_req=404063 n_rd=398333 n_rd_L2_A=0 n_write=0 n_wr_bk=12075 bw_util=0.1909
n_activity=5363329 dram_eff=0.3061
bk0: 25689a 7475956i bk1: 25985a 7451084i bk2: 26117a 7436279i bk3: 26348a 7424251i bk4: 24730a 7522949i bk5: 24978a 7520389i bk6: 24257a 7582236i bk7: 24281a 7574325i bk8: 24718a 7551346i bk9: 25023a 7531338i bk10: 25003a 7520641i bk11: 24724a 7547128i bk12: 23995a 7585170i bk13: 23812a 7625236i bk14: 24370a 7573706i bk15: 24303a 7575163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408830
Row_Buffer_Locality_read = 0.413654
Row_Buffer_Locality_write = 0.073473
Bank_Level_Parallism = 3.583516
Bank_Level_Parallism_Col = 1.843441
Bank_Level_Parallism_Ready = 1.080265
write_to_read_ratio_blp_rw_average = 0.052553
GrpLevelPara = 1.632973 

BW Util details:
bwutil = 0.190926 
total_CMD = 8598247 
util_bw = 1641632 
Wasted_Col = 2578047 
Wasted_Row = 668519 
Idle = 3710049 

BW Util Bottlenecks: 
RCDc_limit = 3627805 
RCDWRc_limit = 43286 
WTRc_limit = 231959 
RTWc_limit = 254530 
CCDLc_limit = 468879 
rwq = 0 
CCDLc_limit_alone = 443255 
WTRc_limit_alone = 223071 
RTWc_limit_alone = 237794 

Commands details: 
total_CMD = 8598247 
n_nop = 7749021 
Read = 398333 
Write = 0 
L2_Alloc = 0 
L2_WB = 12075 
n_act = 238872 
n_pre = 238856 
n_ref = 0 
n_req = 404063 
total_req = 410408 

Dual Bus Interface Util: 
issued_total_row = 477728 
issued_total_col = 410408 
Row_Bus_Util =  0.055561 
CoL_Bus_Util = 0.047732 
Either_Row_CoL_Bus_Util = 0.098767 
Issued_on_Two_Bus_Simul_Util = 0.004525 
issued_two_Eff = 0.045818 
queue_avg = 1.672822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67282
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7747278 n_act=239502 n_pre=239486 n_ref_event=0 n_req=404909 n_rd=399300 n_rd_L2_A=0 n_write=0 n_wr_bk=11937 bw_util=0.1913
n_activity=5375376 dram_eff=0.306
bk0: 25651a 7481103i bk1: 25713a 7466997i bk2: 26038a 7449100i bk3: 26220a 7437815i bk4: 25146a 7509480i bk5: 25088a 7512997i bk6: 24424a 7556519i bk7: 24293a 7574460i bk8: 25130a 7508268i bk9: 24815a 7534297i bk10: 25222a 7513379i bk11: 25115a 7524814i bk12: 24014a 7592225i bk13: 23678a 7618421i bk14: 24550a 7555843i bk15: 24203a 7589010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408509
Row_Buffer_Locality_read = 0.413198
Row_Buffer_Locality_write = 0.074701
Bank_Level_Parallism = 3.586463
Bank_Level_Parallism_Col = 1.837496
Bank_Level_Parallism_Ready = 1.078353
write_to_read_ratio_blp_rw_average = 0.051585
GrpLevelPara = 1.629477 

BW Util details:
bwutil = 0.191312 
total_CMD = 8598247 
util_bw = 1644948 
Wasted_Col = 2586565 
Wasted_Row = 673332 
Idle = 3693402 

BW Util Bottlenecks: 
RCDc_limit = 3640143 
RCDWRc_limit = 42393 
WTRc_limit = 224982 
RTWc_limit = 245798 
CCDLc_limit = 470645 
rwq = 0 
CCDLc_limit_alone = 446522 
WTRc_limit_alone = 216833 
RTWc_limit_alone = 229824 

Commands details: 
total_CMD = 8598247 
n_nop = 7747278 
Read = 399300 
Write = 0 
L2_Alloc = 0 
L2_WB = 11937 
n_act = 239502 
n_pre = 239486 
n_ref = 0 
n_req = 404909 
total_req = 411237 

Dual Bus Interface Util: 
issued_total_row = 478988 
issued_total_col = 411237 
Row_Bus_Util =  0.055708 
CoL_Bus_Util = 0.047828 
Either_Row_CoL_Bus_Util = 0.098970 
Issued_on_Two_Bus_Simul_Util = 0.004566 
issued_two_Eff = 0.046131 
queue_avg = 1.673840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7754144 n_act=237121 n_pre=237105 n_ref_event=0 n_req=401990 n_rd=396411 n_rd_L2_A=0 n_write=0 n_wr_bk=11888 bw_util=0.1899
n_activity=5283162 dram_eff=0.3091
bk0: 25682a 7483349i bk1: 25576a 7478588i bk2: 25883a 7463661i bk3: 26089a 7444237i bk4: 24782a 7534707i bk5: 24643a 7536454i bk6: 24038a 7580996i bk7: 24115a 7581495i bk8: 24527a 7547283i bk9: 24864a 7537292i bk10: 24985a 7522295i bk11: 25102a 7515701i bk12: 23755a 7600203i bk13: 23876a 7595781i bk14: 24406a 7569216i bk15: 24088a 7589506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.410137
Row_Buffer_Locality_read = 0.414840
Row_Buffer_Locality_write = 0.075999
Bank_Level_Parallism = 3.603245
Bank_Level_Parallism_Col = 1.846895
Bank_Level_Parallism_Ready = 1.078111
write_to_read_ratio_blp_rw_average = 0.053101
GrpLevelPara = 1.636299 

BW Util details:
bwutil = 0.189945 
total_CMD = 8598247 
util_bw = 1633196 
Wasted_Col = 2552270 
Wasted_Row = 650367 
Idle = 3762414 

BW Util Bottlenecks: 
RCDc_limit = 3594413 
RCDWRc_limit = 42297 
WTRc_limit = 227625 
RTWc_limit = 254732 
CCDLc_limit = 469054 
rwq = 0 
CCDLc_limit_alone = 443931 
WTRc_limit_alone = 219156 
RTWc_limit_alone = 238078 

Commands details: 
total_CMD = 8598247 
n_nop = 7754144 
Read = 396411 
Write = 0 
L2_Alloc = 0 
L2_WB = 11888 
n_act = 237121 
n_pre = 237105 
n_ref = 0 
n_req = 401990 
total_req = 408299 

Dual Bus Interface Util: 
issued_total_row = 474226 
issued_total_col = 408299 
Row_Bus_Util =  0.055154 
CoL_Bus_Util = 0.047486 
Either_Row_CoL_Bus_Util = 0.098172 
Issued_on_Two_Bus_Simul_Util = 0.004469 
issued_two_Eff = 0.045518 
queue_avg = 1.669481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7746216 n_act=239466 n_pre=239450 n_ref_event=0 n_req=405050 n_rd=399373 n_rd_L2_A=0 n_write=0 n_wr_bk=12005 bw_util=0.1914
n_activity=5439134 dram_eff=0.3025
bk0: 25769a 7472947i bk1: 26031a 7463484i bk2: 26266a 7442009i bk3: 26265a 7437796i bk4: 25065a 7507427i bk5: 25137a 7511038i bk6: 24147a 7581614i bk7: 24103a 7588994i bk8: 24914a 7538355i bk9: 25089a 7536858i bk10: 24734a 7547111i bk11: 25218a 7523503i bk12: 23546a 7624657i bk13: 23993a 7602221i bk14: 24468a 7569053i bk15: 24628a 7563479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408804
Row_Buffer_Locality_read = 0.413556
Row_Buffer_Locality_write = 0.074511
Bank_Level_Parallism = 3.541622
Bank_Level_Parallism_Col = 1.831406
Bank_Level_Parallism_Ready = 1.079622
write_to_read_ratio_blp_rw_average = 0.051805
GrpLevelPara = 1.624117 

BW Util details:
bwutil = 0.191378 
total_CMD = 8598247 
util_bw = 1645512 
Wasted_Col = 2608343 
Wasted_Row = 688859 
Idle = 3655533 

BW Util Bottlenecks: 
RCDc_limit = 3650973 
RCDWRc_limit = 43349 
WTRc_limit = 229824 
RTWc_limit = 251297 
CCDLc_limit = 469210 
rwq = 0 
CCDLc_limit_alone = 444564 
WTRc_limit_alone = 221295 
RTWc_limit_alone = 235180 

Commands details: 
total_CMD = 8598247 
n_nop = 7746216 
Read = 399373 
Write = 0 
L2_Alloc = 0 
L2_WB = 12005 
n_act = 239466 
n_pre = 239450 
n_ref = 0 
n_req = 405050 
total_req = 411378 

Dual Bus Interface Util: 
issued_total_row = 478916 
issued_total_col = 411378 
Row_Bus_Util =  0.055699 
CoL_Bus_Util = 0.047844 
Either_Row_CoL_Bus_Util = 0.099094 
Issued_on_Two_Bus_Simul_Util = 0.004450 
issued_two_Eff = 0.044908 
queue_avg = 1.656553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7743637 n_act=240707 n_pre=240691 n_ref_event=0 n_req=406824 n_rd=401121 n_rd_L2_A=0 n_write=0 n_wr_bk=12079 bw_util=0.1922
n_activity=5370858 dram_eff=0.3077
bk0: 26137a 7456569i bk1: 26169a 7434546i bk2: 26190a 7433041i bk3: 26500a 7424171i bk4: 24928a 7518089i bk5: 25120a 7511506i bk6: 24305a 7558939i bk7: 24313a 7568536i bk8: 25209a 7510114i bk9: 25004a 7528048i bk10: 25027a 7521899i bk11: 25330a 7508914i bk12: 24123a 7577904i bk13: 23966a 7604041i bk14: 24574a 7561008i bk15: 24226a 7594470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408331
Row_Buffer_Locality_read = 0.413052
Row_Buffer_Locality_write = 0.076276
Bank_Level_Parallism = 3.601647
Bank_Level_Parallism_Col = 1.842797
Bank_Level_Parallism_Ready = 1.078387
write_to_read_ratio_blp_rw_average = 0.052715
GrpLevelPara = 1.633843 

BW Util details:
bwutil = 0.192225 
total_CMD = 8598247 
util_bw = 1652800 
Wasted_Col = 2594837 
Wasted_Row = 666721 
Idle = 3683889 

BW Util Bottlenecks: 
RCDc_limit = 3653040 
RCDWRc_limit = 43714 
WTRc_limit = 227915 
RTWc_limit = 255951 
CCDLc_limit = 473297 
rwq = 0 
CCDLc_limit_alone = 448486 
WTRc_limit_alone = 219813 
RTWc_limit_alone = 239242 

Commands details: 
total_CMD = 8598247 
n_nop = 7743637 
Read = 401121 
Write = 0 
L2_Alloc = 0 
L2_WB = 12079 
n_act = 240707 
n_pre = 240691 
n_ref = 0 
n_req = 406824 
total_req = 413200 

Dual Bus Interface Util: 
issued_total_row = 481398 
issued_total_col = 413200 
Row_Bus_Util =  0.055988 
CoL_Bus_Util = 0.048056 
Either_Row_CoL_Bus_Util = 0.099394 
Issued_on_Two_Bus_Simul_Util = 0.004651 
issued_two_Eff = 0.046791 
queue_avg = 1.697136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69714
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7750548 n_act=238501 n_pre=238485 n_ref_event=0 n_req=403593 n_rd=398017 n_rd_L2_A=0 n_write=0 n_wr_bk=11876 bw_util=0.1907
n_activity=5342997 dram_eff=0.3069
bk0: 25982a 7451199i bk1: 25639a 7477754i bk2: 26200a 7440483i bk3: 25804a 7467481i bk4: 25081a 7509729i bk5: 24803a 7539122i bk6: 24458a 7558131i bk7: 23928a 7600209i bk8: 24937a 7518834i bk9: 24703a 7550370i bk10: 25288a 7505757i bk11: 25262a 7513174i bk12: 23749a 7602050i bk13: 23664a 7611326i bk14: 24441a 7567902i bk15: 24078a 7589816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409061
Row_Buffer_Locality_read = 0.413837
Row_Buffer_Locality_write = 0.068149
Bank_Level_Parallism = 3.586766
Bank_Level_Parallism_Col = 1.837351
Bank_Level_Parallism_Ready = 1.080168
write_to_read_ratio_blp_rw_average = 0.050436
GrpLevelPara = 1.630628 

BW Util details:
bwutil = 0.190687 
total_CMD = 8598247 
util_bw = 1639572 
Wasted_Col = 2572685 
Wasted_Row = 669651 
Idle = 3716339 

BW Util Bottlenecks: 
RCDc_limit = 3620934 
RCDWRc_limit = 42609 
WTRc_limit = 226119 
RTWc_limit = 239501 
CCDLc_limit = 468663 
rwq = 0 
CCDLc_limit_alone = 445250 
WTRc_limit_alone = 217707 
RTWc_limit_alone = 224500 

Commands details: 
total_CMD = 8598247 
n_nop = 7750548 
Read = 398017 
Write = 0 
L2_Alloc = 0 
L2_WB = 11876 
n_act = 238501 
n_pre = 238485 
n_ref = 0 
n_req = 403593 
total_req = 409893 

Dual Bus Interface Util: 
issued_total_row = 476986 
issued_total_col = 409893 
Row_Bus_Util =  0.055475 
CoL_Bus_Util = 0.047672 
Either_Row_CoL_Bus_Util = 0.098590 
Issued_on_Two_Bus_Simul_Util = 0.004557 
issued_two_Eff = 0.046219 
queue_avg = 1.671291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7747829 n_act=239325 n_pre=239309 n_ref_event=0 n_req=404474 n_rd=398826 n_rd_L2_A=0 n_write=0 n_wr_bk=11971 bw_util=0.1911
n_activity=5364511 dram_eff=0.3063
bk0: 25667a 7459211i bk1: 25834a 7465398i bk2: 26264a 7435068i bk3: 26345a 7427978i bk4: 24984a 7511525i bk5: 24886a 7534743i bk6: 24073a 7578424i bk7: 24377a 7567760i bk8: 24777a 7533077i bk9: 24859a 7538813i bk10: 25195a 7511154i bk11: 25115a 7530416i bk12: 23766a 7606275i bk13: 23780a 7613456i bk14: 24591a 7552486i bk15: 24313a 7574049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408311
Row_Buffer_Locality_read = 0.412962
Row_Buffer_Locality_write = 0.079851
Bank_Level_Parallism = 3.595200
Bank_Level_Parallism_Col = 1.840068
Bank_Level_Parallism_Ready = 1.078572
write_to_read_ratio_blp_rw_average = 0.052004
GrpLevelPara = 1.631927 

BW Util details:
bwutil = 0.191107 
total_CMD = 8598247 
util_bw = 1643188 
Wasted_Col = 2580565 
Wasted_Row = 664347 
Idle = 3710147 

BW Util Bottlenecks: 
RCDc_limit = 3634459 
RCDWRc_limit = 42690 
WTRc_limit = 231964 
RTWc_limit = 249425 
CCDLc_limit = 467512 
rwq = 0 
CCDLc_limit_alone = 443033 
WTRc_limit_alone = 223909 
RTWc_limit_alone = 233001 

Commands details: 
total_CMD = 8598247 
n_nop = 7747829 
Read = 398826 
Write = 0 
L2_Alloc = 0 
L2_WB = 11971 
n_act = 239325 
n_pre = 239309 
n_ref = 0 
n_req = 404474 
total_req = 410797 

Dual Bus Interface Util: 
issued_total_row = 478634 
issued_total_col = 410797 
Row_Bus_Util =  0.055666 
CoL_Bus_Util = 0.047777 
Either_Row_CoL_Bus_Util = 0.098906 
Issued_on_Two_Bus_Simul_Util = 0.004537 
issued_two_Eff = 0.045875 
queue_avg = 1.645617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64562
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7748078 n_act=239166 n_pre=239150 n_ref_event=0 n_req=404507 n_rd=398815 n_rd_L2_A=0 n_write=0 n_wr_bk=11948 bw_util=0.1911
n_activity=5376761 dram_eff=0.3056
bk0: 26013a 7452983i bk1: 25513a 7482048i bk2: 26486a 7409465i bk3: 26201a 7436185i bk4: 25114a 7503402i bk5: 24863a 7536701i bk6: 24424a 7558762i bk7: 23980a 7602626i bk8: 24951a 7531773i bk9: 24413a 7566188i bk10: 25054a 7527110i bk11: 24897a 7541611i bk12: 24104a 7581930i bk13: 23802a 7617667i bk14: 24691a 7548037i bk15: 24309a 7577879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.408752
Row_Buffer_Locality_read = 0.413513
Row_Buffer_Locality_write = 0.075193
Bank_Level_Parallism = 3.572661
Bank_Level_Parallism_Col = 1.837717
Bank_Level_Parallism_Ready = 1.079644
write_to_read_ratio_blp_rw_average = 0.051803
GrpLevelPara = 1.629808 

BW Util details:
bwutil = 0.191092 
total_CMD = 8598247 
util_bw = 1643052 
Wasted_Col = 2588292 
Wasted_Row = 677700 
Idle = 3689203 

BW Util Bottlenecks: 
RCDc_limit = 3637013 
RCDWRc_limit = 43526 
WTRc_limit = 229093 
RTWc_limit = 248366 
CCDLc_limit = 467462 
rwq = 0 
CCDLc_limit_alone = 442941 
WTRc_limit_alone = 220846 
RTWc_limit_alone = 232092 

Commands details: 
total_CMD = 8598247 
n_nop = 7748078 
Read = 398815 
Write = 0 
L2_Alloc = 0 
L2_WB = 11948 
n_act = 239166 
n_pre = 239150 
n_ref = 0 
n_req = 404507 
total_req = 410763 

Dual Bus Interface Util: 
issued_total_row = 478316 
issued_total_col = 410763 
Row_Bus_Util =  0.055629 
CoL_Bus_Util = 0.047773 
Either_Row_CoL_Bus_Util = 0.098877 
Issued_on_Two_Bus_Simul_Util = 0.004525 
issued_two_Eff = 0.045767 
queue_avg = 1.669647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66965
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8598247 n_nop=7753916 n_act=237120 n_pre=237104 n_ref_event=0 n_req=402378 n_rd=396712 n_rd_L2_A=0 n_write=0 n_wr_bk=11995 bw_util=0.1901
n_activity=5306526 dram_eff=0.3081
bk0: 25764a 7480867i bk1: 25887a 7459986i bk2: 26045a 7453866i bk3: 25999a 7448832i bk4: 24517a 7544933i bk5: 24852a 7528091i bk6: 23902a 7602705i bk7: 24030a 7589434i bk8: 24503a 7553659i bk9: 24908a 7536372i bk10: 24809a 7541376i bk11: 25014a 7533750i bk12: 23665a 7619471i bk13: 23936a 7605880i bk14: 24603a 7549581i bk15: 24278a 7584596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.410708
Row_Buffer_Locality_read = 0.415548
Row_Buffer_Locality_write = 0.071832
Bank_Level_Parallism = 3.580926
Bank_Level_Parallism_Col = 1.839142
Bank_Level_Parallism_Ready = 1.079333
write_to_read_ratio_blp_rw_average = 0.051879
GrpLevelPara = 1.630807 

BW Util details:
bwutil = 0.190135 
total_CMD = 8598247 
util_bw = 1634828 
Wasted_Col = 2559611 
Wasted_Row = 657548 
Idle = 3746260 

BW Util Bottlenecks: 
RCDc_limit = 3597882 
RCDWRc_limit = 43197 
WTRc_limit = 228048 
RTWc_limit = 245953 
CCDLc_limit = 468843 
rwq = 0 
CCDLc_limit_alone = 444497 
WTRc_limit_alone = 219780 
RTWc_limit_alone = 229875 

Commands details: 
total_CMD = 8598247 
n_nop = 7753916 
Read = 396712 
Write = 0 
L2_Alloc = 0 
L2_WB = 11995 
n_act = 237120 
n_pre = 237104 
n_ref = 0 
n_req = 402378 
total_req = 408707 

Dual Bus Interface Util: 
issued_total_row = 474224 
issued_total_col = 408707 
Row_Bus_Util =  0.055154 
CoL_Bus_Util = 0.047534 
Either_Row_CoL_Bus_Util = 0.098198 
Issued_on_Two_Bus_Simul_Util = 0.004489 
issued_two_Eff = 0.045717 
queue_avg = 1.664909 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66491

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1073754, Miss = 199150, Miss_rate = 0.185, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 1067508, Miss = 199302, Miss_rate = 0.187, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[2]: Access = 1110622, Miss = 201315, Miss_rate = 0.181, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[3]: Access = 1057673, Miss = 200548, Miss_rate = 0.190, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[4]: Access = 1113823, Miss = 199798, Miss_rate = 0.179, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[5]: Access = 1143401, Miss = 198801, Miss_rate = 0.174, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[6]: Access = 1089752, Miss = 198884, Miss_rate = 0.183, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[7]: Access = 1095803, Miss = 199462, Miss_rate = 0.182, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[8]: Access = 1121794, Miss = 200185, Miss_rate = 0.178, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[9]: Access = 1074710, Miss = 199133, Miss_rate = 0.185, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[10]: Access = 1085877, Miss = 198062, Miss_rate = 0.182, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[11]: Access = 1110057, Miss = 198358, Miss_rate = 0.179, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[12]: Access = 1168033, Miss = 198916, Miss_rate = 0.170, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[13]: Access = 1099386, Miss = 200469, Miss_rate = 0.182, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[14]: Access = 1111072, Miss = 200504, Miss_rate = 0.180, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 1118398, Miss = 200633, Miss_rate = 0.179, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[16]: Access = 1117806, Miss = 200145, Miss_rate = 0.179, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[17]: Access = 1105602, Miss = 197888, Miss_rate = 0.179, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[18]: Access = 1254097, Miss = 199319, Miss_rate = 0.159, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[19]: Access = 1105204, Miss = 199515, Miss_rate = 0.181, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[20]: Access = 1101773, Miss = 200840, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 1037867, Miss = 197984, Miss_rate = 0.191, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[22]: Access = 1049588, Miss = 197815, Miss_rate = 0.188, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[23]: Access = 1110235, Miss = 198913, Miss_rate = 0.179, Pending_hits = 309, Reservation_fails = 0
L2_total_cache_accesses = 26523835
L2_total_cache_misses = 4785939
L2_total_cache_miss_rate = 0.1804
L2_total_cache_pending_hits = 6925
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21171598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1769355
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3016433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6923
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 559373
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25964309
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559526
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=26523835
icnt_total_pkts_simt_to_mem=26523835
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26523835
Req_Network_cycles = 3352838
Req_Network_injected_packets_per_cycle =       7.9109 
Req_Network_conflicts_per_cycle =       6.0288
Req_Network_conflicts_per_cycle_util =       8.8600
Req_Bank_Level_Parallism =      11.6258
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.7155
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3296

Reply_Network_injected_packets_num = 26523835
Reply_Network_cycles = 3352838
Reply_Network_injected_packets_per_cycle =        7.9109
Reply_Network_conflicts_per_cycle =        4.8404
Reply_Network_conflicts_per_cycle_util =       7.1106
Reply_Bank_Level_Parallism =      11.6211
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.0238
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2637
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 24 min, 46 sec (23086 sec)
gpgpu_simulation_rate = 27053 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 9413793x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d4cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x610 (cc_warp.1.sm_75.ptx:299) @%p1 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x650 (cc_warp.1.sm_75.ptx:308) @%p2 bra $L__BB1_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x688 (cc_warp.1.sm_75.ptx:317) @%p3 bra $L__BB1_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x690 (cc_warp.1.sm_75.ptx:320) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 20775
gpu_sim_insn = 10169800
gpu_ipc =     489.5211
gpu_tot_sim_cycle = 3373613
gpu_tot_sim_insn = 634723791
gpu_tot_ipc =     188.1436
gpu_tot_issued_cta = 1904
gpu_occupancy = 87.1153% 
gpu_tot_occupancy = 69.2052% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.0697
partiton_level_parallism_total  =       7.8995
partiton_level_parallism_util =       8.2638
partiton_level_parallism_util_total  =      11.6035
L2_BW  =     265.1224 GB/Sec
L2_BW_total  =     345.0511 GB/Sec
gpu_total_sim_rate=27260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1413334, Miss = 952455, Miss_rate = 0.674, Pending_hits = 48532, Reservation_fails = 1186681
	L1D_cache_core[1]: Access = 1294231, Miss = 890587, Miss_rate = 0.688, Pending_hits = 51484, Reservation_fails = 1037054
	L1D_cache_core[2]: Access = 1360211, Miss = 930153, Miss_rate = 0.684, Pending_hits = 54710, Reservation_fails = 1119212
	L1D_cache_core[3]: Access = 1279101, Miss = 875817, Miss_rate = 0.685, Pending_hits = 42430, Reservation_fails = 1002536
	L1D_cache_core[4]: Access = 1296262, Miss = 921732, Miss_rate = 0.711, Pending_hits = 55353, Reservation_fails = 1137527
	L1D_cache_core[5]: Access = 1272835, Miss = 861873, Miss_rate = 0.677, Pending_hits = 37717, Reservation_fails = 971983
	L1D_cache_core[6]: Access = 1214496, Miss = 821656, Miss_rate = 0.677, Pending_hits = 36412, Reservation_fails = 903262
	L1D_cache_core[7]: Access = 1340569, Miss = 881235, Miss_rate = 0.657, Pending_hits = 46552, Reservation_fails = 929051
	L1D_cache_core[8]: Access = 1236490, Miss = 836630, Miss_rate = 0.677, Pending_hits = 42322, Reservation_fails = 945917
	L1D_cache_core[9]: Access = 1316801, Miss = 887522, Miss_rate = 0.674, Pending_hits = 45363, Reservation_fails = 942685
	L1D_cache_core[10]: Access = 1372914, Miss = 934743, Miss_rate = 0.681, Pending_hits = 56503, Reservation_fails = 1096948
	L1D_cache_core[11]: Access = 1317872, Miss = 904480, Miss_rate = 0.686, Pending_hits = 55933, Reservation_fails = 1084854
	L1D_cache_core[12]: Access = 1209211, Miss = 828732, Miss_rate = 0.685, Pending_hits = 42934, Reservation_fails = 944183
	L1D_cache_core[13]: Access = 1253528, Miss = 849546, Miss_rate = 0.678, Pending_hits = 41569, Reservation_fails = 953569
	L1D_cache_core[14]: Access = 1224588, Miss = 839222, Miss_rate = 0.685, Pending_hits = 47259, Reservation_fails = 997622
	L1D_cache_core[15]: Access = 1215424, Miss = 836226, Miss_rate = 0.688, Pending_hits = 45554, Reservation_fails = 985940
	L1D_cache_core[16]: Access = 1250340, Miss = 855110, Miss_rate = 0.684, Pending_hits = 49401, Reservation_fails = 992198
	L1D_cache_core[17]: Access = 1269467, Miss = 858486, Miss_rate = 0.676, Pending_hits = 46411, Reservation_fails = 931132
	L1D_cache_core[18]: Access = 1186669, Miss = 818956, Miss_rate = 0.690, Pending_hits = 41012, Reservation_fails = 949921
	L1D_cache_core[19]: Access = 1230586, Miss = 840591, Miss_rate = 0.683, Pending_hits = 32426, Reservation_fails = 948374
	L1D_cache_core[20]: Access = 1191130, Miss = 806132, Miss_rate = 0.677, Pending_hits = 45786, Reservation_fails = 925079
	L1D_cache_core[21]: Access = 1130091, Miss = 770930, Miss_rate = 0.682, Pending_hits = 36319, Reservation_fails = 828682
	L1D_cache_core[22]: Access = 1166936, Miss = 789969, Miss_rate = 0.677, Pending_hits = 34421, Reservation_fails = 850553
	L1D_cache_core[23]: Access = 1281428, Miss = 871630, Miss_rate = 0.680, Pending_hits = 42440, Reservation_fails = 1017083
	L1D_cache_core[24]: Access = 1297714, Miss = 882740, Miss_rate = 0.680, Pending_hits = 27780, Reservation_fails = 991814
	L1D_cache_core[25]: Access = 1376342, Miss = 943612, Miss_rate = 0.686, Pending_hits = 48879, Reservation_fails = 1095362
	L1D_cache_core[26]: Access = 1290319, Miss = 889435, Miss_rate = 0.689, Pending_hits = 54172, Reservation_fails = 1071511
	L1D_cache_core[27]: Access = 1351870, Miss = 924780, Miss_rate = 0.684, Pending_hits = 47599, Reservation_fails = 1057973
	L1D_cache_core[28]: Access = 1265424, Miss = 871899, Miss_rate = 0.689, Pending_hits = 39206, Reservation_fails = 984083
	L1D_cache_core[29]: Access = 1234079, Miss = 856421, Miss_rate = 0.694, Pending_hits = 37917, Reservation_fails = 990804
	L1D_total_cache_accesses = 38140262
	L1D_total_cache_misses = 26033300
	L1D_total_cache_miss_rate = 0.6826
	L1D_total_cache_pending_hits = 1334396
	L1D_total_cache_reservation_fails = 29873593
	L1D_cache_data_port_util = 0.139
	L1D_cache_fill_port_util = 0.337
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10155940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1334390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19475576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29825623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6551596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1334390
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37517502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622760

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 8986669
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 20280291
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47052
ctas_completed 1904, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
41562, 34731, 32781, 35350, 40280, 42930, 33565, 45081, 38073, 32340, 31083, 33912, 34386, 33964, 31126, 41705, 34814, 32025, 32090, 35255, 33930, 31911, 31215, 31230, 34112, 29824, 34419, 33829, 30729, 32653, 31296, 29896, 
gpgpu_n_tot_thrd_icount = 1016822432
gpgpu_n_tot_w_icount = 31775701
gpgpu_n_stall_shd_mem = 19726370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26027172
gpgpu_n_mem_write_global = 622760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90766143
gpgpu_n_store_insn = 1406610
gpgpu_n_shmem_insn = 30137316
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1067008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 17892715
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1833655
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9991500	W0_Idle:49355039	W0_Scoreboard:217610260	W1:957522	W2:3003697	W3:686230	W4:663177	W5:638081	W6:608244	W7:578520	W8:555552	W9:526685	W10:500151	W11:477205	W12:454552	W13:441601	W14:420743	W15:404424	W16:383288	W17:373723	W18:359985	W19:353216	W20:340237	W21:324049	W22:321583	W23:317652	W24:314170	W25:314212	W26:324172	W27:340535	W28:371704	W29:434093	W30:575744	W31:1102192	W32:14308762
single_issue_nums: WS0:7964435	WS1:7937057	WS2:7922830	WS3:7951379	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208217376 {8:26027172,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24910400 {40:622760,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1041086880 {40:26027172,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4982080 {8:622760,}
maxmflatency = 1291 
max_icnt2mem_latency = 1093 
maxmrqlatency = 829 
max_icnt2sh_latency = 152 
averagemflatency = 391 
avg_icnt2mem_latency = 159 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 11 
mrq_lat_table:2446651 	53041 	111563 	386154 	1241814 	474447 	138588 	17613 	1838 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3679513 	19096853 	3873182 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7729617 	4903352 	8488464 	5442048 	86443 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7845334 	6428405 	6097946 	4455106 	1681459 	141475 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	3276 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        37        36        36        41        42        40        30        36        26        35        45        19        24        30        30 
dram[1]:        30        30        25        21        26        20        29        30        25        21        29        21        24        20        16        17 
dram[2]:        23        39        22        40        27        28        31        54        24        38        11        34        18        20        19        27 
dram[3]:        43        34        40        24        29        24        43        24        37        30        34        24        29        24        42        18 
dram[4]:        28        37        25        40        31        35        28        40        25        31        25        39        20        40        24        32 
dram[5]:        30        25        30        27        25        25        24        27        23        25        28        27        18        33        29        25 
dram[6]:        42        39        35        40        38        35        39        25        35        37        30        27        21        34        26        32 
dram[7]:        29        25        26        26        30        23        23        33        23        24        20        20        18        20        20        26 
dram[8]:        27        44        30        41        22        39        24        46        19        30        29        49        13        15        29        30 
dram[9]:        29        29        44        27        46        25        38        23        40        21        34        26        35        27        47        23 
dram[10]:        22        39        37        42        28        35        39        43        32        28        17        43        28        21        29        32 
dram[11]:        24        31        31        29        23        23        30        30        28        34        29        25        18        22        21        27 
maximum service time to same row:
dram[0]:     71310     78942     70582     37307     69921    122132     67361     94265     72053    117856     41997    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    113332     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     55918     81117 
dram[2]:     99327     72518     47515    107143     85114     43085     58736    105776    159386     67287     77501     71335     96425     64942     69959    149984 
dram[3]:     38222     83003    127140    141863     88327    144841     34177    114404    132018     82246     72512     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     44409     57629     61148    111708     70871     69248     64103     39839     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     77356    158062    224204     76458     80781     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     58578    137808     58626     65793     65030     59543     70732     74776     68068     71507     95908     53714 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     37625     79001    123246     84842     57440     39268    104061     64507     47236     47287     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     54396     84862    105460    148412    158087 
dram[10]:    162333     66662     55352     90086     93720     76027     54485     62596     81927     69218     82774     74848     86606     79803     44523     89373 
dram[11]:     54107    177064     60352     92708    113520    242813     80578    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.678758  1.682786  1.662427  1.663636  1.704623  1.694087  1.724024  1.723035  1.708311  1.704651  1.698985  1.695580  1.749891  1.737685  1.727801  1.719184 
dram[1]:  1.675157  1.662125  1.663182  1.656093  1.700344  1.696966  1.713370  1.711282  1.691718  1.705455  1.680333  1.693140  1.717886  1.727119  1.706900  1.710635 
dram[2]:  1.672734  1.672434  1.660666  1.659638  1.706743  1.695786  1.711961  1.724486  1.705618  1.698642  1.689246  1.691921  1.735157  1.729627  1.709162  1.728007 
dram[3]:  1.677889  1.651173  1.658273  1.650824  1.704153  1.689770  1.726573  1.701111  1.711932  1.699786  1.702551  1.707118  1.732774  1.740203  1.728962  1.705139 
dram[4]:  1.670090  1.662954  1.655016  1.661385  1.698027  1.704842  1.704185  1.714544  1.685558  1.690998  1.704093  1.704925  1.731858  1.742310  1.713845  1.724755 
dram[5]:  1.672863  1.666709  1.677356  1.661843  1.717622  1.706366  1.718189  1.706017  1.698289  1.696339  1.695792  1.694133  1.742346  1.729919  1.717203  1.720006 
dram[6]:  1.669246  1.662918  1.674242  1.666027  1.695802  1.692292  1.715164  1.724354  1.699209  1.697236  1.708704  1.691841  1.743504  1.730991  1.711154  1.710158 
dram[7]:  1.664295  1.653649  1.661578  1.659543  1.699104  1.692664  1.716730  1.708930  1.687047  1.697867  1.696000  1.685772  1.728198  1.740961  1.711981  1.734203 
dram[8]:  1.666332  1.668959  1.667935  1.675650  1.695707  1.700679  1.708982  1.727182  1.681375  1.709530  1.688616  1.692019  1.732387  1.733868  1.716075  1.721519 
dram[9]:  1.654217  1.666498  1.662376  1.654810  1.697719  1.701995  1.719727  1.707522  1.699387  1.698689  1.702631  1.701120  1.743152  1.734230  1.706968  1.714831 
dram[10]:  1.657132  1.678728  1.646887  1.651885  1.690229  1.706282  1.715648  1.738644  1.694441  1.712749  1.701819  1.705376  1.723900  1.735055  1.705786  1.722145 
dram[11]:  1.670654  1.658679  1.671799  1.662577  1.711866  1.696412  1.730064  1.719039  1.709779  1.696663  1.709409  1.698290  1.746320  1.730972  1.713904  1.720606 
average row locality = 4871791/2868756 = 1.698224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     25898     25894     26218     26279     25087     25236     24306     24436     24975     24676     25282     25213     23837     23944     24389     24454 
dram[1]:     26055     26174     26535     26326     25326     25135     24545     24604     25028     25042     25479     25178     24216     24235     24795     24457 
dram[2]:     25875     25673     26227     26349     24944     24935     24418     24258     25079     24944     25168     25239     23958     23787     24688     24531 
dram[3]:     25838     26091     26261     26452     24869     25066     24378     24347     24826     25102     25114     24790     24109     23882     24493     24369 
dram[4]:     25754     25835     26132     26359     25261     25243     24507     24398     25209     24905     25310     25219     24088     23778     24645     24305 
dram[5]:     25775     25673     25983     26186     24869     24736     24098     24191     24594     24940     25063     25187     23817     23960     24490     24168 
dram[6]:     25904     26178     26408     26410     25198     25247     24251     24187     25014     25191     24832     25309     23638     24093     24568     24735 
dram[7]:     26236     26273     26287     26606     25022     25201     24372     24387     25276     25067     25095     25391     24190     24037     24634     24302 
dram[8]:     26062     25785     26282     25942     25154     24933     24530     24028     25009     24806     25379     25396     23798     23739     24526     24172 
dram[9]:     25793     25921     26423     26444     25144     24973     24174     24449     24886     24940     25320     25190     23881     23860     24732     24391 
dram[10]:     26098     25651     26603     26357     25216     25011     24523     24082     25029     24511     25125     25029     24173     23875     24787     24418 
dram[11]:     25855     25975     26143     26082     24589     24934     23960     24100     24578     24982     24893     25094     23717     24006     24699     24357 
total dram reads = 4804045
bank skew: 26606/23638 = 1.13
chip skew: 403130/397730 = 1.01
number of total write accesses:
dram[0]:       911       854       915       880       807       838       659       650       688       697       721       708       593       597       684       712 
dram[1]:       801       835       985       857       814       871       657       661       729       687       681       673       585       663       768       706 
dram[2]:       844       846       874       976       768       803       654       700       721       703       737       727       621       585       757       683 
dram[3]:       862       905       943       953       838       797       656       686       709       727       692       694       638       554       731       690 
dram[4]:       877       883       897       959       787       821       650       662       718       692       735       699       588       552       744       673 
dram[5]:       848       871       874       906       768       809       649       664       714       667       705       765       577       646       693       732 
dram[6]:       843       896       939       960       868       830       630       663       697       678       692       751       581       557       729       691 
dram[7]:       897       893       970       968       807       804       653       720       715       726       724       730       592       562       686       632 
dram[8]:       915       853       916       966       826       794       638       623       683       680       740       739       569       585       641       708 
dram[9]:       895       899       916       966       810       783       626       649       724       682       749       720       544       593       745       670 
dram[10]:       869       857       990       988       769       784       654       636       693       709       696       680       600       563       731       729 
dram[11]:       851       952       944       922       792       807       589       650       744       715       724       702       561       620       753       669 
total dram writes = 143660
bank skew: 990/544 = 1.82
chip skew: 12079/11876 = 1.02
average mf latency per bank:
dram[0]:       1938      1944      1873      1920      1893      1818      1545      1648      1529      1494      1381      1453      3565      3496      2817      2610
dram[1]:       2171      2014      1821      1826      1787      1753      1660      1645      1427      1506      1413      1477      3741      2892      2959      3127
dram[2]:       2055      2375      1862      1745      1864      1761      1697      1643      1487      1462      1402      1378      3997      4403      2765      2859
dram[3]:       2117      1996      1869      1883      1729      1672      1620      1635      1505      1559      1425      1443      3419      4210      3112      2454
dram[4]:       2142      2015      2124      1842      1773      1701      1643      1592      1467      1560      1339      1389      4109      3747      2550      2789
dram[5]:       2059      2170      1898      1885      1821      1974      1561      1606      1566      1453      1403      1436      3806      3905      2717      2665
dram[6]:       2090      2029      1838      1755      2019      1813      1712      1597      1488      1463      1507      1345      4727      4405      2565      2390
dram[7]:       1990      2038      1940      1842      1725      1809      1702      1697      1416      1493      1478      1455      4125      3965      2594      2804
dram[8]:       1964      2267      1927      1962      1796      1936      1662      1742      1506      1451      1402      1388      4278      3720      2615      2626
dram[9]:       2269      2233      1854      1914      1762      1732      3386      1602      1519      1405      1375      1413      4346      4220      2640      2497
dram[10]:       2238      2012      1715      1791      1729      1799      1572      1683      1499      1578      1502      1450      4271      3439      2284      2372
dram[11]:       1865      1976      1915      1817      1825      1849      1634      1652      1596      1500      1426      1425      3739      4337      2318      2550
maximum mf latency per bank:
dram[0]:       1061      1089      1110      1010      1055      1052      1089      1046       966      1007      1049       987      1051      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1083       968       993      1034      1003      1000       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1006       909      1041       965      1058      1184      1044      1120      1132      1128
dram[3]:       1118      1026      1035      1043       996      1127      1174       970      1018      1039      1071       947      1049      1098      1121      1029
dram[4]:       1033      1028      1044      1143       997      1100      1194      1014      1083       983      1050      1109      1114      1152      1125      1130
dram[5]:       1026      1071      1096      1100      1068      1025      1021       996      1057      1231      1042      1015      1125      1117      1020      1043
dram[6]:       1077      1047      1104      1083      1016      1049      1044      1065      1022      1074      1073      1041      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1110      1079       988      1002      1127      1013      1073      1124      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1038      1138       995      1052      1138      1053      1053      1041      1231      1019      1021      1291      1050      1034
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1045      1049       974      1017      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1049      1091      1231      1001      1121      1291      1054      1133      1095
dram[11]:       1016      1034      1034      1046      1075      1022      1035      1062      1033      1033       974      1072      1025      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7801044 n_act=238132 n_pre=238116 n_ref_event=0 n_req=405680 n_rd=400124 n_rd_L2_A=0 n_write=0 n_wr_bk=11914 bw_util=0.1905
n_activity=5447382 dram_eff=0.3026
bk0: 25898a 7531743i bk1: 25894a 7536088i bk2: 26218a 7510349i bk3: 26279a 7512224i bk4: 25087a 7584174i bk5: 25236a 7576777i bk6: 24306a 7633958i bk7: 24436a 7633368i bk8: 24975a 7599219i bk9: 24676a 7617605i bk10: 25282a 7576047i bk11: 25213a 7583780i bk12: 23837a 7673894i bk13: 23944a 7666515i bk14: 24389a 7642520i bk15: 24454a 7637423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.413010
Row_Buffer_Locality_read = 0.417740
Row_Buffer_Locality_write = 0.072354
Bank_Level_Parallism = 3.512341
Bank_Level_Parallism_Col = 1.823790
Bank_Level_Parallism_Ready = 1.076935
write_to_read_ratio_blp_rw_average = 0.051115
GrpLevelPara = 1.619864 

BW Util details:
bwutil = 0.190504 
total_CMD = 8651522 
util_bw = 1648152 
Wasted_Col = 2600902 
Wasted_Row = 694247 
Idle = 3708221 

BW Util Bottlenecks: 
RCDc_limit = 3633952 
RCDWRc_limit = 42352 
WTRc_limit = 223342 
RTWc_limit = 241049 
CCDLc_limit = 470151 
rwq = 0 
CCDLc_limit_alone = 445993 
WTRc_limit_alone = 215020 
RTWc_limit_alone = 225213 

Commands details: 
total_CMD = 8651522 
n_nop = 7801044 
Read = 400124 
Write = 0 
L2_Alloc = 0 
L2_WB = 11914 
n_act = 238132 
n_pre = 238116 
n_ref = 0 
n_req = 405680 
total_req = 412038 

Dual Bus Interface Util: 
issued_total_row = 476248 
issued_total_col = 412038 
Row_Bus_Util =  0.055048 
CoL_Bus_Util = 0.047626 
Either_Row_CoL_Bus_Util = 0.098304 
Issued_on_Two_Bus_Simul_Util = 0.004370 
issued_two_Eff = 0.044455 
queue_avg = 1.631636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7793244 n_act=241378 n_pre=241362 n_ref_event=0 n_req=408798 n_rd=403130 n_rd_L2_A=0 n_write=0 n_wr_bk=11973 bw_util=0.1919
n_activity=5399638 dram_eff=0.3075
bk0: 26055a 7520434i bk1: 26174a 7505781i bk2: 26535a 7477002i bk3: 26326a 7488643i bk4: 25326a 7554842i bk5: 25135a 7566857i bk6: 24545a 7606068i bk7: 24604a 7614280i bk8: 25028a 7578937i bk9: 25042a 7593502i bk10: 25479a 7552139i bk11: 25178a 7572888i bk12: 24216a 7634701i bk13: 24235a 7640955i bk14: 24795a 7592994i bk15: 24457a 7623832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409547
Row_Buffer_Locality_read = 0.414174
Row_Buffer_Locality_write = 0.080452
Bank_Level_Parallism = 3.598125
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.079444
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191921 
total_CMD = 8651522 
util_bw = 1660412 
Wasted_Col = 2595789 
Wasted_Row = 676911 
Idle = 3718410 

BW Util Bottlenecks: 
RCDc_limit = 3660618 
RCDWRc_limit = 42848 
WTRc_limit = 230923 
RTWc_limit = 244737 
CCDLc_limit = 473453 
rwq = 0 
CCDLc_limit_alone = 449012 
WTRc_limit_alone = 222237 
RTWc_limit_alone = 228982 

Commands details: 
total_CMD = 8651522 
n_nop = 7793244 
Read = 403130 
Write = 0 
L2_Alloc = 0 
L2_WB = 11973 
n_act = 241378 
n_pre = 241362 
n_ref = 0 
n_req = 408798 
total_req = 415103 

Dual Bus Interface Util: 
issued_total_row = 482740 
issued_total_col = 415103 
Row_Bus_Util =  0.055798 
CoL_Bus_Util = 0.047980 
Either_Row_CoL_Bus_Util = 0.099205 
Issued_on_Two_Bus_Simul_Util = 0.004573 
issued_two_Eff = 0.046098 
queue_avg = 1.695421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7800282 n_act=238873 n_pre=238857 n_ref_event=0 n_req=405715 n_rd=400073 n_rd_L2_A=0 n_write=0 n_wr_bk=11999 bw_util=0.1905
n_activity=5363639 dram_eff=0.3073
bk0: 25875a 7528413i bk1: 25673a 7532907i bk2: 26227a 7493974i bk3: 26349a 7488640i bk4: 24944a 7583105i bk5: 24935a 7579092i bk6: 24418a 7619991i bk7: 24258a 7638581i bk8: 25079a 7592174i bk9: 24944a 7590769i bk10: 25168a 7568936i bk11: 25239a 7574706i bk12: 23958a 7652096i bk13: 23787a 7664589i bk14: 24688a 7609727i bk15: 24531a 7638181i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411234
Row_Buffer_Locality_read = 0.415904
Row_Buffer_Locality_write = 0.080113
Bank_Level_Parallism = 3.573085
Bank_Level_Parallism_Col = 1.840196
Bank_Level_Parallism_Ready = 1.079360
write_to_read_ratio_blp_rw_average = 0.052529
GrpLevelPara = 1.629428 

BW Util details:
bwutil = 0.190520 
total_CMD = 8651522 
util_bw = 1648288 
Wasted_Col = 2584122 
Wasted_Row = 669209 
Idle = 3749903 

BW Util Bottlenecks: 
RCDc_limit = 3633341 
RCDWRc_limit = 42473 
WTRc_limit = 230184 
RTWc_limit = 252919 
CCDLc_limit = 472152 
rwq = 0 
CCDLc_limit_alone = 447396 
WTRc_limit_alone = 221705 
RTWc_limit_alone = 236642 

Commands details: 
total_CMD = 8651522 
n_nop = 7800282 
Read = 400073 
Write = 0 
L2_Alloc = 0 
L2_WB = 11999 
n_act = 238873 
n_pre = 238857 
n_ref = 0 
n_req = 405715 
total_req = 412072 

Dual Bus Interface Util: 
issued_total_row = 477730 
issued_total_col = 412072 
Row_Bus_Util =  0.055219 
CoL_Bus_Util = 0.047630 
Either_Row_CoL_Bus_Util = 0.098392 
Issued_on_Two_Bus_Simul_Util = 0.004457 
issued_two_Eff = 0.045301 
queue_avg = 1.649445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64945
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7800504 n_act=238941 n_pre=238925 n_ref_event=0 n_req=405717 n_rd=399987 n_rd_L2_A=0 n_write=0 n_wr_bk=12075 bw_util=0.1905
n_activity=5380913 dram_eff=0.3063
bk0: 25838a 7528561i bk1: 26091a 7503804i bk2: 26261a 7488849i bk3: 26452a 7476955i bk4: 24869a 7575606i bk5: 25066a 7573211i bk6: 24378a 7634903i bk7: 24347a 7627220i bk8: 24826a 7604178i bk9: 25102a 7584175i bk10: 25114a 7573380i bk11: 24790a 7599998i bk12: 24109a 7637892i bk13: 23882a 7678154i bk14: 24493a 7626473i bk15: 24369a 7628195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411070
Row_Buffer_Locality_read = 0.415906
Row_Buffer_Locality_write = 0.073473
Bank_Level_Parallism = 3.579512
Bank_Level_Parallism_Col = 1.842282
Bank_Level_Parallism_Ready = 1.080085
write_to_read_ratio_blp_rw_average = 0.052464
GrpLevelPara = 1.632168 

BW Util details:
bwutil = 0.190515 
total_CMD = 8651522 
util_bw = 1648248 
Wasted_Col = 2580609 
Wasted_Row = 669658 
Idle = 3753007 

BW Util Bottlenecks: 
RCDc_limit = 3629260 
RCDWRc_limit = 43286 
WTRc_limit = 231959 
RTWc_limit = 254530 
CCDLc_limit = 470118 
rwq = 0 
CCDLc_limit_alone = 444494 
WTRc_limit_alone = 223071 
RTWc_limit_alone = 237794 

Commands details: 
total_CMD = 8651522 
n_nop = 7800504 
Read = 399987 
Write = 0 
L2_Alloc = 0 
L2_WB = 12075 
n_act = 238941 
n_pre = 238925 
n_ref = 0 
n_req = 405717 
total_req = 412062 

Dual Bus Interface Util: 
issued_total_row = 477866 
issued_total_col = 412062 
Row_Bus_Util =  0.055235 
CoL_Bus_Util = 0.047629 
Either_Row_CoL_Bus_Util = 0.098366 
Issued_on_Two_Bus_Simul_Util = 0.004497 
issued_two_Eff = 0.045722 
queue_avg = 1.663632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7798757 n_act=239576 n_pre=239560 n_ref_event=0 n_req=406557 n_rd=400948 n_rd_L2_A=0 n_write=0 n_wr_bk=11937 bw_util=0.1909
n_activity=5393305 dram_eff=0.3062
bk0: 25754a 7533911i bk1: 25835a 7519665i bk2: 26132a 7501866i bk3: 26359a 7490333i bk4: 25261a 7562107i bk5: 25243a 7565527i bk6: 24507a 7609315i bk7: 24398a 7627169i bk8: 25209a 7561176i bk9: 24905a 7587066i bk10: 25310a 7566249i bk11: 25219a 7577550i bk12: 24088a 7645135i bk13: 23778a 7671160i bk14: 24645a 7608679i bk15: 24305a 7641828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.410725
Row_Buffer_Locality_read = 0.415425
Row_Buffer_Locality_write = 0.074701
Bank_Level_Parallism = 3.582473
Bank_Level_Parallism_Col = 1.836408
Bank_Level_Parallism_Ready = 1.078181
write_to_read_ratio_blp_rw_average = 0.051498
GrpLevelPara = 1.628738 

BW Util details:
bwutil = 0.190896 
total_CMD = 8651522 
util_bw = 1651540 
Wasted_Col = 2589086 
Wasted_Row = 674595 
Idle = 3736301 

BW Util Bottlenecks: 
RCDc_limit = 3641672 
RCDWRc_limit = 42393 
WTRc_limit = 224982 
RTWc_limit = 245798 
CCDLc_limit = 471761 
rwq = 0 
CCDLc_limit_alone = 447638 
WTRc_limit_alone = 216833 
RTWc_limit_alone = 229824 

Commands details: 
total_CMD = 8651522 
n_nop = 7798757 
Read = 400948 
Write = 0 
L2_Alloc = 0 
L2_WB = 11937 
n_act = 239576 
n_pre = 239560 
n_ref = 0 
n_req = 406557 
total_req = 412885 

Dual Bus Interface Util: 
issued_total_row = 479136 
issued_total_col = 412885 
Row_Bus_Util =  0.055382 
CoL_Bus_Util = 0.047724 
Either_Row_CoL_Bus_Util = 0.098568 
Issued_on_Two_Bus_Simul_Util = 0.004537 
issued_two_Eff = 0.046034 
queue_avg = 1.664607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7805962 n_act=237190 n_pre=237174 n_ref_event=0 n_req=403309 n_rd=397730 n_rd_L2_A=0 n_write=0 n_wr_bk=11888 bw_util=0.1894
n_activity=5298901 dram_eff=0.3092
bk0: 25775a 7536153i bk1: 25673a 7531371i bk2: 25983a 7516466i bk3: 26186a 7497020i bk4: 24869a 7587567i bk5: 24736a 7589297i bk6: 24098a 7633859i bk7: 24191a 7634307i bk8: 24594a 7600189i bk9: 24940a 7590175i bk10: 25063a 7575141i bk11: 25187a 7568527i bk12: 23817a 7653117i bk13: 23960a 7648657i bk14: 24490a 7622066i bk15: 24168a 7642472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411895
Row_Buffer_Locality_read = 0.416607
Row_Buffer_Locality_write = 0.075999
Bank_Level_Parallism = 3.599896
Bank_Level_Parallism_Col = 1.845966
Bank_Level_Parallism_Ready = 1.077913
write_to_read_ratio_blp_rw_average = 0.053029
GrpLevelPara = 1.635654 

BW Util details:
bwutil = 0.189385 
total_CMD = 8651522 
util_bw = 1638472 
Wasted_Col = 2554494 
Wasted_Row = 651527 
Idle = 3807029 

BW Util Bottlenecks: 
RCDc_limit = 3595835 
RCDWRc_limit = 42297 
WTRc_limit = 227625 
RTWc_limit = 254732 
CCDLc_limit = 470027 
rwq = 0 
CCDLc_limit_alone = 444904 
WTRc_limit_alone = 219156 
RTWc_limit_alone = 238078 

Commands details: 
total_CMD = 8651522 
n_nop = 7805962 
Read = 397730 
Write = 0 
L2_Alloc = 0 
L2_WB = 11888 
n_act = 237190 
n_pre = 237174 
n_ref = 0 
n_req = 403309 
total_req = 409618 

Dual Bus Interface Util: 
issued_total_row = 474364 
issued_total_col = 409618 
Row_Bus_Util =  0.054830 
CoL_Bus_Util = 0.047346 
Either_Row_CoL_Bus_Util = 0.097735 
Issued_on_Two_Bus_Simul_Util = 0.004441 
issued_two_Eff = 0.045440 
queue_avg = 1.660247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7797566 n_act=239534 n_pre=239518 n_ref_event=0 n_req=406840 n_rd=401163 n_rd_L2_A=0 n_write=0 n_wr_bk=12005 bw_util=0.191
n_activity=5457401 dram_eff=0.3028
bk0: 25904a 7525577i bk1: 26178a 7516137i bk2: 26408a 7494604i bk3: 26410a 7490326i bk4: 25198a 7560138i bk5: 25247a 7563778i bk6: 24251a 7634402i bk7: 24187a 7641852i bk8: 25014a 7591153i bk9: 25191a 7589607i bk10: 24832a 7599913i bk11: 25309a 7576315i bk12: 23638a 7677480i bk13: 24093a 7655045i bk14: 24568a 7621878i bk15: 24735a 7616195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411238
Row_Buffer_Locality_read = 0.416003
Row_Buffer_Locality_write = 0.074511
Bank_Level_Parallism = 3.537511
Bank_Level_Parallism_Col = 1.830173
Bank_Level_Parallism_Ready = 1.079349
write_to_read_ratio_blp_rw_average = 0.051710
GrpLevelPara = 1.623262 

BW Util details:
bwutil = 0.191027 
total_CMD = 8651522 
util_bw = 1652672 
Wasted_Col = 2611048 
Wasted_Row = 689955 
Idle = 3697847 

BW Util Bottlenecks: 
RCDc_limit = 3652359 
RCDWRc_limit = 43349 
WTRc_limit = 229824 
RTWc_limit = 251297 
CCDLc_limit = 470674 
rwq = 0 
CCDLc_limit_alone = 446028 
WTRc_limit_alone = 221295 
RTWc_limit_alone = 235180 

Commands details: 
total_CMD = 8651522 
n_nop = 7797566 
Read = 401163 
Write = 0 
L2_Alloc = 0 
L2_WB = 12005 
n_act = 239534 
n_pre = 239518 
n_ref = 0 
n_req = 406840 
total_req = 413168 

Dual Bus Interface Util: 
issued_total_row = 479052 
issued_total_col = 413168 
Row_Bus_Util =  0.055372 
CoL_Bus_Util = 0.047757 
Either_Row_CoL_Bus_Util = 0.098706 
Issued_on_Two_Bus_Simul_Util = 0.004423 
issued_two_Eff = 0.044808 
queue_avg = 1.647502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6475
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7795525 n_act=240773 n_pre=240757 n_ref_event=0 n_req=408079 n_rd=402376 n_rd_L2_A=0 n_write=0 n_wr_bk=12079 bw_util=0.1916
n_activity=5386381 dram_eff=0.3078
bk0: 26236a 7509433i bk1: 26273a 7487421i bk2: 26287a 7485854i bk3: 26606a 7476975i bk4: 25022a 7570887i bk5: 25201a 7564378i bk6: 24372a 7611880i bk7: 24387a 7621406i bk8: 25276a 7563029i bk9: 25067a 7581046i bk10: 25095a 7574812i bk11: 25391a 7561916i bk12: 24190a 7630855i bk13: 24037a 7656940i bk14: 24634a 7613950i bk15: 24302a 7647397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.409989
Row_Buffer_Locality_read = 0.414719
Row_Buffer_Locality_write = 0.076276
Bank_Level_Parallism = 3.598560
Bank_Level_Parallism_Col = 1.841886
Bank_Level_Parallism_Ready = 1.078191
write_to_read_ratio_blp_rw_average = 0.052650
GrpLevelPara = 1.633188 

BW Util details:
bwutil = 0.191622 
total_CMD = 8651522 
util_bw = 1657820 
Wasted_Col = 2596994 
Wasted_Row = 667789 
Idle = 3728919 

BW Util Bottlenecks: 
RCDc_limit = 3654429 
RCDWRc_limit = 43714 
WTRc_limit = 227915 
RTWc_limit = 255951 
CCDLc_limit = 474202 
rwq = 0 
CCDLc_limit_alone = 449391 
WTRc_limit_alone = 219813 
RTWc_limit_alone = 239242 

Commands details: 
total_CMD = 8651522 
n_nop = 7795525 
Read = 402376 
Write = 0 
L2_Alloc = 0 
L2_WB = 12079 
n_act = 240773 
n_pre = 240757 
n_ref = 0 
n_req = 408079 
total_req = 414455 

Dual Bus Interface Util: 
issued_total_row = 481530 
issued_total_col = 414455 
Row_Bus_Util =  0.055658 
CoL_Bus_Util = 0.047905 
Either_Row_CoL_Bus_Util = 0.098942 
Issued_on_Two_Bus_Simul_Util = 0.004622 
issued_two_Eff = 0.046715 
queue_avg = 1.687297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6873
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7802169 n_act=238566 n_pre=238550 n_ref_event=0 n_req=405117 n_rd=399541 n_rd_L2_A=0 n_write=0 n_wr_bk=11876 bw_util=0.1902
n_activity=5359236 dram_eff=0.3071
bk0: 26062a 7504067i bk1: 25785a 7530370i bk2: 26282a 7493387i bk3: 25942a 7520092i bk4: 25154a 7562544i bk5: 24933a 7591751i bk6: 24530a 7611014i bk7: 24028a 7653011i bk8: 25009a 7571703i bk9: 24806a 7603115i bk10: 25379a 7558527i bk11: 25396a 7565782i bk12: 23798a 7655080i bk13: 23739a 7664198i bk14: 24526a 7620736i bk15: 24172a 7642678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411123
Row_Buffer_Locality_read = 0.415910
Row_Buffer_Locality_write = 0.068149
Bank_Level_Parallism = 3.583050
Bank_Level_Parallism_Col = 1.836308
Bank_Level_Parallism_Ready = 1.079950
write_to_read_ratio_blp_rw_average = 0.050356
GrpLevelPara = 1.629911 

BW Util details:
bwutil = 0.190217 
total_CMD = 8651522 
util_bw = 1645668 
Wasted_Col = 2574977 
Wasted_Row = 670742 
Idle = 3760135 

BW Util Bottlenecks: 
RCDc_limit = 3622282 
RCDWRc_limit = 42609 
WTRc_limit = 226119 
RTWc_limit = 239501 
CCDLc_limit = 469770 
rwq = 0 
CCDLc_limit_alone = 446357 
WTRc_limit_alone = 217707 
RTWc_limit_alone = 224500 

Commands details: 
total_CMD = 8651522 
n_nop = 7802169 
Read = 399541 
Write = 0 
L2_Alloc = 0 
L2_WB = 11876 
n_act = 238566 
n_pre = 238550 
n_ref = 0 
n_req = 405117 
total_req = 411417 

Dual Bus Interface Util: 
issued_total_row = 477116 
issued_total_col = 411417 
Row_Bus_Util =  0.055148 
CoL_Bus_Util = 0.047554 
Either_Row_CoL_Bus_Util = 0.098174 
Issued_on_Two_Bus_Simul_Util = 0.004529 
issued_two_Eff = 0.046129 
queue_avg = 1.662025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7799271 n_act=239394 n_pre=239378 n_ref_event=0 n_req=406169 n_rd=400521 n_rd_L2_A=0 n_write=0 n_wr_bk=11971 bw_util=0.1907
n_activity=5382843 dram_eff=0.3065
bk0: 25793a 7511876i bk1: 25921a 7518256i bk2: 26423a 7487642i bk3: 26444a 7480720i bk4: 25144a 7564104i bk5: 24973a 7587590i bk6: 24174a 7631211i bk7: 24449a 7620601i bk8: 24886a 7585838i bk9: 24940a 7591676i bk10: 25320a 7563916i bk11: 25190a 7583299i bk12: 23881a 7659092i bk13: 23860a 7666360i bk14: 24732a 7605177i bk15: 24391a 7626984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.410610
Row_Buffer_Locality_read = 0.415274
Row_Buffer_Locality_write = 0.079851
Bank_Level_Parallism = 3.591208
Bank_Level_Parallism_Col = 1.838909
Bank_Level_Parallism_Ready = 1.078347
write_to_read_ratio_blp_rw_average = 0.051917
GrpLevelPara = 1.631115 

BW Util details:
bwutil = 0.190714 
total_CMD = 8651522 
util_bw = 1649968 
Wasted_Col = 2583112 
Wasted_Row = 665496 
Idle = 3752946 

BW Util Bottlenecks: 
RCDc_limit = 3635843 
RCDWRc_limit = 42690 
WTRc_limit = 231964 
RTWc_limit = 249425 
CCDLc_limit = 468803 
rwq = 0 
CCDLc_limit_alone = 444324 
WTRc_limit_alone = 223909 
RTWc_limit_alone = 233001 

Commands details: 
total_CMD = 8651522 
n_nop = 7799271 
Read = 400521 
Write = 0 
L2_Alloc = 0 
L2_WB = 11971 
n_act = 239394 
n_pre = 239378 
n_ref = 0 
n_req = 406169 
total_req = 412492 

Dual Bus Interface Util: 
issued_total_row = 478772 
issued_total_col = 412492 
Row_Bus_Util =  0.055340 
CoL_Bus_Util = 0.047679 
Either_Row_CoL_Bus_Util = 0.098509 
Issued_on_Two_Bus_Simul_Util = 0.004509 
issued_two_Eff = 0.045776 
queue_avg = 1.636568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63657
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7799536 n_act=239238 n_pre=239222 n_ref_event=0 n_req=406180 n_rd=400488 n_rd_L2_A=0 n_write=0 n_wr_bk=11948 bw_util=0.1907
n_activity=5393972 dram_eff=0.3058
bk0: 26098a 7505684i bk1: 25651a 7534575i bk2: 26603a 7462199i bk3: 26357a 7488752i bk4: 25216a 7556155i bk5: 25011a 7589217i bk6: 24523a 7611529i bk7: 24082a 7655386i bk8: 25029a 7584674i bk9: 24511a 7618956i bk10: 25125a 7579953i bk11: 25029a 7594300i bk12: 24173a 7634833i bk13: 23875a 7670493i bk14: 24787a 7600809i bk15: 24418a 7630611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411010
Row_Buffer_Locality_read = 0.415783
Row_Buffer_Locality_write = 0.075193
Bank_Level_Parallism = 3.568532
Bank_Level_Parallism_Col = 1.836504
Bank_Level_Parallism_Ready = 1.079373
write_to_read_ratio_blp_rw_average = 0.051711
GrpLevelPara = 1.628967 

BW Util details:
bwutil = 0.190688 
total_CMD = 8651522 
util_bw = 1649744 
Wasted_Col = 2590973 
Wasted_Row = 678797 
Idle = 3732008 

BW Util Bottlenecks: 
RCDc_limit = 3638439 
RCDWRc_limit = 43526 
WTRc_limit = 229093 
RTWc_limit = 248366 
CCDLc_limit = 468844 
rwq = 0 
CCDLc_limit_alone = 444323 
WTRc_limit_alone = 220846 
RTWc_limit_alone = 232092 

Commands details: 
total_CMD = 8651522 
n_nop = 7799536 
Read = 400488 
Write = 0 
L2_Alloc = 0 
L2_WB = 11948 
n_act = 239238 
n_pre = 239222 
n_ref = 0 
n_req = 406180 
total_req = 412436 

Dual Bus Interface Util: 
issued_total_row = 478460 
issued_total_col = 412436 
Row_Bus_Util =  0.055304 
CoL_Bus_Util = 0.047672 
Either_Row_CoL_Bus_Util = 0.098478 
Issued_on_Two_Bus_Simul_Util = 0.004497 
issued_two_Eff = 0.045670 
queue_avg = 1.660722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66072
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=8651522 n_nop=7805809 n_act=237185 n_pre=237169 n_ref_event=0 n_req=403630 n_rd=397964 n_rd_L2_A=0 n_write=0 n_wr_bk=11995 bw_util=0.1895
n_activity=5321422 dram_eff=0.3082
bk0: 25855a 7533721i bk1: 25975a 7512823i bk2: 26143a 7506731i bk3: 26082a 7501668i bk4: 24589a 7597839i bk5: 24934a 7581030i bk6: 23960a 7655672i bk7: 24100a 7642350i bk8: 24578a 7606540i bk9: 24982a 7589258i bk10: 24893a 7594194i bk11: 25094a 7586589i bk12: 23717a 7672458i bk13: 24006a 7658858i bk14: 24699a 7602376i bk15: 24357a 7637502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.412375
Row_Buffer_Locality_read = 0.417224
Row_Buffer_Locality_write = 0.071832
Bank_Level_Parallism = 3.577763
Bank_Level_Parallism_Col = 1.838232
Bank_Level_Parallism_Ready = 1.079162
write_to_read_ratio_blp_rw_average = 0.051813
GrpLevelPara = 1.630161 

BW Util details:
bwutil = 0.189543 
total_CMD = 8651522 
util_bw = 1639836 
Wasted_Col = 2561828 
Wasted_Row = 658624 
Idle = 3791234 

BW Util Bottlenecks: 
RCDc_limit = 3599257 
RCDWRc_limit = 43197 
WTRc_limit = 228048 
RTWc_limit = 245953 
CCDLc_limit = 469779 
rwq = 0 
CCDLc_limit_alone = 445433 
WTRc_limit_alone = 219780 
RTWc_limit_alone = 229875 

Commands details: 
total_CMD = 8651522 
n_nop = 7805809 
Read = 397964 
Write = 0 
L2_Alloc = 0 
L2_WB = 11995 
n_act = 237185 
n_pre = 237169 
n_ref = 0 
n_req = 403630 
total_req = 409959 

Dual Bus Interface Util: 
issued_total_row = 474354 
issued_total_col = 409959 
Row_Bus_Util =  0.054829 
CoL_Bus_Util = 0.047386 
Either_Row_CoL_Bus_Util = 0.097753 
Issued_on_Two_Bus_Simul_Util = 0.004462 
issued_two_Eff = 0.045642 
queue_avg = 1.655356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1078960, Miss = 199997, Miss_rate = 0.185, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 1072745, Miss = 200138, Miss_rate = 0.187, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[2]: Access = 1115797, Miss = 201985, Miss_rate = 0.181, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[3]: Access = 1062788, Miss = 201157, Miss_rate = 0.189, Pending_hits = 270, Reservation_fails = 0
L2_cache_bank[4]: Access = 1119064, Miss = 200359, Miss_rate = 0.179, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[5]: Access = 1148740, Miss = 199725, Miss_rate = 0.174, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[6]: Access = 1095079, Miss = 199893, Miss_rate = 0.183, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[7]: Access = 1101207, Miss = 200107, Miss_rate = 0.182, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[8]: Access = 1127108, Miss = 200916, Miss_rate = 0.178, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[9]: Access = 1080095, Miss = 200050, Miss_rate = 0.185, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[10]: Access = 1091057, Miss = 198693, Miss_rate = 0.182, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[11]: Access = 1115298, Miss = 199046, Miss_rate = 0.178, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[12]: Access = 1173352, Miss = 199820, Miss_rate = 0.170, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[13]: Access = 1104826, Miss = 201355, Miss_rate = 0.182, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[14]: Access = 1116322, Miss = 201123, Miss_rate = 0.180, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[15]: Access = 1123603, Miss = 201269, Miss_rate = 0.179, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[16]: Access = 1123059, Miss = 200749, Miss_rate = 0.179, Pending_hits = 307, Reservation_fails = 0
L2_cache_bank[17]: Access = 1110817, Miss = 198808, Miss_rate = 0.179, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[18]: Access = 1259279, Miss = 200355, Miss_rate = 0.159, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[19]: Access = 1110474, Miss = 200174, Miss_rate = 0.180, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[20]: Access = 1107077, Miss = 201557, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[21]: Access = 1043023, Miss = 198940, Miss_rate = 0.191, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[22]: Access = 1054732, Miss = 198441, Miss_rate = 0.188, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[23]: Access = 1115430, Miss = 199539, Miss_rate = 0.179, Pending_hits = 309, Reservation_fails = 0
L2_total_cache_accesses = 26649932
L2_total_cache_misses = 4804196
L2_total_cache_miss_rate = 0.1803
L2_total_cache_pending_hits = 6925
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21216204
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1771745
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3032300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6923
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 622607
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26027172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622760
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.059

icnt_total_pkts_mem_to_simt=26649932
icnt_total_pkts_simt_to_mem=26649932
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26649932
Req_Network_cycles = 3373613
Req_Network_injected_packets_per_cycle =       7.8995 
Req_Network_conflicts_per_cycle =       6.0063
Req_Network_conflicts_per_cycle_util =       8.8226
Req_Bank_Level_Parallism =      11.6035
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.5630
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3291

Reply_Network_injected_packets_num = 26649932
Reply_Network_cycles = 3373613
Reply_Network_injected_packets_per_cycle =        7.8995
Reply_Network_conflicts_per_cycle =        4.8317
Reply_Network_conflicts_per_cycle_util =       7.0942
Reply_Bank_Level_Parallism =      11.5986
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.0101
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2633
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 28 min, 4 sec (23284 sec)
gpgpu_simulation_rate = 27260 (inst/sec)
gpgpu_simulation_rate = 144 (cycle/sec)
gpgpu_silicon_slowdown = 9479166x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d49c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d478..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 2846744
gpu_sim_insn = 457303488
gpu_ipc =     160.6409
gpu_tot_sim_cycle = 6220357
gpu_tot_sim_insn = 1092027279
gpu_tot_ipc =     175.5570
gpu_tot_issued_cta = 2024
gpu_occupancy = 71.7204% 
gpu_tot_occupancy = 70.3688% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.6163
partiton_level_parallism_total  =       8.2275
partiton_level_parallism_util =      12.2198
partiton_level_parallism_util_total  =      11.8909
L2_BW  =     376.3588 GB/Sec
L2_BW_total  =     359.3791 GB/Sec
gpu_total_sim_rate=25581

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2345372, Miss = 1789631, Miss_rate = 0.763, Pending_hits = 61528, Reservation_fails = 2307790
	L1D_cache_core[1]: Access = 2176470, Miss = 1679271, Miss_rate = 0.772, Pending_hits = 64441, Reservation_fails = 2157412
	L1D_cache_core[2]: Access = 2292843, Miss = 1771890, Miss_rate = 0.773, Pending_hits = 67165, Reservation_fails = 2275561
	L1D_cache_core[3]: Access = 2252647, Miss = 1754014, Miss_rate = 0.779, Pending_hits = 54467, Reservation_fails = 2316724
	L1D_cache_core[4]: Access = 2233407, Miss = 1768551, Miss_rate = 0.792, Pending_hits = 66082, Reservation_fails = 2372883
	L1D_cache_core[5]: Access = 2141342, Miss = 1637041, Miss_rate = 0.764, Pending_hits = 50264, Reservation_fails = 2037234
	L1D_cache_core[6]: Access = 2105855, Miss = 1621158, Miss_rate = 0.770, Pending_hits = 48734, Reservation_fails = 2004619
	L1D_cache_core[7]: Access = 2221020, Miss = 1666658, Miss_rate = 0.750, Pending_hits = 60044, Reservation_fails = 2069865
	L1D_cache_core[8]: Access = 2116826, Miss = 1622341, Miss_rate = 0.766, Pending_hits = 54274, Reservation_fails = 2061733
	L1D_cache_core[9]: Access = 2210750, Miss = 1688207, Miss_rate = 0.764, Pending_hits = 57137, Reservation_fails = 2106318
	L1D_cache_core[10]: Access = 2276881, Miss = 1740541, Miss_rate = 0.764, Pending_hits = 69071, Reservation_fails = 2184365
	L1D_cache_core[11]: Access = 2181876, Miss = 1672632, Miss_rate = 0.767, Pending_hits = 68607, Reservation_fails = 2206003
	L1D_cache_core[12]: Access = 2102158, Miss = 1628323, Miss_rate = 0.775, Pending_hits = 55199, Reservation_fails = 2095195
	L1D_cache_core[13]: Access = 2108548, Miss = 1607278, Miss_rate = 0.762, Pending_hits = 54842, Reservation_fails = 2049430
	L1D_cache_core[14]: Access = 2046559, Miss = 1563429, Miss_rate = 0.764, Pending_hits = 60996, Reservation_fails = 1970776
	L1D_cache_core[15]: Access = 2058521, Miss = 1584856, Miss_rate = 0.770, Pending_hits = 57412, Reservation_fails = 2047769
	L1D_cache_core[16]: Access = 2164562, Miss = 1675984, Miss_rate = 0.774, Pending_hits = 61642, Reservation_fails = 2180696
	L1D_cache_core[17]: Access = 2206976, Miss = 1702590, Miss_rate = 0.771, Pending_hits = 58194, Reservation_fails = 2134699
	L1D_cache_core[18]: Access = 2165601, Miss = 1706231, Miss_rate = 0.788, Pending_hits = 51541, Reservation_fails = 2200874
	L1D_cache_core[19]: Access = 2156365, Miss = 1673572, Miss_rate = 0.776, Pending_hits = 44811, Reservation_fails = 2187259
	L1D_cache_core[20]: Access = 2154248, Miss = 1677076, Miss_rate = 0.778, Pending_hits = 56992, Reservation_fails = 2134151
	L1D_cache_core[21]: Access = 2044603, Miss = 1594306, Miss_rate = 0.780, Pending_hits = 48726, Reservation_fails = 2006406
	L1D_cache_core[22]: Access = 2070197, Miss = 1598755, Miss_rate = 0.772, Pending_hits = 47158, Reservation_fails = 2009508
	L1D_cache_core[23]: Access = 2273743, Miss = 1772980, Miss_rate = 0.780, Pending_hits = 53567, Reservation_fails = 2383182
	L1D_cache_core[24]: Access = 2222655, Miss = 1716503, Miss_rate = 0.772, Pending_hits = 39222, Reservation_fails = 2198846
	L1D_cache_core[25]: Access = 2339559, Miss = 1816289, Miss_rate = 0.776, Pending_hits = 60362, Reservation_fails = 2409430
	L1D_cache_core[26]: Access = 2210719, Miss = 1718454, Miss_rate = 0.777, Pending_hits = 65648, Reservation_fails = 2296755
	L1D_cache_core[27]: Access = 2301151, Miss = 1781445, Miss_rate = 0.774, Pending_hits = 59439, Reservation_fails = 2372894
	L1D_cache_core[28]: Access = 2178451, Miss = 1693266, Miss_rate = 0.777, Pending_hits = 50739, Reservation_fails = 2174937
	L1D_cache_core[29]: Access = 2110624, Miss = 1638353, Miss_rate = 0.776, Pending_hits = 50237, Reservation_fails = 2139464
	L1D_total_cache_accesses = 65470529
	L1D_total_cache_misses = 50561625
	L1D_total_cache_miss_rate = 0.7723
	L1D_total_cache_pending_hits = 1698541
	L1D_total_cache_reservation_fails = 65092778
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.352
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12593736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1698535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37946691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65044808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12608805
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1698535
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64847767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622762

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17897397
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 46588748
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47052
ctas_completed 2024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
65056, 57602, 57711, 58202, 62936, 66224, 56844, 67424, 61038, 56189, 54038, 56720, 64827, 57412, 53552, 64016, 57485, 54648, 58928, 58204, 56147, 54178, 65252, 53454, 58352, 51942, 56820, 56466, 53308, 55285, 54071, 53169, 
gpgpu_n_tot_thrd_icount = 1733541088
gpgpu_n_tot_w_icount = 54173159
gpgpu_n_stall_shd_mem = 37809590
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50555496
gpgpu_n_mem_write_global = 622762
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 156325082
gpgpu_n_store_insn = 1406612
gpgpu_n_shmem_insn = 60274632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1220608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34551766
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3257824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20708098	W0_Idle:88126066	W0_Scoreboard:411492233	W1:1564694	W2:5737211	W3:1125542	W4:1092169	W5:1055457	W6:1007348	W7:958897	W8:920728	W9:871041	W10:827395	W11:789860	W12:749142	W13:728238	W14:690781	W15:664599	W16:628531	W17:610778	W18:586143	W19:573172	W20:551363	W21:521986	W22:513483	W23:502929	W24:493962	W25:483586	W26:491502	W27:504505	W28:529861	W29:591377	W30:724456	W31:1248635	W32:25833788
single_issue_nums: WS0:13573063	WS1:13532606	WS2:13512940	WS3:13554550	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 404443968 {8:50555496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24910480 {40:622762,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2022219840 {40:50555496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4982096 {8:622762,}
maxmflatency = 1730 
max_icnt2mem_latency = 1093 
maxmrqlatency = 1337 
max_icnt2sh_latency = 152 
averagemflatency = 403 
avg_icnt2mem_latency = 170 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 10 
mrq_lat_table:4868603 	113949 	239292 	756954 	2284469 	992344 	337421 	48698 	4469 	354 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6459704 	35599701 	9118256 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13564634 	8485907 	16636261 	12319036 	172412 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15294660 	12717799 	11807036 	8253783 	2883321 	221357 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	6075 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        44        45        49        53        49        40        30        36        26        37        45        33        30        44        41 
dram[1]:        37        30        40        39        42        44        29        30        27        31        31        26        26        35        37        42 
dram[2]:        38        52        37        55        34        59        31        54        26        47        30        42        25        41        31        42 
dram[3]:        58        41        57        48        57        39        43        24        46        35        47        28        48        31        45        35 
dram[4]:        46        51        42        54        41        57        28        40        34        43        36        39        40        40        40        39 
dram[5]:        33        39        33        39        35        39        24        27        34        31        30        39        34        39        34        25 
dram[6]:        49        46        52        45        49        43        39        25        44        37        39        37        44        38        43        39 
dram[7]:        36        44        40        46        38        35        23        33        36        29        36        26        35        35        24        30 
dram[8]:        35        50        32        57        29        56        24        46        31        36        38        50        27        43        35        41 
dram[9]:        54        32        53        38        57        35        38        23        48        40        60        34        49        33        54        34 
dram[10]:        42        55        43        58        47        59        39        43        33        48        33        50        28        43        35        40 
dram[11]:        38        31        36        35        37        42        30        30        28        34        38        35        25        27        43        34 
maximum service time to same row:
dram[0]:     71310     78942     70582     39397     69921    122132     67361     94265     72053    117856     60749    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    117966     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     57065     81117 
dram[2]:     99327     72518     47515    107143     85114     56729     58736    105776    159386     88539     77501    109381     96425     64942     81555    149984 
dram[3]:    119826     83003    127140    141863     88327    144864     39641    114404    135478     82246     82636     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     44409     90571     61148    111708     70871     69248     64965     51004     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     78770    158062    224204     76458     85560     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     67464    137808     58626     65793     65030     60644     70732     74776     68068     71507     95908     53714 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     44314     79001    123246     84842     57440     39268    104061     70967     47236     47287     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     55177     84862    105460    148412    158087 
dram[10]:    162333     82914     55352     90086     93720     76027     70620     62596    127372     69218     82774     74848     86606     79803     63836     89373 
dram[11]:     54107    177064     60352     92708    147339    242813    108291    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.651117  1.656910  1.631320  1.633971  1.674508  1.669082  1.695200  1.691563  1.682425  1.675657  1.668586  1.665558  1.721065  1.711147  1.694101  1.688490 
dram[1]:  1.647183  1.638412  1.638021  1.630746  1.665293  1.672671  1.681316  1.681837  1.664083  1.679725  1.653906  1.664946  1.691869  1.701643  1.680658  1.678717 
dram[2]:  1.643291  1.645920  1.632092  1.630640  1.677069  1.665219  1.684944  1.691789  1.671779  1.664376  1.664285  1.665716  1.707500  1.704697  1.685509  1.697416 
dram[3]:  1.650377  1.631412  1.634127  1.623091  1.676919  1.660754  1.694758  1.677607  1.681670  1.668945  1.673876  1.682080  1.707701  1.709741  1.696628  1.676618 
dram[4]:  1.646309  1.639962  1.631895  1.637189  1.668949  1.672153  1.675894  1.686167  1.661345  1.665161  1.666939  1.679574  1.699581  1.708645  1.683028  1.692487 
dram[5]:  1.646788  1.640357  1.649967  1.641706  1.686003  1.666945  1.694481  1.676524  1.667646  1.672312  1.666435  1.666765  1.710904  1.706759  1.688158  1.690712 
dram[6]:  1.637383  1.639689  1.642963  1.634917  1.668242  1.664471  1.684615  1.690841  1.667464  1.669976  1.680186  1.666885  1.716356  1.698408  1.679519  1.677558 
dram[7]:  1.642935  1.629447  1.633115  1.629799  1.668455  1.666787  1.680894  1.678723  1.655566  1.670889  1.667956  1.656980  1.696018  1.709339  1.683639  1.702793 
dram[8]:  1.642839  1.647161  1.637816  1.646623  1.672289  1.670929  1.682613  1.699443  1.659353  1.682647  1.663207  1.665783  1.705534  1.709070  1.690842  1.695752 
dram[9]:  1.636688  1.635950  1.636115  1.624645  1.665721  1.673066  1.692388  1.684417  1.670897  1.672744  1.675158  1.673554  1.716978  1.703491  1.680850  1.687974 
dram[10]:  1.633425  1.654402  1.622270  1.631714  1.663914  1.677598  1.683390  1.705462  1.668980  1.679609  1.668980  1.674832  1.699295  1.707310  1.678292  1.693663 
dram[11]:  1.643944  1.632666  1.647079  1.638607  1.684526  1.673282  1.698852  1.688503  1.683820  1.668008  1.678411  1.670596  1.715138  1.701694  1.683289  1.690434 
average row locality = 9646572/5775546 = 1.670244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51524     51424     52295     52378     49865     50207     48334     48588     49629     49069     50319     50161     47439     47731     48600     48572 
dram[1]:     51904     52083     52856     52593     50436     50018     48792     48933     49844     49791     50792     50270     48283     48228     49296     48931 
dram[2]:     51473     51282     52251     52529     49754     49765     48617     48298     50075     49743     50135     50391     47799     47580     49129     48767 
dram[3]:     51380     51897     52178     52553     49296     49912     48531     48435     49230     49905     50084     49312     47922     47590     48700     48589 
dram[4]:     51284     51315     51982     52281     50255     50135     48682     48491     50177     49392     50597     50135     47945     47423     49038     48369 
dram[5]:     51349     51331     51760     52047     49534     49444     48025     48271     49014     49591     49977     50293     47455     47721     48662     48275 
dram[6]:     51631     52027     52634     52452     50002     50038     48106     48242     49808     50103     49459     50455     47186     48011     48870     49177 
dram[7]:     52159     52384     52448     53126     49907     50213     48582     48676     50364     49864     50032     50623     48230     47879     49068     48476 
dram[8]:     51873     51417     52371     51692     50092     49738     48825     47887     49826     49471     50557     50466     47545     47338     48827     48211 
dram[9]:     51312     51663     52644     52647     50056     49667     48202     48578     49371     49609     50397     50144     47353     47551     49299     48615 
dram[10]:     51893     50902     52821     52411     50138     49654     48885     48071     49861     48924     50126     49736     48127     47524     49406     48524 
dram[11]:     51375     51880     51940     51853     49013     49520     47766     48258     48894     49767     49614     50061     47390     47879     49212     48566 
total dram reads = 9566004
bank skew: 53126/47186 = 1.13
chip skew: 803050/792749 = 1.01
number of total write accesses:
dram[0]:      1195      1150      1215      1172      1095      1134       911       894       940       945       977       952       853       849       944       964 
dram[1]:      1085      1122      1289      1149      1102      1159       913       913       977       931       929       921       841       919      1048       986 
dram[2]:      1128      1126      1166      1272      1056      1103       914       948       973       955       989       975       869       833      1033       947 
dram[3]:      1130      1193      1243      1245      1130      1097       908       950       957       967       944       934       910       798       999       958 
dram[4]:      1161      1175      1185      1247      1067      1101       906       918       966       932       987       955       840       832      1024       937 
dram[5]:      1128      1151      1170      1194      1060      1093       905       928       954       911       957      1009       837       906       949       988 
dram[6]:      1131      1176      1219      1248      1136      1118       886       919       949       934       940       999       825       813       993       963 
dram[7]:      1181      1177      1258      1268      1095      1092       905       976       971       966       972       982       844       822       950       896 
dram[8]:      1199      1129      1204      1262      1110      1082       898       866       923       928       980       995       821       825       913       972 
dram[9]:      1179      1183      1212      1254      1106      1083       863       901       972       934      1001       968       788       837      1021       926 
dram[10]:      1141      1133      1294      1280      1073      1068       894       876       941       957       936       928       840       816      1011      1001 
dram[11]:      1147      1248      1240      1210      1084      1103       845       914       988       959       976       942       809       876      1041       933 
total dram writes = 194940
bank skew: 1294/788 = 1.64
chip skew: 16363/16107 = 1.02
average mf latency per bank:
dram[0]:       1986      1994      1915      1963      1944      1863      1583      1688      1571      1537      1416      1488      3328      3394      2873      2679
dram[1]:       2218      2063      1869      1867      1827      1798      1702      1688      1466      1545      1445      1510      3561      2921      3012      3155
dram[2]:       2107      2418      1904      1788      1906      1799      1739      1686      1521      1494      1436      1407      3785      4222      2819      2899
dram[3]:       2174      2047      1921      1936      1780      1708      1656      1676      1551      1596      1458      1480      3223      3798      3177      2503
dram[4]:       2197      2067      2171      1899      1813      1744      1686      1632      1502      1606      1367      1426      3727      3337      2610      2856
dram[5]:       2103      2215      1945      1933      1862      2015      1596      1640      1606      1489      1437      1468      3661      3569      2786      2717
dram[6]:       2130      2081      1880      1803      2074      1861      1757      1633      1523      1497      1543      1378      4272      4007      2615      2445
dram[7]:       2043      2083      1985      1885      1763      1853      1740      1735      1450      1534      1513      1488      3871      3900      2629      2800
dram[8]:       2014      2322      1974      2017      1840      1977      1699      1783      1543      1486      1437      1425      3940      3458      2671      2681
dram[9]:       2311      2280      1895      1934      1802      1772      2603      1643      1560      1439      1409      1449      4221      4068      2686      2546
dram[10]:       2290      2071      1762      1842      1768      1849      1607      1724      1536      1619      1536      1490      4083      3292      2335      2431
dram[11]:       1913      2019      1969      1864      1866      1897      1668      1681      1641      1536      1461      1458      3659      3974      2367      2599
maximum mf latency per bank:
dram[0]:       1061      1159      1110      1010      1055      1117      1089      1046       966      1007      1049      1081      1148      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1186       991       993      1034      1003      1130       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1044      1039      1041       976      1058      1184      1075      1120      1132      1128
dram[3]:       1118      1094      1035      1053       996      1127      1174      1056      1018      1039      1071       978      1049      1098      1121      1029
dram[4]:       1033      1028      1044      1143       997      1100      1194      1051      1083       983      1050      1109      1114      1152      1125      1130
dram[5]:       1028      1071      1096      1100      1123      1037      1021      1126      1057      1231      1077      1054      1125      1117      1020      1043
dram[6]:       1077      1059      1104      1083      1016      1049      1044      1286      1022      1074      1073      1134      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1166      1079       995      1043      1127      1013      1083      1188      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1038      1138       995      1052      1138      1072      1053      1041      1231      1019      1021      1291      1050      1085
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1375      1049      1430      1730      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1049      1091      1231      1001      1121      1291      1054      1133      1101
dram[11]:       1016      1034      1194      1046      1075      1036      1035      1141      1044      1033      1327      1072      1080      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14266864 n_act=479382 n_pre=479366 n_ref_event=0 n_req=802760 n_rd=796135 n_rd_L2_A=0 n_write=0 n_wr_bk=16190 bw_util=0.2037
n_activity=10326693 dram_eff=0.3147
bk0: 51524a 13674054i bk1: 51424a 13682746i bk2: 52295a 13608000i bk3: 52378a 13608148i bk4: 49865a 13765040i bk5: 50207a 13758205i bk6: 48334a 13873231i bk7: 48588a 13871781i bk8: 49629a 13797761i bk9: 49069a 13828698i bk10: 50319a 13743993i bk11: 50161a 13761312i bk12: 47439a 13945343i bk13: 47731a 13924146i bk14: 48600a 13871880i bk15: 48572a 13870003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402835
Row_Buffer_Locality_read = 0.405603
Row_Buffer_Locality_write = 0.070189
Bank_Level_Parallism = 3.756126
Bank_Level_Parallism_Col = 1.833142
Bank_Level_Parallism_Ready = 1.073435
write_to_read_ratio_blp_rw_average = 0.032373
GrpLevelPara = 1.630781 

BW Util details:
bwutil = 0.203694 
total_CMD = 15951906 
util_bw = 3249300 
Wasted_Col = 4977576 
Wasted_Row = 1230241 
Idle = 6494789 

BW Util Bottlenecks: 
RCDc_limit = 7232663 
RCDWRc_limit = 49859 
WTRc_limit = 289892 
RTWc_limit = 297196 
CCDLc_limit = 909351 
rwq = 0 
CCDLc_limit_alone = 877693 
WTRc_limit_alone = 277709 
RTWc_limit_alone = 277721 

Commands details: 
total_CMD = 15951906 
n_nop = 14266864 
Read = 796135 
Write = 0 
L2_Alloc = 0 
L2_WB = 16190 
n_act = 479382 
n_pre = 479366 
n_ref = 0 
n_req = 802760 
total_req = 812325 

Dual Bus Interface Util: 
issued_total_row = 958748 
issued_total_col = 812325 
Row_Bus_Util =  0.060102 
CoL_Bus_Util = 0.050923 
Either_Row_CoL_Bus_Util = 0.105633 
Issued_on_Two_Bus_Simul_Util = 0.005393 
issued_two_Eff = 0.051056 
queue_avg = 1.843677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84368
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14250770 n_act=486037 n_pre=486021 n_ref_event=0 n_req=809796 n_rd=803050 n_rd_L2_A=0 n_write=0 n_wr_bk=16284 bw_util=0.2055
n_activity=10225766 dram_eff=0.3205
bk0: 51904a 13619845i bk1: 52083a 13605523i bk2: 52856a 13550150i bk3: 52593a 13561136i bk4: 50436a 13703385i bk5: 50018a 13736350i bk6: 48792a 13805232i bk7: 48933a 13811467i bk8: 49844a 13748448i bk9: 49791a 13782402i bk10: 50792a 13681735i bk11: 50270a 13725367i bk12: 48283a 13851940i bk13: 48228a 13878114i bk14: 49296a 13791739i bk15: 48931a 13822641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399806
Row_Buffer_Locality_read = 0.402515
Row_Buffer_Locality_write = 0.077231
Bank_Level_Parallism = 3.861368
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.075607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205451 
total_CMD = 15951906 
util_bw = 3277336 
Wasted_Col = 4965193 
Wasted_Row = 1189596 
Idle = 6519781 

BW Util Bottlenecks: 
RCDc_limit = 7287695 
RCDWRc_limit = 50158 
WTRc_limit = 299027 
RTWc_limit = 305563 
CCDLc_limit = 918812 
rwq = 0 
CCDLc_limit_alone = 886495 
WTRc_limit_alone = 286375 
RTWc_limit_alone = 285898 

Commands details: 
total_CMD = 15951906 
n_nop = 14250770 
Read = 803050 
Write = 0 
L2_Alloc = 0 
L2_WB = 16284 
n_act = 486037 
n_pre = 486021 
n_ref = 0 
n_req = 809796 
total_req = 819334 

Dual Bus Interface Util: 
issued_total_row = 972058 
issued_total_col = 819334 
Row_Bus_Util =  0.060937 
CoL_Bus_Util = 0.051363 
Either_Row_CoL_Bus_Util = 0.106642 
Issued_on_Two_Bus_Simul_Util = 0.005658 
issued_two_Eff = 0.053056 
queue_avg = 1.937452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14263157 n_act=481691 n_pre=481675 n_ref_event=0 n_req=804302 n_rd=797588 n_rd_L2_A=0 n_write=0 n_wr_bk=16287 bw_util=0.2041
n_activity=10168171 dram_eff=0.3202
bk0: 51473a 13641962i bk1: 51282a 13656970i bk2: 52251a 13576523i bk3: 52529a 13566382i bk4: 49754a 13748385i bk5: 49765a 13746265i bk6: 48617a 13826604i bk7: 48298a 13865760i bk8: 50075a 13753167i bk9: 49743a 13768119i bk10: 50135a 13735086i bk11: 50391a 13729932i bk12: 47799a 13889935i bk13: 47580a 13914413i bk14: 49129a 13816261i bk15: 48767a 13858705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401109
Row_Buffer_Locality_read = 0.403825
Row_Buffer_Locality_write = 0.078493
Bank_Level_Parallism = 3.837672
Bank_Level_Parallism_Col = 1.848244
Bank_Level_Parallism_Ready = 1.074946
write_to_read_ratio_blp_rw_average = 0.032921
GrpLevelPara = 1.640974 

BW Util details:
bwutil = 0.204082 
total_CMD = 15951906 
util_bw = 3255500 
Wasted_Col = 4943188 
Wasted_Row = 1180975 
Idle = 6572243 

BW Util Bottlenecks: 
RCDc_limit = 7238058 
RCDWRc_limit = 49585 
WTRc_limit = 295053 
RTWc_limit = 309040 
CCDLc_limit = 912044 
rwq = 0 
CCDLc_limit_alone = 880068 
WTRc_limit_alone = 282925 
RTWc_limit_alone = 289192 

Commands details: 
total_CMD = 15951906 
n_nop = 14263157 
Read = 797588 
Write = 0 
L2_Alloc = 0 
L2_WB = 16287 
n_act = 481691 
n_pre = 481675 
n_ref = 0 
n_req = 804302 
total_req = 813875 

Dual Bus Interface Util: 
issued_total_row = 963366 
issued_total_col = 813875 
Row_Bus_Util =  0.060392 
CoL_Bus_Util = 0.051021 
Either_Row_CoL_Bus_Util = 0.105865 
Issued_on_Two_Bus_Simul_Util = 0.005547 
issued_two_Eff = 0.052401 
queue_avg = 1.888444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14267290 n_act=480287 n_pre=480271 n_ref_event=0 n_req=802316 n_rd=795514 n_rd_L2_A=0 n_write=0 n_wr_bk=16363 bw_util=0.2036
n_activity=10201055 dram_eff=0.3184
bk0: 51380a 13664335i bk1: 51897a 13612632i bk2: 52178a 13593609i bk3: 52553a 13562111i bk4: 49296a 13769341i bk5: 49912a 13742156i bk6: 48531a 13850270i bk7: 48435a 13857094i bk8: 49230a 13809650i bk9: 49905a 13765087i bk10: 50084a 13738403i bk11: 49312a 13802243i bk12: 47922a 13884056i bk13: 47590a 13933994i bk14: 48700a 13845789i bk15: 48589a 13844261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401377
Row_Buffer_Locality_read = 0.404207
Row_Buffer_Locality_write = 0.070420
Bank_Level_Parallism = 3.823900
Bank_Level_Parallism_Col = 1.847455
Bank_Level_Parallism_Ready = 1.075740
write_to_read_ratio_blp_rw_average = 0.033063
GrpLevelPara = 1.639808 

BW Util details:
bwutil = 0.203581 
total_CMD = 15951906 
util_bw = 3247508 
Wasted_Col = 4936088 
Wasted_Row = 1184914 
Idle = 6583396 

BW Util Bottlenecks: 
RCDc_limit = 7220211 
RCDWRc_limit = 50831 
WTRc_limit = 298591 
RTWc_limit = 310572 
CCDLc_limit = 910151 
rwq = 0 
CCDLc_limit_alone = 877180 
WTRc_limit_alone = 286049 
RTWc_limit_alone = 290143 

Commands details: 
total_CMD = 15951906 
n_nop = 14267290 
Read = 795514 
Write = 0 
L2_Alloc = 0 
L2_WB = 16363 
n_act = 480287 
n_pre = 480271 
n_ref = 0 
n_req = 802316 
total_req = 811877 

Dual Bus Interface Util: 
issued_total_row = 960558 
issued_total_col = 811877 
Row_Bus_Util =  0.060216 
CoL_Bus_Util = 0.050895 
Either_Row_CoL_Bus_Util = 0.105606 
Issued_on_Two_Bus_Simul_Util = 0.005505 
issued_two_Eff = 0.052130 
queue_avg = 1.885853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14262367 n_act=481890 n_pre=481874 n_ref_event=0 n_req=804184 n_rd=797501 n_rd_L2_A=0 n_write=0 n_wr_bk=16233 bw_util=0.204
n_activity=10215801 dram_eff=0.3186
bk0: 51284a 13673272i bk1: 51315a 13660734i bk2: 51982a 13613767i bk3: 52281a 13605451i bk4: 50255a 13725872i bk5: 50135a 13737879i bk6: 48682a 13824347i bk7: 48491a 13852600i bk8: 50177a 13727725i bk9: 49392a 13787123i bk10: 50597a 13714244i bk11: 50135a 13756774i bk12: 47945a 13879539i bk13: 47423a 13924703i bk14: 49038a 13813596i bk15: 48369a 13875228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400774
Row_Buffer_Locality_read = 0.403539
Row_Buffer_Locality_write = 0.070777
Bank_Level_Parallism = 3.821501
Bank_Level_Parallism_Col = 1.842451
Bank_Level_Parallism_Ready = 1.073731
write_to_read_ratio_blp_rw_average = 0.032341
GrpLevelPara = 1.637391 

BW Util details:
bwutil = 0.204047 
total_CMD = 15951906 
util_bw = 3254936 
Wasted_Col = 4958462 
Wasted_Row = 1187106 
Idle = 6551402 

BW Util Bottlenecks: 
RCDc_limit = 7252792 
RCDWRc_limit = 49890 
WTRc_limit = 292751 
RTWc_limit = 299988 
CCDLc_limit = 911962 
rwq = 0 
CCDLc_limit_alone = 880542 
WTRc_limit_alone = 280840 
RTWc_limit_alone = 280479 

Commands details: 
total_CMD = 15951906 
n_nop = 14262367 
Read = 797501 
Write = 0 
L2_Alloc = 0 
L2_WB = 16233 
n_act = 481890 
n_pre = 481874 
n_ref = 0 
n_req = 804184 
total_req = 813734 

Dual Bus Interface Util: 
issued_total_row = 963764 
issued_total_col = 813734 
Row_Bus_Util =  0.060417 
CoL_Bus_Util = 0.051012 
Either_Row_CoL_Bus_Util = 0.105915 
Issued_on_Two_Bus_Simul_Util = 0.005514 
issued_two_Eff = 0.052061 
queue_avg = 1.872724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87272
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14274465 n_act=477986 n_pre=477970 n_ref_event=0 n_req=799391 n_rd=792749 n_rd_L2_A=0 n_write=0 n_wr_bk=16140 bw_util=0.2028
n_activity=10058818 dram_eff=0.3217
bk0: 51349a 13665378i bk1: 51331a 13651412i bk2: 51760a 13627485i bk3: 52047a 13613055i bk4: 49534a 13775977i bk5: 49444a 13765708i bk6: 48025a 13870842i bk7: 48271a 13851559i bk8: 49014a 13798210i bk9: 49591a 13783127i bk10: 49977a 13740892i bk11: 50293a 13733381i bk12: 47455a 13904199i bk13: 47721a 13904030i bk14: 48662a 13839137i bk15: 48275a 13875740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402065
Row_Buffer_Locality_read = 0.404817
Row_Buffer_Locality_write = 0.073622
Bank_Level_Parallism = 3.846436
Bank_Level_Parallism_Col = 1.852268
Bank_Level_Parallism_Ready = 1.074007
write_to_read_ratio_blp_rw_average = 0.033393
GrpLevelPara = 1.644821 

BW Util details:
bwutil = 0.202832 
total_CMD = 15951906 
util_bw = 3235556 
Wasted_Col = 4887380 
Wasted_Row = 1153576 
Idle = 6675394 

BW Util Bottlenecks: 
RCDc_limit = 7163051 
RCDWRc_limit = 49845 
WTRc_limit = 295079 
RTWc_limit = 310687 
CCDLc_limit = 909362 
rwq = 0 
CCDLc_limit_alone = 877125 
WTRc_limit_alone = 283020 
RTWc_limit_alone = 290509 

Commands details: 
total_CMD = 15951906 
n_nop = 14274465 
Read = 792749 
Write = 0 
L2_Alloc = 0 
L2_WB = 16140 
n_act = 477986 
n_pre = 477970 
n_ref = 0 
n_req = 799391 
total_req = 808889 

Dual Bus Interface Util: 
issued_total_row = 955956 
issued_total_col = 808889 
Row_Bus_Util =  0.059927 
CoL_Bus_Util = 0.050708 
Either_Row_CoL_Bus_Util = 0.105156 
Issued_on_Two_Bus_Simul_Util = 0.005479 
issued_two_Eff = 0.052106 
queue_avg = 1.870516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14259640 n_act=482301 n_pre=482285 n_ref_event=0 n_req=804939 n_rd=798201 n_rd_L2_A=0 n_write=0 n_wr_bk=16249 bw_util=0.2042
n_activity=10337317 dram_eff=0.3151
bk0: 51631a 13644587i bk1: 52027a 13638376i bk2: 52634a 13589735i bk3: 52452a 13592126i bk4: 50002a 13736770i bk5: 50038a 13748438i bk6: 48106a 13876117i bk7: 48242a 13881651i bk8: 49808a 13773487i bk9: 50103a 13768880i bk10: 49459a 13794127i bk11: 50455a 13747510i bk12: 47186a 13946754i bk13: 48011a 13906842i bk14: 48870a 13835960i bk15: 49177a 13827066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400825
Row_Buffer_Locality_read = 0.403586
Row_Buffer_Locality_write = 0.073761
Bank_Level_Parallism = 3.779995
Bank_Level_Parallism_Col = 1.838425
Bank_Level_Parallism_Ready = 1.074724
write_to_read_ratio_blp_rw_average = 0.032520
GrpLevelPara = 1.633639 

BW Util details:
bwutil = 0.204226 
total_CMD = 15951906 
util_bw = 3257800 
Wasted_Col = 4991317 
Wasted_Row = 1220516 
Idle = 6482273 

BW Util Bottlenecks: 
RCDc_limit = 7273176 
RCDWRc_limit = 50819 
WTRc_limit = 295471 
RTWc_limit = 306248 
CCDLc_limit = 910649 
rwq = 0 
CCDLc_limit_alone = 878794 
WTRc_limit_alone = 283401 
RTWc_limit_alone = 286463 

Commands details: 
total_CMD = 15951906 
n_nop = 14259640 
Read = 798201 
Write = 0 
L2_Alloc = 0 
L2_WB = 16249 
n_act = 482301 
n_pre = 482285 
n_ref = 0 
n_req = 804939 
total_req = 814450 

Dual Bus Interface Util: 
issued_total_row = 964586 
issued_total_col = 814450 
Row_Bus_Util =  0.060468 
CoL_Bus_Util = 0.051057 
Either_Row_CoL_Bus_Util = 0.106086 
Issued_on_Two_Bus_Simul_Util = 0.005439 
issued_two_Eff = 0.051274 
queue_avg = 1.849741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84974
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14253505 n_act=485490 n_pre=485474 n_ref_event=0 n_req=808803 n_rd=802031 n_rd_L2_A=0 n_write=0 n_wr_bk=16355 bw_util=0.2052
n_activity=10204128 dram_eff=0.3208
bk0: 52159a 13614928i bk1: 52384a 13568349i bk2: 52448a 13560992i bk3: 53126a 13531861i bk4: 49907a 13728385i bk5: 50213a 13726096i bk6: 48582a 13807736i bk7: 48676a 13821567i bk8: 50364a 13706656i bk9: 49864a 13747461i bk10: 50032a 13729055i bk11: 50623a 13701581i bk12: 48230a 13850020i bk13: 47879a 13889515i bk14: 49068a 13803999i bk15: 48476a 13864416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399745
Row_Buffer_Locality_read = 0.402497
Row_Buffer_Locality_write = 0.073833
Bank_Level_Parallism = 3.869479
Bank_Level_Parallism_Col = 1.849331
Bank_Level_Parallism_Ready = 1.074281
write_to_read_ratio_blp_rw_average = 0.033024
GrpLevelPara = 1.642480 

BW Util details:
bwutil = 0.205213 
total_CMD = 15951906 
util_bw = 3273544 
Wasted_Col = 4969378 
Wasted_Row = 1174522 
Idle = 6534462 

BW Util Bottlenecks: 
RCDc_limit = 7285738 
RCDWRc_limit = 51118 
WTRc_limit = 291564 
RTWc_limit = 311303 
CCDLc_limit = 920029 
rwq = 0 
CCDLc_limit_alone = 888199 
WTRc_limit_alone = 279997 
RTWc_limit_alone = 291040 

Commands details: 
total_CMD = 15951906 
n_nop = 14253505 
Read = 802031 
Write = 0 
L2_Alloc = 0 
L2_WB = 16355 
n_act = 485490 
n_pre = 485474 
n_ref = 0 
n_req = 808803 
total_req = 818386 

Dual Bus Interface Util: 
issued_total_row = 970964 
issued_total_col = 818386 
Row_Bus_Util =  0.060868 
CoL_Bus_Util = 0.051303 
Either_Row_CoL_Bus_Util = 0.106470 
Issued_on_Two_Bus_Simul_Util = 0.005701 
issued_two_Eff = 0.053550 
queue_avg = 1.943748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94375
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14267381 n_act=480056 n_pre=480040 n_ref_event=0 n_req=802770 n_rd=796136 n_rd_L2_A=0 n_write=0 n_wr_bk=16107 bw_util=0.2037
n_activity=10162915 dram_eff=0.3197
bk0: 51873a 13626957i bk1: 51417a 13667472i bk2: 52371a 13589145i bk3: 51692a 13635490i bk4: 50092a 13730476i bk5: 49738a 13777354i bk6: 48825a 13827178i bk7: 47887a 13900456i bk8: 49826a 13748622i bk9: 49471a 13811273i bk10: 50557a 13720117i bk11: 50466a 13737600i bk12: 47545a 13908824i bk13: 47338a 13932279i bk14: 48827a 13842684i bk15: 48211a 13885873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402003
Row_Buffer_Locality_read = 0.404808
Row_Buffer_Locality_write = 0.065421
Bank_Level_Parallism = 3.817529
Bank_Level_Parallism_Col = 1.842052
Bank_Level_Parallism_Ready = 1.074602
write_to_read_ratio_blp_rw_average = 0.031646
GrpLevelPara = 1.638421 

BW Util details:
bwutil = 0.203673 
total_CMD = 15951906 
util_bw = 3248972 
Wasted_Col = 4933170 
Wasted_Row = 1182967 
Idle = 6586797 

BW Util Bottlenecks: 
RCDc_limit = 7214579 
RCDWRc_limit = 50288 
WTRc_limit = 291500 
RTWc_limit = 291451 
CCDLc_limit = 910704 
rwq = 0 
CCDLc_limit_alone = 880284 
WTRc_limit_alone = 279421 
RTWc_limit_alone = 273110 

Commands details: 
total_CMD = 15951906 
n_nop = 14267381 
Read = 796136 
Write = 0 
L2_Alloc = 0 
L2_WB = 16107 
n_act = 480056 
n_pre = 480040 
n_ref = 0 
n_req = 802770 
total_req = 812243 

Dual Bus Interface Util: 
issued_total_row = 960096 
issued_total_col = 812243 
Row_Bus_Util =  0.060187 
CoL_Bus_Util = 0.050918 
Either_Row_CoL_Bus_Util = 0.105600 
Issued_on_Two_Bus_Simul_Util = 0.005505 
issued_two_Eff = 0.052130 
queue_avg = 1.865028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86503
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14264156 n_act=481478 n_pre=481462 n_ref_event=0 n_req=803821 n_rd=797108 n_rd_L2_A=0 n_write=0 n_wr_bk=16228 bw_util=0.2039
n_activity=10205858 dram_eff=0.3188
bk0: 51312a 13634608i bk1: 51663a 13628992i bk2: 52644a 13572434i bk3: 52647a 13560322i bk4: 50056a 13716410i bk5: 49667a 13771653i bk6: 48202a 13861526i bk7: 48578a 13844022i bk8: 49371a 13774202i bk9: 49609a 13785360i bk10: 50397a 13722055i bk11: 50144a 13748589i bk12: 47353a 13921191i bk13: 47551a 13917271i bk14: 49299a 13796720i bk15: 48615a 13844126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401016
Row_Buffer_Locality_read = 0.403726
Row_Buffer_Locality_write = 0.079249
Bank_Level_Parallism = 3.841293
Bank_Level_Parallism_Col = 1.848371
Bank_Level_Parallism_Ready = 1.074322
write_to_read_ratio_blp_rw_average = 0.033319
GrpLevelPara = 1.641754 

BW Util details:
bwutil = 0.203947 
total_CMD = 15951906 
util_bw = 3253344 
Wasted_Col = 4938669 
Wasted_Row = 1179934 
Idle = 6579959 

BW Util Bottlenecks: 
RCDc_limit = 7231418 
RCDWRc_limit = 50035 
WTRc_limit = 298061 
RTWc_limit = 311771 
CCDLc_limit = 909636 
rwq = 0 
CCDLc_limit_alone = 877335 
WTRc_limit_alone = 286426 
RTWc_limit_alone = 291105 

Commands details: 
total_CMD = 15951906 
n_nop = 14264156 
Read = 797108 
Write = 0 
L2_Alloc = 0 
L2_WB = 16228 
n_act = 481478 
n_pre = 481462 
n_ref = 0 
n_req = 803821 
total_req = 813336 

Dual Bus Interface Util: 
issued_total_row = 962940 
issued_total_col = 813336 
Row_Bus_Util =  0.060365 
CoL_Bus_Util = 0.050987 
Either_Row_CoL_Bus_Util = 0.105802 
Issued_on_Two_Bus_Simul_Util = 0.005550 
issued_two_Eff = 0.052452 
queue_avg = 1.887146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14264118 n_act=481207 n_pre=481191 n_ref_event=0 n_req=803756 n_rd=797003 n_rd_L2_A=0 n_write=0 n_wr_bk=16189 bw_util=0.2039
n_activity=10224690 dram_eff=0.3181
bk0: 51893a 13616816i bk1: 50902a 13687384i bk2: 52821a 13543750i bk3: 52411a 13593174i bk4: 50138a 13723551i bk5: 49654a 13783439i bk6: 48885a 13820068i bk7: 48071a 13902575i bk8: 49861a 13770493i bk9: 48924a 13826944i bk10: 50126a 13749750i bk11: 49736a 13779711i bk12: 48127a 13874016i bk13: 47524a 13938819i bk14: 49406a 13796362i bk15: 48524a 13865831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401305
Row_Buffer_Locality_read = 0.404079
Row_Buffer_Locality_write = 0.073893
Bank_Level_Parallism = 3.808102
Bank_Level_Parallism_Col = 1.841801
Bank_Level_Parallism_Ready = 1.074566
write_to_read_ratio_blp_rw_average = 0.032376
GrpLevelPara = 1.636819 

BW Util details:
bwutil = 0.203911 
total_CMD = 15951906 
util_bw = 3252768 
Wasted_Col = 4958647 
Wasted_Row = 1195321 
Idle = 6545170 

BW Util Bottlenecks: 
RCDc_limit = 7243522 
RCDWRc_limit = 50927 
WTRc_limit = 292928 
RTWc_limit = 302196 
CCDLc_limit = 910581 
rwq = 0 
CCDLc_limit_alone = 878898 
WTRc_limit_alone = 281130 
RTWc_limit_alone = 282311 

Commands details: 
total_CMD = 15951906 
n_nop = 14264118 
Read = 797003 
Write = 0 
L2_Alloc = 0 
L2_WB = 16189 
n_act = 481207 
n_pre = 481191 
n_ref = 0 
n_req = 803756 
total_req = 813192 

Dual Bus Interface Util: 
issued_total_row = 962398 
issued_total_col = 813192 
Row_Bus_Util =  0.060331 
CoL_Bus_Util = 0.050978 
Either_Row_CoL_Bus_Util = 0.105805 
Issued_on_Two_Bus_Simul_Util = 0.005504 
issued_two_Eff = 0.052022 
queue_avg = 1.875538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87554
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15951906 n_nop=14274869 n_act=477765 n_pre=477749 n_ref_event=0 n_req=799734 n_rd=792988 n_rd_L2_A=0 n_write=0 n_wr_bk=16315 bw_util=0.2029
n_activity=10088356 dram_eff=0.3209
bk0: 51375a 13660423i bk1: 51880a 13615667i bk2: 51940a 13627028i bk3: 51853a 13619107i bk4: 49013a 13800907i bk5: 49520a 13778254i bk6: 47766a 13899160i bk7: 48258a 13861527i bk8: 48894a 13818289i bk9: 49767a 13774191i bk10: 49614a 13773603i bk11: 50061a 13759456i bk12: 47390a 13930091i bk13: 47879a 13903225i bk14: 49212a 13799584i bk15: 48566a 13852710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402598
Row_Buffer_Locality_read = 0.405425
Row_Buffer_Locality_write = 0.070264
Bank_Level_Parallism = 3.830090
Bank_Level_Parallism_Col = 1.847602
Bank_Level_Parallism_Ready = 1.074510
write_to_read_ratio_blp_rw_average = 0.032675
GrpLevelPara = 1.641103 

BW Util details:
bwutil = 0.202936 
total_CMD = 15951906 
util_bw = 3237212 
Wasted_Col = 4895551 
Wasted_Row = 1165637 
Idle = 6653506 

BW Util Bottlenecks: 
RCDc_limit = 7163950 
RCDWRc_limit = 50801 
WTRc_limit = 294258 
RTWc_limit = 301061 
CCDLc_limit = 909262 
rwq = 0 
CCDLc_limit_alone = 877577 
WTRc_limit_alone = 282214 
RTWc_limit_alone = 281420 

Commands details: 
total_CMD = 15951906 
n_nop = 14274869 
Read = 792988 
Write = 0 
L2_Alloc = 0 
L2_WB = 16315 
n_act = 477765 
n_pre = 477749 
n_ref = 0 
n_req = 799734 
total_req = 809303 

Dual Bus Interface Util: 
issued_total_row = 955514 
issued_total_col = 809303 
Row_Bus_Util =  0.059900 
CoL_Bus_Util = 0.050734 
Either_Row_CoL_Bus_Util = 0.105131 
Issued_on_Two_Bus_Simul_Util = 0.005503 
issued_two_Eff = 0.052342 
queue_avg = 1.870546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2077815, Miss = 398010, Miss_rate = 0.192, Pending_hits = 691, Reservation_fails = 0
L2_cache_bank[1]: Access = 2082002, Miss = 398136, Miss_rate = 0.191, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[2]: Access = 2152758, Miss = 402209, Miss_rate = 0.187, Pending_hits = 638, Reservation_fails = 0
L2_cache_bank[3]: Access = 2078328, Miss = 400853, Miss_rate = 0.193, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[4]: Access = 2157855, Miss = 399235, Miss_rate = 0.185, Pending_hits = 692, Reservation_fails = 0
L2_cache_bank[5]: Access = 2215644, Miss = 398364, Miss_rate = 0.180, Pending_hits = 651, Reservation_fails = 0
L2_cache_bank[6]: Access = 2114037, Miss = 397326, Miss_rate = 0.188, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[7]: Access = 2097335, Miss = 398201, Miss_rate = 0.190, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[8]: Access = 2150651, Miss = 399970, Miss_rate = 0.186, Pending_hits = 627, Reservation_fails = 0
L2_cache_bank[9]: Access = 2059599, Miss = 397549, Miss_rate = 0.193, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[10]: Access = 2108578, Miss = 395780, Miss_rate = 0.188, Pending_hits = 635, Reservation_fails = 0
L2_cache_bank[11]: Access = 2132479, Miss = 396978, Miss_rate = 0.186, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[12]: Access = 2232409, Miss = 397703, Miss_rate = 0.178, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[13]: Access = 2105072, Miss = 400510, Miss_rate = 0.190, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[14]: Access = 2141175, Miss = 400801, Miss_rate = 0.187, Pending_hits = 654, Reservation_fails = 0
L2_cache_bank[15]: Access = 2175413, Miss = 401246, Miss_rate = 0.184, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[16]: Access = 2150986, Miss = 399925, Miss_rate = 0.186, Pending_hits = 685, Reservation_fails = 0
L2_cache_bank[17]: Access = 2137477, Miss = 396227, Miss_rate = 0.185, Pending_hits = 630, Reservation_fails = 0
L2_cache_bank[18]: Access = 2325117, Miss = 398637, Miss_rate = 0.171, Pending_hits = 681, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141826, Miss = 398480, Miss_rate = 0.186, Pending_hits = 637, Reservation_fails = 0
L2_cache_bank[20]: Access = 2137124, Miss = 401260, Miss_rate = 0.188, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[21]: Access = 2023041, Miss = 395752, Miss_rate = 0.196, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[22]: Access = 2052443, Miss = 395211, Miss_rate = 0.193, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[23]: Access = 2129094, Miss = 397793, Miss_rate = 0.187, Pending_hits = 698, Reservation_fails = 0
L2_total_cache_accesses = 51178258
L2_total_cache_misses = 9566156
L2_total_cache_miss_rate = 0.1869
L2_total_cache_pending_hits = 15175
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40974319
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3525374
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6040630
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15173
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 622608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50555496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622762
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=51178258
icnt_total_pkts_simt_to_mem=51178258
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 51178258
Req_Network_cycles = 6220357
Req_Network_injected_packets_per_cycle =       8.2275 
Req_Network_conflicts_per_cycle =       6.3179
Req_Network_conflicts_per_cycle_util =       9.1310
Req_Bank_Level_Parallism =      11.8909
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      29.7558
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3428

Reply_Network_injected_packets_num = 51178258
Reply_Network_cycles = 6220357
Reply_Network_injected_packets_per_cycle =        8.2275
Reply_Network_conflicts_per_cycle =        4.9163
Reply_Network_conflicts_per_cycle_util =       7.1029
Reply_Bank_Level_Parallism =      11.8868
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.9826
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2743
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 51 min, 28 sec (42688 sec)
gpgpu_simulation_rate = 25581 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 9413793x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d4cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 13454
gpu_sim_insn = 7763427
gpu_ipc =     577.0349
gpu_tot_sim_cycle = 6233811
gpu_tot_sim_insn = 1099790706
gpu_tot_ipc =     176.4235
gpu_tot_issued_cta = 3808
gpu_occupancy = 87.7794% 
gpu_tot_occupancy = 70.3991% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2457
partiton_level_parallism_total  =       8.2190
partiton_level_parallism_util =       7.7202
partiton_level_parallism_util_total  =      11.8838
L2_BW  =     185.4533 GB/Sec
L2_BW_total  =     359.0037 GB/Sec
gpu_total_sim_rate=25693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2347700, Miss = 1791489, Miss_rate = 0.763, Pending_hits = 61538, Reservation_fails = 2308681
	L1D_cache_core[1]: Access = 2178874, Miss = 1681193, Miss_rate = 0.772, Pending_hits = 64469, Reservation_fails = 2158314
	L1D_cache_core[2]: Access = 2295288, Miss = 1773843, Miss_rate = 0.773, Pending_hits = 67182, Reservation_fails = 2276392
	L1D_cache_core[3]: Access = 2255053, Miss = 1755935, Miss_rate = 0.779, Pending_hits = 54475, Reservation_fails = 2317852
	L1D_cache_core[4]: Access = 2235691, Miss = 1770377, Miss_rate = 0.792, Pending_hits = 66102, Reservation_fails = 2374107
	L1D_cache_core[5]: Access = 2143749, Miss = 1638963, Miss_rate = 0.765, Pending_hits = 50276, Reservation_fails = 2038218
	L1D_cache_core[6]: Access = 2108221, Miss = 1623047, Miss_rate = 0.770, Pending_hits = 48744, Reservation_fails = 2005699
	L1D_cache_core[7]: Access = 2223423, Miss = 1668579, Miss_rate = 0.750, Pending_hits = 60069, Reservation_fails = 2071096
	L1D_cache_core[8]: Access = 2119233, Miss = 1624263, Miss_rate = 0.766, Pending_hits = 54304, Reservation_fails = 2062637
	L1D_cache_core[9]: Access = 2213156, Miss = 1690128, Miss_rate = 0.764, Pending_hits = 57142, Reservation_fails = 2107232
	L1D_cache_core[10]: Access = 2279212, Miss = 1742398, Miss_rate = 0.764, Pending_hits = 69101, Reservation_fails = 2185378
	L1D_cache_core[11]: Access = 2184231, Miss = 1674513, Miss_rate = 0.767, Pending_hits = 68638, Reservation_fails = 2207004
	L1D_cache_core[12]: Access = 2104603, Miss = 1630276, Miss_rate = 0.775, Pending_hits = 55204, Reservation_fails = 2096215
	L1D_cache_core[13]: Access = 2110956, Miss = 1609200, Miss_rate = 0.762, Pending_hits = 54863, Reservation_fails = 2050490
	L1D_cache_core[14]: Access = 2049044, Miss = 1565414, Miss_rate = 0.764, Pending_hits = 61000, Reservation_fails = 1971614
	L1D_cache_core[15]: Access = 2060927, Miss = 1586777, Miss_rate = 0.770, Pending_hits = 57442, Reservation_fails = 2048827
	L1D_cache_core[16]: Access = 2166968, Miss = 1677906, Miss_rate = 0.774, Pending_hits = 61673, Reservation_fails = 2181508
	L1D_cache_core[17]: Access = 2209381, Miss = 1704511, Miss_rate = 0.771, Pending_hits = 58198, Reservation_fails = 2135647
	L1D_cache_core[18]: Access = 2168047, Miss = 1708184, Miss_rate = 0.788, Pending_hits = 51549, Reservation_fails = 2201757
	L1D_cache_core[19]: Access = 2158652, Miss = 1675397, Miss_rate = 0.776, Pending_hits = 44831, Reservation_fails = 2188605
	L1D_cache_core[20]: Access = 2156570, Miss = 1678933, Miss_rate = 0.779, Pending_hits = 57022, Reservation_fails = 2135687
	L1D_cache_core[21]: Access = 2047010, Miss = 1596227, Miss_rate = 0.780, Pending_hits = 48756, Reservation_fails = 2007415
	L1D_cache_core[22]: Access = 2072603, Miss = 1600677, Miss_rate = 0.772, Pending_hits = 47189, Reservation_fails = 2010336
	L1D_cache_core[23]: Access = 2276108, Miss = 1774869, Miss_rate = 0.780, Pending_hits = 53567, Reservation_fails = 2384361
	L1D_cache_core[24]: Access = 2225102, Miss = 1718457, Miss_rate = 0.772, Pending_hits = 39236, Reservation_fails = 2199730
	L1D_cache_core[25]: Access = 2341969, Miss = 1818210, Miss_rate = 0.776, Pending_hits = 60369, Reservation_fails = 2410455
	L1D_cache_core[26]: Access = 2213045, Miss = 1720312, Miss_rate = 0.777, Pending_hits = 65677, Reservation_fails = 2298165
	L1D_cache_core[27]: Access = 2303554, Miss = 1783366, Miss_rate = 0.774, Pending_hits = 59450, Reservation_fails = 2373841
	L1D_cache_core[28]: Access = 2180817, Miss = 1695156, Miss_rate = 0.777, Pending_hits = 50752, Reservation_fails = 2175952
	L1D_cache_core[29]: Access = 2112871, Miss = 1640146, Miss_rate = 0.776, Pending_hits = 50268, Reservation_fails = 2140698
	L1D_total_cache_accesses = 65542058
	L1D_total_cache_misses = 50618746
	L1D_total_cache_miss_rate = 0.7723
	L1D_total_cache_pending_hits = 1699086
	L1D_total_cache_reservation_fails = 65123913
	L1D_cache_data_port_util = 0.092
	L1D_cache_fill_port_util = 0.352
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12607598
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1699080
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37961003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 65075943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12651614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1699080
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 64919295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17928532
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 46588748
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47052
ctas_completed 3808, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
65326, 57872, 57981, 58472, 63206, 66494, 57114, 67694, 61290, 56441, 54290, 56972, 65079, 57664, 53804, 64268, 57737, 54900, 59180, 58456, 56399, 54430, 65504, 53706, 58622, 52212, 57090, 56736, 53578, 55555, 54341, 53439, 
gpgpu_n_tot_thrd_icount = 1741761472
gpgpu_n_tot_w_icount = 54430046
gpgpu_n_stall_shd_mem = 37809628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50612617
gpgpu_n_mem_write_global = 622763
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 157238335
gpgpu_n_store_insn = 1406613
gpgpu_n_shmem_insn = 60274632
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2134016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 34551804
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3257824
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20741691	W0_Idle:88129557	W0_Scoreboard:412200366	W1:1564701	W2:5737211	W3:1125542	W4:1092169	W5:1055457	W6:1007348	W7:958897	W8:920728	W9:871041	W10:827395	W11:789860	W12:749142	W13:728238	W14:690781	W15:664599	W16:628531	W17:610778	W18:586151	W19:573172	W20:551363	W21:521986	W22:513483	W23:502929	W24:493962	W25:483586	W26:491502	W27:504505	W28:529861	W29:591377	W30:724456	W31:1248635	W32:26090660
single_issue_nums: WS0:13637287	WS1:13596837	WS2:13577156	WS3:13618766	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 404900936 {8:50612617,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24910520 {40:622763,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2024504680 {40:50612617,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4982104 {8:622763,}
maxmflatency = 1730 
max_icnt2mem_latency = 1093 
maxmrqlatency = 1337 
max_icnt2sh_latency = 152 
averagemflatency = 403 
avg_icnt2mem_latency = 170 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 10 
mrq_lat_table:4880179 	115801 	241029 	758448 	2286660 	992403 	337421 	48698 	4469 	354 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6481500 	35635016 	9118267 	597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13608723 	8495394 	16639807 	12319036 	172412 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	15333064 	12728584 	11812663 	8255603 	2883791 	221373 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	6084 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        44        45        49        53        49        40        32        36        26        38        45        33        30        44        41 
dram[1]:        37        30        40        39        42        44        32        33        27        31        31        26        26        35        37        42 
dram[2]:        38        52        37        55        34        59        32        54        26        47        30        42        25        41        31        42 
dram[3]:        58        41        57        48        57        39        48        27        46        35        47        28        48        31        45        35 
dram[4]:        46        51        42        54        41        57        32        41        34        43        36        39        40        43        40        39 
dram[5]:        33        39        33        39        35        39        25        29        34        31        30        39        34        39        34        27 
dram[6]:        49        46        52        45        49        43        40        30        44        37        39        37        44        38        43        39 
dram[7]:        36        44        40        46        38        35        23        36        36        29        36        26        35        35        25        33 
dram[8]:        35        50        32        57        29        56        31        46        31        36        38        50        27        43        35        41 
dram[9]:        54        32        53        38        57        35        39        32        50        40        60        34        49        33        54        34 
dram[10]:        42        55        43        58        47        59        39        45        33        48        33        50        32        43        35        40 
dram[11]:        38        31        36        35        37        42        31        37        31        34        38        35        25        27        43        34 
maximum service time to same row:
dram[0]:     71310     78942     70582     39397     69921    122132     67361     94265     72053    117856     60749    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    117966     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     57065     81117 
dram[2]:     99327     72518     47515    107143     85114     56729     58736    105776    159386     88539     77501    109381     96425     64942     81555    149984 
dram[3]:    119826     83003    127140    141863     88327    144864     39641    114404    135478     82246     82636     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     44409     90571     61148    111708     70871     69248     64965     51004     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     78770    158062    224204     76458     85560     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     67464    137808     58626     65793     65030     60644     70732     74776     68068     71507     95908     53714 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     44314     79001    123246     84842     57440     39268    104061     70967     47236     47287     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     55177     84862    105460    148412    158087 
dram[10]:    162333     82914     55352     90086     93720     76027     70620     62596    127372     69218     82774     74848     86606     79803     63836     89373 
dram[11]:     54107    177064     60352     92708    147339    242813    108291    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.655012  1.660465  1.635134  1.637147  1.678687  1.672648  1.698663  1.694612  1.685092  1.677870  1.671623  1.668643  1.723591  1.713609  1.697672  1.691613 
dram[1]:  1.650101  1.640669  1.640743  1.633772  1.668411  1.675970  1.683901  1.684370  1.666247  1.682246  1.656276  1.666732  1.694174  1.704172  1.682774  1.680973 
dram[2]:  1.645961  1.649779  1.634581  1.635088  1.679985  1.668844  1.687062  1.696081  1.673942  1.668105  1.665811  1.669103  1.708960  1.707835  1.687638  1.700636 
dram[3]:  1.655363  1.634768  1.638769  1.626405  1.681319  1.663678  1.698693  1.679930  1.685024  1.671112  1.677335  1.684255  1.712057  1.712317  1.700401  1.678966 
dram[4]:  1.649385  1.643309  1.634594  1.641118  1.672425  1.676800  1.678648  1.689637  1.663853  1.667547  1.669401  1.683140  1.702018  1.712588  1.686145  1.696152 
dram[5]:  1.649481  1.643187  1.652863  1.644478  1.688677  1.669929  1.696601  1.679337  1.669446  1.674632  1.668762  1.669733  1.712951  1.709641  1.690989  1.693256 
dram[6]:  1.641493  1.643677  1.646910  1.639094  1.672218  1.667984  1.687832  1.693712  1.670652  1.672899  1.683229  1.669811  1.719902  1.701473  1.682903  1.681032 
dram[7]:  1.645694  1.632511  1.636005  1.633183  1.671225  1.669725  1.682723  1.681378  1.657307  1.673194  1.670348  1.659167  1.698226  1.712243  1.685997  1.705624 
dram[8]:  1.645255  1.651628  1.640337  1.650618  1.674757  1.674979  1.685051  1.702631  1.661215  1.685930  1.666123  1.670017  1.707358  1.712483  1.693474  1.699494 
dram[9]:  1.640315  1.638641  1.640664  1.627450  1.671084  1.675825  1.695881  1.686801  1.674734  1.675130  1.679309  1.676113  1.720981  1.705882  1.685864  1.690739 
dram[10]:  1.636058  1.658803  1.625455  1.636224  1.666787  1.682106  1.686486  1.709024  1.671482  1.682718  1.671039  1.679353  1.701676  1.709743  1.681278  1.697557 
dram[11]:  1.646747  1.635172  1.650399  1.641602  1.686715  1.676103  1.700731  1.691057  1.686254  1.670678  1.680870  1.673355  1.716905  1.703853  1.686497  1.693251 
average row locality = 9665481/5776376 = 1.673278
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     51655     51542     52425     52489     49999     50322     48442     48683     49715     49141     50418     50258     47516     47807     48710     48671 
dram[1]:     52005     52162     52953     52698     50538     50126     48876     49014     49916     49873     50872     50331     48356     48307     49367     49004 
dram[2]:     51564     51410     52338     52682     49848     49881     48687     48430     50147     49862     50188     50501     47847     47675     49200     48867 
dram[3]:     51545     52013     52336     52668     49435     50009     48653     48511     49334     49977     50195     49383     48052     47669     48816     48666 
dram[4]:     51389     51429     52077     52416     50369     50284     48771     48600     50260     49470     50679     50249     48021     47540     49138     48483 
dram[5]:     51442     51427     51860     52144     49620     49540     48094     48361     49074     49667     50054     50390     47519     47809     48751     48355 
dram[6]:     51770     52163     52770     52594     50129     50153     48207     48333     49909     50198     49556     50551     47291     48105     48976     49288 
dram[7]:     52254     52490     52550     53244     49999     50309     48642     48762     50424     49940     50111     50697     48300     47966     49144     48564 
dram[8]:     51955     51566     52459     51827     50175     49868     48903     47986     49889     49575     50653     50602     47603     47440     48912     48325 
dram[9]:     51435     51757     52800     52747     50227     49758     48309     48654     49492     49687     50528     50228     47471     47625     49454     48702 
dram[10]:     51984     51047     52934     52564     50232     49797     48984     48179     49943     49022     50195     49878     48200     47599     49503     48645 
dram[11]:     51470     51967     52054     51957     49084     49611     47826     48340     48972     49854     49694     50151     47446     47947     49315     48656 
total dram reads = 9584913
bank skew: 53244/47291 = 1.13
chip skew: 804398/794107 = 1.01
number of total write accesses:
dram[0]:      1195      1150      1215      1172      1095      1134       911       894       940       945       977       952       853       849       944       964 
dram[1]:      1085      1122      1289      1149      1102      1159       913       913       977       931       929       921       841       919      1048       986 
dram[2]:      1128      1126      1166      1272      1056      1103       914       948       973       955       989       975       869       833      1033       947 
dram[3]:      1130      1193      1243      1245      1130      1097       908       950       957       967       944       934       910       798       999       958 
dram[4]:      1161      1175      1185      1247      1067      1101       906       918       966       932       987       955       840       832      1024       937 
dram[5]:      1128      1151      1170      1194      1060      1093       905       928       954       911       957      1009       837       906       949       988 
dram[6]:      1131      1176      1219      1248      1136      1118       886       919       949       934       940       999       825       813       993       963 
dram[7]:      1181      1177      1258      1268      1095      1092       905       976       971       966       972       982       844       822       950       896 
dram[8]:      1199      1129      1204      1262      1110      1082       898       866       923       928       980       995       821       825       913       972 
dram[9]:      1179      1183      1212      1254      1106      1083       863       901       972       934      1001       968       788       837      1021       926 
dram[10]:      1141      1133      1294      1280      1073      1068       894       876       941       957       936       928       840       816      1011      1001 
dram[11]:      1147      1248      1240      1210      1084      1103       845       914       988       959       976       942       809       876      1041       933 
total dram writes = 194940
bank skew: 1294/788 = 1.64
chip skew: 16363/16107 = 1.02
average mf latency per bank:
dram[0]:       1983      1991      1913      1961      1941      1860      1582      1686      1570      1536      1415      1487      3324      3390      2869      2676
dram[1]:       2215      2061      1867      1865      1825      1796      1701      1687      1465      1544      1444      1509      3558      2918      3010      3152
dram[2]:       2105      2414      1902      1785      1904      1797      1738      1684      1521      1492      1435      1406      3783      4215      2817      2895
dram[3]:       2169      2044      1917      1934      1777      1707      1654      1675      1549      1595      1457      1480      3217      3794      3171      2501
dram[4]:       2194      2065      2169      1896      1811      1741      1685      1630      1501      1605      1367      1424      3723      3331      2607      2851
dram[5]:       2101      2213      1944      1931      1861      2013      1596      1638      1605      1488      1437      1467      3658      3564      2783      2714
dram[6]:       2127      2077      1878      1800      2070      1858      1755      1632      1522      1496      1541      1377      4264      4001      2612      2442
dram[7]:       2042      2081      1983      1882      1762      1851      1739      1734      1449      1533      1512      1488      3868      3895      2627      2797
dram[8]:       2013      2317      1973      2014      1839      1974      1698      1781      1542      1484      1436      1422      3938      3452      2669      2677
dram[9]:       2307      2278      1892      1932      1798      1770      2599      1642      1558      1438      1407      1448      4212      4063      2680      2543
dram[10]:       2288      2067      1760      1839      1766      1845      1606      1721      1535      1617      1535      1488      4079      3289      2332      2427
dram[11]:       1911      2017      1966      1862      1866      1895      1667      1680      1640      1535      1460      1457      3657      3970      2364      2596
maximum mf latency per bank:
dram[0]:       1061      1159      1110      1010      1055      1117      1089      1046       966      1007      1049      1081      1148      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1186       991       993      1034      1003      1130       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1044      1039      1041       976      1058      1184      1075      1120      1132      1128
dram[3]:       1118      1094      1035      1053       996      1127      1174      1056      1018      1039      1071       978      1049      1098      1121      1029
dram[4]:       1033      1028      1044      1143       997      1100      1194      1051      1083       983      1050      1109      1114      1152      1125      1130
dram[5]:       1028      1071      1096      1100      1123      1037      1021      1126      1057      1231      1077      1054      1125      1117      1020      1043
dram[6]:       1077      1059      1104      1083      1016      1049      1044      1286      1022      1074      1073      1134      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1166      1079       995      1043      1127      1013      1083      1188      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1038      1138       995      1052      1138      1072      1053      1041      1231      1019      1021      1291      1050      1085
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1375      1049      1430      1730      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1049      1091      1231      1001      1121      1291      1054      1133      1101
dram[11]:       1016      1034      1194      1046      1075      1036      1035      1141      1044      1033      1327      1072      1080      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14299572 n_act=479449 n_pre=479433 n_ref_event=0 n_req=804418 n_rd=797793 n_rd_L2_A=0 n_write=0 n_wr_bk=16190 bw_util=0.2037
n_activity=10340562 dram_eff=0.3149
bk0: 51655a 13707831i bk1: 51542a 13716658i bk2: 52425a 13641819i bk3: 52489a 13642021i bk4: 49999a 13798727i bk5: 50322a 13792024i bk6: 48442a 13907090i bk7: 48683a 13905726i bk8: 49715a 13831723i bk9: 49141a 13862730i bk10: 50418a 13777957i bk11: 50258a 13795346i bk12: 47516a 13979462i bk13: 47807a 13958193i bk14: 48710a 13905713i bk15: 48671a 13903826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.403983
Row_Buffer_Locality_read = 0.406755
Row_Buffer_Locality_write = 0.070189
Bank_Level_Parallism = 3.753978
Bank_Level_Parallism_Col = 1.832635
Bank_Level_Parallism_Ready = 1.073336
write_to_read_ratio_blp_rw_average = 0.032343
GrpLevelPara = 1.630461 

BW Util details:
bwutil = 0.203669 
total_CMD = 15986406 
util_bw = 3255932 
Wasted_Col = 4979844 
Wasted_Row = 1231087 
Idle = 6519543 

BW Util Bottlenecks: 
RCDc_limit = 7233856 
RCDWRc_limit = 49859 
WTRc_limit = 289892 
RTWc_limit = 297196 
CCDLc_limit = 910592 
rwq = 0 
CCDLc_limit_alone = 878934 
WTRc_limit_alone = 277709 
RTWc_limit_alone = 277721 

Commands details: 
total_CMD = 15986406 
n_nop = 14299572 
Read = 797793 
Write = 0 
L2_Alloc = 0 
L2_WB = 16190 
n_act = 479449 
n_pre = 479433 
n_ref = 0 
n_req = 804418 
total_req = 813983 

Dual Bus Interface Util: 
issued_total_row = 958882 
issued_total_col = 813983 
Row_Bus_Util =  0.059981 
CoL_Bus_Util = 0.050917 
Either_Row_CoL_Bus_Util = 0.105517 
Issued_on_Two_Bus_Simul_Util = 0.005382 
issued_two_Eff = 0.051001 
queue_avg = 1.840735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84074
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14283784 n_act=486106 n_pre=486090 n_ref_event=0 n_req=811144 n_rd=804398 n_rd_L2_A=0 n_write=0 n_wr_bk=16284 bw_util=0.2053
n_activity=10239117 dram_eff=0.3206
bk0: 52005a 13653806i bk1: 52162a 13639578i bk2: 52953a 13584091i bk3: 52698a 13595064i bk4: 50538a 13737295i bk5: 50126a 13770118i bk6: 48876a 13839208i bk7: 49014a 13845475i bk8: 49916a 13782506i bk9: 49873a 13816464i bk10: 50872a 13715799i bk11: 50331a 13759478i bk12: 48356a 13886089i bk13: 48307a 13912233i bk14: 49367a 13825753i bk15: 49004a 13856698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400718
Row_Buffer_Locality_read = 0.403431
Row_Buffer_Locality_write = 0.077231
Bank_Level_Parallism = 3.859437
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.075532
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.205345 
total_CMD = 15986406 
util_bw = 3282728 
Wasted_Col = 4967308 
Wasted_Row = 1190604 
Idle = 6545766 

BW Util Bottlenecks: 
RCDc_limit = 7289033 
RCDWRc_limit = 50158 
WTRc_limit = 299027 
RTWc_limit = 305563 
CCDLc_limit = 919720 
rwq = 0 
CCDLc_limit_alone = 887403 
WTRc_limit_alone = 286375 
RTWc_limit_alone = 285898 

Commands details: 
total_CMD = 15986406 
n_nop = 14283784 
Read = 804398 
Write = 0 
L2_Alloc = 0 
L2_WB = 16284 
n_act = 486106 
n_pre = 486090 
n_ref = 0 
n_req = 811144 
total_req = 820682 

Dual Bus Interface Util: 
issued_total_row = 972196 
issued_total_col = 820682 
Row_Bus_Util =  0.060814 
CoL_Bus_Util = 0.051336 
Either_Row_CoL_Bus_Util = 0.106504 
Issued_on_Two_Bus_Simul_Util = 0.005646 
issued_two_Eff = 0.053010 
queue_avg = 1.933930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14295982 n_act=481759 n_pre=481743 n_ref_event=0 n_req=805841 n_rd=799127 n_rd_L2_A=0 n_write=0 n_wr_bk=16287 bw_util=0.204
n_activity=10181774 dram_eff=0.3203
bk0: 51564a 13675977i bk1: 51410a 13690798i bk2: 52338a 13610479i bk3: 52682a 13599984i bk4: 49848a 13782420i bk5: 49881a 13780171i bk6: 48687a 13860598i bk7: 48430a 13899457i bk8: 50147a 13787210i bk9: 49862a 13801935i bk10: 50188a 13769200i bk11: 50501a 13763829i bk12: 47847a 13924086i bk13: 47675a 13948370i bk14: 49200a 13850239i bk15: 48867a 13892632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402169
Row_Buffer_Locality_read = 0.404888
Row_Buffer_Locality_write = 0.078493
Bank_Level_Parallism = 3.835400
Bank_Level_Parallism_Col = 1.847688
Bank_Level_Parallism_Ready = 1.074833
write_to_read_ratio_blp_rw_average = 0.032891
GrpLevelPara = 1.640606 

BW Util details:
bwutil = 0.204027 
total_CMD = 15986406 
util_bw = 3261656 
Wasted_Col = 4945657 
Wasted_Row = 1181948 
Idle = 6597145 

BW Util Bottlenecks: 
RCDc_limit = 7239379 
RCDWRc_limit = 49585 
WTRc_limit = 295053 
RTWc_limit = 309040 
CCDLc_limit = 913353 
rwq = 0 
CCDLc_limit_alone = 881377 
WTRc_limit_alone = 282925 
RTWc_limit_alone = 289192 

Commands details: 
total_CMD = 15986406 
n_nop = 14295982 
Read = 799127 
Write = 0 
L2_Alloc = 0 
L2_WB = 16287 
n_act = 481759 
n_pre = 481743 
n_ref = 0 
n_req = 805841 
total_req = 815414 

Dual Bus Interface Util: 
issued_total_row = 963502 
issued_total_col = 815414 
Row_Bus_Util =  0.060270 
CoL_Bus_Util = 0.051007 
Either_Row_CoL_Bus_Util = 0.105741 
Issued_on_Two_Bus_Simul_Util = 0.005535 
issued_two_Eff = 0.052349 
queue_avg = 1.885424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88542
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14299900 n_act=480358 n_pre=480342 n_ref_event=0 n_req=804064 n_rd=797262 n_rd_L2_A=0 n_write=0 n_wr_bk=16363 bw_util=0.2036
n_activity=10215182 dram_eff=0.3186
bk0: 51545a 13697847i bk1: 52013a 13646414i bk2: 52336a 13627123i bk3: 52668a 13595937i bk4: 49435a 13803062i bk5: 50009a 13776113i bk6: 48653a 13883965i bk7: 48511a 13891065i bk8: 49334a 13843536i bk9: 49977a 13799082i bk10: 50195a 13772251i bk11: 49383a 13836283i bk12: 48052a 13917811i bk13: 47669a 13968003i bk14: 48816a 13879727i bk15: 48666a 13878290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402590
Row_Buffer_Locality_read = 0.405424
Row_Buffer_Locality_write = 0.070420
Bank_Level_Parallism = 3.821402
Bank_Level_Parallism_Col = 1.846861
Bank_Level_Parallism_Ready = 1.075632
write_to_read_ratio_blp_rw_average = 0.033029
GrpLevelPara = 1.639430 

BW Util details:
bwutil = 0.203579 
total_CMD = 15986406 
util_bw = 3254500 
Wasted_Col = 4938678 
Wasted_Row = 1185851 
Idle = 6607377 

BW Util Bottlenecks: 
RCDc_limit = 7221621 
RCDWRc_limit = 50831 
WTRc_limit = 298591 
RTWc_limit = 310572 
CCDLc_limit = 911490 
rwq = 0 
CCDLc_limit_alone = 878519 
WTRc_limit_alone = 286049 
RTWc_limit_alone = 290143 

Commands details: 
total_CMD = 15986406 
n_nop = 14299900 
Read = 797262 
Write = 0 
L2_Alloc = 0 
L2_WB = 16363 
n_act = 480358 
n_pre = 480342 
n_ref = 0 
n_req = 804064 
total_req = 813625 

Dual Bus Interface Util: 
issued_total_row = 960700 
issued_total_col = 813625 
Row_Bus_Util =  0.060095 
CoL_Bus_Util = 0.050895 
Either_Row_CoL_Bus_Util = 0.105496 
Issued_on_Two_Bus_Simul_Util = 0.005493 
issued_two_Eff = 0.052072 
queue_avg = 1.883001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.883
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14295045 n_act=481964 n_pre=481948 n_ref_event=0 n_req=805858 n_rd=799175 n_rd_L2_A=0 n_write=0 n_wr_bk=16233 bw_util=0.204
n_activity=10230136 dram_eff=0.3188
bk0: 51389a 13707143i bk1: 51429a 13694509i bk2: 52077a 13647634i bk3: 52416a 13639175i bk4: 50369a 13759688i bk5: 50284a 13771514i bk6: 48771a 13858297i bk7: 48600a 13886418i bk8: 50260a 13761701i bk9: 49470a 13821126i bk10: 50679a 13748256i bk11: 50249a 13790659i bk12: 48021a 13913602i bk13: 47540a 13958551i bk14: 49138a 13847546i bk15: 48483a 13909024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.401927
Row_Buffer_Locality_read = 0.404696
Row_Buffer_Locality_write = 0.070777
Bank_Level_Parallism = 3.819146
Bank_Level_Parallism_Col = 1.841892
Bank_Level_Parallism_Ready = 1.073633
write_to_read_ratio_blp_rw_average = 0.032309
GrpLevelPara = 1.637031 

BW Util details:
bwutil = 0.204025 
total_CMD = 15986406 
util_bw = 3261632 
Wasted_Col = 4960932 
Wasted_Row = 1188087 
Idle = 6575755 

BW Util Bottlenecks: 
RCDc_limit = 7254194 
RCDWRc_limit = 49890 
WTRc_limit = 292751 
RTWc_limit = 299988 
CCDLc_limit = 913279 
rwq = 0 
CCDLc_limit_alone = 881859 
WTRc_limit_alone = 280840 
RTWc_limit_alone = 280479 

Commands details: 
total_CMD = 15986406 
n_nop = 14295045 
Read = 799175 
Write = 0 
L2_Alloc = 0 
L2_WB = 16233 
n_act = 481964 
n_pre = 481948 
n_ref = 0 
n_req = 805858 
total_req = 815408 

Dual Bus Interface Util: 
issued_total_row = 963912 
issued_total_col = 815408 
Row_Bus_Util =  0.060296 
CoL_Bus_Util = 0.051006 
Either_Row_CoL_Bus_Util = 0.105800 
Issued_on_Two_Bus_Simul_Util = 0.005502 
issued_two_Eff = 0.052005 
queue_avg = 1.869641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14307469 n_act=478055 n_pre=478039 n_ref_event=0 n_req=800749 n_rd=794107 n_rd_L2_A=0 n_write=0 n_wr_bk=16140 bw_util=0.2027
n_activity=10071706 dram_eff=0.3218
bk0: 51442a 13699343i bk1: 51427a 13685414i bk2: 51860a 13661440i bk3: 52144a 13646977i bk4: 49620a 13809974i bk5: 49540a 13799683i bk6: 48094a 13904842i bk7: 48361a 13885466i bk8: 49074a 13832337i bk9: 49667a 13817160i bk10: 50054a 13774888i bk11: 50390a 13767253i bk12: 47519a 13938230i bk13: 47809a 13938059i bk14: 48751a 13873203i bk15: 48355a 13909802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402993
Row_Buffer_Locality_read = 0.405748
Row_Buffer_Locality_write = 0.073622
Bank_Level_Parallism = 3.844413
Bank_Level_Parallism_Col = 1.851798
Bank_Level_Parallism_Ready = 1.073940
write_to_read_ratio_blp_rw_average = 0.033367
GrpLevelPara = 1.644513 

BW Util details:
bwutil = 0.202734 
total_CMD = 15986406 
util_bw = 3240988 
Wasted_Col = 4889609 
Wasted_Row = 1154635 
Idle = 6701174 

BW Util Bottlenecks: 
RCDc_limit = 7164408 
RCDWRc_limit = 49845 
WTRc_limit = 295079 
RTWc_limit = 310687 
CCDLc_limit = 910398 
rwq = 0 
CCDLc_limit_alone = 878161 
WTRc_limit_alone = 283020 
RTWc_limit_alone = 290509 

Commands details: 
total_CMD = 15986406 
n_nop = 14307469 
Read = 794107 
Write = 0 
L2_Alloc = 0 
L2_WB = 16140 
n_act = 478055 
n_pre = 478039 
n_ref = 0 
n_req = 800749 
total_req = 810247 

Dual Bus Interface Util: 
issued_total_row = 956094 
issued_total_col = 810247 
Row_Bus_Util =  0.059807 
CoL_Bus_Util = 0.050683 
Either_Row_CoL_Bus_Util = 0.105023 
Issued_on_Two_Bus_Simul_Util = 0.005467 
issued_two_Eff = 0.052059 
queue_avg = 1.867375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86738
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14292208 n_act=482371 n_pre=482355 n_ref_event=0 n_req=806731 n_rd=799993 n_rd_L2_A=0 n_write=0 n_wr_bk=16249 bw_util=0.2042
n_activity=10351434 dram_eff=0.3154
bk0: 51770a 13678197i bk1: 52163a 13672097i bk2: 52770a 13623425i bk3: 52594a 13625860i bk4: 50129a 13770584i bk5: 50153a 13782234i bk6: 48207a 13909965i bk7: 48333a 13915553i bk8: 49909a 13807428i bk9: 50198a 13802785i bk10: 49556a 13828068i bk11: 50551a 13781415i bk12: 47291a 13980652i bk13: 48105a 13940816i bk14: 48976a 13869868i bk15: 49288a 13860871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402070
Row_Buffer_Locality_read = 0.404835
Row_Buffer_Locality_write = 0.073761
Bank_Level_Parallism = 3.777638
Bank_Level_Parallism_Col = 1.837866
Bank_Level_Parallism_Ready = 1.074620
write_to_read_ratio_blp_rw_average = 0.032487
GrpLevelPara = 1.633291 

BW Util details:
bwutil = 0.204234 
total_CMD = 15986406 
util_bw = 3264968 
Wasted_Col = 4993730 
Wasted_Row = 1221365 
Idle = 6506343 

BW Util Bottlenecks: 
RCDc_limit = 7274453 
RCDWRc_limit = 50819 
WTRc_limit = 295471 
RTWc_limit = 306248 
CCDLc_limit = 912016 
rwq = 0 
CCDLc_limit_alone = 880161 
WTRc_limit_alone = 283401 
RTWc_limit_alone = 286463 

Commands details: 
total_CMD = 15986406 
n_nop = 14292208 
Read = 799993 
Write = 0 
L2_Alloc = 0 
L2_WB = 16249 
n_act = 482371 
n_pre = 482355 
n_ref = 0 
n_req = 806731 
total_req = 816242 

Dual Bus Interface Util: 
issued_total_row = 964726 
issued_total_col = 816242 
Row_Bus_Util =  0.060347 
CoL_Bus_Util = 0.051059 
Either_Row_CoL_Bus_Util = 0.105977 
Issued_on_Two_Bus_Simul_Util = 0.005428 
issued_two_Eff = 0.051216 
queue_avg = 1.846971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84697
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14286508 n_act=485556 n_pre=485540 n_ref_event=0 n_req=810168 n_rd=803396 n_rd_L2_A=0 n_write=0 n_wr_bk=16355 bw_util=0.2051
n_activity=10216730 dram_eff=0.3209
bk0: 52254a 13648951i bk1: 52490a 13602397i bk2: 52550a 13594880i bk3: 53244a 13565731i bk4: 49999a 13762361i bk5: 50309a 13760006i bk6: 48642a 13841807i bk7: 48762a 13855472i bk8: 50424a 13740750i bk9: 49940a 13781583i bk10: 50111a 13763095i bk11: 50697a 13735633i bk12: 48300a 13884076i bk13: 47966a 13923556i bk14: 49144a 13838069i bk15: 48564a 13898392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400675
Row_Buffer_Locality_read = 0.403430
Row_Buffer_Locality_write = 0.073833
Bank_Level_Parallism = 3.867508
Bank_Level_Parallism_Col = 1.848868
Bank_Level_Parallism_Ready = 1.074211
write_to_read_ratio_blp_rw_average = 0.032999
GrpLevelPara = 1.642174 

BW Util details:
bwutil = 0.205112 
total_CMD = 15986406 
util_bw = 3279004 
Wasted_Col = 4971422 
Wasted_Row = 1175483 
Idle = 6560497 

BW Util Bottlenecks: 
RCDc_limit = 7286964 
RCDWRc_limit = 51118 
WTRc_limit = 291564 
RTWc_limit = 311303 
CCDLc_limit = 921000 
rwq = 0 
CCDLc_limit_alone = 889170 
WTRc_limit_alone = 279997 
RTWc_limit_alone = 291040 

Commands details: 
total_CMD = 15986406 
n_nop = 14286508 
Read = 803396 
Write = 0 
L2_Alloc = 0 
L2_WB = 16355 
n_act = 485556 
n_pre = 485540 
n_ref = 0 
n_req = 810168 
total_req = 819751 

Dual Bus Interface Util: 
issued_total_row = 971096 
issued_total_col = 819751 
Row_Bus_Util =  0.060745 
CoL_Bus_Util = 0.051278 
Either_Row_CoL_Bus_Util = 0.106334 
Issued_on_Two_Bus_Simul_Util = 0.005689 
issued_two_Eff = 0.053503 
queue_avg = 1.940391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94039
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14300141 n_act=480125 n_pre=480109 n_ref_event=0 n_req=804372 n_rd=797738 n_rd_L2_A=0 n_write=0 n_wr_bk=16107 bw_util=0.2036
n_activity=10176691 dram_eff=0.3199
bk0: 51955a 13661006i bk1: 51566a 13701149i bk2: 52459a 13623148i bk3: 51827a 13669228i bk4: 50175a 13764502i bk5: 49868a 13811069i bk6: 48903a 13861218i bk7: 47986a 13934289i bk8: 49889a 13782756i bk9: 49575a 13845184i bk10: 50653a 13754084i bk11: 50602a 13771348i bk12: 47603a 13942998i bk13: 47440a 13966199i bk14: 48912a 13876663i bk15: 48325a 13919775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.403108
Row_Buffer_Locality_read = 0.405916
Row_Buffer_Locality_write = 0.065421
Bank_Level_Parallism = 3.815163
Bank_Level_Parallism_Col = 1.841457
Bank_Level_Parallism_Ready = 1.074520
write_to_read_ratio_blp_rw_average = 0.031616
GrpLevelPara = 1.638018 

BW Util details:
bwutil = 0.203634 
total_CMD = 15986406 
util_bw = 3255380 
Wasted_Col = 4935676 
Wasted_Row = 1183952 
Idle = 6611398 

BW Util Bottlenecks: 
RCDc_limit = 7215867 
RCDWRc_limit = 50288 
WTRc_limit = 291500 
RTWc_limit = 291451 
CCDLc_limit = 912048 
rwq = 0 
CCDLc_limit_alone = 881628 
WTRc_limit_alone = 279421 
RTWc_limit_alone = 273110 

Commands details: 
total_CMD = 15986406 
n_nop = 14300141 
Read = 797738 
Write = 0 
L2_Alloc = 0 
L2_WB = 16107 
n_act = 480125 
n_pre = 480109 
n_ref = 0 
n_req = 804372 
total_req = 813845 

Dual Bus Interface Util: 
issued_total_row = 960234 
issued_total_col = 813845 
Row_Bus_Util =  0.060066 
CoL_Bus_Util = 0.050909 
Either_Row_CoL_Bus_Util = 0.105481 
Issued_on_Two_Bus_Simul_Util = 0.005493 
issued_two_Eff = 0.052076 
queue_avg = 1.861977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86198
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14296753 n_act=481547 n_pre=481531 n_ref_event=0 n_req=805587 n_rd=798874 n_rd_L2_A=0 n_write=0 n_wr_bk=16228 bw_util=0.2039
n_activity=10219782 dram_eff=0.319
bk0: 51435a 13668358i bk1: 51757a 13662894i bk2: 52800a 13606000i bk3: 52747a 13594202i bk4: 50227a 13750036i bk5: 49758a 13805530i bk6: 48309a 13895426i bk7: 48654a 13878089i bk8: 49492a 13808006i bk9: 49687a 13819404i bk10: 50528a 13755849i bk11: 50228a 13782505i bk12: 47471a 13955032i bk13: 47625a 13951314i bk14: 49454a 13830304i bk15: 48702a 13878019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402243
Row_Buffer_Locality_read = 0.404957
Row_Buffer_Locality_write = 0.079249
Bank_Level_Parallism = 3.838970
Bank_Level_Parallism_Col = 1.847855
Bank_Level_Parallism_Ready = 1.074247
write_to_read_ratio_blp_rw_average = 0.033286
GrpLevelPara = 1.641443 

BW Util details:
bwutil = 0.203949 
total_CMD = 15986406 
util_bw = 3260408 
Wasted_Col = 4940875 
Wasted_Row = 1180772 
Idle = 6604351 

BW Util Bottlenecks: 
RCDc_limit = 7232596 
RCDWRc_limit = 50035 
WTRc_limit = 298061 
RTWc_limit = 311771 
CCDLc_limit = 910898 
rwq = 0 
CCDLc_limit_alone = 878597 
WTRc_limit_alone = 286426 
RTWc_limit_alone = 291105 

Commands details: 
total_CMD = 15986406 
n_nop = 14296753 
Read = 798874 
Write = 0 
L2_Alloc = 0 
L2_WB = 16228 
n_act = 481547 
n_pre = 481531 
n_ref = 0 
n_req = 805587 
total_req = 815102 

Dual Bus Interface Util: 
issued_total_row = 963078 
issued_total_col = 815102 
Row_Bus_Util =  0.060244 
CoL_Bus_Util = 0.050987 
Either_Row_CoL_Bus_Util = 0.105693 
Issued_on_Two_Bus_Simul_Util = 0.005538 
issued_two_Eff = 0.052394 
queue_avg = 1.884385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88438
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14296778 n_act=481276 n_pre=481260 n_ref_event=0 n_req=805459 n_rd=798706 n_rd_L2_A=0 n_write=0 n_wr_bk=16189 bw_util=0.2039
n_activity=10238385 dram_eff=0.3184
bk0: 51984a 13650701i bk1: 51047a 13720962i bk2: 52934a 13577565i bk3: 52564a 13626795i bk4: 50232a 13757439i bk5: 49797a 13817043i bk6: 48984a 13853938i bk7: 48179a 13936436i bk8: 49943a 13804504i bk9: 49022a 13860853i bk10: 50195a 13783861i bk11: 49878a 13813432i bk12: 48200a 13908128i bk13: 47599a 13972849i bk14: 49503a 13830281i bk15: 48645a 13899610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.402485
Row_Buffer_Locality_read = 0.405263
Row_Buffer_Locality_write = 0.073893
Bank_Level_Parallism = 3.805815
Bank_Level_Parallism_Col = 1.841273
Bank_Level_Parallism_Ready = 1.074475
write_to_read_ratio_blp_rw_average = 0.032344
GrpLevelPara = 1.636493 

BW Util details:
bwutil = 0.203897 
total_CMD = 15986406 
util_bw = 3259580 
Wasted_Col = 4960953 
Wasted_Row = 1196192 
Idle = 6569681 

BW Util Bottlenecks: 
RCDc_limit = 7244706 
RCDWRc_limit = 50927 
WTRc_limit = 292928 
RTWc_limit = 302196 
CCDLc_limit = 911930 
rwq = 0 
CCDLc_limit_alone = 880247 
WTRc_limit_alone = 281130 
RTWc_limit_alone = 282311 

Commands details: 
total_CMD = 15986406 
n_nop = 14296778 
Read = 798706 
Write = 0 
L2_Alloc = 0 
L2_WB = 16189 
n_act = 481276 
n_pre = 481260 
n_ref = 0 
n_req = 805459 
total_req = 814895 

Dual Bus Interface Util: 
issued_total_row = 962536 
issued_total_col = 814895 
Row_Bus_Util =  0.060210 
CoL_Bus_Util = 0.050974 
Either_Row_CoL_Bus_Util = 0.105692 
Issued_on_Two_Bus_Simul_Util = 0.005492 
issued_two_Eff = 0.051966 
queue_avg = 1.872728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87273
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15986406 n_nop=14307875 n_act=477834 n_pre=477818 n_ref_event=0 n_req=801090 n_rd=794344 n_rd_L2_A=0 n_write=0 n_wr_bk=16315 bw_util=0.2028
n_activity=10100992 dram_eff=0.321
bk0: 51470a 13694372i bk1: 51967a 13649640i bk2: 52054a 13660816i bk3: 51957a 13652969i bk4: 49084a 13834982i bk5: 49611a 13812276i bk6: 47826a 13933289i bk7: 48340a 13895480i bk8: 48972a 13852335i bk9: 49854a 13808149i bk10: 49694a 13807637i bk11: 50151a 13793468i bk12: 47446a 13964212i bk13: 47947a 13937347i bk14: 49315a 13833431i bk15: 48656a 13886586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.403523
Row_Buffer_Locality_read = 0.406353
Row_Buffer_Locality_write = 0.070264
Bank_Level_Parallism = 3.828083
Bank_Level_Parallism_Col = 1.847113
Bank_Level_Parallism_Ready = 1.074420
write_to_read_ratio_blp_rw_average = 0.032648
GrpLevelPara = 1.640780 

BW Util details:
bwutil = 0.202837 
total_CMD = 15986406 
util_bw = 3242636 
Wasted_Col = 4897777 
Wasted_Row = 1166602 
Idle = 6679391 

BW Util Bottlenecks: 
RCDc_limit = 7165331 
RCDWRc_limit = 50801 
WTRc_limit = 294258 
RTWc_limit = 301061 
CCDLc_limit = 910304 
rwq = 0 
CCDLc_limit_alone = 878619 
WTRc_limit_alone = 282214 
RTWc_limit_alone = 281420 

Commands details: 
total_CMD = 15986406 
n_nop = 14307875 
Read = 794344 
Write = 0 
L2_Alloc = 0 
L2_WB = 16315 
n_act = 477834 
n_pre = 477818 
n_ref = 0 
n_req = 801090 
total_req = 810659 

Dual Bus Interface Util: 
issued_total_row = 955652 
issued_total_col = 810659 
Row_Bus_Util =  0.059779 
CoL_Bus_Util = 0.050709 
Either_Row_CoL_Bus_Util = 0.104997 
Issued_on_Two_Bus_Simul_Util = 0.005491 
issued_two_Eff = 0.052296 
queue_avg = 1.867344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2080194, Miss = 398885, Miss_rate = 0.192, Pending_hits = 691, Reservation_fails = 0
L2_cache_bank[1]: Access = 2084378, Miss = 398919, Miss_rate = 0.191, Pending_hits = 613, Reservation_fails = 0
L2_cache_bank[2]: Access = 2155134, Miss = 402889, Miss_rate = 0.187, Pending_hits = 638, Reservation_fails = 0
L2_cache_bank[3]: Access = 2080704, Miss = 401521, Miss_rate = 0.193, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[4]: Access = 2160265, Miss = 399821, Miss_rate = 0.185, Pending_hits = 692, Reservation_fails = 0
L2_cache_bank[5]: Access = 2218024, Miss = 399317, Miss_rate = 0.180, Pending_hits = 651, Reservation_fails = 0
L2_cache_bank[6]: Access = 2116418, Miss = 398371, Miss_rate = 0.188, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[7]: Access = 2099715, Miss = 398904, Miss_rate = 0.190, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[8]: Access = 2153031, Miss = 400714, Miss_rate = 0.186, Pending_hits = 627, Reservation_fails = 0
L2_cache_bank[9]: Access = 2061979, Miss = 398479, Miss_rate = 0.193, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[10]: Access = 2110959, Miss = 396418, Miss_rate = 0.188, Pending_hits = 635, Reservation_fails = 0
L2_cache_bank[11]: Access = 2134859, Miss = 397698, Miss_rate = 0.186, Pending_hits = 617, Reservation_fails = 0
L2_cache_bank[12]: Access = 2234789, Miss = 398615, Miss_rate = 0.178, Pending_hits = 650, Reservation_fails = 0
L2_cache_bank[13]: Access = 2107453, Miss = 401390, Miss_rate = 0.190, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[14]: Access = 2143556, Miss = 401435, Miss_rate = 0.187, Pending_hits = 654, Reservation_fails = 0
L2_cache_bank[15]: Access = 2177793, Miss = 401977, Miss_rate = 0.185, Pending_hits = 562, Reservation_fails = 0
L2_cache_bank[16]: Access = 2153367, Miss = 400558, Miss_rate = 0.186, Pending_hits = 685, Reservation_fails = 0
L2_cache_bank[17]: Access = 2139856, Miss = 397196, Miss_rate = 0.186, Pending_hits = 630, Reservation_fails = 0
L2_cache_bank[18]: Access = 2327493, Miss = 399719, Miss_rate = 0.172, Pending_hits = 681, Reservation_fails = 0
L2_cache_bank[19]: Access = 2144202, Miss = 399164, Miss_rate = 0.186, Pending_hits = 637, Reservation_fails = 0
L2_cache_bank[20]: Access = 2139502, Miss = 401978, Miss_rate = 0.188, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[21]: Access = 2025418, Miss = 396737, Miss_rate = 0.196, Pending_hits = 546, Reservation_fails = 0
L2_cache_bank[22]: Access = 2054821, Miss = 395868, Miss_rate = 0.193, Pending_hits = 592, Reservation_fails = 0
L2_cache_bank[23]: Access = 2131470, Miss = 398492, Miss_rate = 0.187, Pending_hits = 698, Reservation_fails = 0
L2_total_cache_accesses = 51235380
L2_total_cache_misses = 9585065
L2_total_cache_miss_rate = 0.1871
L2_total_cache_pending_hits = 15175
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41012531
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15173
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3527805
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6057108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 15173
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 622609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50612617
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.278
L2_cache_fill_port_util = 0.064

icnt_total_pkts_mem_to_simt=51235380
icnt_total_pkts_simt_to_mem=51235380
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 51235380
Req_Network_cycles = 6233811
Req_Network_injected_packets_per_cycle =       8.2190 
Req_Network_conflicts_per_cycle =       6.3074
Req_Network_conflicts_per_cycle_util =       9.1198
Req_Bank_Level_Parallism =      11.8838
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      29.6949
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3425

Reply_Network_injected_packets_num = 51235380
Reply_Network_cycles = 6233811
Reply_Network_injected_packets_per_cycle =        8.2190
Reply_Network_conflicts_per_cycle =        4.9107
Reply_Network_conflicts_per_cycle_util =       7.0976
Reply_Bank_Level_Parallism =      11.8790
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.9771
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2740
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 53 min, 25 sec (42805 sec)
gpgpu_simulation_rate = 25693 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 9413793x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d49c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d490..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d488..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d480..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d478..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8d90 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 2846484
gpu_sim_insn = 457303466
gpu_ipc =     160.6555
gpu_tot_sim_cycle = 9080295
gpu_tot_sim_insn = 1557094172
gpu_tot_ipc =     171.4806
gpu_tot_issued_cta = 3928
gpu_occupancy = 71.7445% 
gpu_tot_occupancy = 70.8240% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.6177
partiton_level_parallism_total  =       8.3440
partiton_level_parallism_util =      12.2200
partiton_level_parallism_util_total  =      11.9906
L2_BW  =     376.4222 GB/Sec
L2_BW_total  =     364.4641 GB/Sec
gpu_total_sim_rate=25038

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3211704, Miss = 2558254, Miss_rate = 0.797, Pending_hits = 74649, Reservation_fails = 3408706
	L1D_cache_core[1]: Access = 3071821, Miss = 2481584, Miss_rate = 0.808, Pending_hits = 76193, Reservation_fails = 3306734
	L1D_cache_core[2]: Access = 3150308, Miss = 2531798, Miss_rate = 0.804, Pending_hits = 80664, Reservation_fails = 3366263
	L1D_cache_core[3]: Access = 3077024, Miss = 2480713, Miss_rate = 0.806, Pending_hits = 67772, Reservation_fails = 3281756
	L1D_cache_core[4]: Access = 3078788, Miss = 2518955, Miss_rate = 0.818, Pending_hits = 78009, Reservation_fails = 3420585
	L1D_cache_core[5]: Access = 3057971, Miss = 2460179, Miss_rate = 0.805, Pending_hits = 62284, Reservation_fails = 3213031
	L1D_cache_core[6]: Access = 3045730, Miss = 2467597, Miss_rate = 0.810, Pending_hits = 60301, Reservation_fails = 3195246
	L1D_cache_core[7]: Access = 3202355, Miss = 2556887, Miss_rate = 0.798, Pending_hits = 70723, Reservation_fails = 3333624
	L1D_cache_core[8]: Access = 3045012, Miss = 2457331, Miss_rate = 0.807, Pending_hits = 66342, Reservation_fails = 3297254
	L1D_cache_core[9]: Access = 3176274, Miss = 2561694, Miss_rate = 0.807, Pending_hits = 68707, Reservation_fails = 3320688
	L1D_cache_core[10]: Access = 3193724, Miss = 2565314, Miss_rate = 0.803, Pending_hits = 81567, Reservation_fails = 3363219
	L1D_cache_core[11]: Access = 3087492, Miss = 2483358, Miss_rate = 0.804, Pending_hits = 80951, Reservation_fails = 3375160
	L1D_cache_core[12]: Access = 3096918, Miss = 2531302, Miss_rate = 0.817, Pending_hits = 66304, Reservation_fails = 3499314
	L1D_cache_core[13]: Access = 3035897, Miss = 2442745, Miss_rate = 0.805, Pending_hits = 66260, Reservation_fails = 3270537
	L1D_cache_core[14]: Access = 3012261, Miss = 2438267, Miss_rate = 0.809, Pending_hits = 72412, Reservation_fails = 3276808
	L1D_cache_core[15]: Access = 2981327, Miss = 2416301, Miss_rate = 0.810, Pending_hits = 68718, Reservation_fails = 3249118
	L1D_cache_core[16]: Access = 3116248, Miss = 2535246, Miss_rate = 0.814, Pending_hits = 73733, Reservation_fails = 3498829
	L1D_cache_core[17]: Access = 3122408, Miss = 2525262, Miss_rate = 0.809, Pending_hits = 70086, Reservation_fails = 3316579
	L1D_cache_core[18]: Access = 3044592, Miss = 2489551, Miss_rate = 0.818, Pending_hits = 64785, Reservation_fails = 3333247
	L1D_cache_core[19]: Access = 3090690, Miss = 2512909, Miss_rate = 0.813, Pending_hits = 57382, Reservation_fails = 3314021
	L1D_cache_core[20]: Access = 3038806, Miss = 2467085, Miss_rate = 0.812, Pending_hits = 70326, Reservation_fails = 3256778
	L1D_cache_core[21]: Access = 2979642, Miss = 2438421, Miss_rate = 0.818, Pending_hits = 60351, Reservation_fails = 3172030
	L1D_cache_core[22]: Access = 3046149, Miss = 2478971, Miss_rate = 0.814, Pending_hits = 59187, Reservation_fails = 3305035
	L1D_cache_core[23]: Access = 3213253, Miss = 2622228, Miss_rate = 0.816, Pending_hits = 64511, Reservation_fails = 3619756
	L1D_cache_core[24]: Access = 3093609, Miss = 2493322, Miss_rate = 0.806, Pending_hits = 52096, Reservation_fails = 3266494
	L1D_cache_core[25]: Access = 3233328, Miss = 2619209, Miss_rate = 0.810, Pending_hits = 71931, Reservation_fails = 3518128
	L1D_cache_core[26]: Access = 3093496, Miss = 2504951, Miss_rate = 0.810, Pending_hits = 78873, Reservation_fails = 3434599
	L1D_cache_core[27]: Access = 3183890, Miss = 2569075, Miss_rate = 0.807, Pending_hits = 71268, Reservation_fails = 3492883
	L1D_cache_core[28]: Access = 3074766, Miss = 2495608, Miss_rate = 0.812, Pending_hits = 62440, Reservation_fails = 3355399
	L1D_cache_core[29]: Access = 3016838, Miss = 2444845, Miss_rate = 0.810, Pending_hits = 63831, Reservation_fails = 3239353
	L1D_total_cache_accesses = 92872321
	L1D_total_cache_misses = 75148962
	L1D_total_cache_miss_rate = 0.8092
	L1D_total_cache_pending_hits = 2062656
	L1D_total_cache_reservation_fails = 100301174
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.357
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15044075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2062650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56432532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100253204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18710301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2062650
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92249558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26909732
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 72784809
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47052
ctas_completed 3928, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
88367, 81162, 81675, 81161, 88006, 88778, 81381, 90059, 84472, 78745, 77713, 80212, 87435, 80261, 76541, 86761, 79716, 78141, 81564, 81227, 79455, 77690, 87708, 75582, 82346, 74769, 79405, 79369, 76796, 78914, 76507, 77921, 
gpgpu_n_tot_thrd_icount = 2458479552
gpgpu_n_tot_w_icount = 76827486
gpgpu_n_stall_shd_mem = 55888775
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75142833
gpgpu_n_mem_write_global = 622763
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 222797271
gpgpu_n_store_insn = 1406613
gpgpu_n_shmem_insn = 90411948
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2287616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51206972
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4681803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31537778	W0_Idle:126808912	W0_Scoreboard:606015156	W1:2171863	W2:8470717	W3:1564854	W4:1521161	W5:1472833	W6:1406452	W7:1339274	W8:1285904	W9:1215397	W10:1154639	W11:1102515	W12:1043732	W13:1014875	W14:960819	W15:924774	W16:873774	W17:847833	W18:812309	W19:793128	W20:762489	W21:719923	W22:705383	W23:688206	W24:673754	W25:652960	W26:658832	W27:668475	W28:688018	W29:748661	W30:873168	W31:1395078	W32:37615686
single_issue_nums: WS0:19245915	WS1:19192386	WS2:19167258	WS3:19221927	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 601142664 {8:75142833,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24910520 {40:622763,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3005713320 {40:75142833,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4982104 {8:622763,}
maxmflatency = 1730 
max_icnt2mem_latency = 1093 
maxmrqlatency = 1337 
max_icnt2sh_latency = 152 
averagemflatency = 408 
avg_icnt2mem_latency = 174 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 10 
mrq_lat_table:7309645 	176747 	369614 	1131089 	3328960 	1500492 	528972 	77148 	5850 	386 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9259956 	52143320 	14361677 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	19421472 	12100739 	24798329 	19185271 	259777 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22757058 	18994881 	17518320 	12080387 	4114433 	300045 	472 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	8880 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        44        45        49        53        49        40        32        36        30        38        45        33        32        48        41 
dram[1]:        37        30        40        40        42        52        32        33        30        36        31        27        28        36        37        42 
dram[2]:        39        52        37        55        42        59        32        54        26        49        30        42        25        41        31        42 
dram[3]:        58        41        57        48        57        40        48        27        46        35        49        32        48        37        45        35 
dram[4]:        46        51        45        54        41        57        32        41        34        43        36        45        40        43        40        39 
dram[5]:        36        39        34        39        37        39        25        29        34        31        31        42        34        39        34        27 
dram[6]:        49        46        53        46        49        43        40        30        44        37        39        37        45        38        43        43 
dram[7]:        36        44        43        51        38        37        23        36        36        34        36        27        36        38        27        35 
dram[8]:        35        50        33        57        33        56        31        46        31        36        38        51        27        43        37        41 
dram[9]:        54        34        53        38        57        35        39        32        50        40        60        35        49        33        60        37 
dram[10]:        42        55        43        61        47        59        39        45        33        49        33        52        32        43        35        42 
dram[11]:        40        31        36        41        37        42        31        37        31        40        38        37        27        27        43        36 
maximum service time to same row:
dram[0]:     71310     78942     70582     39397     69921    122132     67361     94265     72053    117856     60749    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    117966     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     57065     81117 
dram[2]:     99327     72518     50291    107143     85114     56729     58736    105776    159386     88539     77501    109381     96425     64942     82250    149984 
dram[3]:    119826     83003    127140    141863     88327    144864     47949    114404    135478     82246     82672     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     46128     90571     61148    111708     70871     69248     64965     51004     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     78770    158062    224204     76458     85560     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     67464    137808     58626     65793     65030     60644     70732     74776     68068     71507     95908     56005 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     44314     79001    123246     84842     57440     39268    104061     71237     47236     53399     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     55177     84862    105460    148412    158087 
dram[10]:    162333     95336     55352     90086     93720     76027     70620     62596    127372     69218     82774     74848     86606     79803     63836     89373 
dram[11]:     54107    177064     60352     92708    147339    242813    108291    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.644110  1.649392  1.624666  1.626370  1.668426  1.661235  1.685677  1.680208  1.674199  1.666104  1.660995  1.660307  1.711192  1.702762  1.687592  1.682012 
dram[1]:  1.637670  1.629943  1.630232  1.625731  1.656701  1.666232  1.673117  1.676965  1.654786  1.670720  1.646275  1.661814  1.686454  1.695798  1.672619  1.673448 
dram[2]:  1.638841  1.638606  1.629563  1.627120  1.672111  1.660078  1.678191  1.686074  1.665196  1.659955  1.656525  1.659900  1.701586  1.695690  1.679056  1.692877 
dram[3]:  1.642478  1.626133  1.627190  1.618991  1.670584  1.654917  1.686400  1.671410  1.678898  1.662158  1.668383  1.674469  1.701025  1.701939  1.691794  1.670919 
dram[4]:  1.639222  1.634251  1.628413  1.633506  1.660373  1.666226  1.666757  1.680710  1.652681  1.656520  1.658785  1.672904  1.689974  1.698380  1.674664  1.685429 
dram[5]:  1.638074  1.633819  1.640664  1.635561  1.680641  1.663335  1.686182  1.674176  1.661613  1.666555  1.661322  1.661389  1.703860  1.697434  1.679941  1.684657 
dram[6]:  1.634211  1.634708  1.638665  1.627407  1.666158  1.659470  1.673314  1.685845  1.662173  1.663938  1.673331  1.658438  1.706074  1.690598  1.675925  1.672625 
dram[7]:  1.635656  1.619867  1.627539  1.624820  1.659193  1.658114  1.672182  1.670972  1.645620  1.663577  1.659510  1.651359  1.687439  1.704015  1.675986  1.691217 
dram[8]:  1.636168  1.641881  1.631305  1.642576  1.668927  1.666312  1.674647  1.690552  1.654022  1.671697  1.657082  1.657155  1.696810  1.704365  1.683689  1.688789 
dram[9]:  1.632868  1.626862  1.632944  1.620782  1.660720  1.664599  1.684967  1.677446  1.666824  1.664396  1.665953  1.666255  1.712268  1.697662  1.673317  1.677511 
dram[10]:  1.625459  1.646050  1.616357  1.626100  1.657187  1.671066  1.674384  1.695668  1.660321  1.671604  1.664055  1.666016  1.693209  1.702381  1.669939  1.684646 
dram[11]:  1.636698  1.628573  1.640435  1.633778  1.671474  1.667492  1.688631  1.679675  1.675169  1.663176  1.670053  1.659419  1.710133  1.694125  1.678251  1.684105 
average row locality = 14428922/8674246 = 1.663421
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     77385     77039     78599     78458     74767     75162     72579     72813     74387     73675     75450     75053     71273     71622     72831     72872 
dram[1]:     77955     78230     79245     78737     75568     74975     73211     73233     74672     74636     76157     75194     72409     72343     73934     73317 
dram[2]:     77284     77146     78458     78789     74699     74628     72981     72554     75083     74637     75215     75545     71785     71482     73732     73029 
dram[3]:     77095     77872     78312     78671     74009     74754     72825     72562     73780     74812     75131     74019     71862     71485     73018     72836 
dram[4]:     77086     77056     78094     78441     75519     75112     73075     72719     75342     74006     75994     75334     71994     71276     73655     72435 
dram[5]:     77011     76958     77734     77852     74377     74108     71981     72305     73484     74163     75043     75324     71189     71493     72976     72377 
dram[6]:     77495     77940     78818     78522     74900     74983     72135     72149     74695     75051     74190     75694     70920     71889     73277     73641 
dram[7]:     78120     78571     78611     79622     74859     75344     72796     73101     75451     74812     75113     75899     72297     71684     73541     72730 
dram[8]:     77976     77147     78532     77513     75095     74703     73380     71936     74695     74289     75842     75668     71437     71053     73215     72349 
dram[9]:     76881     77563     78882     78923     75122     74422     72350     72835     74002     74382     75814     75228     70992     71291     74160     73052 
dram[10]:     77885     76394     79335     78726     75193     74651     73325     72138     74964     73422     75233     74733     72249     71315     74287     72955 
dram[11]:     77003     77737     77849     77757     73495     74255     71444     72344     73402     74559     74389     75016     70930     71737     73667     72738 
total dram reads = 14348090
bank skew: 79622/70920 = 1.12
chip skew: 1203816/1188322 = 1.01
number of total write accesses:
dram[0]:      1203      1158      1215      1172      1095      1138       923       898       940       953       977       956       857       849       952       980 
dram[1]:      1085      1126      1301      1157      1106      1167       925       929       981       939       929       925       841       927      1052       994 
dram[2]:      1132      1142      1170      1276      1056      1107       914       964       977       955       993       983       881       833      1041       951 
dram[3]:      1134      1201      1247      1257      1146      1097       916       950       961       975       944       938       918       810      1007       966 
dram[4]:      1165      1179      1185      1251      1075      1109       910       922       970       940       987       955       848       836      1028       941 
dram[5]:      1132      1159      1170      1202      1064      1113       913       932       966       915       957      1017       837       910       961      1000 
dram[6]:      1135      1180      1227      1248      1148      1122       890       931       953       934       940       999       837       817      1005       975 
dram[7]:      1197      1189      1262      1268      1107      1096       917       984       971       974       976       982       844       822       962       920 
dram[8]:      1207      1133      1212      1262      1114      1086       906       874       923       928       980       995       829       837       917       984 
dram[9]:      1179      1187      1212      1254      1114      1091       871       905       972       934      1005       972       788       841      1025       930 
dram[10]:      1149      1137      1294      1280      1077      1072       902       888       945       957       940       932       848       825      1019      1009 
dram[11]:      1147      1256      1240      1218      1096      1107       849       914       992       967       976       950       813       880      1053       941 
total dram writes = 195993
bank skew: 1301/788 = 1.65
chip skew: 16471/16187 = 1.02
average mf latency per bank:
dram[0]:       2005      2016      1933      1987      1968      1888      1599      1706      1590      1552      1432      1508      3250      3367      2902      2706
dram[1]:       2239      2082      1891      1890      1848      1820      1720      1709      1485      1563      1460      1530      3510      2936      3040      3179
dram[2]:       2127      2435      1922      1808      1925      1821      1756      1704      1538      1510      1451      1422      3718      4168      2844      2923
dram[3]:       2197      2068      1942      1963      1798      1727      1672      1695      1568      1613      1475      1495      3165      3663      3206      2528
dram[4]:       2215      2088      2189      1920      1829      1765      1703      1648      1517      1626      1381      1440      3601      3203      2633      2889
dram[5]:       2125      2238      1965      1957      1880      2037      1614      1657      1624      1508      1450      1485      3625      3466      2815      2744
dram[6]:       2150      2105      1903      1827      2098      1882      1775      1653      1539      1514      1559      1393      4123      3890      2638      2473
dram[7]:       2068      2106      2007      1906      1783      1872      1760      1752      1466      1550      1527      1505      3797      3895      2650      2806
dram[8]:       2032      2348      1997      2041      1862      1996      1713      1800      1560      1500      1452      1440      3835      3373      2698      2706
dram[9]:       2333      2302      1917      1947      1821      1792      2343      1660      1576      1455      1420      1464      4184      4029      2703      2567
dram[10]:       2312      2093      1780      1861      1788      1866      1624      1743      1551      1637      1552      1505      4028      3250      2354      2450
dram[11]:       1935      2042      1992      1884      1888      1919      1690      1699      1659      1554      1479      1475      3650      3866      2394      2626
maximum mf latency per bank:
dram[0]:       1061      1159      1110      1010      1055      1117      1089      1046       980      1007      1049      1081      1148      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1186       991      1025      1034      1003      1130       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1044      1039      1041      1020      1068      1184      1075      1120      1132      1128
dram[3]:       1118      1094      1175      1053      1002      1127      1174      1056      1018      1039      1071       978      1049      1098      1218      1029
dram[4]:       1033      1028      1044      1153       997      1100      1194      1051      1083      1002      1050      1109      1114      1152      1125      1130
dram[5]:       1028      1071      1096      1100      1123      1037      1021      1126      1057      1231      1077      1054      1125      1117      1020      1043
dram[6]:       1077      1059      1104      1083      1016      1049      1044      1286      1081      1074      1073      1134      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1166      1079      1011      1043      1127      1013      1083      1188      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1096      1138       995      1052      1138      1072      1053      1041      1231      1019      1021      1291      1050      1085
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1375      1049      1430      1730      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1374      1091      1231      1001      1121      1291      1054      1133      1101
dram[11]:       1016      1034      1194      1046      1075      1082      1035      1141      1044      1033      1327      1072      1080      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20769827 n_act=720314 n_pre=720298 n_ref_event=0 n_req=1200609 n_rd=1193965 n_rd_L2_A=0 n_write=0 n_wr_bk=16266 bw_util=0.2079
n_activity=15209695 dram_eff=0.3183
bk0: 77385a 19847661i bk1: 77039a 19878738i bk2: 78599a 19752939i bk3: 78458a 19762097i bk4: 74767a 20001132i bk5: 75162a 19989474i bk6: 72579a 20147248i bk7: 72813a 20149735i bk8: 74387a 20042833i bk9: 73675a 20079736i bk10: 75450a 19961924i bk11: 75053a 19997014i bk12: 71273a 20251716i bk13: 71622a 20227983i bk14: 72831a 20157940i bk15: 72872a 20148222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400044
Row_Buffer_Locality_read = 0.401881
Row_Buffer_Locality_write = 0.069988
Bank_Level_Parallism = 3.826648
Bank_Level_Parallism_Col = 1.822046
Bank_Level_Parallism_Ready = 1.067989
write_to_read_ratio_blp_rw_average = 0.021971
GrpLevelPara = 1.626400 

BW Util details:
bwutil = 0.207889 
total_CMD = 23286124 
util_bw = 4840924 
Wasted_Col = 7357812 
Wasted_Row = 1777182 
Idle = 9310206 

BW Util Bottlenecks: 
RCDc_limit = 10858904 
RCDWRc_limit = 50020 
WTRc_limit = 291364 
RTWc_limit = 299623 
CCDLc_limit = 1342029 
rwq = 0 
CCDLc_limit_alone = 1310130 
WTRc_limit_alone = 279080 
RTWc_limit_alone = 280008 

Commands details: 
total_CMD = 23286124 
n_nop = 20769827 
Read = 1193965 
Write = 0 
L2_Alloc = 0 
L2_WB = 16266 
n_act = 720314 
n_pre = 720298 
n_ref = 0 
n_req = 1200609 
total_req = 1210231 

Dual Bus Interface Util: 
issued_total_row = 1440612 
issued_total_col = 1210231 
Row_Bus_Util =  0.061866 
CoL_Bus_Util = 0.051972 
Either_Row_CoL_Bus_Util = 0.108060 
Issued_on_Two_Bus_Simul_Util = 0.005778 
issued_two_Eff = 0.053470 
queue_avg = 1.900063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90006
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20747368 n_act=729680 n_pre=729664 n_ref_event=0 n_req=1210587 n_rd=1203816 n_rd_L2_A=0 n_write=0 n_wr_bk=16384 bw_util=0.2096
n_activity=15069894 dram_eff=0.3239
bk0: 77955a 19768585i bk1: 78230a 19747616i bk2: 79245a 19679472i bk3: 78737a 19699511i bk4: 75568a 19905172i bk5: 74975a 19957131i bk6: 73211a 20051297i bk7: 73233a 20075585i bk8: 74672a 19962700i bk9: 74636a 20008688i bk10: 76157a 19868851i bk11: 75194a 19945949i bk12: 72409a 20122320i bk13: 72343a 20155673i bk14: 73934a 20037635i bk15: 73317a 20081467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397253
Row_Buffer_Locality_read = 0.399054
Row_Buffer_Locality_write = 0.076946
Bank_Level_Parallism = 3.931073
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.069556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.209601 
total_CMD = 23286124 
util_bw = 4880800 
Wasted_Col = 7346607 
Wasted_Row = 1711631 
Idle = 9347086 

BW Util Bottlenecks: 
RCDc_limit = 10939412 
RCDWRc_limit = 50363 
WTRc_limit = 300978 
RTWc_limit = 307524 
CCDLc_limit = 1354752 
rwq = 0 
CCDLc_limit_alone = 1322205 
WTRc_limit_alone = 288216 
RTWc_limit_alone = 287739 

Commands details: 
total_CMD = 23286124 
n_nop = 20747368 
Read = 1203816 
Write = 0 
L2_Alloc = 0 
L2_WB = 16384 
n_act = 729680 
n_pre = 729664 
n_ref = 0 
n_req = 1210587 
total_req = 1220200 

Dual Bus Interface Util: 
issued_total_row = 1459344 
issued_total_col = 1220200 
Row_Bus_Util =  0.062670 
CoL_Bus_Util = 0.052400 
Either_Row_CoL_Bus_Util = 0.109024 
Issued_on_Two_Bus_Simul_Util = 0.006046 
issued_two_Eff = 0.055456 
queue_avg = 1.997424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99742
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20764334 n_act=723374 n_pre=723358 n_ref_event=0 n_req=1203783 n_rd=1197047 n_rd_L2_A=0 n_write=0 n_wr_bk=16375 bw_util=0.2084
n_activity=14981086 dram_eff=0.324
bk0: 77284a 19812610i bk1: 77146a 19828712i bk2: 78458a 19719249i bk3: 78789a 19709009i bk4: 74699a 19974530i bk5: 74628a 19978536i bk6: 72981a 20082130i bk7: 72554a 20139853i bk8: 75083a 19974583i bk9: 74637a 19997223i bk10: 75215a 19941366i bk11: 75545a 19941295i bk12: 71785a 20175287i bk13: 71482a 20205750i bk14: 73732a 20064489i bk15: 73029a 20139652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399084
Row_Buffer_Locality_read = 0.400890
Row_Buffer_Locality_write = 0.078236
Bank_Level_Parallism = 3.909133
Bank_Level_Parallism_Col = 1.835319
Bank_Level_Parallism_Ready = 1.069104
write_to_read_ratio_blp_rw_average = 0.022254
GrpLevelPara = 1.635518 

BW Util details:
bwutil = 0.208437 
total_CMD = 23286124 
util_bw = 4853688 
Wasted_Col = 7303323 
Wasted_Row = 1700407 
Idle = 9428706 

BW Util Bottlenecks: 
RCDc_limit = 10853903 
RCDWRc_limit = 49770 
WTRc_limit = 296919 
RTWc_limit = 309849 
CCDLc_limit = 1346887 
rwq = 0 
CCDLc_limit_alone = 1314749 
WTRc_limit_alone = 284675 
RTWc_limit_alone = 289955 

Commands details: 
total_CMD = 23286124 
n_nop = 20764334 
Read = 1197047 
Write = 0 
L2_Alloc = 0 
L2_WB = 16375 
n_act = 723374 
n_pre = 723358 
n_ref = 0 
n_req = 1203783 
total_req = 1213422 

Dual Bus Interface Util: 
issued_total_row = 1446732 
issued_total_col = 1213422 
Row_Bus_Util =  0.062129 
CoL_Bus_Util = 0.052109 
Either_Row_CoL_Bus_Util = 0.108296 
Issued_on_Two_Bus_Simul_Util = 0.005942 
issued_two_Eff = 0.054867 
queue_avg = 1.945381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94538
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20771534 n_act=720918 n_pre=720902 n_ref_event=0 n_req=1199871 n_rd=1193043 n_rd_L2_A=0 n_write=0 n_wr_bk=16467 bw_util=0.2078
n_activity=15038210 dram_eff=0.3217
bk0: 77095a 19844334i bk1: 77872a 19775256i bk2: 78312a 19739887i bk3: 78671a 19704311i bk4: 74009a 20005796i bk5: 74754a 19974637i bk6: 72825a 20125312i bk7: 72562a 20138774i bk8: 73780a 20067784i bk9: 74812a 19997162i bk10: 75131a 19961001i bk11: 74019a 20051937i bk12: 71862a 20182136i bk13: 71485a 20240170i bk14: 73018a 20118152i bk15: 72836a 20117741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399172
Row_Buffer_Locality_read = 0.401054
Row_Buffer_Locality_write = 0.070299
Bank_Level_Parallism = 3.886186
Bank_Level_Parallism_Col = 1.833685
Bank_Level_Parallism_Ready = 1.069417
write_to_read_ratio_blp_rw_average = 0.022439
GrpLevelPara = 1.633814 

BW Util details:
bwutil = 0.207765 
total_CMD = 23286124 
util_bw = 4838040 
Wasted_Col = 7296258 
Wasted_Row = 1715100 
Idle = 9436726 

BW Util Bottlenecks: 
RCDc_limit = 10828546 
RCDWRc_limit = 51022 
WTRc_limit = 300658 
RTWc_limit = 312767 
CCDLc_limit = 1342782 
rwq = 0 
CCDLc_limit_alone = 1309553 
WTRc_limit_alone = 288024 
RTWc_limit_alone = 292172 

Commands details: 
total_CMD = 23286124 
n_nop = 20771534 
Read = 1193043 
Write = 0 
L2_Alloc = 0 
L2_WB = 16467 
n_act = 720918 
n_pre = 720902 
n_ref = 0 
n_req = 1199871 
total_req = 1209510 

Dual Bus Interface Util: 
issued_total_row = 1441820 
issued_total_col = 1209510 
Row_Bus_Util =  0.061918 
CoL_Bus_Util = 0.051941 
Either_Row_CoL_Bus_Util = 0.107987 
Issued_on_Two_Bus_Simul_Util = 0.005872 
issued_two_Eff = 0.054379 
queue_avg = 1.938369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20762166 n_act=724501 n_pre=724485 n_ref_event=0 n_req=1203838 n_rd=1197138 n_rd_L2_A=0 n_write=0 n_wr_bk=16301 bw_util=0.2084
n_activity=15052503 dram_eff=0.3225
bk0: 77086a 19840118i bk1: 77056a 19827030i bk2: 78094a 19759156i bk3: 78441a 19755982i bk4: 75519a 19919842i bk5: 75112a 19958874i bk6: 73075a 20069372i bk7: 72719a 20125472i bk8: 75342a 19924909i bk9: 74006a 20015160i bk10: 75994a 19907111i bk11: 75334a 19970456i bk12: 71994a 20146092i bk13: 71276a 20211680i bk14: 73655a 20050734i bk15: 72435a 20150450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398176
Row_Buffer_Locality_read = 0.400008
Row_Buffer_Locality_write = 0.070746
Bank_Level_Parallism = 3.902648
Bank_Level_Parallism_Col = 1.831498
Bank_Level_Parallism_Ready = 1.068174
write_to_read_ratio_blp_rw_average = 0.021878
GrpLevelPara = 1.632867 

BW Util details:
bwutil = 0.208440 
total_CMD = 23286124 
util_bw = 4853756 
Wasted_Col = 7328795 
Wasted_Row = 1713693 
Idle = 9389880 

BW Util Bottlenecks: 
RCDc_limit = 10886150 
RCDWRc_limit = 50025 
WTRc_limit = 293862 
RTWc_limit = 301040 
CCDLc_limit = 1347189 
rwq = 0 
CCDLc_limit_alone = 1315599 
WTRc_limit_alone = 281882 
RTWc_limit_alone = 281430 

Commands details: 
total_CMD = 23286124 
n_nop = 20762166 
Read = 1197138 
Write = 0 
L2_Alloc = 0 
L2_WB = 16301 
n_act = 724501 
n_pre = 724485 
n_ref = 0 
n_req = 1203838 
total_req = 1213439 

Dual Bus Interface Util: 
issued_total_row = 1448986 
issued_total_col = 1213439 
Row_Bus_Util =  0.062225 
CoL_Bus_Util = 0.052110 
Either_Row_CoL_Bus_Util = 0.108389 
Issued_on_Two_Bus_Simul_Util = 0.005946 
issued_two_Eff = 0.054861 
queue_avg = 1.954805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20782974 n_act=717327 n_pre=717311 n_ref_event=0 n_req=1195044 n_rd=1188375 n_rd_L2_A=0 n_write=0 n_wr_bk=16248 bw_util=0.2069
n_activity=14836214 dram_eff=0.3248
bk0: 77011a 19839728i bk1: 76958a 19832054i bk2: 77734a 19790035i bk3: 77852a 19784603i bk4: 74377a 20014833i bk5: 74108a 20014335i bk6: 71981a 20155579i bk7: 72305a 20140535i bk8: 73484a 20047057i bk9: 74163a 20028630i bk10: 75043a 19963800i bk11: 75324a 19958083i bk12: 71189a 20208429i bk13: 71493a 20208099i bk14: 72976a 20103199i bk15: 72377a 20160131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399750
Row_Buffer_Locality_read = 0.401581
Row_Buffer_Locality_write = 0.073474
Bank_Level_Parallism = 3.907565
Bank_Level_Parallism_Col = 1.838588
Bank_Level_Parallism_Ready = 1.068452
write_to_read_ratio_blp_rw_average = 0.022697
GrpLevelPara = 1.638871 

BW Util details:
bwutil = 0.206925 
total_CMD = 23286124 
util_bw = 4818492 
Wasted_Col = 7224004 
Wasted_Row = 1672821 
Idle = 9570807 

BW Util Bottlenecks: 
RCDc_limit = 10745162 
RCDWRc_limit = 50031 
WTRc_limit = 297082 
RTWc_limit = 313592 
CCDLc_limit = 1340144 
rwq = 0 
CCDLc_limit_alone = 1307594 
WTRc_limit_alone = 284901 
RTWc_limit_alone = 293223 

Commands details: 
total_CMD = 23286124 
n_nop = 20782974 
Read = 1188375 
Write = 0 
L2_Alloc = 0 
L2_WB = 16248 
n_act = 717327 
n_pre = 717311 
n_ref = 0 
n_req = 1195044 
total_req = 1204623 

Dual Bus Interface Util: 
issued_total_row = 1434638 
issued_total_col = 1204623 
Row_Bus_Util =  0.061609 
CoL_Bus_Util = 0.051731 
Either_Row_CoL_Bus_Util = 0.107495 
Issued_on_Two_Bus_Simul_Util = 0.005845 
issued_two_Eff = 0.054376 
queue_avg = 1.922483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92248
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20761656 n_act=723430 n_pre=723414 n_ref_event=0 n_req=1203060 n_rd=1196299 n_rd_L2_A=0 n_write=0 n_wr_bk=16341 bw_util=0.2083
n_activity=15224268 dram_eff=0.3186
bk0: 77495a 19818929i bk1: 77940a 19812570i bk2: 78818a 19750639i bk3: 78522a 19751344i bk4: 74900a 19979719i bk5: 74983a 19985578i bk6: 72135a 20148600i bk7: 72149a 20183304i bk8: 74695a 20009357i bk9: 75051a 20004554i bk10: 74190a 20033184i bk11: 75694a 19960333i bk12: 70920a 20254192i bk13: 71889a 20201076i bk14: 73277a 20105243i bk15: 73641a 20094461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398677
Row_Buffer_Locality_read = 0.400513
Row_Buffer_Locality_write = 0.073806
Bank_Level_Parallism = 3.845935
Bank_Level_Parallism_Col = 1.825758
Bank_Level_Parallism_Ready = 1.068959
write_to_read_ratio_blp_rw_average = 0.022044
GrpLevelPara = 1.627903 

BW Util details:
bwutil = 0.208303 
total_CMD = 23286124 
util_bw = 4850560 
Wasted_Col = 7370000 
Wasted_Row = 1763565 
Idle = 9301999 

BW Util Bottlenecks: 
RCDc_limit = 10902589 
RCDWRc_limit = 50993 
WTRc_limit = 297323 
RTWc_limit = 307731 
CCDLc_limit = 1344199 
rwq = 0 
CCDLc_limit_alone = 1312180 
WTRc_limit_alone = 285181 
RTWc_limit_alone = 287854 

Commands details: 
total_CMD = 23286124 
n_nop = 20761656 
Read = 1196299 
Write = 0 
L2_Alloc = 0 
L2_WB = 16341 
n_act = 723430 
n_pre = 723414 
n_ref = 0 
n_req = 1203060 
total_req = 1212640 

Dual Bus Interface Util: 
issued_total_row = 1446844 
issued_total_col = 1212640 
Row_Bus_Util =  0.062133 
CoL_Bus_Util = 0.052076 
Either_Row_CoL_Bus_Util = 0.108411 
Issued_on_Two_Bus_Simul_Util = 0.005798 
issued_two_Eff = 0.053483 
queue_avg = 1.903359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90336
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20750078 n_act=729359 n_pre=729343 n_ref_event=0 n_req=1209352 n_rd=1202551 n_rd_L2_A=0 n_write=0 n_wr_bk=16471 bw_util=0.2094
n_activity=15031234 dram_eff=0.3244
bk0: 78120a 19769189i bk1: 78571a 19693361i bk2: 78611a 19700402i bk3: 79622a 19655319i bk4: 74859a 19939134i bk5: 75344a 19932953i bk6: 72796a 20064370i bk7: 73101a 20075695i bk8: 75451a 19904320i bk9: 74812a 19966037i bk10: 75113a 19938491i bk11: 75899a 19898630i bk12: 72297a 20111428i bk13: 71684a 20185702i bk14: 73541a 20055707i bk15: 72730a 20128127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.396903
Row_Buffer_Locality_read = 0.398732
Row_Buffer_Locality_write = 0.073519
Bank_Level_Parallism = 3.940613
Bank_Level_Parallism_Col = 1.836710
Bank_Level_Parallism_Ready = 1.068255
write_to_read_ratio_blp_rw_average = 0.022393
GrpLevelPara = 1.637500 

BW Util details:
bwutil = 0.209399 
total_CMD = 23286124 
util_bw = 4876088 
Wasted_Col = 7345758 
Wasted_Row = 1694359 
Idle = 9369919 

BW Util Bottlenecks: 
RCDc_limit = 10937726 
RCDWRc_limit = 51314 
WTRc_limit = 293874 
RTWc_limit = 313227 
CCDLc_limit = 1355611 
rwq = 0 
CCDLc_limit_alone = 1323539 
WTRc_limit_alone = 282211 
RTWc_limit_alone = 292818 

Commands details: 
total_CMD = 23286124 
n_nop = 20750078 
Read = 1202551 
Write = 0 
L2_Alloc = 0 
L2_WB = 16471 
n_act = 729359 
n_pre = 729343 
n_ref = 0 
n_req = 1209352 
total_req = 1219022 

Dual Bus Interface Util: 
issued_total_row = 1458702 
issued_total_col = 1219022 
Row_Bus_Util =  0.062643 
CoL_Bus_Util = 0.052350 
Either_Row_CoL_Bus_Util = 0.108908 
Issued_on_Two_Bus_Simul_Util = 0.006084 
issued_two_Eff = 0.055866 
queue_avg = 1.998882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99888
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20769691 n_act=721320 n_pre=721304 n_ref_event=0 n_req=1201484 n_rd=1194830 n_rd_L2_A=0 n_write=0 n_wr_bk=16187 bw_util=0.208
n_activity=14980735 dram_eff=0.3234
bk0: 77976a 19781690i bk1: 77147a 19845565i bk2: 78532a 19726209i bk3: 77513a 19806867i bk4: 75095a 19951843i bk5: 74703a 20011352i bk6: 73380a 20075591i bk7: 71936a 20183768i bk8: 74695a 19970292i bk9: 74289a 20049966i bk10: 75842a 19921074i bk11: 75668a 19943436i bk12: 71437a 20194782i bk13: 71053a 20244720i bk14: 73215a 20104194i bk15: 72349a 20171100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399644
Row_Buffer_Locality_read = 0.401506
Row_Buffer_Locality_write = 0.065224
Bank_Level_Parallism = 3.892039
Bank_Level_Parallism_Col = 1.830475
Bank_Level_Parallism_Ready = 1.068770
write_to_read_ratio_blp_rw_average = 0.021435
GrpLevelPara = 1.633642 

BW Util details:
bwutil = 0.208024 
total_CMD = 23286124 
util_bw = 4844068 
Wasted_Col = 7294486 
Wasted_Row = 1704825 
Idle = 9442745 

BW Util Bottlenecks: 
RCDc_limit = 10829721 
RCDWRc_limit = 50455 
WTRc_limit = 293046 
RTWc_limit = 293233 
CCDLc_limit = 1344959 
rwq = 0 
CCDLc_limit_alone = 1314369 
WTRc_limit_alone = 280908 
RTWc_limit_alone = 274781 

Commands details: 
total_CMD = 23286124 
n_nop = 20769691 
Read = 1194830 
Write = 0 
L2_Alloc = 0 
L2_WB = 16187 
n_act = 721320 
n_pre = 721304 
n_ref = 0 
n_req = 1201484 
total_req = 1211017 

Dual Bus Interface Util: 
issued_total_row = 1442624 
issued_total_col = 1211017 
Row_Bus_Util =  0.061952 
CoL_Bus_Util = 0.052006 
Either_Row_CoL_Bus_Util = 0.108066 
Issued_on_Two_Bus_Simul_Util = 0.005892 
issued_two_Eff = 0.054525 
queue_avg = 1.936029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93603
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20766336 n_act=723182 n_pre=723166 n_ref_event=0 n_req=1202625 n_rd=1195899 n_rd_L2_A=0 n_write=0 n_wr_bk=16280 bw_util=0.2082
n_activity=15045463 dram_eff=0.3223
bk0: 76881a 19803246i bk1: 77563a 19782369i bk2: 78882a 19715066i bk3: 78923a 19687184i bk4: 75122a 19922618i bk5: 74422a 19994639i bk6: 72350a 20126270i bk7: 72835a 20105779i bk8: 74002a 20011543i bk9: 74382a 20019196i bk10: 75814a 19918167i bk11: 75228a 19960310i bk12: 70992a 20232727i bk13: 71291a 20219314i bk14: 74160a 20020568i bk15: 73052a 20089044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398665
Row_Buffer_Locality_read = 0.400462
Row_Buffer_Locality_write = 0.079245
Bank_Level_Parallism = 3.916738
Bank_Level_Parallism_Col = 1.835616
Bank_Level_Parallism_Ready = 1.068506
write_to_read_ratio_blp_rw_average = 0.022577
GrpLevelPara = 1.636167 

BW Util details:
bwutil = 0.208223 
total_CMD = 23286124 
util_bw = 4848716 
Wasted_Col = 7298543 
Wasted_Row = 1706901 
Idle = 9431964 

BW Util Bottlenecks: 
RCDc_limit = 10848529 
RCDWRc_limit = 50123 
WTRc_limit = 299041 
RTWc_limit = 313668 
CCDLc_limit = 1344504 
rwq = 0 
CCDLc_limit_alone = 1312042 
WTRc_limit_alone = 287364 
RTWc_limit_alone = 292883 

Commands details: 
total_CMD = 23286124 
n_nop = 20766336 
Read = 1195899 
Write = 0 
L2_Alloc = 0 
L2_WB = 16280 
n_act = 723182 
n_pre = 723166 
n_ref = 0 
n_req = 1202625 
total_req = 1212179 

Dual Bus Interface Util: 
issued_total_row = 1446348 
issued_total_col = 1212179 
Row_Bus_Util =  0.062112 
CoL_Bus_Util = 0.052056 
Either_Row_CoL_Bus_Util = 0.108210 
Issued_on_Two_Bus_Simul_Util = 0.005958 
issued_two_Eff = 0.055060 
queue_avg = 1.957139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20763341 n_act=723782 n_pre=723766 n_ref_event=0 n_req=1203580 n_rd=1196805 n_rd_L2_A=0 n_write=0 n_wr_bk=16274 bw_util=0.2084
n_activity=15074124 dram_eff=0.3219
bk0: 77885a 19765615i bk1: 76394a 19875558i bk2: 79335a 19662052i bk3: 78726a 19728019i bk4: 75193a 19931671i bk5: 74651a 20009180i bk6: 73325a 20071454i bk7: 72138a 20180145i bk8: 74964a 19984708i bk9: 73422a 20078217i bk10: 75233a 19968397i bk11: 74733a 19995000i bk12: 72249a 20150973i bk13: 71315a 20245985i bk14: 74287a 20022399i bk15: 72955a 20134503i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398644
Row_Buffer_Locality_read = 0.400481
Row_Buffer_Locality_write = 0.074096
Bank_Level_Parallism = 3.887224
Bank_Level_Parallism_Col = 1.830931
Bank_Level_Parallism_Ready = 1.068439
write_to_read_ratio_blp_rw_average = 0.022045
GrpLevelPara = 1.632656 

BW Util details:
bwutil = 0.208378 
total_CMD = 23286124 
util_bw = 4852316 
Wasted_Col = 7331950 
Wasted_Row = 1722529 
Idle = 9379329 

BW Util Bottlenecks: 
RCDc_limit = 10877867 
RCDWRc_limit = 51067 
WTRc_limit = 294657 
RTWc_limit = 306190 
CCDLc_limit = 1347178 
rwq = 0 
CCDLc_limit_alone = 1315093 
WTRc_limit_alone = 282751 
RTWc_limit_alone = 286011 

Commands details: 
total_CMD = 23286124 
n_nop = 20763341 
Read = 1196805 
Write = 0 
L2_Alloc = 0 
L2_WB = 16274 
n_act = 723782 
n_pre = 723766 
n_ref = 0 
n_req = 1203580 
total_req = 1213079 

Dual Bus Interface Util: 
issued_total_row = 1447548 
issued_total_col = 1213079 
Row_Bus_Util =  0.062164 
CoL_Bus_Util = 0.052095 
Either_Row_CoL_Bus_Util = 0.108338 
Issued_on_Two_Bus_Simul_Util = 0.005920 
issued_two_Eff = 0.054640 
queue_avg = 1.943604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9436
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23286124 n_nop=20783447 n_act=717083 n_pre=717067 n_ref_event=0 n_req=1195089 n_rd=1188322 n_rd_L2_A=0 n_write=0 n_wr_bk=16399 bw_util=0.2069
n_activity=14872637 dram_eff=0.324
bk0: 77003a 19844713i bk1: 77737a 19785747i bk2: 77849a 19796548i bk3: 77757a 19787911i bk4: 73495a 20050768i bk5: 74255a 20022620i bk6: 71444a 20198377i bk7: 72344a 20142074i bk8: 73402a 20067995i bk9: 74559a 20016241i bk10: 74389a 20012496i bk11: 75016a 19979487i bk12: 70930a 20257633i bk13: 71737a 20208153i bk14: 73667a 20068605i bk15: 72738a 20139454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399977
Row_Buffer_Locality_read = 0.401855
Row_Buffer_Locality_write = 0.070194
Bank_Level_Parallism = 3.889339
Bank_Level_Parallism_Col = 1.833147
Bank_Level_Parallism_Ready = 1.068852
write_to_read_ratio_blp_rw_average = 0.022114
GrpLevelPara = 1.633996 

BW Util details:
bwutil = 0.206942 
total_CMD = 23286124 
util_bw = 4818884 
Wasted_Col = 7245456 
Wasted_Row = 1682471 
Idle = 9539313 

BW Util Bottlenecks: 
RCDc_limit = 10756802 
RCDWRc_limit = 50932 
WTRc_limit = 296075 
RTWc_limit = 302412 
CCDLc_limit = 1340716 
rwq = 0 
CCDLc_limit_alone = 1308821 
WTRc_limit_alone = 283918 
RTWc_limit_alone = 282674 

Commands details: 
total_CMD = 23286124 
n_nop = 20783447 
Read = 1188322 
Write = 0 
L2_Alloc = 0 
L2_WB = 16399 
n_act = 717083 
n_pre = 717067 
n_ref = 0 
n_req = 1195089 
total_req = 1204721 

Dual Bus Interface Util: 
issued_total_row = 1434150 
issued_total_col = 1204721 
Row_Bus_Util =  0.061588 
CoL_Bus_Util = 0.051736 
Either_Row_CoL_Bus_Util = 0.107475 
Issued_on_Two_Bus_Simul_Util = 0.005849 
issued_two_Eff = 0.054419 
queue_avg = 1.923560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3079037, Miss = 597276, Miss_rate = 0.194, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[1]: Access = 3093967, Miss = 596700, Miss_rate = 0.193, Pending_hits = 974, Reservation_fails = 0
L2_cache_bank[2]: Access = 3192313, Miss = 603157, Miss_rate = 0.189, Pending_hits = 983, Reservation_fails = 0
L2_cache_bank[3]: Access = 3095535, Miss = 600671, Miss_rate = 0.194, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[4]: Access = 3199054, Miss = 599239, Miss_rate = 0.187, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[5]: Access = 3284393, Miss = 597819, Miss_rate = 0.182, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[6]: Access = 3135526, Miss = 596037, Miss_rate = 0.190, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[7]: Access = 3096754, Miss = 597019, Miss_rate = 0.193, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[8]: Access = 3176693, Miss = 600769, Miss_rate = 0.189, Pending_hits = 974, Reservation_fails = 0
L2_cache_bank[9]: Access = 3041313, Miss = 596387, Miss_rate = 0.196, Pending_hits = 973, Reservation_fails = 0
L2_cache_bank[10]: Access = 3129093, Miss = 593799, Miss_rate = 0.190, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[11]: Access = 3151192, Miss = 594585, Miss_rate = 0.189, Pending_hits = 966, Reservation_fails = 0
L2_cache_bank[12]: Access = 3294238, Miss = 596437, Miss_rate = 0.181, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[13]: Access = 3107801, Miss = 599874, Miss_rate = 0.193, Pending_hits = 957, Reservation_fails = 0
L2_cache_bank[14]: Access = 3168219, Miss = 600799, Miss_rate = 0.190, Pending_hits = 1000, Reservation_fails = 0
L2_cache_bank[15]: Access = 3229636, Miss = 601768, Miss_rate = 0.186, Pending_hits = 917, Reservation_fails = 0
L2_cache_bank[16]: Access = 3181473, Miss = 600181, Miss_rate = 0.189, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[17]: Access = 3166737, Miss = 594665, Miss_rate = 0.188, Pending_hits = 950, Reservation_fails = 0
L2_cache_bank[18]: Access = 3393642, Miss = 598206, Miss_rate = 0.176, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[19]: Access = 3175998, Miss = 597702, Miss_rate = 0.188, Pending_hits = 967, Reservation_fails = 0
L2_cache_bank[20]: Access = 3170425, Miss = 602474, Miss_rate = 0.190, Pending_hits = 909, Reservation_fails = 0
L2_cache_bank[21]: Access = 3005365, Miss = 594340, Miss_rate = 0.198, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[22]: Access = 3052332, Miss = 592186, Miss_rate = 0.194, Pending_hits = 884, Reservation_fails = 0
L2_cache_bank[23]: Access = 3144860, Miss = 596152, Miss_rate = 0.190, Pending_hits = 1091, Reservation_fails = 0
L2_total_cache_accesses = 75765596
L2_total_cache_misses = 14348242
L2_total_cache_miss_rate = 0.1894
L2_total_cache_pending_hits = 23439
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60771306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5283015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9065075
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23437
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 622609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75142833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.282
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=75765596
icnt_total_pkts_simt_to_mem=75765596
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 75765596
Req_Network_cycles = 9080295
Req_Network_injected_packets_per_cycle =       8.3440 
Req_Network_conflicts_per_cycle =       6.4293
Req_Network_conflicts_per_cycle_util =       9.2392
Req_Bank_Level_Parallism =      11.9906
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      30.8989
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3477

Reply_Network_injected_packets_num = 75765596
Reply_Network_cycles = 9080295
Reply_Network_injected_packets_per_cycle =        8.3440
Reply_Network_conflicts_per_cycle =        4.9491
Reply_Network_conflicts_per_cycle_util =       7.1089
Reply_Bank_Level_Parallism =      11.9852
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.9755
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2781
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 16 min, 27 sec (62187 sec)
gpgpu_simulation_rate = 25038 (inst/sec)
gpgpu_simulation_rate = 146 (cycle/sec)
gpgpu_silicon_slowdown = 9349315x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffed5c8d4cc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffed5c8d4c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c56e0c8f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 13430
gpu_sim_insn = 7763422
gpu_ipc =     578.0657
gpu_tot_sim_cycle = 9093725
gpu_tot_sim_insn = 1564857594
gpu_tot_ipc =     172.0810
gpu_tot_issued_cta = 5712
gpu_occupancy = 88.0221% 
gpu_tot_occupancy = 70.8444% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.2532
partiton_level_parallism_total  =       8.3379
partiton_level_parallism_util =       7.7505
partiton_level_parallism_util_total  =      11.9856
L2_BW  =     185.7815 GB/Sec
L2_BW_total  =     364.2002 GB/Sec
gpu_total_sim_rate=25116

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3214029, Miss = 2560111, Miss_rate = 0.797, Pending_hits = 74668, Reservation_fails = 3409927
	L1D_cache_core[1]: Access = 3074267, Miss = 2483538, Miss_rate = 0.808, Pending_hits = 76222, Reservation_fails = 3307661
	L1D_cache_core[2]: Access = 3152753, Miss = 2533751, Miss_rate = 0.804, Pending_hits = 80691, Reservation_fails = 3367071
	L1D_cache_core[3]: Access = 3079428, Miss = 2482634, Miss_rate = 0.806, Pending_hits = 67801, Reservation_fails = 3282828
	L1D_cache_core[4]: Access = 3081112, Miss = 2520812, Miss_rate = 0.818, Pending_hits = 78017, Reservation_fails = 3421817
	L1D_cache_core[5]: Access = 3060137, Miss = 2461908, Miss_rate = 0.805, Pending_hits = 62297, Reservation_fails = 3214615
	L1D_cache_core[6]: Access = 3048138, Miss = 2469518, Miss_rate = 0.810, Pending_hits = 60314, Reservation_fails = 3196414
	L1D_cache_core[7]: Access = 3204762, Miss = 2558809, Miss_rate = 0.798, Pending_hits = 70730, Reservation_fails = 3334665
	L1D_cache_core[8]: Access = 3047260, Miss = 2459125, Miss_rate = 0.807, Pending_hits = 66362, Reservation_fails = 3298651
	L1D_cache_core[9]: Access = 3178639, Miss = 2563584, Miss_rate = 0.807, Pending_hits = 68738, Reservation_fails = 3321646
	L1D_cache_core[10]: Access = 3196134, Miss = 2567236, Miss_rate = 0.803, Pending_hits = 81596, Reservation_fails = 3364042
	L1D_cache_core[11]: Access = 3089980, Miss = 2485343, Miss_rate = 0.804, Pending_hits = 80981, Reservation_fails = 3376096
	L1D_cache_core[12]: Access = 3099363, Miss = 2533256, Miss_rate = 0.817, Pending_hits = 66304, Reservation_fails = 3500251
	L1D_cache_core[13]: Access = 3038341, Miss = 2444698, Miss_rate = 0.805, Pending_hits = 66271, Reservation_fails = 3271452
	L1D_cache_core[14]: Access = 3014587, Miss = 2440124, Miss_rate = 0.809, Pending_hits = 72442, Reservation_fails = 3278055
	L1D_cache_core[15]: Access = 2983652, Miss = 2418158, Miss_rate = 0.810, Pending_hits = 68735, Reservation_fails = 3250510
	L1D_cache_core[16]: Access = 3118652, Miss = 2537167, Miss_rate = 0.814, Pending_hits = 73755, Reservation_fails = 3499697
	L1D_cache_core[17]: Access = 3124779, Miss = 2527152, Miss_rate = 0.809, Pending_hits = 70107, Reservation_fails = 3317664
	L1D_cache_core[18]: Access = 3046917, Miss = 2491409, Miss_rate = 0.818, Pending_hits = 64816, Reservation_fails = 3334348
	L1D_cache_core[19]: Access = 3093094, Miss = 2514830, Miss_rate = 0.813, Pending_hits = 57399, Reservation_fails = 3315041
	L1D_cache_core[20]: Access = 3041252, Miss = 2469038, Miss_rate = 0.812, Pending_hits = 70355, Reservation_fails = 3257811
	L1D_cache_core[21]: Access = 2981970, Miss = 2440279, Miss_rate = 0.818, Pending_hits = 60355, Reservation_fails = 3173129
	L1D_cache_core[22]: Access = 3048593, Miss = 2480924, Miss_rate = 0.814, Pending_hits = 59195, Reservation_fails = 3305966
	L1D_cache_core[23]: Access = 3215686, Miss = 2624173, Miss_rate = 0.816, Pending_hits = 64542, Reservation_fails = 3620699
	L1D_cache_core[24]: Access = 3096015, Miss = 2495243, Miss_rate = 0.806, Pending_hits = 52103, Reservation_fails = 3267437
	L1D_cache_core[25]: Access = 3235657, Miss = 2621067, Miss_rate = 0.810, Pending_hits = 71944, Reservation_fails = 3519380
	L1D_cache_core[26]: Access = 3095901, Miss = 2506873, Miss_rate = 0.810, Pending_hits = 78901, Reservation_fails = 3435471
	L1D_cache_core[27]: Access = 3186334, Miss = 2571028, Miss_rate = 0.807, Pending_hits = 71298, Reservation_fails = 3493786
	L1D_cache_core[28]: Access = 3077174, Miss = 2497529, Miss_rate = 0.812, Pending_hits = 62470, Reservation_fails = 3356351
	L1D_cache_core[29]: Access = 3019241, Miss = 2446766, Miss_rate = 0.810, Pending_hits = 63850, Reservation_fails = 3240489
	L1D_total_cache_accesses = 92943847
	L1D_total_cache_misses = 75206083
	L1D_total_cache_miss_rate = 0.8092
	L1D_total_cache_pending_hits = 2063259
	L1D_total_cache_reservation_fails = 100332970
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.357
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15057877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2063253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56446844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 100285000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18753110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2063253
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616628
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47970
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92321084
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 558663
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 26941528
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 72784809
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 918
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47052
ctas_completed 5712, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
88637, 81432, 81945, 81431, 88276, 89048, 81651, 90329, 84724, 78997, 77965, 80464, 87687, 80513, 76793, 87013, 79968, 78393, 81816, 81479, 79707, 77942, 87960, 75834, 82616, 75039, 79675, 79639, 77066, 79184, 76777, 78191, 
gpgpu_n_tot_thrd_icount = 2466699712
gpgpu_n_tot_w_icount = 77084366
gpgpu_n_stall_shd_mem = 55888813
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 75199954
gpgpu_n_mem_write_global = 622763
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 223710523
gpgpu_n_store_insn = 1406613
gpgpu_n_shmem_insn = 90411948
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3201024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 51207010
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4681803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31570227	W0_Idle:126811956	W0_Scoreboard:606723715	W1:2171863	W2:8470717	W3:1564854	W4:1521161	W5:1472833	W6:1406452	W7:1339274	W8:1285904	W9:1215397	W10:1154639	W11:1102515	W12:1043732	W13:1014875	W14:960819	W15:924774	W16:873774	W17:847833	W18:812317	W19:793128	W20:762489	W21:719923	W22:705383	W23:688206	W24:673754	W25:652960	W26:658832	W27:668475	W28:688018	W29:748661	W30:873168	W31:1395078	W32:37872558
single_issue_nums: WS0:19310139	WS1:19256610	WS2:19231474	WS3:19286143	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 601599632 {8:75199954,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24910520 {40:622763,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3007998160 {40:75199954,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4982104 {8:622763,}
maxmflatency = 1730 
max_icnt2mem_latency = 1093 
maxmrqlatency = 1337 
max_icnt2sh_latency = 152 
averagemflatency = 407 
avg_icnt2mem_latency = 174 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 10 
mrq_lat_table:7320815 	178639 	371442 	1132678 	3331322 	1500578 	528972 	77148 	5850 	386 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9281015 	52179369 	14361690 	643 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	19464984 	12110841 	24801836 	19185271 	259777 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22794505 	19005948 	17524073 	12082803 	4114869 	300047 	472 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	124 	8888 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        50        44        45        49        53        49        40        33        36        30        38        45        33        32        48        41 
dram[1]:        37        30        40        40        42        52        32        33        30        36        31        27        28        36        37        42 
dram[2]:        39        52        37        55        42        59        32        54        26        49        30        42        25        41        31        42 
dram[3]:        58        41        57        48        57        40        48        27        46        35        49        32        48        37        45        35 
dram[4]:        46        51        45        54        41        57        34        41        34        43        36        45        40        43        40        39 
dram[5]:        36        39        34        39        37        39        26        29        34        31        31        42        34        39        34        27 
dram[6]:        49        46        53        46        49        43        43        31        44        37        39        37        45        38        43        43 
dram[7]:        36        44        43        51        38        37        23        36        36        34        36        27        36        38        27        35 
dram[8]:        35        50        33        57        33        56        31        46        31        36        38        51        27        43        37        41 
dram[9]:        54        34        53        38        57        35        41        32        50        40        60        35        49        33        60        37 
dram[10]:        42        55        43        61        47        59        39        45        33        49        33        52        32        43        35        42 
dram[11]:        40        31        36        41        37        42        31        37        31        40        38        37        27        27        43        36 
maximum service time to same row:
dram[0]:     71310     78942     70582     39397     69921    122132     67361     94265     72053    117856     60749    104581    133727     52665     69187     65118 
dram[1]:     95356    162408    117966     76419     74956     97810     94690     57228     73249     62881    174528     56235     85809     60830     57065     81117 
dram[2]:     99327     72518     50291    107143     85114     56729     58736    105776    159386     88539     77501    109381     96425     64942     82250    149984 
dram[3]:    119826     83003    127140    141863     88327    144864     47949    114404    135478     82246     82672     61558     54369     83892     68150     49384 
dram[4]:     92938     80140     57223     46128     90571     61148    111708     70871     69248     64965     51004     97316     51783    131969     73752     75364 
dram[5]:     68114    158590    136365    333044     55345     89838    118865     78770    158062    224204     76458     85560     51791     71940    117162    144185 
dram[6]:     71215    135720     80996     65716     67464    137808     58626     65793     65030     60644     70732     74776     68068     71507     95908     56005 
dram[7]:    127323    109538    141963     65196     79347     53474    113865    118933    102769    181711    105753    182564     93534    167411     84434     93371 
dram[8]:     85800     73080    112119     68959     66343     44314     79001    123246     84842     57440     39268    104061     71237     47236     53399     77759 
dram[9]:     41946    201321    174980    139025     41398     86449    115623     72911     75649     79125    108363     55177     84862    105460    148412    158087 
dram[10]:    162333     95336     55352     90086     93720     76027     70620     62596    127372     69218     82774     74848     86606     79803     63836     89373 
dram[11]:     54107    177064     60352     92708    147339    242813    108291    165419     98531    170307    150008     68960     57214    145577     84721    132338 
average row accesses per activate:
dram[0]:  1.646659  1.651655  1.627100  1.628439  1.671405  1.663592  1.688024  1.682212  1.676131  1.667574  1.662930  1.662361  1.712941  1.704376  1.689995  1.684138 
dram[1]:  1.639566  1.631514  1.632108  1.627732  1.658867  1.668411  1.674859  1.678642  1.656315  1.672487  1.647853  1.663024  1.687874  1.697506  1.674005  1.674999 
dram[2]:  1.640599  1.641232  1.631265  1.630151  1.674210  1.662584  1.679600  1.688953  1.666637  1.662441  1.657540  1.662158  1.702628  1.697891  1.680489  1.695050 
dram[3]:  1.645796  1.628350  1.630240  1.621167  1.673424  1.656869  1.689062  1.672983  1.681213  1.663580  1.670665  1.675938  1.703832  1.703668  1.694402  1.672462 
dram[4]:  1.641140  1.636438  1.630213  1.636149  1.662682  1.669327  1.668611  1.682885  1.654347  1.658131  1.660421  1.675274  1.691639  1.701065  1.676622  1.687850 
dram[5]:  1.639909  1.635706  1.642589  1.637456  1.682422  1.665351  1.687616  1.676034  1.662836  1.668105  1.662915  1.663370  1.705175  1.699329  1.681780  1.686283 
dram[6]:  1.637036  1.637351  1.641303  1.630195  1.668840  1.661728  1.675452  1.687695  1.664298  1.665909  1.675291  1.660429  1.708234  1.692711  1.678138  1.674945 
dram[7]:  1.637517  1.621925  1.629427  1.627120  1.661191  1.660178  1.673400  1.672760  1.646758  1.665111  1.661013  1.652839  1.688792  1.705842  1.677512  1.693119 
dram[8]:  1.637817  1.644837  1.632986  1.645222  1.670642  1.668899  1.676289  1.692646  1.655330  1.673854  1.658959  1.660060  1.698045  1.706614  1.685442  1.691249 
dram[9]:  1.635397  1.628484  1.636005  1.622655  1.664316  1.666459  1.687290  1.678972  1.669250  1.665940  1.668706  1.668003  1.714986  1.699303  1.676578  1.679323 
dram[10]:  1.627294  1.649042  1.618519  1.629103  1.659145  1.673951  1.676465  1.698012  1.661959  1.673694  1.665449  1.669018  1.694723  1.703931  1.671965  1.687230 
dram[11]:  1.638587  1.630310  1.642621  1.635687  1.672973  1.669530  1.689907  1.681306  1.676787  1.664981  1.671668  1.661209  1.711313  1.695681  1.680349  1.686030 
average row locality = 14447849/8675075 = 1.665444
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     77514     77152     78724     78565     74908     75276     72689     72907     74480     73747     75545     75153     71353     71697     72942     72973 
dram[1]:     78054     78314     79345     78841     75674     75082     73296     73315     74748     74722     76237     75254     72477     72423     74004     73392 
dram[2]:     77374     77277     78547     78945     74800     74748     73051     72687     75155     74756     75268     75655     71836     71582     73802     73130 
dram[3]:     77260     77987     78468     78784     74144     74851     72949     72639     73889     74883     75241     74091     71988     71563     73138     72912 
dram[4]:     77185     77168     78189     78577     75633     75261     73165     72822     75425     74085     76076     75448     72072     71396     73750     72548 
dram[5]:     77106     77054     77834     77951     74463     74205     72051     72394     73545     74239     75122     75421     71251     71580     73063     72454 
dram[6]:     77638     78075     78954     78664     75028     75094     72236     72237     74796     75147     74284     75792     71017     71986     73381     73752 
dram[7]:     78216     78678     78711     79742     74958     75445     72856     73188     75510     74888     75188     75974     72362     71768     73615     72819 
dram[8]:     78060     77295     78620     77647     75181     74828     73459     72034     74761     74392     75935     75808     71496     71154     73300     72460 
dram[9]:     77009     77649     79039     79023     75294     74514     72457     72910     74117     74458     75945     75314     71112     71367     74312     73138 
dram[10]:     77980     76542     79450     78879     75289     74789     73425     72245     75045     73521     75303     74875     72319     71387     74386     73076 
dram[11]:     77099     77827     77960     77855     73568     74353     71505     72423     73480     74647     74468     75104     70986     71810     73768     72830 
total dram reads = 14367017
bank skew: 79742/70986 = 1.12
chip skew: 1205178/1189683 = 1.01
number of total write accesses:
dram[0]:      1203      1158      1215      1172      1095      1138       923       898       940       953       977       956       857       849       952       980 
dram[1]:      1085      1126      1301      1157      1106      1167       925       929       981       939       929       925       841       927      1052       994 
dram[2]:      1132      1142      1170      1276      1056      1107       914       964       977       955       993       983       881       833      1041       951 
dram[3]:      1134      1201      1247      1257      1146      1097       916       950       961       975       944       938       918       810      1007       966 
dram[4]:      1165      1179      1185      1251      1075      1109       910       922       970       940       987       955       848       836      1028       941 
dram[5]:      1132      1159      1170      1202      1064      1113       913       932       966       915       957      1017       837       910       961      1000 
dram[6]:      1135      1180      1227      1248      1148      1122       890       931       953       934       940       999       837       817      1005       975 
dram[7]:      1197      1189      1262      1268      1107      1096       917       984       971       974       976       982       844       822       962       920 
dram[8]:      1207      1133      1212      1262      1114      1086       906       874       923       928       980       995       829       837       917       984 
dram[9]:      1179      1187      1212      1254      1114      1091       871       905       972       934      1005       972       788       841      1025       930 
dram[10]:      1149      1137      1294      1280      1077      1072       902       888       945       957       940       932       848       825      1019      1009 
dram[11]:      1147      1256      1240      1218      1096      1107       849       914       992       967       976       950       813       880      1053       941 
total dram writes = 195993
bank skew: 1301/788 = 1.65
chip skew: 16471/16187 = 1.02
average mf latency per bank:
dram[0]:       2003      2015      1931      1986      1966      1886      1597      1705      1589      1552      1431      1507      3247      3365      2899      2704
dram[1]:       2237      2081      1890      1889      1847      1818      1719      1709      1484      1562      1460      1529      3508      2934      3038      3177
dram[2]:       2126      2433      1921      1806      1924      1820      1755      1702      1538      1508      1451      1421      3717      4163      2843      2920
dram[3]:       2194      2066      1940      1961      1796      1726      1670      1695      1567      1612      1474      1494      3161      3660      3202      2527
dram[4]:       2214      2086      2188      1918      1828      1763      1702      1647      1516      1625      1380      1439      3599      3199      2631      2886
dram[5]:       2124      2237      1964      1956      1879      2036      1613      1656      1623      1507      1450      1484      3623      3463      2813      2742
dram[6]:       2147      2103      1901      1825      2096      1880      1774      1652      1538      1513      1558      1392      4118      3886      2635      2470
dram[7]:       2066      2104      2006      1905      1782      1871      1759      1751      1466      1550      1526      1504      3795      3892      2649      2804
dram[8]:       2031      2344      1996      2039      1861      1994      1712      1798      1560      1499      1451      1439      3833      3370      2696      2703
dram[9]:       2331      2300      1915      1945      1818      1791      2340      1660      1575      1454      1418      1463      4179      4026      2699      2566
dram[10]:       2310      2091      1778      1859      1787      1864      1623      1741      1550      1636      1552      1503      4025      3248      2352      2447
dram[11]:       1934      2041      1990      1883      1887      1918      1690      1699      1658      1553      1478      1475      3649      3864      2392      2624
maximum mf latency per bank:
dram[0]:       1061      1159      1110      1010      1055      1117      1089      1046       980      1007      1049      1081      1148      1053      1093      1084
dram[1]:       1047      1083      1107      1055      1186       991      1025      1034      1003      1130       997      1098      1060      1129      1126      1231
dram[2]:       1234      1190      1085      1143      1083      1050      1044      1039      1041      1020      1068      1184      1075      1120      1132      1128
dram[3]:       1118      1094      1175      1053      1002      1127      1174      1056      1018      1039      1071       978      1049      1098      1218      1029
dram[4]:       1033      1028      1044      1153       997      1100      1194      1051      1083      1002      1050      1109      1114      1152      1125      1130
dram[5]:       1028      1071      1096      1100      1123      1037      1021      1126      1057      1231      1077      1054      1125      1117      1020      1043
dram[6]:       1077      1059      1104      1083      1016      1049      1044      1286      1081      1074      1073      1134      1071      1048      1118      1065
dram[7]:       1137      1058      1046      1166      1079      1011      1043      1127      1013      1083      1188      1044      1049      1123      1120      1048
dram[8]:       1076      1025      1096      1138       995      1052      1138      1072      1053      1041      1231      1019      1021      1291      1050      1085
dram[9]:       1051      1070      1147      1075      1237      1137      1113       973      1375      1049      1430      1730      1085      1120      1022      1046
dram[10]:       1090      1080      1067      1102      1122      1043      1001      1374      1091      1231      1001      1121      1291      1054      1133      1101
dram[11]:       1016      1034      1194      1046      1075      1082      1035      1141      1044      1033      1327      1072      1080      1122      1130      1138

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20802472 n_act=720381 n_pre=720365 n_ref_event=0 n_req=1202269 n_rd=1195625 n_rd_L2_A=0 n_write=0 n_wr_bk=16266 bw_util=0.2079
n_activity=15223098 dram_eff=0.3184
bk0: 77514a 19881351i bk1: 77152a 19912515i bk2: 78724a 19786581i bk3: 78565a 19795856i bk4: 74908a 20034681i bk5: 75276a 20023245i bk6: 72689a 20180983i bk7: 72907a 20183626i bk8: 74480a 20076705i bk9: 73747a 20113769i bk10: 75545a 19995771i bk11: 75153a 20030852i bk12: 71353a 20285679i bk13: 71697a 20261943i bk14: 72942a 20191786i bk15: 72973a 20182058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400817
Row_Buffer_Locality_read = 0.402656
Row_Buffer_Locality_write = 0.069988
Bank_Level_Parallism = 3.825142
Bank_Level_Parallism_Col = 1.821721
Bank_Level_Parallism_Ready = 1.067922
write_to_read_ratio_blp_rw_average = 0.021957
GrpLevelPara = 1.626201 

BW Util details:
bwutil = 0.207867 
total_CMD = 23320563 
util_bw = 4847564 
Wasted_Col = 7360059 
Wasted_Row = 1778032 
Idle = 9334908 

BW Util Bottlenecks: 
RCDc_limit = 10860135 
RCDWRc_limit = 50020 
WTRc_limit = 291364 
RTWc_limit = 299623 
CCDLc_limit = 1343248 
rwq = 0 
CCDLc_limit_alone = 1311349 
WTRc_limit_alone = 279080 
RTWc_limit_alone = 280008 

Commands details: 
total_CMD = 23320563 
n_nop = 20802472 
Read = 1195625 
Write = 0 
L2_Alloc = 0 
L2_WB = 16266 
n_act = 720381 
n_pre = 720365 
n_ref = 0 
n_req = 1202269 
total_req = 1211891 

Dual Bus Interface Util: 
issued_total_row = 1440746 
issued_total_col = 1211891 
Row_Bus_Util =  0.061780 
CoL_Bus_Util = 0.051967 
Either_Row_CoL_Bus_Util = 0.107977 
Issued_on_Two_Bus_Simul_Util = 0.005769 
issued_two_Eff = 0.053432 
queue_avg = 1.898085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89808
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20780305 n_act=729750 n_pre=729734 n_ref_event=0 n_req=1211949 n_rd=1205178 n_rd_L2_A=0 n_write=0 n_wr_bk=16384 bw_util=0.2095
n_activity=15083054 dram_eff=0.324
bk0: 78054a 19802515i bk1: 78314a 19781543i bk2: 79345a 19713270i bk3: 78841a 19733389i bk4: 75674a 19939023i bk5: 75082a 19990928i bk6: 73296a 20085247i bk7: 73315a 20109534i bk8: 74748a 19996660i bk9: 74722a 20042636i bk10: 76237a 19902809i bk11: 75254a 19980017i bk12: 72477a 20156360i bk13: 72423a 20189686i bk14: 74004a 20071639i bk15: 73392a 20115506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397872
Row_Buffer_Locality_read = 0.399675
Row_Buffer_Locality_write = 0.076946
Bank_Level_Parallism = 3.929675
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.069498
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.209525 
total_CMD = 23320563 
util_bw = 4886248 
Wasted_Col = 7348813 
Wasted_Row = 1712692 
Idle = 9372810 

BW Util Bottlenecks: 
RCDc_limit = 10940753 
RCDWRc_limit = 50363 
WTRc_limit = 300978 
RTWc_limit = 307524 
CCDLc_limit = 1355763 
rwq = 0 
CCDLc_limit_alone = 1323216 
WTRc_limit_alone = 288216 
RTWc_limit_alone = 287739 

Commands details: 
total_CMD = 23320563 
n_nop = 20780305 
Read = 1205178 
Write = 0 
L2_Alloc = 0 
L2_WB = 16384 
n_act = 729750 
n_pre = 729734 
n_ref = 0 
n_req = 1211949 
total_req = 1221562 

Dual Bus Interface Util: 
issued_total_row = 1459484 
issued_total_col = 1221562 
Row_Bus_Util =  0.062584 
CoL_Bus_Util = 0.052381 
Either_Row_CoL_Bus_Util = 0.108928 
Issued_on_Two_Bus_Simul_Util = 0.006037 
issued_two_Eff = 0.055423 
queue_avg = 1.994888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20797073 n_act=723441 n_pre=723425 n_ref_event=0 n_req=1205349 n_rd=1198613 n_rd_L2_A=0 n_write=0 n_wr_bk=16375 bw_util=0.2084
n_activity=14994152 dram_eff=0.3241
bk0: 77374a 19846518i bk1: 77277a 19862409i bk2: 78547a 19753103i bk3: 78945a 19742529i bk4: 74800a 20008397i bk5: 74748a 20012289i bk6: 73051a 20116122i bk7: 72687a 20173574i bk8: 75155a 20008577i bk9: 74756a 20030985i bk10: 75268a 19975392i bk11: 75655a 19975127i bk12: 71836a 20209350i bk13: 71582a 20239569i bk14: 73802a 20098426i bk15: 73130a 20173433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399810
Row_Buffer_Locality_read = 0.401617
Row_Buffer_Locality_write = 0.078236
Bank_Level_Parallism = 3.907587
Bank_Level_Parallism_Col = 1.834978
Bank_Level_Parallism_Ready = 1.069059
write_to_read_ratio_blp_rw_average = 0.022240
GrpLevelPara = 1.635301 

BW Util details:
bwutil = 0.208398 
total_CMD = 23320563 
util_bw = 4859952 
Wasted_Col = 7305604 
Wasted_Row = 1701289 
Idle = 9453718 

BW Util Bottlenecks: 
RCDc_limit = 10855179 
RCDWRc_limit = 49770 
WTRc_limit = 296919 
RTWc_limit = 309849 
CCDLc_limit = 1348112 
rwq = 0 
CCDLc_limit_alone = 1315974 
WTRc_limit_alone = 284675 
RTWc_limit_alone = 289955 

Commands details: 
total_CMD = 23320563 
n_nop = 20797073 
Read = 1198613 
Write = 0 
L2_Alloc = 0 
L2_WB = 16375 
n_act = 723441 
n_pre = 723425 
n_ref = 0 
n_req = 1205349 
total_req = 1214988 

Dual Bus Interface Util: 
issued_total_row = 1446866 
issued_total_col = 1214988 
Row_Bus_Util =  0.062042 
CoL_Bus_Util = 0.052099 
Either_Row_CoL_Bus_Util = 0.108209 
Issued_on_Two_Bus_Simul_Util = 0.005933 
issued_two_Eff = 0.054830 
queue_avg = 1.943350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20804087 n_act=720989 n_pre=720973 n_ref_event=0 n_req=1201615 n_rd=1194787 n_rd_L2_A=0 n_write=0 n_wr_bk=16467 bw_util=0.2078
n_activity=15052427 dram_eff=0.3219
bk0: 77260a 19877866i bk1: 77987a 19809036i bk2: 78468a 19773373i bk3: 78784a 19738104i bk4: 74144a 20039437i bk5: 74851a 20008439i bk6: 72949a 20159043i bk7: 72639a 20172736i bk8: 73889a 20101564i bk9: 74883a 20031061i bk10: 75241a 19994797i bk11: 74091a 20085903i bk12: 71988a 20215821i bk13: 71563a 20274148i bk14: 73138a 20151906i bk15: 72912a 20151725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399985
Row_Buffer_Locality_read = 0.401869
Row_Buffer_Locality_write = 0.070299
Bank_Level_Parallism = 3.884543
Bank_Level_Parallism_Col = 1.833337
Bank_Level_Parallism_Ready = 1.069357
write_to_read_ratio_blp_rw_average = 0.022424
GrpLevelPara = 1.633599 

BW Util details:
bwutil = 0.207757 
total_CMD = 23320563 
util_bw = 4845016 
Wasted_Col = 7298609 
Wasted_Row = 1716045 
Idle = 9460893 

BW Util Bottlenecks: 
RCDc_limit = 10829849 
RCDWRc_limit = 51022 
WTRc_limit = 300658 
RTWc_limit = 312767 
CCDLc_limit = 1344010 
rwq = 0 
CCDLc_limit_alone = 1310781 
WTRc_limit_alone = 288024 
RTWc_limit_alone = 292172 

Commands details: 
total_CMD = 23320563 
n_nop = 20804087 
Read = 1194787 
Write = 0 
L2_Alloc = 0 
L2_WB = 16467 
n_act = 720989 
n_pre = 720973 
n_ref = 0 
n_req = 1201615 
total_req = 1211254 

Dual Bus Interface Util: 
issued_total_row = 1441962 
issued_total_col = 1211254 
Row_Bus_Util =  0.061832 
CoL_Bus_Util = 0.051939 
Either_Row_CoL_Bus_Util = 0.107908 
Issued_on_Two_Bus_Simul_Util = 0.005863 
issued_two_Eff = 0.054338 
queue_avg = 1.936380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20794796 n_act=724575 n_pre=724559 n_ref_event=0 n_req=1205500 n_rd=1198800 n_rd_L2_A=0 n_write=0 n_wr_bk=16301 bw_util=0.2084
n_activity=15066707 dram_eff=0.3226
bk0: 77185a 19873966i bk1: 77168a 19860795i bk2: 78189a 19792951i bk3: 78577a 19789568i bk4: 75633a 19953613i bk5: 75261a 19992453i bk6: 73165a 20103235i bk7: 72822a 20159288i bk8: 75425a 19958839i bk9: 74085a 20049108i bk10: 76076a 19941044i bk11: 75448a 20004275i bk12: 72072a 20180063i bk13: 71396a 20245472i bk14: 73750a 20084591i bk15: 72548a 20184221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.398944
Row_Buffer_Locality_read = 0.400778
Row_Buffer_Locality_write = 0.070746
Bank_Level_Parallism = 3.901007
Bank_Level_Parallism_Col = 1.831129
Bank_Level_Parallism_Ready = 1.068117
write_to_read_ratio_blp_rw_average = 0.021864
GrpLevelPara = 1.632627 

BW Util details:
bwutil = 0.208417 
total_CMD = 23320563 
util_bw = 4860404 
Wasted_Col = 7331262 
Wasted_Row = 1714666 
Idle = 9414231 

BW Util Bottlenecks: 
RCDc_limit = 10887529 
RCDWRc_limit = 50025 
WTRc_limit = 293862 
RTWc_limit = 301040 
CCDLc_limit = 1348467 
rwq = 0 
CCDLc_limit_alone = 1316877 
WTRc_limit_alone = 281882 
RTWc_limit_alone = 281430 

Commands details: 
total_CMD = 23320563 
n_nop = 20794796 
Read = 1198800 
Write = 0 
L2_Alloc = 0 
L2_WB = 16301 
n_act = 724575 
n_pre = 724559 
n_ref = 0 
n_req = 1205500 
total_req = 1215101 

Dual Bus Interface Util: 
issued_total_row = 1449134 
issued_total_col = 1215101 
Row_Bus_Util =  0.062140 
CoL_Bus_Util = 0.052104 
Either_Row_CoL_Bus_Util = 0.108306 
Issued_on_Two_Bus_Simul_Util = 0.005938 
issued_two_Eff = 0.054822 
queue_avg = 1.952569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20815917 n_act=717396 n_pre=717380 n_ref_event=0 n_req=1196402 n_rd=1189733 n_rd_L2_A=0 n_write=0 n_wr_bk=16248 bw_util=0.2069
n_activity=14849183 dram_eff=0.3249
bk0: 77106a 19873519i bk1: 77054a 19865948i bk2: 77834a 19823856i bk3: 77951a 19818426i bk4: 74463a 20048811i bk5: 74205a 20048267i bk6: 72051a 20189575i bk7: 72394a 20174418i bk8: 73545a 20081118i bk9: 74239a 20062591i bk10: 75122a 19997776i bk11: 75421a 19991958i bk12: 71251a 20242433i bk13: 71580a 20242032i bk14: 73063a 20137136i bk15: 72454a 20194150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400374
Row_Buffer_Locality_read = 0.402206
Row_Buffer_Locality_write = 0.073474
Bank_Level_Parallism = 3.906061
Bank_Level_Parallism_Col = 1.838228
Bank_Level_Parallism_Ready = 1.068401
write_to_read_ratio_blp_rw_average = 0.022684
GrpLevelPara = 1.638622 

BW Util details:
bwutil = 0.206853 
total_CMD = 23320563 
util_bw = 4823924 
Wasted_Col = 7226401 
Wasted_Row = 1673908 
Idle = 9596330 

BW Util Bottlenecks: 
RCDc_limit = 10746536 
RCDWRc_limit = 50031 
WTRc_limit = 297082 
RTWc_limit = 313592 
CCDLc_limit = 1341284 
rwq = 0 
CCDLc_limit_alone = 1308734 
WTRc_limit_alone = 284901 
RTWc_limit_alone = 293223 

Commands details: 
total_CMD = 23320563 
n_nop = 20815917 
Read = 1189733 
Write = 0 
L2_Alloc = 0 
L2_WB = 16248 
n_act = 717396 
n_pre = 717380 
n_ref = 0 
n_req = 1196402 
total_req = 1205981 

Dual Bus Interface Util: 
issued_total_row = 1434776 
issued_total_col = 1205981 
Row_Bus_Util =  0.061524 
CoL_Bus_Util = 0.051713 
Either_Row_CoL_Bus_Util = 0.107401 
Issued_on_Two_Bus_Simul_Util = 0.005837 
issued_two_Eff = 0.054343 
queue_avg = 1.920193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92019
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20794174 n_act=723500 n_pre=723484 n_ref_event=0 n_req=1204842 n_rd=1198081 n_rd_L2_A=0 n_write=0 n_wr_bk=16341 bw_util=0.2083
n_activity=15238406 dram_eff=0.3188
bk0: 77638a 19852493i bk1: 78075a 19846224i bk2: 78954a 19784300i bk3: 78664a 19785014i bk4: 75028a 20013412i bk5: 75094a 20019245i bk6: 72236a 20182417i bk7: 72237a 20217173i bk8: 74796a 20043246i bk9: 75147a 20038423i bk10: 74284a 20067050i bk11: 75792a 19994167i bk12: 71017a 20288024i bk13: 71986a 20234946i bk14: 73381a 20138984i bk15: 73752a 20128177i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399508
Row_Buffer_Locality_read = 0.401346
Row_Buffer_Locality_write = 0.073806
Bank_Level_Parallism = 3.844296
Bank_Level_Parallism_Col = 1.825402
Bank_Level_Parallism_Ready = 1.068900
write_to_read_ratio_blp_rw_average = 0.022029
GrpLevelPara = 1.627685 

BW Util details:
bwutil = 0.208301 
total_CMD = 23320563 
util_bw = 4857688 
Wasted_Col = 7372416 
Wasted_Row = 1764437 
Idle = 9326022 

BW Util Bottlenecks: 
RCDc_limit = 10903834 
RCDWRc_limit = 50993 
WTRc_limit = 297323 
RTWc_limit = 307731 
CCDLc_limit = 1345579 
rwq = 0 
CCDLc_limit_alone = 1313560 
WTRc_limit_alone = 285181 
RTWc_limit_alone = 287854 

Commands details: 
total_CMD = 23320563 
n_nop = 20794174 
Read = 1198081 
Write = 0 
L2_Alloc = 0 
L2_WB = 16341 
n_act = 723500 
n_pre = 723484 
n_ref = 0 
n_req = 1204842 
total_req = 1214422 

Dual Bus Interface Util: 
issued_total_row = 1446984 
issued_total_col = 1214422 
Row_Bus_Util =  0.062048 
CoL_Bus_Util = 0.052075 
Either_Row_CoL_Bus_Util = 0.108333 
Issued_on_Two_Bus_Simul_Util = 0.005790 
issued_two_Eff = 0.053443 
queue_avg = 1.901431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.90143
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20783016 n_act=729426 n_pre=729410 n_ref_event=0 n_req=1210719 n_rd=1203918 n_rd_L2_A=0 n_write=0 n_wr_bk=16471 bw_util=0.2093
n_activity=15044171 dram_eff=0.3245
bk0: 78216a 19803184i bk1: 78678a 19727306i bk2: 78711a 19734212i bk3: 79742a 19689132i bk4: 74958a 19972928i bk5: 75445a 19966783i bk6: 72856a 20098377i bk7: 73188a 20109554i bk8: 75510a 19938380i bk9: 74888a 20000065i bk10: 75188a 19972486i bk11: 75974a 19932650i bk12: 72362a 20145484i bk13: 71768a 20219645i bk14: 73615a 20089713i bk15: 72819a 20162034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397528
Row_Buffer_Locality_read = 0.399359
Row_Buffer_Locality_write = 0.073519
Bank_Level_Parallism = 3.939225
Bank_Level_Parallism_Col = 1.836395
Bank_Level_Parallism_Ready = 1.068196
write_to_read_ratio_blp_rw_average = 0.022381
GrpLevelPara = 1.637289 

BW Util details:
bwutil = 0.209324 
total_CMD = 23320563 
util_bw = 4881556 
Wasted_Col = 7347941 
Wasted_Row = 1695293 
Idle = 9395773 

BW Util Bottlenecks: 
RCDc_limit = 10939072 
RCDWRc_limit = 51314 
WTRc_limit = 293874 
RTWc_limit = 313227 
CCDLc_limit = 1356584 
rwq = 0 
CCDLc_limit_alone = 1324512 
WTRc_limit_alone = 282211 
RTWc_limit_alone = 292818 

Commands details: 
total_CMD = 23320563 
n_nop = 20783016 
Read = 1203918 
Write = 0 
L2_Alloc = 0 
L2_WB = 16471 
n_act = 729426 
n_pre = 729410 
n_ref = 0 
n_req = 1210719 
total_req = 1220389 

Dual Bus Interface Util: 
issued_total_row = 1458836 
issued_total_col = 1220389 
Row_Bus_Util =  0.062556 
CoL_Bus_Util = 0.052331 
Either_Row_CoL_Bus_Util = 0.108812 
Issued_on_Two_Bus_Simul_Util = 0.006075 
issued_two_Eff = 0.055833 
queue_avg = 1.996507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20802395 n_act=721388 n_pre=721372 n_ref_event=0 n_req=1203084 n_rd=1196430 n_rd_L2_A=0 n_write=0 n_wr_bk=16187 bw_util=0.208
n_activity=14994389 dram_eff=0.3235
bk0: 78060a 19815698i bk1: 77295a 19879176i bk2: 78620a 19760100i bk3: 77647a 19840506i bk4: 75181a 19985733i bk5: 74828a 20044986i bk6: 73459a 20109537i bk7: 72034a 20217590i bk8: 74761a 20004319i bk9: 74392a 20083857i bk10: 75935a 19954926i bk11: 75808a 19977041i bk12: 71496a 20228852i bk13: 71154a 20278607i bk14: 73300a 20138142i bk15: 72460a 20204982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400386
Row_Buffer_Locality_read = 0.402250
Row_Buffer_Locality_write = 0.065224
Bank_Level_Parallism = 3.890434
Bank_Level_Parallism_Col = 1.830094
Bank_Level_Parallism_Ready = 1.068703
write_to_read_ratio_blp_rw_average = 0.021421
GrpLevelPara = 1.633386 

BW Util details:
bwutil = 0.207991 
total_CMD = 23320563 
util_bw = 4850468 
Wasted_Col = 7296892 
Wasted_Row = 1705742 
Idle = 9467461 

BW Util Bottlenecks: 
RCDc_limit = 10830975 
RCDWRc_limit = 50455 
WTRc_limit = 293046 
RTWc_limit = 293233 
CCDLc_limit = 1346302 
rwq = 0 
CCDLc_limit_alone = 1315712 
WTRc_limit_alone = 280908 
RTWc_limit_alone = 274781 

Commands details: 
total_CMD = 23320563 
n_nop = 20802395 
Read = 1196430 
Write = 0 
L2_Alloc = 0 
L2_WB = 16187 
n_act = 721388 
n_pre = 721372 
n_ref = 0 
n_req = 1203084 
total_req = 1212617 

Dual Bus Interface Util: 
issued_total_row = 1442760 
issued_total_col = 1212617 
Row_Bus_Util =  0.061866 
CoL_Bus_Util = 0.051998 
Either_Row_CoL_Bus_Util = 0.107981 
Issued_on_Two_Bus_Simul_Util = 0.005884 
issued_two_Eff = 0.054488 
queue_avg = 1.933940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93394
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20798876 n_act=723252 n_pre=723236 n_ref_event=0 n_req=1204384 n_rd=1197658 n_rd_L2_A=0 n_write=0 n_wr_bk=16280 bw_util=0.2082
n_activity=15059359 dram_eff=0.3224
bk0: 77009a 19836959i bk1: 77649a 19816210i bk2: 79039a 19748476i bk3: 79023a 19720953i bk4: 75294a 19956092i bk5: 74514a 20028487i bk6: 72457a 20160091i bk7: 72910a 20139703i bk8: 74117a 20045299i bk9: 74458a 20053173i bk10: 75945a 19951911i bk11: 75314a 19994198i bk12: 71112a 20266434i bk13: 71367a 20253268i bk14: 74312a 20054160i bk15: 73138a 20122914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399486
Row_Buffer_Locality_read = 0.401284
Row_Buffer_Locality_write = 0.079245
Bank_Level_Parallism = 3.915060
Bank_Level_Parallism_Col = 1.835259
Bank_Level_Parallism_Ready = 1.068454
write_to_read_ratio_blp_rw_average = 0.022562
GrpLevelPara = 1.635948 

BW Util details:
bwutil = 0.208218 
total_CMD = 23320563 
util_bw = 4855752 
Wasted_Col = 7300895 
Wasted_Row = 1707771 
Idle = 9456145 

BW Util Bottlenecks: 
RCDc_limit = 10849778 
RCDWRc_limit = 50123 
WTRc_limit = 299041 
RTWc_limit = 313668 
CCDLc_limit = 1345808 
rwq = 0 
CCDLc_limit_alone = 1313346 
WTRc_limit_alone = 287364 
RTWc_limit_alone = 292883 

Commands details: 
total_CMD = 23320563 
n_nop = 20798876 
Read = 1197658 
Write = 0 
L2_Alloc = 0 
L2_WB = 16280 
n_act = 723252 
n_pre = 723236 
n_ref = 0 
n_req = 1204384 
total_req = 1213938 

Dual Bus Interface Util: 
issued_total_row = 1446488 
issued_total_col = 1213938 
Row_Bus_Util =  0.062026 
CoL_Bus_Util = 0.052054 
Either_Row_CoL_Bus_Util = 0.108131 
Issued_on_Two_Bus_Simul_Util = 0.005949 
issued_two_Eff = 0.055018 
queue_avg = 1.955317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95532
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20795936 n_act=723851 n_pre=723835 n_ref_event=0 n_req=1205286 n_rd=1198511 n_rd_L2_A=0 n_write=0 n_wr_bk=16274 bw_util=0.2084
n_activity=15087559 dram_eff=0.3221
bk0: 77980a 19799443i bk1: 76542a 19909087i bk2: 79450a 19695755i bk3: 78879a 19761502i bk4: 75289a 19965527i bk5: 74789a 20042818i bk6: 73425a 20105273i bk7: 72245a 20213958i bk8: 75045a 20018579i bk9: 73521a 20112043i bk10: 75303a 20002460i bk11: 74875a 20028676i bk12: 72319a 20185019i bk13: 71387a 20279945i bk14: 74386a 20056239i bk15: 73076a 20168257i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.399438
Row_Buffer_Locality_read = 0.401277
Row_Buffer_Locality_write = 0.074096
Bank_Level_Parallism = 3.885584
Bank_Level_Parallism_Col = 1.830550
Bank_Level_Parallism_Ready = 1.068369
write_to_read_ratio_blp_rw_average = 0.022030
GrpLevelPara = 1.632410 

BW Util details:
bwutil = 0.208363 
total_CMD = 23320563 
util_bw = 4859140 
Wasted_Col = 7334408 
Wasted_Row = 1723279 
Idle = 9403736 

BW Util Bottlenecks: 
RCDc_limit = 10879097 
RCDWRc_limit = 51067 
WTRc_limit = 294657 
RTWc_limit = 306190 
CCDLc_limit = 1348619 
rwq = 0 
CCDLc_limit_alone = 1316534 
WTRc_limit_alone = 282751 
RTWc_limit_alone = 286011 

Commands details: 
total_CMD = 23320563 
n_nop = 20795936 
Read = 1198511 
Write = 0 
L2_Alloc = 0 
L2_WB = 16274 
n_act = 723851 
n_pre = 723835 
n_ref = 0 
n_req = 1205286 
total_req = 1214785 

Dual Bus Interface Util: 
issued_total_row = 1447686 
issued_total_col = 1214785 
Row_Bus_Util =  0.062078 
CoL_Bus_Util = 0.052091 
Either_Row_CoL_Bus_Util = 0.108258 
Issued_on_Two_Bus_Simul_Util = 0.005911 
issued_two_Eff = 0.054600 
queue_avg = 1.941761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94176
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=23320563 n_nop=20816392 n_act=717150 n_pre=717134 n_ref_event=0 n_req=1196450 n_rd=1189683 n_rd_L2_A=0 n_write=0 n_wr_bk=16399 bw_util=0.2069
n_activity=14885170 dram_eff=0.3241
bk0: 77099a 19878617i bk1: 77827a 19819699i bk2: 77960a 19830382i bk3: 77855a 19821806i bk4: 73568a 20084747i bk5: 74353a 20056475i bk6: 71505a 20232431i bk7: 72423a 20176042i bk8: 73480a 20101951i bk9: 74647a 20050138i bk10: 74468a 20046451i bk11: 75104a 20013390i bk12: 70986a 20291715i bk13: 71810a 20242166i bk14: 73768a 20102450i bk15: 72830a 20173256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.400603
Row_Buffer_Locality_read = 0.402483
Row_Buffer_Locality_write = 0.070194
Bank_Level_Parallism = 3.887963
Bank_Level_Parallism_Col = 1.832836
Bank_Level_Parallism_Ready = 1.068798
write_to_read_ratio_blp_rw_average = 0.022102
GrpLevelPara = 1.633791 

BW Util details:
bwutil = 0.206870 
total_CMD = 23320563 
util_bw = 4824328 
Wasted_Col = 7247612 
Wasted_Row = 1683435 
Idle = 9565188 

BW Util Bottlenecks: 
RCDc_limit = 10758122 
RCDWRc_limit = 50932 
WTRc_limit = 296075 
RTWc_limit = 302412 
CCDLc_limit = 1341748 
rwq = 0 
CCDLc_limit_alone = 1309853 
WTRc_limit_alone = 283918 
RTWc_limit_alone = 282674 

Commands details: 
total_CMD = 23320563 
n_nop = 20816392 
Read = 1189683 
Write = 0 
L2_Alloc = 0 
L2_WB = 16399 
n_act = 717150 
n_pre = 717134 
n_ref = 0 
n_req = 1196450 
total_req = 1206082 

Dual Bus Interface Util: 
issued_total_row = 1434284 
issued_total_col = 1206082 
Row_Bus_Util =  0.061503 
CoL_Bus_Util = 0.051718 
Either_Row_CoL_Bus_Util = 0.107380 
Issued_on_Two_Bus_Simul_Util = 0.005840 
issued_two_Eff = 0.054387 
queue_avg = 1.921349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3081416, Miss = 598160, Miss_rate = 0.194, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[1]: Access = 3096343, Miss = 597476, Miss_rate = 0.193, Pending_hits = 974, Reservation_fails = 0
L2_cache_bank[2]: Access = 3194689, Miss = 603841, Miss_rate = 0.189, Pending_hits = 983, Reservation_fails = 0
L2_cache_bank[3]: Access = 3097911, Miss = 601349, Miss_rate = 0.194, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[4]: Access = 3201464, Miss = 599835, Miss_rate = 0.187, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[5]: Access = 3286773, Miss = 598789, Miss_rate = 0.182, Pending_hits = 940, Reservation_fails = 0
L2_cache_bank[6]: Access = 3137907, Miss = 597082, Miss_rate = 0.190, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[7]: Access = 3099134, Miss = 597718, Miss_rate = 0.193, Pending_hits = 912, Reservation_fails = 0
L2_cache_bank[8]: Access = 3179073, Miss = 601505, Miss_rate = 0.189, Pending_hits = 974, Reservation_fails = 0
L2_cache_bank[9]: Access = 3043693, Miss = 597313, Miss_rate = 0.196, Pending_hits = 973, Reservation_fails = 0
L2_cache_bank[10]: Access = 3131474, Miss = 594439, Miss_rate = 0.190, Pending_hits = 953, Reservation_fails = 0
L2_cache_bank[11]: Access = 3153572, Miss = 595303, Miss_rate = 0.189, Pending_hits = 966, Reservation_fails = 0
L2_cache_bank[12]: Access = 3296618, Miss = 597341, Miss_rate = 0.181, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[13]: Access = 3110182, Miss = 600752, Miss_rate = 0.193, Pending_hits = 957, Reservation_fails = 0
L2_cache_bank[14]: Access = 3170600, Miss = 601427, Miss_rate = 0.190, Pending_hits = 1000, Reservation_fails = 0
L2_cache_bank[15]: Access = 3232016, Miss = 602507, Miss_rate = 0.186, Pending_hits = 917, Reservation_fails = 0
L2_cache_bank[16]: Access = 3183854, Miss = 600821, Miss_rate = 0.189, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[17]: Access = 3169116, Miss = 595625, Miss_rate = 0.188, Pending_hits = 950, Reservation_fails = 0
L2_cache_bank[18]: Access = 3396018, Miss = 599288, Miss_rate = 0.176, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[19]: Access = 3178374, Miss = 598379, Miss_rate = 0.188, Pending_hits = 967, Reservation_fails = 0
L2_cache_bank[20]: Access = 3172803, Miss = 603200, Miss_rate = 0.190, Pending_hits = 909, Reservation_fails = 0
L2_cache_bank[21]: Access = 3007741, Miss = 595320, Miss_rate = 0.198, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[22]: Access = 3054710, Miss = 592841, Miss_rate = 0.194, Pending_hits = 884, Reservation_fails = 0
L2_cache_bank[23]: Access = 3147236, Miss = 596858, Miss_rate = 0.190, Pending_hits = 1091, Reservation_fails = 0
L2_total_cache_accesses = 75822717
L2_total_cache_misses = 14367169
L2_total_cache_miss_rate = 0.1895
L2_total_cache_pending_hits = 23439
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60809500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23437
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5285449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9081568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 23437
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 622609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 75199954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 622763
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.281
L2_cache_fill_port_util = 0.066

icnt_total_pkts_mem_to_simt=75822717
icnt_total_pkts_simt_to_mem=75822717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 75822717
Req_Network_cycles = 9093725
Req_Network_injected_packets_per_cycle =       8.3379 
Req_Network_conflicts_per_cycle =       6.4220
Req_Network_conflicts_per_cycle_util =       9.2315
Req_Bank_Level_Parallism =      11.9856
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      30.8555
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3474

Reply_Network_injected_packets_num = 75822717
Reply_Network_cycles = 9093725
Reply_Network_injected_packets_per_cycle =        8.3379
Reply_Network_conflicts_per_cycle =        4.9452
Reply_Network_conflicts_per_cycle_util =       7.1053
Reply_Bank_Level_Parallism =      11.9799
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.9718
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2779
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 17 hrs, 18 min, 24 sec (62304 sec)
gpgpu_simulation_rate = 25116 (inst/sec)
gpgpu_simulation_rate = 145 (cycle/sec)
gpgpu_silicon_slowdown = 9413793x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_warp] = 62264174.978000 ms.
Verifying...
	runtime [serial] = 293.043000 ms.
Correct
GPGPU-Sim: *** exit detected ***
