INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamu7/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamu7/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamu7/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamu7/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamu7/Desktop/tp_2/tp_2.srcs/sim_1/new/UART_INTF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_INTF_tb
