<profile>

<section name = "Vivado HLS Report for 'sensor'" level="0">
<item name = "Date">Mon Jul 23 10:56:11 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">sensor</item>
<item name = "Solution">sensor</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00, 3.50, 0.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 9, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 38</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 662, 812</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 77</column>
<column name="Register">-, -, 74, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sensor_CTRL_s_axi_U">sensor_CTRL_s_axi, 0, 0, 150, 232</column>
<column name="sensor_MASTER_BUS_m_axi_U">sensor_MASTER_BUS_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="iicData2_sum_fu_99_p2">+, 0, 0, 38, 31, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MASTER_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="MASTER_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_sig_ioackin_MASTER_BUS_ARREADY">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="MASTER_BUS_addr_read_reg_126">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_reg_ioackin_MASTER_BUS_ARREADY">1, 0, 1, 0</column>
<column name="iicData2_sum_reg_115">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sensor, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sensor, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sensor, return value</column>
<column name="m_axi_MASTER_BUS_AWVALID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWREADY">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWADDR">out, 32, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWLEN">out, 8, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWSIZE">out, 3, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWBURST">out, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWLOCK">out, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWCACHE">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWPROT">out, 3, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWQOS">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWREGION">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_AWUSER">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WVALID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WREADY">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WDATA">out, 32, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WSTRB">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WLAST">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_WUSER">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARVALID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARREADY">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARADDR">out, 32, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARID">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARLEN">out, 8, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARSIZE">out, 3, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARBURST">out, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARLOCK">out, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARCACHE">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARPROT">out, 3, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARQOS">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARREGION">out, 4, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_ARUSER">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RVALID">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RREADY">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RDATA">in, 32, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RLAST">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RID">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RUSER">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_RRESP">in, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_BVALID">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_BREADY">out, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_BRESP">in, 2, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_BID">in, 1, m_axi, MASTER_BUS, pointer</column>
<column name="m_axi_MASTER_BUS_BUSER">in, 1, m_axi, MASTER_BUS, pointer</column>
</table>
</item>
</section>
</profile>
