vendor_name = ModelSim
source_file = 1, H:/Year_3/DSD/Task7Test/FloorTest/FloorTest.bdf
source_file = 1, H:/Year_3/DSD/Task7Test/FloorTest/ip/floor.v
source_file = 1, hw_dev_tutorial.sdc
source_file = 1, H:/Year_3/DSD/Task7Test/FloorTest/FloorTest.sdc
source_file = 1, H:/Year_3/DSD/Task7Test/FloorTest/db/FloorTest.cbx.xml
design_name = FloorTest
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, FloorTest, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, FloorTest, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, FloorTest, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, FloorTest, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, FloorTest, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, FloorTest, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, FloorTest, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, FloorTest, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, FloorTest, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, FloorTest, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, FloorTest, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, FloorTest, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, FloorTest, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, FloorTest, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, FloorTest, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, FloorTest, 1
instance = comp, \oDRAM_CAS_N~output , oDRAM_CAS_N~output, FloorTest, 1
instance = comp, \oDRAM_CKE~output , oDRAM_CKE~output, FloorTest, 1
instance = comp, \oDRAM_CS_N~output , oDRAM_CS_N~output, FloorTest, 1
instance = comp, \oDRAM_RAS_N~output , oDRAM_RAS_N~output, FloorTest, 1
instance = comp, \oDRAM_WE_N~output , oDRAM_WE_N~output, FloorTest, 1
instance = comp, \oDRAM_CLK~output , oDRAM_CLK~output, FloorTest, 1
instance = comp, \oDRAM_A[11]~output , oDRAM_A[11]~output, FloorTest, 1
instance = comp, \oDRAM_A[10]~output , oDRAM_A[10]~output, FloorTest, 1
instance = comp, \oDRAM_A[9]~output , oDRAM_A[9]~output, FloorTest, 1
instance = comp, \oDRAM_A[8]~output , oDRAM_A[8]~output, FloorTest, 1
instance = comp, \oDRAM_A[7]~output , oDRAM_A[7]~output, FloorTest, 1
instance = comp, \oDRAM_A[6]~output , oDRAM_A[6]~output, FloorTest, 1
instance = comp, \oDRAM_A[5]~output , oDRAM_A[5]~output, FloorTest, 1
instance = comp, \oDRAM_A[4]~output , oDRAM_A[4]~output, FloorTest, 1
instance = comp, \oDRAM_A[3]~output , oDRAM_A[3]~output, FloorTest, 1
instance = comp, \oDRAM_A[2]~output , oDRAM_A[2]~output, FloorTest, 1
instance = comp, \oDRAM_A[1]~output , oDRAM_A[1]~output, FloorTest, 1
instance = comp, \oDRAM_A[0]~output , oDRAM_A[0]~output, FloorTest, 1
instance = comp, \oDRAM_BA[1]~output , oDRAM_BA[1]~output, FloorTest, 1
instance = comp, \oDRAM_BA[0]~output , oDRAM_BA[0]~output, FloorTest, 1
instance = comp, \oDRAM_DQM[1]~output , oDRAM_DQM[1]~output, FloorTest, 1
instance = comp, \oDRAM_DQM[0]~output , oDRAM_DQM[0]~output, FloorTest, 1
instance = comp, \oLEDG[7]~output , oLEDG[7]~output, FloorTest, 1
instance = comp, \oLEDG[6]~output , oLEDG[6]~output, FloorTest, 1
instance = comp, \oLEDG[5]~output , oLEDG[5]~output, FloorTest, 1
instance = comp, \oLEDG[4]~output , oLEDG[4]~output, FloorTest, 1
instance = comp, \oLEDG[3]~output , oLEDG[3]~output, FloorTest, 1
instance = comp, \oLEDG[2]~output , oLEDG[2]~output, FloorTest, 1
instance = comp, \oLEDG[1]~output , oLEDG[1]~output, FloorTest, 1
instance = comp, \oLEDG[0]~output , oLEDG[0]~output, FloorTest, 1
instance = comp, \iCLK_50~input , iCLK_50~input, FloorTest, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, FloorTest, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, FloorTest, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, FloorTest, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, FloorTest, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, FloorTest, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, FloorTest, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, FloorTest, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, FloorTest, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, FloorTest, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, FloorTest, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, FloorTest, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, FloorTest, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, FloorTest, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, FloorTest, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, FloorTest, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, FloorTest, 1
