

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3'
================================================================
* Date:           Fri Apr 19 10:54:45 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153606|   153606|  1.536 ms|  1.536 ms|  153606|  153606|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3  |   153604|   153604|         6|          1|          1|  153600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    317|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      5|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     238|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     238|    458|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_29_1_1_U158  |mul_16s_16s_29_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_29ns_29_4_1_U159  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_29ns_29_4_1_U160  |mac_muladd_16s_16s_29ns_29_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_244_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln12_fu_262_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln13_1_fu_464_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln13_fu_308_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_458_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln17_3_fu_447_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln17_fu_427_p2       |         +|   0|  0|  17|          12|          12|
    |add_ln19_2_fu_375_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln19_3_fu_401_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln19_4_fu_441_p2     |         +|   0|  0|  18|          18|          18|
    |add_ln19_fu_365_p2       |         +|   0|  0|  17|          12|          12|
    |outBuffer1x1_d0          |         +|   0|  0|  23|          16|          16|
    |and_ln12_fu_294_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_238_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln13_fu_268_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln14_fu_288_p2      |      icmp|   0|  0|  14|           7|           7|
    |or_ln13_fu_314_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln12_1_fu_300_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln12_fu_274_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln13_1_fu_328_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_2_fu_470_p3  |    select|   0|  0|  13|           1|           1|
    |select_ln13_fu_320_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln12_fu_282_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 317|         197|         163|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |co_fu_98                 |   9|          2|    6|         12|
    |h_fu_90                  |   9|          2|    6|         12|
    |indvar_flatten66_fu_94   |   9|          2|   13|         26|
    |indvar_flatten79_fu_102  |   9|          2|   18|         36|
    |w_fu_86                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   53|        106|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln19_4_reg_657                 |  18|   0|   18|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |co_fu_98                           |   6|   0|    6|          0|
    |h_fu_90                            |   6|   0|    6|          0|
    |indvar_flatten66_fu_94             |  13|   0|   13|          0|
    |indvar_flatten79_fu_102            |  18|   0|   18|          0|
    |w_fu_86                            |   7|   0|    7|          0|
    |zext_ln12_reg_645                  |   6|   0|   64|         58|
    |zext_ln17_1_reg_662                |  12|   0|   64|         52|
    |zext_ln17_1_reg_662_pp0_iter2_reg  |  12|   0|   64|         52|
    |add_ln19_4_reg_657                 |  64|  32|   18|          0|
    |zext_ln12_reg_645                  |  64|  32|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 238|  64|  354|        220|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  main_func_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_13_2_VITIS_LOOP_14_3|  return value|
|bias_buf1x1_address0      |  out|    6|   ap_memory|                                                         bias_buf1x1|         array|
|bias_buf1x1_ce0           |  out|    1|   ap_memory|                                                         bias_buf1x1|         array|
|bias_buf1x1_q0            |   in|   16|   ap_memory|                                                         bias_buf1x1|         array|
|weight_buf1x1_0_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_0_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_0|         array|
|weight_buf1x1_1_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_1_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_1|         array|
|weight_buf1x1_2_address0  |  out|    6|   ap_memory|                                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_ce0       |  out|    1|   ap_memory|                                                     weight_buf1x1_2|         array|
|weight_buf1x1_2_q0        |   in|   16|   ap_memory|                                                     weight_buf1x1_2|         array|
|outBuffer3x3_0_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_0_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_0_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_0|         array|
|outBuffer3x3_1_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_1_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_1_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_1|         array|
|outBuffer3x3_2_address0   |  out|   12|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer3x3_2_ce0        |  out|    1|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer3x3_2_q0         |   in|   16|   ap_memory|                                                      outBuffer3x3_2|         array|
|outBuffer1x1_address0     |  out|   18|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_ce0          |  out|    1|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_we0          |  out|    1|   ap_memory|                                                        outBuffer1x1|         array|
|outBuffer1x1_d0           |  out|   16|   ap_memory|                                                        outBuffer1x1|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

