

================================================================
== Vitis HLS Report for 'get_acceptanceCorners'
================================================================
* Date:           Sat Jun 27 14:14:42 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.059 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_acceptanceCorners_minMaxFinding  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 20 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wp_parameters_addr_9 = getelementptr i32 %wp_parameters, i64 0, i64 108"   --->   Operation 22 'getelementptr' 'wp_parameters_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr_9"   --->   Operation 23 'load' 'wp_parameters_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 84" [patchMaker.cpp:232]   --->   Operation 24 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%wp_parameters_addr_6 = getelementptr i32 %wp_parameters, i64 0, i64 78" [patchMaker.cpp:233]   --->   Operation 25 'getelementptr' 'wp_parameters_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "%store_ln232 = store i32 1, i7 %wp_parameters_addr" [patchMaker.cpp:232]   --->   Operation 26 'store' 'store_ln232' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 27 [1/1] (0.60ns)   --->   "%store_ln233 = store i32 1, i7 %wp_parameters_addr_6" [patchMaker.cpp:233]   --->   Operation 27 'store' 'store_ln233' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 28 [1/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr_9"   --->   Operation 28 'load' 'wp_parameters_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%wp_parameters_addr_7 = getelementptr i32 %wp_parameters, i64 0, i64 72" [patchMaker.cpp:234]   --->   Operation 29 'getelementptr' 'wp_parameters_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%wp_parameters_addr_8 = getelementptr i32 %wp_parameters, i64 0, i64 90" [patchMaker.cpp:235]   --->   Operation 30 'getelementptr' 'wp_parameters_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%wp_parameters_addr_10 = getelementptr i32 %wp_parameters, i64 0, i64 4" [patchMaker.cpp:265]   --->   Operation 31 'getelementptr' 'wp_parameters_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%wp_parameters_addr_11 = getelementptr i32 %wp_parameters, i64 0, i64 48" [patchMaker.cpp:265]   --->   Operation 32 'getelementptr' 'wp_parameters_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%wp_parameters_addr_12 = getelementptr i32 %wp_parameters, i64 0, i64 49" [patchMaker.cpp:266]   --->   Operation 33 'getelementptr' 'wp_parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%wp_parameters_addr_13 = getelementptr i32 %wp_parameters, i64 0, i64 5" [patchMaker.cpp:267]   --->   Operation 34 'getelementptr' 'wp_parameters_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%wp_parameters_addr_14 = getelementptr i32 %wp_parameters, i64 0, i64 54" [patchMaker.cpp:267]   --->   Operation 35 'getelementptr' 'wp_parameters_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%wp_parameters_addr_15 = getelementptr i32 %wp_parameters, i64 0, i64 55" [patchMaker.cpp:268]   --->   Operation 36 'getelementptr' 'wp_parameters_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%wp_parameters_addr_16 = getelementptr i32 %wp_parameters, i64 0, i64 60" [patchMaker.cpp:269]   --->   Operation 37 'getelementptr' 'wp_parameters_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%wp_parameters_addr_17 = getelementptr i32 %wp_parameters, i64 0, i64 61" [patchMaker.cpp:270]   --->   Operation 38 'getelementptr' 'wp_parameters_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%wp_parameters_addr_18 = getelementptr i32 %wp_parameters, i64 0, i64 66" [patchMaker.cpp:271]   --->   Operation 39 'getelementptr' 'wp_parameters_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%wp_parameters_addr_19 = getelementptr i32 %wp_parameters, i64 0, i64 67" [patchMaker.cpp:272]   --->   Operation 40 'getelementptr' 'wp_parameters_addr_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%wp_parameters_addr_20 = getelementptr i32 %wp_parameters, i64 0, i64 18"   --->   Operation 41 'getelementptr' 'wp_parameters_addr_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%wp_parameters_addr_25 = getelementptr i32 %wp_parameters, i64 0, i64 19"   --->   Operation 42 'getelementptr' 'wp_parameters_addr_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%wp_parameters_addr_26 = getelementptr i32 %wp_parameters, i64 0, i64 20"   --->   Operation 43 'getelementptr' 'wp_parameters_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%wp_parameters_addr_27 = getelementptr i32 %wp_parameters, i64 0, i64 21"   --->   Operation 44 'getelementptr' 'wp_parameters_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.60ns)   --->   "%store_ln234 = store i32 1, i7 %wp_parameters_addr_7" [patchMaker.cpp:234]   --->   Operation 45 'store' 'store_ln234' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 46 [1/1] (0.60ns)   --->   "%store_ln235 = store i32 0, i7 %wp_parameters_addr_8" [patchMaker.cpp:235]   --->   Operation 46 'store' 'store_ln235' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln244 = br void" [patchMaker.cpp:244]   --->   Operation 47 'br' 'br_ln244' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i32 0, void %.lr.ph, i32 %add_ln244, void %.split" [patchMaker.cpp:244]   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%d_corner_max_V = phi i32 0, void %.lr.ph, i32 %d_corner_max_V_2, void %.split"   --->   Operation 49 'phi' 'd_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c_corner_max_V = phi i32 0, void %.lr.ph, i32 %c_corner_max_V_1, void %.split"   --->   Operation 50 'phi' 'c_corner_max_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%b_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %b_corner_min_V_2, void %.split"   --->   Operation 51 'phi' 'b_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%a_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %a_corner_min_V_1, void %.split"   --->   Operation 52 'phi' 'a_corner_min_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.88ns)   --->   "%add_ln244 = add i32 %i, i32 1" [patchMaker.cpp:244]   --->   Operation 53 'add' 'add_ln244' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln244 = icmp_eq  i32 %i, i32 %wp_parameters_load" [patchMaker.cpp:244]   --->   Operation 55 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:244]   --->   Operation 56 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i32 %i"   --->   Operation 57 'trunc' 'trunc_ln878' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln878, i3 0"   --->   Operation 58 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln878_1 = trunc i32 %i"   --->   Operation 59 'trunc' 'trunc_ln878_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_85_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln878_1, i1 0"   --->   Operation 60 'bitconcatenate' 'tmp_85_cast' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.70ns)   --->   "%sub_ln878 = sub i7 %tmp_cast, i7 %tmp_85_cast"   --->   Operation 61 'sub' 'sub_ln878' <Predicate = (!icmp_ln244)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i7 %sub_ln878"   --->   Operation 62 'zext' 'zext_ln878' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%wp_parameters_addr_21 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln878"   --->   Operation 63 'getelementptr' 'wp_parameters_addr_21' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln878 = or i7 %sub_ln878, i7 1"   --->   Operation 64 'or' 'or_ln878' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln878_1 = zext i7 %or_ln878"   --->   Operation 65 'zext' 'zext_ln878_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%wp_parameters_addr_22 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln878_1"   --->   Operation 66 'getelementptr' 'wp_parameters_addr_22' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.60ns)   --->   "%wp_parameters_load_4 = load i7 %wp_parameters_addr_21"   --->   Operation 67 'load' 'wp_parameters_load_4' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 68 [2/2] (0.60ns)   --->   "%b_corner_min_V_1 = load i7 %wp_parameters_addr_22"   --->   Operation 68 'load' 'b_corner_min_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 5 <SV = 4> <Delay = 1.68>
ST_5 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln886 = add i7 %sub_ln878, i7 2"   --->   Operation 69 'add' 'add_ln886' <Predicate = (!icmp_ln244)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i7 %add_ln886"   --->   Operation 70 'zext' 'zext_ln886' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%wp_parameters_addr_23 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln886"   --->   Operation 71 'getelementptr' 'wp_parameters_addr_23' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln886_1 = add i7 %sub_ln878, i7 3"   --->   Operation 72 'add' 'add_ln886_1' <Predicate = (!icmp_ln244)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i7 %add_ln886_1"   --->   Operation 73 'zext' 'zext_ln886_1' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%wp_parameters_addr_24 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln886_1"   --->   Operation 74 'getelementptr' 'wp_parameters_addr_24' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.60ns)   --->   "%wp_parameters_load_4 = load i7 %wp_parameters_addr_21"   --->   Operation 75 'load' 'wp_parameters_load_4' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %wp_parameters_load_4, i32 %a_corner_min_V"   --->   Operation 76 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln244)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.22ns)   --->   "%a_corner_min_V_1 = select i1 %icmp_ln878, i32 %wp_parameters_load_4, i32 %a_corner_min_V" [patchMaker.cpp:246]   --->   Operation 77 'select' 'a_corner_min_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/2] (0.60ns)   --->   "%b_corner_min_V_1 = load i7 %wp_parameters_addr_22"   --->   Operation 78 'load' 'b_corner_min_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln878_9 = icmp_slt  i32 %b_corner_min_V_1, i32 %b_corner_min_V"   --->   Operation 79 'icmp' 'icmp_ln878_9' <Predicate = (!icmp_ln244)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.22ns)   --->   "%b_corner_min_V_2 = select i1 %icmp_ln878_9, i32 %b_corner_min_V_1, i32 %b_corner_min_V" [patchMaker.cpp:250]   --->   Operation 80 'select' 'b_corner_min_V_2' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [2/2] (0.60ns)   --->   "%wp_parameters_load_6 = load i7 %wp_parameters_addr_23"   --->   Operation 81 'load' 'wp_parameters_load_6' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 82 [2/2] (0.60ns)   --->   "%d_corner_max_V_1 = load i7 %wp_parameters_addr_24"   --->   Operation 82 'load' 'd_corner_max_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 6 <SV = 5> <Delay = 1.68>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln237 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [patchMaker.cpp:237]   --->   Operation 83 'specloopname' 'specloopname_ln237' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (0.60ns)   --->   "%wp_parameters_load_6 = load i7 %wp_parameters_addr_23"   --->   Operation 84 'load' 'wp_parameters_load_6' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %wp_parameters_load_6, i32 %c_corner_max_V"   --->   Operation 85 'icmp' 'icmp_ln886' <Predicate = (!icmp_ln244)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.22ns)   --->   "%c_corner_max_V_1 = select i1 %icmp_ln886, i32 %wp_parameters_load_6, i32 %c_corner_max_V" [patchMaker.cpp:254]   --->   Operation 86 'select' 'c_corner_max_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/2] (0.60ns)   --->   "%d_corner_max_V_1 = load i7 %wp_parameters_addr_24"   --->   Operation 87 'load' 'd_corner_max_V_1' <Predicate = (!icmp_ln244)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln886_7 = icmp_sgt  i32 %d_corner_max_V_1, i32 %d_corner_max_V"   --->   Operation 88 'icmp' 'icmp_ln886_7' <Predicate = (!icmp_ln244)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.22ns)   --->   "%d_corner_max_V_2 = select i1 %icmp_ln886_7, i32 %d_corner_max_V_1, i32 %d_corner_max_V" [patchMaker.cpp:258]   --->   Operation 89 'select' 'd_corner_max_V_2' <Predicate = (!icmp_ln244)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln244)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.60>
ST_7 : Operation 91 [2/2] (0.60ns)   --->   "%wp_parameters_load_1 = load i7 %wp_parameters_addr_10" [patchMaker.cpp:265]   --->   Operation 91 'load' 'wp_parameters_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 92 [2/2] (0.60ns)   --->   "%wp_parameters_load_2 = load i7 %wp_parameters_addr_13" [patchMaker.cpp:267]   --->   Operation 92 'load' 'wp_parameters_load_2' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 8 <SV = 5> <Delay = 0.60>
ST_8 : Operation 93 [1/2] (0.60ns)   --->   "%wp_parameters_load_1 = load i7 %wp_parameters_addr_10" [patchMaker.cpp:265]   --->   Operation 93 'load' 'wp_parameters_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 94 [1/1] (0.60ns)   --->   "%store_ln266 = store i32 %a_corner_min_V, i7 %wp_parameters_addr_12" [patchMaker.cpp:266]   --->   Operation 94 'store' 'store_ln266' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 95 [1/2] (0.60ns)   --->   "%wp_parameters_load_2 = load i7 %wp_parameters_addr_13" [patchMaker.cpp:267]   --->   Operation 95 'load' 'wp_parameters_load_2' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 96 [2/2] (0.60ns)   --->   "%wp_parameters_load_3 = load i7 %wp_parameters_addr_20"   --->   Operation 96 'load' 'wp_parameters_load_3' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 9 <SV = 6> <Delay = 1.45>
ST_9 : Operation 97 [1/1] (0.60ns)   --->   "%store_ln268 = store i32 %b_corner_min_V, i7 %wp_parameters_addr_15" [patchMaker.cpp:268]   --->   Operation 97 'store' 'store_ln268' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_9 : Operation 98 [1/1] (0.60ns)   --->   "%store_ln270 = store i32 %c_corner_max_V, i7 %wp_parameters_addr_17" [patchMaker.cpp:270]   --->   Operation 98 'store' 'store_ln270' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_9 : Operation 99 [1/2] (0.60ns)   --->   "%wp_parameters_load_3 = load i7 %wp_parameters_addr_20"   --->   Operation 99 'load' 'wp_parameters_load_3' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_9 : Operation 100 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i32 %a_corner_min_V, i32 %wp_parameters_load_3"   --->   Operation 100 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 0.60>
ST_10 : Operation 101 [1/1] (0.60ns)   --->   "%store_ln265 = store i32 %wp_parameters_load_1, i7 %wp_parameters_addr_11" [patchMaker.cpp:265]   --->   Operation 101 'store' 'store_ln265' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_10 : Operation 102 [1/1] (0.60ns)   --->   "%store_ln272 = store i32 %d_corner_max_V, i7 %wp_parameters_addr_19" [patchMaker.cpp:272]   --->   Operation 102 'store' 'store_ln272' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 11 <SV = 8> <Delay = 0.60>
ST_11 : Operation 103 [1/1] (0.60ns)   --->   "%store_ln267 = store i32 %wp_parameters_load_2, i7 %wp_parameters_addr_14" [patchMaker.cpp:267]   --->   Operation 103 'store' 'store_ln267' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_11 : Operation 104 [1/1] (0.60ns)   --->   "%store_ln269 = store i32 %wp_parameters_load_1, i7 %wp_parameters_addr_16" [patchMaker.cpp:269]   --->   Operation 104 'store' 'store_ln269' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 12 <SV = 9> <Delay = 0.60>
ST_12 : Operation 105 [1/1] (0.60ns)   --->   "%store_ln271 = store i32 %wp_parameters_load_2, i7 %wp_parameters_addr_18" [patchMaker.cpp:271]   --->   Operation 105 'store' 'store_ln271' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln874, void, void %._crit_edge.loopexit._crit_edge" [patchMaker.cpp:275]   --->   Operation 106 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.60ns)   --->   "%store_ln277 = store i32 0, i7 %wp_parameters_addr" [patchMaker.cpp:277]   --->   Operation 107 'store' 'store_ln277' <Predicate = (!icmp_ln874)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 13 <SV = 10> <Delay = 0.60>
ST_13 : Operation 108 [1/1] (0.60ns)   --->   "%store_ln278 = store i32 0, i7 %wp_parameters_addr_6" [patchMaker.cpp:278]   --->   Operation 108 'store' 'store_ln278' <Predicate = (!icmp_ln874)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln279 = br void %._crit_edge.loopexit._crit_edge" [patchMaker.cpp:279]   --->   Operation 109 'br' 'br_ln279' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (0.60ns)   --->   "%wp_parameters_load_8 = load i7 %wp_parameters_addr_25"   --->   Operation 110 'load' 'wp_parameters_load_8' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 14 <SV = 11> <Delay = 2.05>
ST_14 : Operation 111 [1/2] (0.60ns)   --->   "%wp_parameters_load_8 = load i7 %wp_parameters_addr_25"   --->   Operation 111 'load' 'wp_parameters_load_8' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_14 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V, i32 %wp_parameters_load_8"   --->   Operation 112 'icmp' 'icmp_ln874_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln280 = br i1 %icmp_ln874_1, void, void %._crit_edge" [patchMaker.cpp:280]   --->   Operation 113 'br' 'br_ln280' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.60ns)   --->   "%store_ln282 = store i32 0, i7 %wp_parameters_addr" [patchMaker.cpp:282]   --->   Operation 114 'store' 'store_ln282' <Predicate = (!icmp_ln874_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_14 : Operation 115 [1/1] (0.60ns)   --->   "%store_ln283 = store i32 0, i7 %wp_parameters_addr_6" [patchMaker.cpp:283]   --->   Operation 115 'store' 'store_ln283' <Predicate = (!icmp_ln874_1)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln284 = br void %._crit_edge" [patchMaker.cpp:284]   --->   Operation 116 'br' 'br_ln284' <Predicate = (!icmp_ln874_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.60>
ST_15 : Operation 117 [2/2] (0.60ns)   --->   "%wp_parameters_load_9 = load i7 %wp_parameters_addr_26"   --->   Operation 117 'load' 'wp_parameters_load_9' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 16 <SV = 13> <Delay = 2.05>
ST_16 : Operation 118 [1/2] (0.60ns)   --->   "%wp_parameters_load_9 = load i7 %wp_parameters_addr_26"   --->   Operation 118 'load' 'wp_parameters_load_9' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_16 : Operation 119 [1/1] (0.85ns)   --->   "%icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V, i32 %wp_parameters_load_9"   --->   Operation 119 'icmp' 'icmp_ln874_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln874_2, void, void %._crit_edge1" [patchMaker.cpp:285]   --->   Operation 120 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.60ns)   --->   "%store_ln287 = store i32 0, i7 %wp_parameters_addr" [patchMaker.cpp:287]   --->   Operation 121 'store' 'store_ln287' <Predicate = (!icmp_ln874_2)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_16 : Operation 122 [1/1] (0.60ns)   --->   "%store_ln288 = store i32 0, i7 %wp_parameters_addr_7" [patchMaker.cpp:288]   --->   Operation 122 'store' 'store_ln288' <Predicate = (!icmp_ln874_2)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln289 = br void %._crit_edge1" [patchMaker.cpp:289]   --->   Operation 123 'br' 'br_ln289' <Predicate = (!icmp_ln874_2)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 0.60>
ST_17 : Operation 124 [2/2] (0.60ns)   --->   "%wp_parameters_load_10 = load i7 %wp_parameters_addr_27"   --->   Operation 124 'load' 'wp_parameters_load_10' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 18 <SV = 15> <Delay = 2.05>
ST_18 : Operation 125 [1/2] (0.60ns)   --->   "%wp_parameters_load_10 = load i7 %wp_parameters_addr_27"   --->   Operation 125 'load' 'wp_parameters_load_10' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V, i32 %wp_parameters_load_10"   --->   Operation 126 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln874_3, void, void %._crit_edge2" [patchMaker.cpp:290]   --->   Operation 127 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.60ns)   --->   "%store_ln292 = store i32 0, i7 %wp_parameters_addr" [patchMaker.cpp:292]   --->   Operation 128 'store' 'store_ln292' <Predicate = (!icmp_ln874_3)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 129 [1/1] (0.60ns)   --->   "%store_ln293 = store i32 0, i7 %wp_parameters_addr_7" [patchMaker.cpp:293]   --->   Operation 129 'store' 'store_ln293' <Predicate = (!icmp_ln874_3)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln294 = br void %._crit_edge2" [patchMaker.cpp:294]   --->   Operation 130 'br' 'br_ln294' <Predicate = (!icmp_ln874_3)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.85ns)   --->   "%icmp_ln886_8 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V"   --->   Operation 131 'icmp' 'icmp_ln886_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln297 = br i1 %icmp_ln886_8, void %._crit_edge3, void" [patchMaker.cpp:297]   --->   Operation 132 'br' 'br_ln297' <Predicate = true> <Delay = 0.38>

State 19 <SV = 16> <Delay = 0.60>
ST_19 : Operation 133 [1/1] (0.60ns)   --->   "%store_ln299 = store i32 1, i7 %wp_parameters_addr_8" [patchMaker.cpp:299]   --->   Operation 133 'store' 'store_ln299' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_19 : Operation 134 [1/1] (0.60ns)   --->   "%store_ln300 = store i32 %b_corner_min_V, i7 %wp_parameters_addr_17" [patchMaker.cpp:300]   --->   Operation 134 'store' 'store_ln300' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 20 <SV = 17> <Delay = 1.45>
ST_20 : Operation 135 [1/1] (0.60ns)   --->   "%store_ln301 = store i32 %b_corner_min_V, i7 %wp_parameters_addr_12" [patchMaker.cpp:301]   --->   Operation 135 'store' 'store_ln301' <Predicate = (icmp_ln886_8)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_20 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln302 = br void %._crit_edge3" [patchMaker.cpp:302]   --->   Operation 136 'br' 'br_ln302' <Predicate = (icmp_ln886_8)> <Delay = 0.38>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%arrayidx1796519_load_0 = phi i32 %b_corner_min_V, void, i32 %c_corner_max_V, void %._crit_edge2"   --->   Operation 137 'phi' 'arrayidx1796519_load_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln878_10 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V"   --->   Operation 138 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln878_10, void %._crit_edge4, void" [patchMaker.cpp:304]   --->   Operation 139 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.60ns)   --->   "%store_ln306 = store i32 1, i7 %wp_parameters_addr_8" [patchMaker.cpp:306]   --->   Operation 140 'store' 'store_ln306' <Predicate = (icmp_ln878_10)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 21 <SV = 18> <Delay = 0.60>
ST_21 : Operation 141 [1/1] (0.60ns)   --->   "%store_ln307 = store i32 %arrayidx1796519_load_0, i7 %wp_parameters_addr_15" [patchMaker.cpp:307]   --->   Operation 141 'store' 'store_ln307' <Predicate = (icmp_ln878_10)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_21 : Operation 142 [1/1] (0.60ns)   --->   "%store_ln308 = store i32 %arrayidx1796519_load_0, i7 %wp_parameters_addr_19" [patchMaker.cpp:308]   --->   Operation 142 'store' 'store_ln308' <Predicate = (icmp_ln878_10)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln309 = br void %._crit_edge4" [patchMaker.cpp:309]   --->   Operation 143 'br' 'br_ln309' <Predicate = (icmp_ln878_10)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln310 = ret" [patchMaker.cpp:310]   --->   Operation 144 'ret' 'ret_ln310' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr_9') [6]  (0 ns)
	'load' operation ('wp_parameters_load') on array 'wp_parameters' [25]  (0.6 ns)

 <State 2>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:232) [2]  (0 ns)
	'store' operation ('store_ln232', patchMaker.cpp:232) of constant 1 on array 'wp_parameters' [21]  (0.6 ns)

 <State 3>: 0.6ns
The critical path consists of the following:
	'getelementptr' operation ('wp_parameters_addr_7', patchMaker.cpp:234) [4]  (0 ns)
	'store' operation ('store_ln234', patchMaker.cpp:234) of constant 1 on array 'wp_parameters' [23]  (0.6 ns)

 <State 4>: 1.31ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:244) with incoming values : ('add_ln244', patchMaker.cpp:244) [28]  (0 ns)
	'sub' operation ('sub_ln878') [42]  (0.706 ns)
	'getelementptr' operation ('wp_parameters_addr_21') [44]  (0 ns)
	'load' operation ('wp_parameters_load_4') on array 'wp_parameters' [55]  (0.6 ns)

 <State 5>: 1.69ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_4') on array 'wp_parameters' [55]  (0.6 ns)
	'icmp' operation ('icmp_ln878') [56]  (0.859 ns)
	'select' operation ('a_corner_min.V', patchMaker.cpp:246) [57]  (0.227 ns)

 <State 6>: 1.69ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_6') on array 'wp_parameters' [61]  (0.6 ns)
	'icmp' operation ('icmp_ln886') [62]  (0.859 ns)
	'select' operation ('c_corner_max.V', patchMaker.cpp:254) [63]  (0.227 ns)

 <State 7>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_1', patchMaker.cpp:265) on array 'wp_parameters' [69]  (0.6 ns)

 <State 8>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_1', patchMaker.cpp:265) on array 'wp_parameters' [69]  (0.6 ns)

 <State 9>: 1.46ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_3') on array 'wp_parameters' [79]  (0.6 ns)
	'icmp' operation ('icmp_ln874') [80]  (0.859 ns)

 <State 10>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln265', patchMaker.cpp:265) of variable 'wp_parameters_load_1', patchMaker.cpp:265 on array 'wp_parameters' [70]  (0.6 ns)

 <State 11>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln267', patchMaker.cpp:267) of variable 'wp_parameters_load_2', patchMaker.cpp:267 on array 'wp_parameters' [73]  (0.6 ns)

 <State 12>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln277', patchMaker.cpp:277) of constant 0 on array 'wp_parameters' [83]  (0.6 ns)

 <State 13>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_8') on array 'wp_parameters' [87]  (0.6 ns)

 <State 14>: 2.06ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_8') on array 'wp_parameters' [87]  (0.6 ns)
	'icmp' operation ('icmp_ln874_1') [88]  (0.859 ns)
	blocking operation 0.6 ns on control path)

 <State 15>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_9') on array 'wp_parameters' [95]  (0.6 ns)

 <State 16>: 2.06ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_9') on array 'wp_parameters' [95]  (0.6 ns)
	'icmp' operation ('icmp_ln874_2') [96]  (0.859 ns)
	blocking operation 0.6 ns on control path)

 <State 17>: 0.6ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_10') on array 'wp_parameters' [103]  (0.6 ns)

 <State 18>: 2.06ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_10') on array 'wp_parameters' [103]  (0.6 ns)
	'icmp' operation ('icmp_ln874_3') [104]  (0.859 ns)
	blocking operation 0.6 ns on control path)

 <State 19>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln299', patchMaker.cpp:299) of constant 1 on array 'wp_parameters' [114]  (0.6 ns)

 <State 20>: 1.46ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln878_10') [120]  (0.859 ns)
	blocking operation 0.6 ns on control path)

 <State 21>: 0.6ns
The critical path consists of the following:
	'store' operation ('store_ln307', patchMaker.cpp:307) of variable 'b_corner_min.V' on array 'wp_parameters' [124]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
