mads 2.0.6 build 58 (28 Jan 17)
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\t2.asm
     1 					ICL 'macro.inc'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\macro.inc
     1 				.MACRO REG_PUSH 
     2 					pha
     3 					txa
     4 					pha
     5 					tya
     6 					pha
     7 				.ENDM
     8
     9 				.MACRO REG_PULL
    10 					pla
    11 					tay
    12 					pla
    13 					tax
    14 					pla
    15 				.ENDM
    16 					
     2
     3 					org $2000
     4
     5 					.proc main
     6 					
     7 				;	jmp test	
     8 FFFF> 2000-2090> 4C 07 + 	jmp part1
     9
    10 					.endp
    11 					
    12 				;	ICL 'test.asm'
    13 2003				ICL 'part1.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\part1.asm
     1 2003 00			part1_x dta 0
     2 2004 00			part1_y dta 0
     3 2005 00			part1_d dta 0
     4
     5 2006 00			part1_sync: dta 0
     6
     7 2007			part1:
     8 					; set handler for display list interrupt 
     9 2007 A9 6C 8D 00 02 A9 + 	mwa #part1_dli_handler VDSLST
    10
    11 2011 20 98 39			jsr dl_set_mode
    12
    13 					; enable DL interrupt
    14 2014 A9 C0			lda #$c0
    15 2016 8D 0E D4			sta NMIEN
    16
    17
    18 2019			part1_0:
    19 2019 20 D5 39			jsr set_screen_2
    20 201C 20 28 20			jsr part1_dli
    21 					
    22 				;	jsr part1_wait_sync
    23 					
    24 201F 20 C0 39			jsr set_screen_1
    25 2022 20 28 20			jsr part1_dli
    26
    27 				;	jsr part1_wait_sync
    28
    29 2025 4C 19 20			jmp part1_0
    30 				         
    31 2028			part1_dli:
    32 2028				REG_PUSH
Macro: REG_PUSH [Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\macro.inc]
     1 2028 48				pha
     2 2029 8A				txa
     3 202A 48				pha
     4 202B 98				tya
     5 202C 48				pha
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\part1.asm
    33
    34 202D AE 00 70			ldx screen_adr
    35 2030 AC 01 70			ldy screen_adr+1
    36 2033 20 02 70			jsr screen_clear
    37 					
    38 2036 A5 00			lda 0
    39 2038 8D 04 20			sta part1_y
    40
    41 203B			part1_dli_loop:
    42
    43 203B AD 04 20			lda part1_y
    44 203E 6D 05 20			adc part1_d
    45 					; MATH_SIN_MASK
    46 2041 29 FF			and #MATH_SIN_MASK
    47 2043 A8				tay
    48 2044 BE 00 1F			ldx math_sin,y
    49 2047 8A				txa
    50 				;	lsr
    51 				;	lsr
    52 				;	lsr
    53 2048 AA				tax
    54 2049 AC 04 20			ldy part1_y
    55 204C 20 92 00			jsr plot
    56 					
    57 204F 18				clc
    58 2050 49 FF			eor #$FF
    59 				;	adc #1
    60 					
    61 2052 AA				tax
    62 2053 20 92 00			jsr plot
    63
    64 				; zmiana koloru ramki		
    65 				;	stx COLBG
    66 				;	stx WSYNC	;WAIT
    67
    68 2056 C8				iny
    69 2057 8C 04 20			sty part1_y
    70 205A 98				tya
    71 205B C9 C0			cmp #192 ; (0xc0)
    72 205D D0 DC			bne part1_dli_loop
    73
    74 205F AE 05 20			ldx part1_d
    75 2062 E8				inx
    76 2063 8E 05 20			stx part1_d
    77
    78 2066				REG_PULL
Macro: REG_PULL [Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\macro.inc]
     1 2066 68				pla
     2 2067 A8				tay
     3 2068 68				pla
     4 2069 AA				tax
     5 206A 68				pla
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\part1.asm
    79 					
    80 206B 60				rts
    81
    82 					
    83 206C			part1_dli_handler:
    84 206C				REG_PUSH
Macro: REG_PUSH [Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\macro.inc]
     1 206C 48				pha
     2 206D 8A				txa
     3 206E 48				pha
     4 206F 98				tya
     5 2070 48				pha
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\part1.asm
    85
    86 				; zmiana koloru ramki
    87 2071 A0 FE			ldy #$FE;
    88 2073			dli_handler_loop:
    89 2073 8C 0A D4			sty WSYNC	;WAIT
    90 2076 8C 18 D0			sty DLI_PAPER
    91 2079 8C 1A D0			sty DLI_FRAME
    92 207C 88				dey
    93 207D 88				dey
    94 207E D0 F3			bne dli_handler_loop
    95
    96 2080 8D 0A D4			sta WSYNC	;WAIT
    97 2083 A9 0E			lda #14
    98 2085 8D 18 D0			sta DLI_PAPER
    99 2088 8D 1A D0			sta DLI_FRAME
   100
   101 208B				REG_PULL
Macro: REG_PULL [Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\macro.inc]
     1 208B 68				pla
     2 208C A8				tay
     3 208D 68				pla
     4 208E AA				tax
     5 208F 68				pla
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\part1.asm
   102 2090 40				rti
   103 					
   104 					
   105 					
    14 2091				ICL 'screen_mem.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\screen_mem.asm
     1 2091				org $4000
     2 4000			screen_mem_1
     3 4000-701A> 00 00 00 00 + 	:2048 dta $0
     4 4800			screen_mem_1_1
     5 4800 00 00 00 00 00 00 + 	:2048 dta $0
     6 5000			screen_mem_1_2
     7 5000 00 00 00 00 00 00 + 	:2048 dta $0
     8 5800			screen_mem_2
     9 5800 00 00 00 00 00 00 + 	:2048 dta $0
    10 6000			screen_mem_2_1
    11 6000 00 00 00 00 00 00 + 	:2048 dta $0
    12 6800			screen_mem_2_2
    13 6800 00 00 00 00 00 00 + 	:2048 dta $0
    14
    15 7000			screen_adr
    16 7000 00 00			:2 dta $0
    17 					
    18 				; x - lo byte
    19 				; y - hi byte
    20 7002			screen_clear:
    21 7002 8E 0F 70			stx screen_clear_loop_2+1
    22 7005 8C 10 70			sty screen_clear_loop_2+2
    23 7008 A9 00			lda #0
    24 700A A2 18			ldx #24
    25 700C			screen_clear_loop_1
    26 700C A0 00			ldy #0	
    27 700E			screen_clear_loop_2	
    28 700E 99 00 00			sta $0000,y
    29 7011 C8				iny
    30 7012 D0 FA			bne screen_clear_loop_2
    31 7014 EE 10 70			inc screen_clear_loop_2+2
    32 7017 CA				dex
    33 7018 D0 F4			bne screen_clear_loop_2
    34 					
    35 701A 60				rts	
    15 701B				ICL 'display_list.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\display_list.asm
     1 701B				ICL 'display_list_const.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\display_list_const.asm
     1 = 0230			DLIST   = $230
     2 = 0230			DLISTL  = $230 ; display list pointer low byte
     3 = 0231			DLISTH  = $231 ;                      high byte
     4 = D01A			COLBG	= $D01A 
     5 = D016			COLPF0	= $D016  
     6 = D017			COLPF1	= $D017  
     7 = D018			COLPF2	= $D018  
     8 = D019			COLPF3	= $D019
     9 = 02C4			COLOR0	= $02C4
    10 = 02C5			COLOR1	= $02C5
    11 = 02C6			COLOR2	= $02C6
    12 = 02C7			COLOR3	= $02C7
    13 = 02C8			COLOR4 	= $02C8
    14 = 022F			SDMCTL  = $022F
    15 = D400			DMACTL  = $D400
    16 = 0200			VDSLST  = $0200 ; display list interrupt vector
    17 = D40E			NMEN	= $D40E
    18 = D40E			NMIEN	= $D40E ; bit 7
    19
    20 = 02C5			GR8_PEN   = COLOR1
    21 = 02C6			GR8_PAPER = COLOR2
    22 = 02C8			GR8_FRAME = COLOR4 
    23
    24 = D017			DLI_PEN   = COLPF1
    25 = D018			DLI_PAPER = COLPF2
    26 = D01A			DLI_FRAME = COLBG 
    27
    28 = 0000			COLOR_BLACK = $00
    29 = 000E			COLOR_WHITE = $0E
    30
    31
    32
    33 				;     SAVMSC $0058,2       (88): pointer to current screen for CIO commands
    34 				;     RAMTOP $006A        (106): start-of-ROM pointer (MSB only)
    35 				;     VDSLST $0200,2      (512): DLI vector
    36 				;     RAMSIZ $02E4        (740): permanent start-of-ROM pointer (MSB only)
    37 				;     DLISTL $D402      (54274): display list pointer low byte
    38 				;     DLISTH $D403      (54275):     "    high byte
    39 				;     HSCROL $D404      (54276): horizontal scroll register
    40 				;     VSCROL $D405      (54277): vertical scroll register
    41 				;     NMIEN  $D40E      (54286): NMI enable (DLIs)
    42 				;     
    43 				;     
    44 				;                               Shadow registers
    45 				;     
    46 				;     
    47 				;     SDLSTL $0230        (560): DLISTL
    48 				;     SDLSTH $0231        (561): DLISTH
     2
     3 701B				org $3800
     4
     5 				; DL for first buffer	
     6 				; DL for first buffer	
     7 3800-39E9> 70 70 70	dl_antic_1	dta $70,$70,$70              ; 3x8 empty scanlines
     8 3803 4F 00 40				dta b($4f),a(screen_mem_1)   ; $0f - mode, $40 - addr of 1/3 screen bitmap 
     9 3806 0F 0F 0F 0F 0F 0F + 		:62 dta b($0f)               ; 63 lines of $0f 
    10 3844 8F					dta b($8f)                   ; 1 line of $0f + DLI 
    11 3845 4F 00 48				dta b($4f),a(screen_mem_1_1) ; $0f - mode, $40 - addr of 2/3 screen bitmap
    12 3848 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)	             ; 63 lines of $0f 
    13 3887 4F 00 50				dta b($4f),a(screen_mem_1_2) ; $0f - mode, $40 - addr of 3/3 screen bitmap
    14 388A 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f
    15 						;dta b($c1),a(dl_antic_1)     ; jump to DL start and trigger interrupt
    16 38C9 41 00 38				dta b($41),a(dl_antic_1)     ; jump to DL start
    17 38CC 70 70 70		dl_antic_2	dta $70,$70,$70              ; 3x8 empty scanlines 
    18 38CF 4F 00 58				dta b($4f),a(screen_mem_2)   ; $0f - mode, $40 - addr of 1/3 screen bitmap
    19 38D2 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f 
    20 3911 4F 00 60				dta b($4f),a(screen_mem_2_1) ; $0f - mode, $40 - addr of 2/3 screen bitmap
    21 3914 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)	             ; 63 lines of $0f 
    22 3953 4F 00 68				dta b($4f),a(screen_mem_2_2) ; $0f - mode, $40 - addr of 3/3 screen bitmap
    23 3956 0F 0F 0F 0F 0F 0F + 		:63 dta b($0f)               ; 63 lines of $0f 
    24 						;dta b($c1),a(dl_antic_2)     ; jump to DL start and trigger interrupt
    25 3995 41 CC 38				dta b($41),a(dl_antic_2)     ; jump to DL start 
    26
    27 3998			dl_set_mode
    28 					; set screen width to 32 byte
    29 3998 A9 FD			lda #$fd
    30 399A 2D 2F 02			and SDMCTL
    31 399D 18 69 01			add #1
    32 39A0 8D 2F 02			sta SDMCTL
    33 39A3 8D 00 D4			sta DMACTL
    34
    35 					; set colors
    36 39A6 A9 00			lda #0      ; black
    37 39A8 8D C5 02			sta COLOR1
    38 39AB A9 0E			lda #14     ; white
    39 39AD 8D C6 02			sta COLOR2
    40 39B0 A9 00			lda #0      ; black
    41 39B2 8D C7 02			sta COLOR3
    42 39B5 A9 0E			lda #14     ; white
    43 39B7 8D C8 02			sta COLOR4
    44 39BA A9 0E			lda #14     ; white
    45 39BC 8D 1A D0			sta COLBG
    46
    47 39BF 60				rts
    48
    49 39C0			set_screen_1:
    50 					; load display list address to register
    51 39C0 A9 00 8D 30 02 A9 + 	mwa #dl_antic_1 DLIST
    52 					; switch working buffer pointer
    53 39CA A9 00 8D 00 70 A9 + 	mwa #screen_mem_2 screen_adr
    54 					
    55 39D4 60				rts
    56
    57 39D5			set_screen_2:
    58 					; load display list address to register
    59 39D5 A9 CC 8D 30 02 A9 + 	mwa #dl_antic_2 DLIST
    60 					; switch working buffer pointer
    61 39DF A9 00 8D 00 70 A9 + 	mwa #screen_mem_1 screen_adr
    62
    63 39E9 60				rts
    64 						
    16 39EA				ICL 'pixel.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\pixel.asm
     1
     2 39EA				org $80
     3 					
     4 0080			and_mask 
     5 0080-00F7> 7F BF DF EF		dta %01111111,%10111111,%11011111,%11101111
     6 0084 F7 FB FD FE			dta %11110111,%11111011,%11111101,%11111110
     7 0088			ora_mask 
     8 0088 80 40 20 10			dta %10000000,%01000000,%00100000,%00010000
     9 008C 08 04 02 01			dta %00001000,%00000100,%00000010,%00000001
    10 0090			plot_adr  
    11 0090 00 00			dta 0,0
    12
    13 				;Y = y, X = x
    14 0092			plot:
    15 					// push registers to stack
    16 0092 48				pha
    17 0093 8A				txa
    18 0094 48				pha
    19 0095 98				tya
    20 0096 48				pha
    21 					
    22 					; check if Y is less than 192
    23 0097 98				tya
    24 0098 C9 C0			cmp #192
    25 009A B0 44			bcs plot_ret
    26 					
    27 					; prepare tmp addr
    28 009C AD 00 70			lda screen_adr
    29 009F 85 90			sta plot_adr
    30 00A1 AD 01 70			lda screen_adr+1
    31 00A4 85 91			sta plot_adr+1
    32
    33 					; move pointer by X
    34 00A6 8A				txa
    35 00A7 29 F8			and #%11111000
    36 00A9 4A 4A 4A			:3 lsr ; Logical Shoft Right - div by 8 
    37 00AC 65 90			adc plot_adr
    38 00AE 85 90			sta plot_adr
    39 00B0 29 00			and #0
    40 00B2 65 91			adc plot_adr+1
    41 00B4 85 91			sta plot_adr+1
    42 					
    43 					; move pointer by Y
    44 00B6 98				tya
    45 00B7 29 07			and #%00000111
    46 00B9 0A 0A 0A 0A 0A		:5 asl
    47 00BE 18				clc
    48 00BF 65 90			adc plot_adr
    49 00C1 85 90			sta plot_adr
    50 00C3 29 00			and #0
    51 00C5 65 91			adc plot_adr+1
    52 00C7 85 91			sta plot_adr+1
    53 					
    54 00C9 98				tya
    55 00CA 29 F8			and #%11111000
    56 00CC 4A 4A 4A			:3 lsr
    57 00CF 18				clc
    58 00D0 65 91			adc plot_adr+1
    59 00D2 85 91			sta plot_adr+1
    60 					
    61 					; get byte by pointer
    62 00D4 8A				txa
    63 00D5 29 07			and #%00000111
    64 00D7 AA				tax
    65 00D8 A0 00			ldy #0
    66 00DA B1 90			lda (plot_adr),y ; modify byte using bit map
    67 00DC 15 88			ora ora_mask,x
    68 00DE 91 90			sta (plot_adr),y
    69 					
    70 00E0			plot_ret:
    71 					; pull from stack to registers
    72 00E0 68				pla
    73 00E1 A8				tay
    74 00E2 68				pla
    75 00E3 AA				tax
    76 00E4 68				pla
    77 						
    78 00E5 60			 	rts
    17 00E6				ICL 'wait_vsync.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\wait_vsync.asm
     1 = D40A			WSYNC = $D40A
     2 = D40B			VCOUNT = $D40B
     3
     4 00E6			wait_hsync:
     5
     6 00E6 48				pha
     7
     8 00E7 A9 52			lda #$52
     9 00E9 8D 0A D4			sta WSYNC	;WAIT
    10 00EC 68				pla
    11
    12 00ED 60				rts
    13
    14
    15 00EE			wait_vsync:
    16 00EE 48				pha
    17 00EF			wait_vsync_loop:
    18 00EF AD 0B D4			lda VCOUNT
    19 00F2 C9 64			cmp #100
    20 00F4 D0 F9			bne wait_vsync_loop 
    21 					
    22 00F6 68				pla
    23 00F7 60				rts
    24 					
    18 00F8				ICL 'math.asm'
Source: C:\jac\wudsn\Workspace\Atari800\asm_t2\sinus1\math.asm
     1 00F8				org $1F00
     2 					
     3 				;MATH_SIN_LEN = 16
     4 				;MATH_SIN_MASK = %00001111	
     5 				; math_sin dta 127,176,218,245,255,245,218,176,127,78,36,9,0,9,36,78
     6 				; math_sin dta 128,176,218,245,255,245,218,176,128,79,37,10,0,10,37,79
     7 				        
     8 				;MATH_SIN_LEN = 64
     9 				;MATH_SIN_MASK = %00111111	
    10 				;math_sin dta 128,140,152,165,176,188,198,208,218,226,234,240,245,250,253,254,255,254,253,250,245,240,234,226,218,208,198,188,176,165,152,140,128,115,103,90,79,67,57,47,37,29,21,15,10,5,2,1,0,1,2,5,10,15,21,29,37,47,57,67,79,90,103,115
    11
    12 = 0100			MATH_SIN_LEN = 256
    13 = 00FF			MATH_SIN_MASK = %11111111	
    14 1F00-1FFF> 80 83 86 89 + math_sin dta 128,131,134,137,140,143,146,149,152,155,158,162,165,167,170,173,176,179,182,185,188,190,193,196,198,201,203,206,208,211,213,215,218,220,222,224,226,228,230,232,234,235,237,238,240,241,243,244,245,246,248,249,250,250,251,252,253,253,254,254,254,255,255,255,255,255,255,255,254,254,254,253,253,252,251,250,250,249,248,246,245,244,243,241,240,238,237,235,234,232,230,228,226,224,222,220,218,215,213,211,208,206,203,201,198,196,193,190,188,185,182,179,176,173,170,167,165,162,158,155,152,149,146,143,140,137,134,131,128,124,121,118,115,112,109,106,103,100,97,93,90,88,85,82,79,76,73,70,67,65,62,59,57,54,52,49,47,44,42,40,37,35,33,31,29,27,25,23,21,20,18,17,15,14,12,11,10,9,7,6,5,5,4,3,2,2,1,1,1,0,0,0,0,0,0,0,1,1,1,2,2,3,4,5,5,6,7,9,10,11,12,14,15,17,18,20,21,23,25,27,29,31,33,35,37,40,42,44,47,49,52,54,57,59,62,65,67,70,73,76,79,82,85,88,90,93,97,100,103,106,109,112,115,118,121,124
    19
    20 					
