
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={2,imm}                                Premise(F2)
	S3= ICache[addr]={2,imm}                                    Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= IR_ID.Out25_0=>ADDREXT.In                               Premise(F4)
	S7= PC.CIA31_28=>ADDREXT.PCpart                             Premise(F5)
	S8= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F6)
	S9= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                     Premise(F7)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F8)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F9)
	S12= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F10)
	S13= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F11)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F12)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F13)
	S16= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F14)
	S17= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F15)
	S18= FU.Bub_ID=>CU_ID.Bub                                   Premise(F16)
	S19= FU.Halt_ID=>CU_ID.Halt                                 Premise(F17)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F18)
	S21= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F19)
	S22= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S23= FU.Halt_IF=>CU_IF.Halt                                 Premise(F21)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F22)
	S25= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F23)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F24)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F25)
	S28= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F26)
	S29= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F32)
	S35= ICache.Hit=>FU.ICacheHit                               Premise(F33)
	S36= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F34)
	S37= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F35)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F36)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F39)
	S42= IMMU.Addr=>IAddrReg.In                                 Premise(F40)
	S43= PC.Out=>ICache.IEA                                     Premise(F41)
	S44= ICache.IEA=addr                                        Path(S5,S43)
	S45= ICache.Hit=ICacheHit(addr)                             ICache-Search(S44)
	S46= ICache.Out={2,imm}                                     ICache-Search(S44,S3)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S45,S24)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S45,S35)
	S49= ICache.Out=>ICacheReg.In                               Premise(F42)
	S50= ICacheReg.In={2,imm}                                   Path(S46,S49)
	S51= PC.Out=>IMMU.IEA                                       Premise(F43)
	S52= IMMU.IEA=addr                                          Path(S5,S51)
	S53= CP0.ASID=>IMMU.PID                                     Premise(F44)
	S54= IMMU.PID=pid                                           Path(S4,S53)
	S55= IMMU.Addr={pid,addr}                                   IMMU-Search(S54,S52)
	S56= IAddrReg.In={pid,addr}                                 Path(S55,S42)
	S57= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S54,S52)
	S58= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S57,S25)
	S59= IR_MEM.Out=>IR_DMMU1.In                                Premise(F45)
	S60= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F46)
	S61= IR_ID.Out=>IR_EX.In                                    Premise(F47)
	S62= ICache.Out=>IR_ID.In                                   Premise(F48)
	S63= IR_ID.In={2,imm}                                       Path(S46,S62)
	S64= ICache.Out=>IR_IMMU.In                                 Premise(F49)
	S65= IR_IMMU.In={2,imm}                                     Path(S46,S64)
	S66= IR_EX.Out=>IR_MEM.In                                   Premise(F50)
	S67= IR_DMMU2.Out=>IR_WB.In                                 Premise(F51)
	S68= IR_MEM.Out=>IR_WB.In                                   Premise(F52)
	S69= ADDREXT.Out=>PC.In                                     Premise(F53)
	S70= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S71= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S72= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S73= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S74= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S75= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S76= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S77= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S78= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S79= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S80= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S81= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S82= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S83= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S84= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S85= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S86= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S87= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S88= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S89= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S90= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S91= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S92= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S93= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S94= CtrlIR_ID=1                                            Premise(F78)
	S95= [IR_ID]={2,imm}                                        IR_ID-Write(S63,S94)
	S96= CtrlPC=0                                               Premise(F79)
	S97= CtrlPCInc=1                                            Premise(F80)
	S98= PC[Out]=addr+4                                         PC-Inc(S1,S96,S97)
	S99= PC[CIA]=addr                                           PC-Inc(S1,S96,S97)
	S100= CtrlICache=0                                          Premise(F81)
	S101= ICache[addr]={2,imm}                                  ICache-Hold(S3,S100)
	S102= CtrlIMMU=0                                            Premise(F82)
	S103= CtrlIR_DMMU1=0                                        Premise(F83)
	S104= CtrlIR_DMMU2=0                                        Premise(F84)
	S105= CtrlIR_EX=0                                           Premise(F85)
	S106= CtrlIR_IMMU=0                                         Premise(F86)
	S107= CtrlIR_MEM=0                                          Premise(F87)
	S108= CtrlIR_WB=0                                           Premise(F88)
	S109= CtrlIAddrReg=0                                        Premise(F89)
	S110= CtrlIMem=0                                            Premise(F90)
	S111= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S2,S110)
	S112= CtrlICacheReg=0                                       Premise(F91)
	S113= CtrlASIDIn=0                                          Premise(F92)
	S114= CtrlCP0=0                                             Premise(F93)
	S115= CP0[ASID]=pid                                         CP0-Hold(S0,S114)
	S116= CtrlEPCIn=0                                           Premise(F94)
	S117= CtrlExCodeIn=0                                        Premise(F95)
	S118= CtrlIRMux=0                                           Premise(F96)

ID	S119= IR_ID.Out={2,imm}                                     IR-Out(S95)
	S120= IR_ID.Out31_26=2                                      IR-Out(S95)
	S121= IR_ID.Out25_0=imm                                     IR-Out(S95)
	S122= PC.Out=addr+4                                         PC-Out(S98)
	S123= PC.CIA=addr                                           PC-Out(S99)
	S124= PC.CIA31_28=addr[31:28]                               PC-Out(S99)
	S125= CP0.ASID=pid                                          CP0-Read-ASID(S115)
	S126= IR_ID.Out25_0=>ADDREXT.In                             Premise(F190)
	S127= ADDREXT.In=imm                                        Path(S121,S126)
	S128= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F191)
	S129= ADDREXT.PCpart=addr[31:28]                            Path(S124,S128)
	S130= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S129,S127)
	S131= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F192)
	S132= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F193)
	S133= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F194)
	S134= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F195)
	S135= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F196)
	S136= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F197)
	S137= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F198)
	S138= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F199)
	S139= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F200)
	S140= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F201)
	S141= FU.Bub_ID=>CU_ID.Bub                                  Premise(F202)
	S142= FU.Halt_ID=>CU_ID.Halt                                Premise(F203)
	S143= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F204)
	S144= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F205)
	S145= FU.Bub_IF=>CU_IF.Bub                                  Premise(F206)
	S146= FU.Halt_IF=>CU_IF.Halt                                Premise(F207)
	S147= ICache.Hit=>CU_IF.ICacheHit                           Premise(F208)
	S148= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F209)
	S149= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F210)
	S150= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F211)
	S151= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F212)
	S152= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F213)
	S153= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F214)
	S154= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F215)
	S155= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F216)
	S156= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F217)
	S157= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F218)
	S158= ICache.Hit=>FU.ICacheHit                              Premise(F219)
	S159= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F220)
	S160= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F221)
	S161= IR_EX.Out=>FU.IR_EX                                   Premise(F222)
	S162= IR_ID.Out=>FU.IR_ID                                   Premise(F223)
	S163= FU.IR_ID={2,imm}                                      Path(S119,S162)
	S164= IR_MEM.Out=>FU.IR_MEM                                 Premise(F224)
	S165= IR_WB.Out=>FU.IR_WB                                   Premise(F225)
	S166= FU.InID1_RReg=5'b00000                                Premise(F226)
	S167= FU.InID2_RReg=5'b00000                                Premise(F227)
	S168= IMMU.Addr=>IAddrReg.In                                Premise(F228)
	S169= PC.Out=>ICache.IEA                                    Premise(F229)
	S170= ICache.IEA=addr+4                                     Path(S122,S169)
	S171= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S170)
	S172= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S171,S147)
	S173= FU.ICacheHit=ICacheHit(addr+4)                        Path(S171,S158)
	S174= ICache.Out=>ICacheReg.In                              Premise(F230)
	S175= PC.Out=>IMMU.IEA                                      Premise(F231)
	S176= IMMU.IEA=addr+4                                       Path(S122,S175)
	S177= CP0.ASID=>IMMU.PID                                    Premise(F232)
	S178= IMMU.PID=pid                                          Path(S125,S177)
	S179= IMMU.Addr={pid,addr+4}                                IMMU-Search(S178,S176)
	S180= IAddrReg.In={pid,addr+4}                              Path(S179,S168)
	S181= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S178,S176)
	S182= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S181,S148)
	S183= IR_MEM.Out=>IR_DMMU1.In                               Premise(F233)
	S184= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F234)
	S185= IR_ID.Out=>IR_EX.In                                   Premise(F235)
	S186= IR_EX.In={2,imm}                                      Path(S119,S185)
	S187= ICache.Out=>IR_ID.In                                  Premise(F236)
	S188= ICache.Out=>IR_IMMU.In                                Premise(F237)
	S189= IR_EX.Out=>IR_MEM.In                                  Premise(F238)
	S190= IR_DMMU2.Out=>IR_WB.In                                Premise(F239)
	S191= IR_MEM.Out=>IR_WB.In                                  Premise(F240)
	S192= ADDREXT.Out=>PC.In                                    Premise(F241)
	S193= PC.In={addr[31:28],imm,2'b0}                          Path(S130,S192)
	S194= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F242)
	S195= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F243)
	S196= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F244)
	S197= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F245)
	S198= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F246)
	S199= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F247)
	S200= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F248)
	S201= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F249)
	S202= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F250)
	S203= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F251)
	S204= IR_EX.Out31_26=>CU_EX.Op                              Premise(F252)
	S205= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F253)
	S206= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F254)
	S207= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F255)
	S208= IR_ID.Out31_26=>CU_ID.Op                              Premise(F256)
	S209= CU_ID.Op=2                                            Path(S120,S208)
	S210= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F257)
	S211= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F258)
	S212= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F259)
	S213= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F260)
	S214= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F261)
	S215= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F262)
	S216= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F263)
	S217= IR_WB.Out31_26=>CU_WB.Op                              Premise(F264)
	S218= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F265)
	S219= CtrlIR_ID=0                                           Premise(F266)
	S220= [IR_ID]={2,imm}                                       IR_ID-Hold(S95,S219)
	S221= CtrlPC=1                                              Premise(F267)
	S222= CtrlPCInc=0                                           Premise(F268)
	S223= PC[CIA]=addr                                          PC-Hold(S99,S222)
	S224= PC[Out]={addr[31:28],imm,2'b0}                        PC-Write(S193,S221,S222)
	S225= CtrlICache=0                                          Premise(F269)
	S226= ICache[addr]={2,imm}                                  ICache-Hold(S101,S225)
	S227= CtrlIMMU=0                                            Premise(F270)
	S228= CtrlIR_DMMU1=0                                        Premise(F271)
	S229= CtrlIR_DMMU2=0                                        Premise(F272)
	S230= CtrlIR_EX=1                                           Premise(F273)
	S231= [IR_EX]={2,imm}                                       IR_EX-Write(S186,S230)
	S232= CtrlIR_IMMU=0                                         Premise(F274)
	S233= CtrlIR_MEM=0                                          Premise(F275)
	S234= CtrlIR_WB=0                                           Premise(F276)
	S235= CtrlIAddrReg=0                                        Premise(F277)
	S236= CtrlIMem=0                                            Premise(F278)
	S237= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S111,S236)
	S238= CtrlICacheReg=0                                       Premise(F279)
	S239= CtrlASIDIn=0                                          Premise(F280)
	S240= CtrlCP0=0                                             Premise(F281)
	S241= CP0[ASID]=pid                                         CP0-Hold(S115,S240)
	S242= CtrlEPCIn=0                                           Premise(F282)
	S243= CtrlExCodeIn=0                                        Premise(F283)
	S244= CtrlIRMux=0                                           Premise(F284)

EX	S245= IR_ID.Out={2,imm}                                     IR-Out(S220)
	S246= IR_ID.Out31_26=2                                      IR-Out(S220)
	S247= IR_ID.Out25_0=imm                                     IR-Out(S220)
	S248= PC.CIA=addr                                           PC-Out(S223)
	S249= PC.CIA31_28=addr[31:28]                               PC-Out(S223)
	S250= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S224)
	S251= IR_EX.Out={2,imm}                                     IR_EX-Out(S231)
	S252= IR_EX.Out31_26=2                                      IR_EX-Out(S231)
	S253= IR_EX.Out25_0=imm                                     IR_EX-Out(S231)
	S254= CP0.ASID=pid                                          CP0-Read-ASID(S241)
	S255= IR_ID.Out25_0=>ADDREXT.In                             Premise(F285)
	S256= ADDREXT.In=imm                                        Path(S247,S255)
	S257= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F286)
	S258= ADDREXT.PCpart=addr[31:28]                            Path(S249,S257)
	S259= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S258,S256)
	S260= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F287)
	S261= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F288)
	S262= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F289)
	S263= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F290)
	S264= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F291)
	S265= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F292)
	S266= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F293)
	S267= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F294)
	S268= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F295)
	S269= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F296)
	S270= FU.Bub_ID=>CU_ID.Bub                                  Premise(F297)
	S271= FU.Halt_ID=>CU_ID.Halt                                Premise(F298)
	S272= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F299)
	S273= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F300)
	S274= FU.Bub_IF=>CU_IF.Bub                                  Premise(F301)
	S275= FU.Halt_IF=>CU_IF.Halt                                Premise(F302)
	S276= ICache.Hit=>CU_IF.ICacheHit                           Premise(F303)
	S277= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F304)
	S278= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F305)
	S279= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F306)
	S280= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F307)
	S281= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F308)
	S282= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F309)
	S283= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F310)
	S284= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F311)
	S285= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F312)
	S286= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F313)
	S287= ICache.Hit=>FU.ICacheHit                              Premise(F314)
	S288= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F315)
	S289= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F316)
	S290= IR_EX.Out=>FU.IR_EX                                   Premise(F317)
	S291= FU.IR_EX={2,imm}                                      Path(S251,S290)
	S292= IR_ID.Out=>FU.IR_ID                                   Premise(F318)
	S293= FU.IR_ID={2,imm}                                      Path(S245,S292)
	S294= IR_MEM.Out=>FU.IR_MEM                                 Premise(F319)
	S295= IR_WB.Out=>FU.IR_WB                                   Premise(F320)
	S296= FU.InEX_WReg=5'b00000                                 Premise(F321)
	S297= IMMU.Addr=>IAddrReg.In                                Premise(F322)
	S298= PC.Out=>ICache.IEA                                    Premise(F323)
	S299= ICache.IEA={addr[31:28],imm,2'b0}                     Path(S250,S298)
	S300= ICache.Hit=ICacheHit({addr[31:28],imm,2'b0})          ICache-Search(S299)
	S301= CU_IF.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})     Path(S300,S276)
	S302= FU.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})        Path(S300,S287)
	S303= ICache.Out=>ICacheReg.In                              Premise(F324)
	S304= PC.Out=>IMMU.IEA                                      Premise(F325)
	S305= IMMU.IEA={addr[31:28],imm,2'b0}                       Path(S250,S304)
	S306= CP0.ASID=>IMMU.PID                                    Premise(F326)
	S307= IMMU.PID=pid                                          Path(S254,S306)
	S308= IMMU.Addr={pid,{addr[31:28],imm,2'b0}}                IMMU-Search(S307,S305)
	S309= IAddrReg.In={pid,{addr[31:28],imm,2'b0}}              Path(S308,S297)
	S310= IMMU.Hit=IMMUHit(pid,{addr[31:28],imm,2'b0})          IMMU-Search(S307,S305)
	S311= CU_IF.IMMUHit=IMMUHit(pid,{addr[31:28],imm,2'b0})     Path(S310,S277)
	S312= IR_MEM.Out=>IR_DMMU1.In                               Premise(F327)
	S313= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F328)
	S314= IR_ID.Out=>IR_EX.In                                   Premise(F329)
	S315= IR_EX.In={2,imm}                                      Path(S245,S314)
	S316= ICache.Out=>IR_ID.In                                  Premise(F330)
	S317= ICache.Out=>IR_IMMU.In                                Premise(F331)
	S318= IR_EX.Out=>IR_MEM.In                                  Premise(F332)
	S319= IR_MEM.In={2,imm}                                     Path(S251,S318)
	S320= IR_DMMU2.Out=>IR_WB.In                                Premise(F333)
	S321= IR_MEM.Out=>IR_WB.In                                  Premise(F334)
	S322= ADDREXT.Out=>PC.In                                    Premise(F335)
	S323= PC.In={addr[31:28],imm,2'b0}                          Path(S259,S322)
	S324= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S325= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S326= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S327= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S328= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S329= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S330= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S331= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S332= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S333= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S334= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S335= CU_EX.Op=2                                            Path(S252,S334)
	S336= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S337= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S338= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S339= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S340= CU_ID.Op=2                                            Path(S246,S339)
	S341= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S342= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S343= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S344= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S345= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S346= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S347= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S348= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S349= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S350= CtrlIR_ID=0                                           Premise(F360)
	S351= [IR_ID]={2,imm}                                       IR_ID-Hold(S220,S350)
	S352= CtrlPC=0                                              Premise(F361)
	S353= CtrlPCInc=0                                           Premise(F362)
	S354= PC[CIA]=addr                                          PC-Hold(S223,S353)
	S355= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S224,S352,S353)
	S356= CtrlICache=0                                          Premise(F363)
	S357= ICache[addr]={2,imm}                                  ICache-Hold(S226,S356)
	S358= CtrlIMMU=0                                            Premise(F364)
	S359= CtrlIR_DMMU1=0                                        Premise(F365)
	S360= CtrlIR_DMMU2=0                                        Premise(F366)
	S361= CtrlIR_EX=0                                           Premise(F367)
	S362= [IR_EX]={2,imm}                                       IR_EX-Hold(S231,S361)
	S363= CtrlIR_IMMU=0                                         Premise(F368)
	S364= CtrlIR_MEM=1                                          Premise(F369)
	S365= [IR_MEM]={2,imm}                                      IR_MEM-Write(S319,S364)
	S366= CtrlIR_WB=0                                           Premise(F370)
	S367= CtrlIAddrReg=0                                        Premise(F371)
	S368= CtrlIMem=0                                            Premise(F372)
	S369= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S237,S368)
	S370= CtrlICacheReg=0                                       Premise(F373)
	S371= CtrlASIDIn=0                                          Premise(F374)
	S372= CtrlCP0=0                                             Premise(F375)
	S373= CP0[ASID]=pid                                         CP0-Hold(S241,S372)
	S374= CtrlEPCIn=0                                           Premise(F376)
	S375= CtrlExCodeIn=0                                        Premise(F377)
	S376= CtrlIRMux=0                                           Premise(F378)

MEM	S377= IR_ID.Out={2,imm}                                     IR-Out(S351)
	S378= IR_ID.Out31_26=2                                      IR-Out(S351)
	S379= IR_ID.Out25_0=imm                                     IR-Out(S351)
	S380= PC.CIA=addr                                           PC-Out(S354)
	S381= PC.CIA31_28=addr[31:28]                               PC-Out(S354)
	S382= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S355)
	S383= IR_EX.Out={2,imm}                                     IR_EX-Out(S362)
	S384= IR_EX.Out31_26=2                                      IR_EX-Out(S362)
	S385= IR_EX.Out25_0=imm                                     IR_EX-Out(S362)
	S386= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S365)
	S387= IR_MEM.Out31_26=2                                     IR_MEM-Out(S365)
	S388= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S365)
	S389= CP0.ASID=pid                                          CP0-Read-ASID(S373)
	S390= IR_ID.Out25_0=>ADDREXT.In                             Premise(F379)
	S391= ADDREXT.In=imm                                        Path(S379,S390)
	S392= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F380)
	S393= ADDREXT.PCpart=addr[31:28]                            Path(S381,S392)
	S394= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S393,S391)
	S395= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F381)
	S396= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F382)
	S397= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F383)
	S398= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F384)
	S399= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F385)
	S400= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F386)
	S401= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F387)
	S402= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F388)
	S403= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F389)
	S404= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F390)
	S405= FU.Bub_ID=>CU_ID.Bub                                  Premise(F391)
	S406= FU.Halt_ID=>CU_ID.Halt                                Premise(F392)
	S407= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F393)
	S408= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F394)
	S409= FU.Bub_IF=>CU_IF.Bub                                  Premise(F395)
	S410= FU.Halt_IF=>CU_IF.Halt                                Premise(F396)
	S411= ICache.Hit=>CU_IF.ICacheHit                           Premise(F397)
	S412= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F398)
	S413= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F399)
	S414= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F400)
	S415= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F401)
	S416= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F402)
	S417= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F403)
	S418= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F404)
	S419= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F405)
	S420= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F406)
	S421= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F407)
	S422= ICache.Hit=>FU.ICacheHit                              Premise(F408)
	S423= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F409)
	S424= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F410)
	S425= IR_EX.Out=>FU.IR_EX                                   Premise(F411)
	S426= FU.IR_EX={2,imm}                                      Path(S383,S425)
	S427= IR_ID.Out=>FU.IR_ID                                   Premise(F412)
	S428= FU.IR_ID={2,imm}                                      Path(S377,S427)
	S429= IR_MEM.Out=>FU.IR_MEM                                 Premise(F413)
	S430= FU.IR_MEM={2,imm}                                     Path(S386,S429)
	S431= IR_WB.Out=>FU.IR_WB                                   Premise(F414)
	S432= FU.InMEM_WReg=5'b00000                                Premise(F415)
	S433= IMMU.Addr=>IAddrReg.In                                Premise(F416)
	S434= PC.Out=>ICache.IEA                                    Premise(F417)
	S435= ICache.IEA={addr[31:28],imm,2'b0}                     Path(S382,S434)
	S436= ICache.Hit=ICacheHit({addr[31:28],imm,2'b0})          ICache-Search(S435)
	S437= CU_IF.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})     Path(S436,S411)
	S438= FU.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})        Path(S436,S422)
	S439= ICache.Out=>ICacheReg.In                              Premise(F418)
	S440= PC.Out=>IMMU.IEA                                      Premise(F419)
	S441= IMMU.IEA={addr[31:28],imm,2'b0}                       Path(S382,S440)
	S442= CP0.ASID=>IMMU.PID                                    Premise(F420)
	S443= IMMU.PID=pid                                          Path(S389,S442)
	S444= IMMU.Addr={pid,{addr[31:28],imm,2'b0}}                IMMU-Search(S443,S441)
	S445= IAddrReg.In={pid,{addr[31:28],imm,2'b0}}              Path(S444,S433)
	S446= IMMU.Hit=IMMUHit(pid,{addr[31:28],imm,2'b0})          IMMU-Search(S443,S441)
	S447= CU_IF.IMMUHit=IMMUHit(pid,{addr[31:28],imm,2'b0})     Path(S446,S412)
	S448= IR_MEM.Out=>IR_DMMU1.In                               Premise(F421)
	S449= IR_DMMU1.In={2,imm}                                   Path(S386,S448)
	S450= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F422)
	S451= IR_ID.Out=>IR_EX.In                                   Premise(F423)
	S452= IR_EX.In={2,imm}                                      Path(S377,S451)
	S453= ICache.Out=>IR_ID.In                                  Premise(F424)
	S454= ICache.Out=>IR_IMMU.In                                Premise(F425)
	S455= IR_EX.Out=>IR_MEM.In                                  Premise(F426)
	S456= IR_MEM.In={2,imm}                                     Path(S383,S455)
	S457= IR_DMMU2.Out=>IR_WB.In                                Premise(F427)
	S458= IR_MEM.Out=>IR_WB.In                                  Premise(F428)
	S459= IR_WB.In={2,imm}                                      Path(S386,S458)
	S460= ADDREXT.Out=>PC.In                                    Premise(F429)
	S461= PC.In={addr[31:28],imm,2'b0}                          Path(S394,S460)
	S462= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F430)
	S463= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F431)
	S464= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F432)
	S465= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F433)
	S466= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F434)
	S467= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F435)
	S468= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F436)
	S469= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F437)
	S470= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F438)
	S471= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F439)
	S472= IR_EX.Out31_26=>CU_EX.Op                              Premise(F440)
	S473= CU_EX.Op=2                                            Path(S384,S472)
	S474= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F441)
	S475= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F442)
	S476= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F443)
	S477= IR_ID.Out31_26=>CU_ID.Op                              Premise(F444)
	S478= CU_ID.Op=2                                            Path(S378,S477)
	S479= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F445)
	S480= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F446)
	S481= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F447)
	S482= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F448)
	S483= CU_MEM.Op=2                                           Path(S387,S482)
	S484= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F449)
	S485= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F450)
	S486= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F451)
	S487= IR_WB.Out31_26=>CU_WB.Op                              Premise(F452)
	S488= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F453)
	S489= CtrlIR_ID=0                                           Premise(F454)
	S490= [IR_ID]={2,imm}                                       IR_ID-Hold(S351,S489)
	S491= CtrlPC=0                                              Premise(F455)
	S492= CtrlPCInc=0                                           Premise(F456)
	S493= PC[CIA]=addr                                          PC-Hold(S354,S492)
	S494= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S355,S491,S492)
	S495= CtrlICache=0                                          Premise(F457)
	S496= ICache[addr]={2,imm}                                  ICache-Hold(S357,S495)
	S497= CtrlIMMU=0                                            Premise(F458)
	S498= CtrlIR_DMMU1=1                                        Premise(F459)
	S499= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Write(S449,S498)
	S500= CtrlIR_DMMU2=0                                        Premise(F460)
	S501= CtrlIR_EX=0                                           Premise(F461)
	S502= [IR_EX]={2,imm}                                       IR_EX-Hold(S362,S501)
	S503= CtrlIR_IMMU=0                                         Premise(F462)
	S504= CtrlIR_MEM=0                                          Premise(F463)
	S505= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S365,S504)
	S506= CtrlIR_WB=1                                           Premise(F464)
	S507= [IR_WB]={2,imm}                                       IR_WB-Write(S459,S506)
	S508= CtrlIAddrReg=0                                        Premise(F465)
	S509= CtrlIMem=0                                            Premise(F466)
	S510= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S369,S509)
	S511= CtrlICacheReg=0                                       Premise(F467)
	S512= CtrlASIDIn=0                                          Premise(F468)
	S513= CtrlCP0=0                                             Premise(F469)
	S514= CP0[ASID]=pid                                         CP0-Hold(S373,S513)
	S515= CtrlEPCIn=0                                           Premise(F470)
	S516= CtrlExCodeIn=0                                        Premise(F471)
	S517= CtrlIRMux=0                                           Premise(F472)

WB	S518= IR_ID.Out={2,imm}                                     IR-Out(S490)
	S519= IR_ID.Out31_26=2                                      IR-Out(S490)
	S520= IR_ID.Out25_0=imm                                     IR-Out(S490)
	S521= PC.CIA=addr                                           PC-Out(S493)
	S522= PC.CIA31_28=addr[31:28]                               PC-Out(S493)
	S523= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S494)
	S524= IR_DMMU1.Out={2,imm}                                  IR_DMMU1-Out(S499)
	S525= IR_DMMU1.Out31_26=2                                   IR_DMMU1-Out(S499)
	S526= IR_DMMU1.Out25_0=imm                                  IR_DMMU1-Out(S499)
	S527= IR_EX.Out={2,imm}                                     IR_EX-Out(S502)
	S528= IR_EX.Out31_26=2                                      IR_EX-Out(S502)
	S529= IR_EX.Out25_0=imm                                     IR_EX-Out(S502)
	S530= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S505)
	S531= IR_MEM.Out31_26=2                                     IR_MEM-Out(S505)
	S532= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S505)
	S533= IR_WB.Out={2,imm}                                     IR-Out(S507)
	S534= IR_WB.Out31_26=2                                      IR-Out(S507)
	S535= IR_WB.Out25_0=imm                                     IR-Out(S507)
	S536= CP0.ASID=pid                                          CP0-Read-ASID(S514)
	S537= IR_ID.Out25_0=>ADDREXT.In                             Premise(F661)
	S538= ADDREXT.In=imm                                        Path(S520,S537)
	S539= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F662)
	S540= ADDREXT.PCpart=addr[31:28]                            Path(S522,S539)
	S541= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S540,S538)
	S542= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F663)
	S543= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F664)
	S544= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F665)
	S545= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F666)
	S546= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F667)
	S547= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F668)
	S548= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F669)
	S549= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F670)
	S550= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F671)
	S551= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F672)
	S552= FU.Bub_ID=>CU_ID.Bub                                  Premise(F673)
	S553= FU.Halt_ID=>CU_ID.Halt                                Premise(F674)
	S554= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F675)
	S555= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F676)
	S556= FU.Bub_IF=>CU_IF.Bub                                  Premise(F677)
	S557= FU.Halt_IF=>CU_IF.Halt                                Premise(F678)
	S558= ICache.Hit=>CU_IF.ICacheHit                           Premise(F679)
	S559= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F680)
	S560= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F681)
	S561= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F682)
	S562= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F683)
	S563= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F684)
	S564= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F685)
	S565= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F686)
	S566= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F687)
	S567= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F688)
	S568= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F689)
	S569= ICache.Hit=>FU.ICacheHit                              Premise(F690)
	S570= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F691)
	S571= FU.IR_DMMU1={2,imm}                                   Path(S524,S570)
	S572= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F692)
	S573= IR_EX.Out=>FU.IR_EX                                   Premise(F693)
	S574= FU.IR_EX={2,imm}                                      Path(S527,S573)
	S575= IR_ID.Out=>FU.IR_ID                                   Premise(F694)
	S576= FU.IR_ID={2,imm}                                      Path(S518,S575)
	S577= IR_MEM.Out=>FU.IR_MEM                                 Premise(F695)
	S578= FU.IR_MEM={2,imm}                                     Path(S530,S577)
	S579= IR_WB.Out=>FU.IR_WB                                   Premise(F696)
	S580= FU.IR_WB={2,imm}                                      Path(S533,S579)
	S581= FU.InWB_WReg=5'b00000                                 Premise(F697)
	S582= IMMU.Addr=>IAddrReg.In                                Premise(F698)
	S583= PC.Out=>ICache.IEA                                    Premise(F699)
	S584= ICache.IEA={addr[31:28],imm,2'b0}                     Path(S523,S583)
	S585= ICache.Hit=ICacheHit({addr[31:28],imm,2'b0})          ICache-Search(S584)
	S586= CU_IF.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})     Path(S585,S558)
	S587= FU.ICacheHit=ICacheHit({addr[31:28],imm,2'b0})        Path(S585,S569)
	S588= ICache.Out=>ICacheReg.In                              Premise(F700)
	S589= PC.Out=>IMMU.IEA                                      Premise(F701)
	S590= IMMU.IEA={addr[31:28],imm,2'b0}                       Path(S523,S589)
	S591= CP0.ASID=>IMMU.PID                                    Premise(F702)
	S592= IMMU.PID=pid                                          Path(S536,S591)
	S593= IMMU.Addr={pid,{addr[31:28],imm,2'b0}}                IMMU-Search(S592,S590)
	S594= IAddrReg.In={pid,{addr[31:28],imm,2'b0}}              Path(S593,S582)
	S595= IMMU.Hit=IMMUHit(pid,{addr[31:28],imm,2'b0})          IMMU-Search(S592,S590)
	S596= CU_IF.IMMUHit=IMMUHit(pid,{addr[31:28],imm,2'b0})     Path(S595,S559)
	S597= IR_MEM.Out=>IR_DMMU1.In                               Premise(F703)
	S598= IR_DMMU1.In={2,imm}                                   Path(S530,S597)
	S599= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F704)
	S600= IR_DMMU2.In={2,imm}                                   Path(S524,S599)
	S601= IR_ID.Out=>IR_EX.In                                   Premise(F705)
	S602= IR_EX.In={2,imm}                                      Path(S518,S601)
	S603= ICache.Out=>IR_ID.In                                  Premise(F706)
	S604= ICache.Out=>IR_IMMU.In                                Premise(F707)
	S605= IR_EX.Out=>IR_MEM.In                                  Premise(F708)
	S606= IR_MEM.In={2,imm}                                     Path(S527,S605)
	S607= IR_DMMU2.Out=>IR_WB.In                                Premise(F709)
	S608= IR_MEM.Out=>IR_WB.In                                  Premise(F710)
	S609= IR_WB.In={2,imm}                                      Path(S530,S608)
	S610= ADDREXT.Out=>PC.In                                    Premise(F711)
	S611= PC.In={addr[31:28],imm,2'b0}                          Path(S541,S610)
	S612= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F712)
	S613= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F713)
	S614= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F714)
	S615= CU_DMMU1.Op=2                                         Path(S525,S614)
	S616= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F715)
	S617= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F716)
	S618= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F717)
	S619= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F718)
	S620= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F719)
	S621= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F720)
	S622= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F721)
	S623= IR_EX.Out31_26=>CU_EX.Op                              Premise(F722)
	S624= CU_EX.Op=2                                            Path(S528,S623)
	S625= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F723)
	S626= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F724)
	S627= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F725)
	S628= IR_ID.Out31_26=>CU_ID.Op                              Premise(F726)
	S629= CU_ID.Op=2                                            Path(S519,S628)
	S630= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F727)
	S631= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F728)
	S632= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F729)
	S633= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F730)
	S634= CU_MEM.Op=2                                           Path(S531,S633)
	S635= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F731)
	S636= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F732)
	S637= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F733)
	S638= IR_WB.Out31_26=>CU_WB.Op                              Premise(F734)
	S639= CU_WB.Op=2                                            Path(S534,S638)
	S640= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F735)
	S641= CtrlIR_ID=0                                           Premise(F736)
	S642= [IR_ID]={2,imm}                                       IR_ID-Hold(S490,S641)
	S643= CtrlPC=0                                              Premise(F737)
	S644= CtrlPCInc=0                                           Premise(F738)
	S645= PC[CIA]=addr                                          PC-Hold(S493,S644)
	S646= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S494,S643,S644)
	S647= CtrlICache=0                                          Premise(F739)
	S648= ICache[addr]={2,imm}                                  ICache-Hold(S496,S647)
	S649= CtrlIMMU=0                                            Premise(F740)
	S650= CtrlIR_DMMU1=0                                        Premise(F741)
	S651= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S499,S650)
	S652= CtrlIR_DMMU2=0                                        Premise(F742)
	S653= CtrlIR_EX=0                                           Premise(F743)
	S654= [IR_EX]={2,imm}                                       IR_EX-Hold(S502,S653)
	S655= CtrlIR_IMMU=0                                         Premise(F744)
	S656= CtrlIR_MEM=0                                          Premise(F745)
	S657= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S505,S656)
	S658= CtrlIR_WB=0                                           Premise(F746)
	S659= [IR_WB]={2,imm}                                       IR_WB-Hold(S507,S658)
	S660= CtrlIAddrReg=0                                        Premise(F747)
	S661= CtrlIMem=0                                            Premise(F748)
	S662= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S510,S661)
	S663= CtrlICacheReg=0                                       Premise(F749)
	S664= CtrlASIDIn=0                                          Premise(F750)
	S665= CtrlCP0=0                                             Premise(F751)
	S666= CP0[ASID]=pid                                         CP0-Hold(S514,S665)
	S667= CtrlEPCIn=0                                           Premise(F752)
	S668= CtrlExCodeIn=0                                        Premise(F753)
	S669= CtrlIRMux=0                                           Premise(F754)

POST	S642= [IR_ID]={2,imm}                                       IR_ID-Hold(S490,S641)
	S645= PC[CIA]=addr                                          PC-Hold(S493,S644)
	S646= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S494,S643,S644)
	S648= ICache[addr]={2,imm}                                  ICache-Hold(S496,S647)
	S651= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S499,S650)
	S654= [IR_EX]={2,imm}                                       IR_EX-Hold(S502,S653)
	S657= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S505,S656)
	S659= [IR_WB]={2,imm}                                       IR_WB-Hold(S507,S658)
	S662= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S510,S661)
	S666= CP0[ASID]=pid                                         CP0-Hold(S514,S665)

