@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CG364 :"E:\3122008883\J3122008883_SLC\hdl\cyq_slc.v":49:7:49:17|Synthesizing module cyq_74HC161 in library work.
@N: CG179 :"E:\3122008883\J3122008883_SLC\hdl\cyq_slc.v":58:13:58:13|Removing redundant assignment.
@N|Running in 64-bit mode
@N: NF107 :"E:\3122008883\J3122008883_SLC\hdl\cyq_slc.v":49:7:49:17|Selected library: work cell: cyq_74HC161 view verilog as top level
@N: NF107 :"E:\3122008883\J3122008883_SLC\hdl\cyq_slc.v":49:7:49:17|Selected library: work cell: cyq_74HC161 view verilog as top level

