<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Performing Mixed-Language (Verilog and SystemVerilog) Simulation with Synopsys VCS-MX</title><link rel="Prev" href="Performing%20Mixed_with_Synopsys_VCS_MX.htm" title="Previous" /><link rel="Next" href="Referencing_Black_Box_Models.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/simulation.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pEhi_002fvtwM_002fjADUCXnByPBxQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Simulation/Performing_Mixed_with%20Synopsys_VCSMX.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="simulating_the_design.htm#1029926">Simulating the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Third_Party_Simulators.htm#1029926">Third-Party Simulators</a> &gt; Performing Mixed-Language (Verilog and SystemVerilog) Simulation with Synopsys VCS-MX</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1029926" class="Heading2"><span></span>Performing Mixed-Language (Verilog and SystemVerilog) Simulation with Synopsys VCS-MX</h3><p id="ww1029927" class="BodyAfterHead"><span></span>In order to run mixed-language simulation with VCS, you must have a special license for VCS-MX. Contact Synopsys if you do not have one.</p><p id="ww1037334" class="Body"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Performing_Simulation_with_Synopsys_VCS.htm#ww1025714" title="Performing Simulation with Synopsys VCS">Performing Simulation with Synopsys VCS</a></span> describes how to simulate a Verilog-only design by simply using the vcs command. In order to simulate a Verilog/SystemVerilog mixed-language design, extra steps are required. In general, if your design contains SystemVerilog code, then you need first to compile the Lattice library sources and/or encrypted modules using the vlogan utility. For more details about running mixed-language designs, refer to the <span style="font-style: italic">VCS MX/VCS MXi User Guide</span>.</p><p id="ww1037335" class="Body"><span></span>Following is an example of the procedure used for simulating a Verilog/SystemVerilog mixed-language design that consists of your own SystemVerilog design files, modules from the MachXO2 Verilog source files and the machxo2_black_boxes encrypted Verilog source file.</p><div id="ww1029933" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Create local folder for the work library:</div><pre id="ww1029934" class="CodeIndented">mkdir work</pre><div id="ww1029935" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Create (or modify) your local synopsys_sim.setup file, and add the following lines:</div><pre id="ww1030041" class="CodeIndented">WORK &gt; DEFAULT</pre><pre id="ww1030042" class="CodeIndented">DEFAULT : ./work</pre><div id="ww1030056" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Analyze the machxo2_black_boxes modules from their encrypted Verilog source file as follows:</div><pre id="ww1030074" class="CodeIndented">vlogan +v2k &lt;<span style="font-style: italic">install_dir</span>&gt;/cae_library/simulation/blackbox/machxo2_black_boxes-vcs.vp</pre><div id="ww1029946" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Compile your SystemVerilog files and simulate your design with top-level unit (test bench):</div><pre id="ww1029947" class="CodeIndented">vcs -mhdl -RI &lt;design_name&gt;.v &lt;test_bench&gt;.v -y &lt;install_dir&gt;/cae_library/simulation/Verilog/machxo2 +libext+.v </pre><h5 id="ww1029956" class="HeadingRunIn"><span></span>See Also</h5><p id="ww1029960" class="Body" style="vertical-align: baseline"><span></span><span class="Hyperlink"><a href="../../User%20Guides/Simulation/Third_Party_Simulators.htm#ww1028923" title="Third-Party Simulators">Third-Party Simulators</a></span></p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>