// Seed: 3204507520
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    output tri id_9,
    output supply0 id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input wor id_16
);
  assign id_1 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input  uwire id_0
    , id_3,
    output tri0  id_1
);
  wand id_5 = 1;
  assign id_1 = 1'h0;
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
