// filename: test/scala/IssueToAluAndLsuSpec.scala
package test.scala

import org.scalatest.funsuite.AnyFunSuite
import parallax.common._
import parallax.components.rename._
import parallax.components.rob._
import parallax.execute.{AluIntEuPlugin, LsuEuPlugin, WakeupPlugin, BypassPlugin}
import parallax.fetch._
import parallax.issue._
import parallax.components.bpu.BpuPipelinePlugin
import parallax.components.lsu._
import parallax.components.dcache2._
import parallax.components.memory._
import parallax.bus._
import spinal.core._
import spinal.core.sim._
import spinal.lib._
import parallax.utilities._
import spinal.lib.bus.amba4.axi.{Axi4Config, Axi4}

import scala.collection.mutable
import scala.util.Random

// =========================================================================
//  Test Helper Classes
// =========================================================================

/** This plugin provides a concrete memory system implementation (a simulated SRAM)
  * for the DataCache to connect to via the DBusService.
  */
class TestOnlyMemSystemPlugin(axiConfig: Axi4Config) extends Plugin with DBusService {
  val hw = create early new Area {
    private val sramSize = BigInt("4000", 16) // 16 KiB
    private val extSramCfg = ExtSRAMConfig(
      addressWidth = 16,
      dataWidth = 32,
      virtualBaseAddress = BigInt("00000000", 16),
      sizeBytes = sramSize,
      readWaitCycles = 0,
      enableLog = true
    )
    val sram = new SimulatedSRAM(extSramCfg)
    val ctrl = new ExtSRAMController(axiConfig, extSramCfg)
    ctrl.io.ram <> sram.io.ram
    ctrl.io.simPublic()
    sram.io.simPublic()
  }

  override def getBus(): Axi4 = hw.ctrl.io.axi
  def getSram(): SimulatedSRAM = hw.sram
}

// =========================================================================
//  Mock Services & Test Bench Helpers
// =========================================================================

class MockFetchServiceForLsu(pCfg: PipelineConfig) extends Plugin with SimpleFetchPipelineService {
  val fetchStreamIn = Stream(FetchedInstr(pCfg))
  override def fetchOutput(): Stream[FetchedInstr] = fetchStreamIn
  override def newRedirectPort(priority: Int): Flow[UInt] = Flow(UInt(pCfg.pcWidth))
  override def getIdleDetected(): Bool = Bool(false) // Default implementation for testing
}

class MockCommitControllerForLsu(pCfg: PipelineConfig) extends Plugin {
  // Private control signal
  private val enableCommit = Bool()
  
  // Public interface to get the control signal
  def getCommitEnable(): Bool = enableCommit

  val setup = create early new Area {
    val ratControl = getService[RatControlService]
    val flControl  = getService[FreeListControlService]
    val robService = getService[ROBService[RenamedUop]]
  }

  val logic = create late new Area {
    setup.ratControl.newCheckpointSavePort().setIdle()
    setup.ratControl.newCheckpointRestorePort().setIdle()
    setup.flControl.newRestorePort().setIdle()

    // Handle ROB flush signals - ä½¿ç”¨å¯„å­˜å™¨é¿å…å¯¹å­—é¢é‡çš„ä½ç‰‡æ“ä½œ
    val robFlushPort = setup.robService.getFlushPort()
    val flushTargetPtr = Reg(UInt(pCfg.robPtrWidth)) init(0)
    flushTargetPtr.allowUnsetRegToAvoidLatch
    robFlushPort.valid := False
    robFlushPort.payload.reason := FlushReason.FULL_FLUSH
    robFlushPort.payload.targetRobPtr := flushTargetPtr

    val freePorts = setup.flControl.getFreePorts()
    val commitSlots = setup.robService.getCommitSlots(pCfg.commitWidth)
    val commitAcks = setup.robService.getCommitAcks(pCfg.commitWidth)

    val commitPending = Vec(Reg(Bool()) init(False), pCfg.commitWidth)
    
    // Commit controller implementation
    for (i <- 0 until pCfg.commitWidth) {
      val canCommit = commitSlots(i).valid
      val doCommit = enableCommit && canCommit
      commitAcks(i) := doCommit

      when(doCommit) {
        val committedUop = commitSlots(i).entry.payload.uop
        freePorts(i).enable := committedUop.rename.allocatesPhysDest
        freePorts(i).physReg := committedUop.rename.oldPhysDest.idx
      } otherwise {
        freePorts(i).enable := False
        freePorts(i).physReg := 0
      }
    }
  }
}

// =========================================================================
//  Test Bench with Both ALU and LSU
// =========================================================================

class IssueToAluAndLsuComplexTestBench(val pCfg: PipelineConfig) extends Component {
  val UOP_HT = HardType(RenamedUop(pCfg))

  val io = new Bundle {
    val fetchStreamIn = slave(Stream(FetchedInstr(pCfg)))
    val enableCommit = in Bool ()
    // Expose commit port for monitoring
    val commitValid = out Bool()
    val commitEntry = out(ROBFullEntry(ROBConfig(
      robDepth = pCfg.robDepth,
      pcWidth = pCfg.pcWidth,
      commitWidth = pCfg.commitWidth,
      allocateWidth = pCfg.renameWidth,
      numWritebackPorts = pCfg.totalEuCount,
      uopType = UOP_HT,
      defaultUop = () => RenamedUop(pCfg).setDefault(),
      exceptionCodeWidth = pCfg.exceptionCodeWidth
    )))
  }

  // åœ¨Frameworkåˆ›å»ºå‰ç»Ÿä¸€åˆ›å»ºæ‰€æœ‰é…ç½®
  val lsuConfig = LsuConfig(
    lqDepth = 16,
    sqDepth = 16,
    robPtrWidth = pCfg.robPtrWidth,
    pcWidth = pCfg.pcWidth,
    dataWidth = pCfg.dataWidth,
    physGprIdxWidth = pCfg.physGprIdxWidth,
    exceptionCodeWidth = pCfg.exceptionCodeWidth,
    commitWidth = pCfg.commitWidth,
    dcacheRefillCount = 2
  )

  val dCacheConfig = DataCachePluginConfig(
    pipelineConfig = pCfg,
    memDataWidth = pCfg.dataWidth.value,
    cacheSize = 1024,
    wayCount = 2,
    refillCount = 2,
    writebackCount = 2,
    lineSize = 64,
    transactionIdWidth = pCfg.transactionIdWidth
  )

  val dCacheParams = DataCachePluginConfig.toDataCacheParameters(dCacheConfig)

  val axiConfig = Axi4Config(
    addressWidth = pCfg.xlen,
    dataWidth = pCfg.xlen,
    idWidth = 1,
    useLock = false,
    useCache = false,
    useProt = true,
    useQos = false,
    useRegion = false,
    useResp = true,
    useStrb = true,
    useBurst = true,
    useLen = true,
    useSize = true
  )

  val framework = new Framework(
    Seq(
      new MockFetchServiceForLsu(pCfg),
      new PhysicalRegFilePlugin(pCfg.physGprCount, pCfg.dataWidth),
      new BusyTablePlugin(pCfg),
      new ROBPlugin[RenamedUop](pCfg, HardType(RenamedUop(pCfg)), () => RenamedUop(pCfg).setDefault()),
      new WakeupPlugin(pCfg),
      // åˆ†ç¦»ALUå’ŒLSUçš„æ—è·¯ç½‘ç»œ
      new BypassPlugin[BypassMessage](payloadType = HardType(BypassMessage(pCfg))),
      new BypassPlugin[AguBypassData](payloadType = HardType(AguBypassData())),
      new MockCommitControllerForLsu(pCfg),
      new BpuPipelinePlugin(pCfg),
      // Add LSU infrastructure with unified configuration
      new StoreBufferPlugin(pCfg, lsuConfig, dCacheParams, lsuConfig.sqDepth),
      new AguPlugin(lsuConfig, supportPcRel = true),
      new DataCachePlugin(dCacheConfig),
      new TestOnlyMemSystemPlugin(axiConfig),
      // Core pipeline - åŒæ—¶åŒ…å«ALUå’ŒLSU
      new IssuePipeline(pCfg),
      new DecodePlugin(pCfg),
      new RenamePlugin(
        pCfg,
        RenameMapTableConfig(
          archRegCount = pCfg.archGprCount,
          physRegCount = pCfg.physGprCount,
          numReadPorts = pCfg.renameWidth * 3,
          numWritePorts = pCfg.renameWidth
        ),
        SuperScalarFreeListConfig(
          numPhysRegs = pCfg.physGprCount, 
          numAllocatePorts = pCfg.renameWidth, 
          numFreePorts = pCfg.commitWidth
        )
      ),
      new RobAllocPlugin(pCfg),
      new IssueQueuePlugin(pCfg),
      // æ·»åŠ ALUå’ŒLSUæ‰§è¡Œå•å…ƒ
      new AluIntEuPlugin("AluIntEU", pCfg),
      new LsuEuPlugin("LsuEU", pCfg, lsuConfig, dCacheParams),
      new LinkerPlugin(pCfg),
      new DispatchPlugin(pCfg)
    )
  )

  val fetchService = framework.getService[MockFetchServiceForLsu]
  fetchService.fetchStreamIn << io.fetchStreamIn

  val commitController = framework.getService[MockCommitControllerForLsu]
  commitController.getCommitEnable() := io.enableCommit

  val robService = framework.getService[ROBService[RenamedUop]]
  val commitSlot = robService.getCommitSlots(pCfg.commitWidth).head
  io.commitValid := commitSlot.valid
  io.commitEntry := commitSlot.entry

  // Connect fetch service to issue pipeline
  val issuePipeline = framework.getService[IssuePipeline]
  val fetchOutStream = fetchService.fetchOutput()
  val issueEntryStage = issuePipeline.entryStage
  val issueSignals = issuePipeline.signals
  
  issueEntryStage.valid := fetchOutStream.valid
  fetchOutStream.ready := issueEntryStage.isReady

  val fetched = fetchOutStream.payload
  val instructionVec = Vec(Bits(pCfg.dataWidth), pCfg.fetchWidth)
  instructionVec(0) := fetched.instruction
  for (i <- 1 until pCfg.fetchWidth) {
    instructionVec(i) := 0
  }

  issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
  issueEntryStage(issueSignals.VALID_MASK) := B"1"
  issueEntryStage(issueSignals.IS_FAULT_IN) := False
  issueEntryStage(issueSignals.FLUSH_PIPELINE) := False
  issueEntryStage(issueSignals.FLUSH_TARGET_PC) := 0

  // ä¸ºç»“æœéªŒè¯æ·»åŠ PRFè¯»ç«¯å£
  val prfService = framework.getService[PhysicalRegFileService]
  val prfReadPorts = Vec.tabulate(pCfg.archGprCount) { i =>
    val port = prfService.newReadPort()
    port.valid.setName(s"tb_prfRead_valid_$i")
    port.address.setName(s"tb_prfRead_addr_$i")
    port
  }
  prfReadPorts.simPublic()
}

// =========================================================================
//  The Test Bench (original LSU-only)
// =========================================================================

class IssueToAluAndLsuTestBench(val pCfg: PipelineConfig) extends Component {
  val UOP_HT = HardType(RenamedUop(pCfg))

  val io = new Bundle {
    val fetchStreamIn = slave(Stream(FetchedInstr(pCfg)))
    val enableCommit = in Bool ()
    // Expose commit port for monitoring
    val commitValid = out Bool()
    val commitEntry = out(ROBFullEntry(ROBConfig(
      robDepth = pCfg.robDepth,
      pcWidth = pCfg.pcWidth,
      commitWidth = pCfg.commitWidth,
      allocateWidth = pCfg.renameWidth,
      numWritebackPorts = pCfg.totalEuCount,
      uopType = UOP_HT,
      defaultUop = () => RenamedUop(pCfg).setDefault(),
      exceptionCodeWidth = pCfg.exceptionCodeWidth
    )))
  }

  // åœ¨Frameworkåˆ›å»ºå‰ç»Ÿä¸€åˆ›å»ºæ‰€æœ‰é…ç½®
  val lsuConfig = LsuConfig(
    lqDepth = 16,
    sqDepth = 16,
    robPtrWidth = pCfg.robPtrWidth,
    pcWidth = pCfg.pcWidth,
    dataWidth = pCfg.dataWidth,
    physGprIdxWidth = pCfg.physGprIdxWidth,
    exceptionCodeWidth = pCfg.exceptionCodeWidth,
    commitWidth = pCfg.commitWidth,
    dcacheRefillCount = 2
  )

  val dCacheConfig = DataCachePluginConfig(
    pipelineConfig = pCfg,
    memDataWidth = pCfg.dataWidth.value,
    cacheSize = 1024,
    wayCount = 2,
    refillCount = 2,
    writebackCount = 2,
    lineSize = 64,
    transactionIdWidth = pCfg.transactionIdWidth
  )

  val dCacheParams = DataCachePluginConfig.toDataCacheParameters(dCacheConfig)

  val axiConfig = Axi4Config(
    addressWidth = pCfg.xlen,
    dataWidth = pCfg.xlen,
    idWidth = 1,
    useLock = false,
    useCache = false,
    useProt = true,
    useQos = false,
    useRegion = false,
    useResp = true,
    useStrb = true,
    useBurst = true,
    useLen = true,
    useSize = true
  )

  val framework = new Framework(
    Seq(
      new MockFetchServiceForLsu(pCfg),
      new PhysicalRegFilePlugin(pCfg.physGprCount, pCfg.dataWidth),
      new BusyTablePlugin(pCfg),
      new ROBPlugin[RenamedUop](pCfg, HardType(RenamedUop(pCfg)), () => RenamedUop(pCfg).setDefault()),
      new WakeupPlugin(pCfg),
      new BypassPlugin[AguBypassData](payloadType = HardType(AguBypassData())),
      new MockCommitControllerForLsu(pCfg),
      new BpuPipelinePlugin(pCfg),
      // Add LSU infrastructure with unified configuration
      new StoreBufferPlugin(pCfg, lsuConfig, dCacheParams, lsuConfig.sqDepth),
      new AguPlugin(lsuConfig, supportPcRel = true),
      new DataCachePlugin(dCacheConfig),
      new TestOnlyMemSystemPlugin(axiConfig),
      // Core pipeline - simplified without ALU
      new IssuePipeline(pCfg),
      new DecodePlugin(pCfg),
      new RenamePlugin(
        pCfg,
        RenameMapTableConfig(
          archRegCount = pCfg.archGprCount,
          physRegCount = pCfg.physGprCount,
          numReadPorts = pCfg.renameWidth * 3,
          numWritePorts = pCfg.renameWidth
        ),
        SuperScalarFreeListConfig(
          numPhysRegs = pCfg.physGprCount, 
          numAllocatePorts = pCfg.renameWidth, 
          numFreePorts = pCfg.commitWidth
        )
      ),
      new RobAllocPlugin(pCfg),
      new IssueQueuePlugin(pCfg),
      // Only LSU EU for now - pass unified configurations
      new LsuEuPlugin("LsuEU", pCfg, lsuConfig, dCacheParams),
      new LinkerPlugin(pCfg),
      new DispatchPlugin(pCfg)
    )
  )

  val fetchService = framework.getService[MockFetchServiceForLsu]
  fetchService.fetchStreamIn << io.fetchStreamIn

  val commitController = framework.getService[MockCommitControllerForLsu]
  commitController.getCommitEnable() := io.enableCommit

  val robService = framework.getService[ROBService[RenamedUop]]
  val commitSlot = robService.getCommitSlots(pCfg.commitWidth).head
  io.commitValid := commitSlot.valid
  io.commitEntry := commitSlot.entry

  // Connect fetch service to issue pipeline
  val issuePipeline = framework.getService[IssuePipeline]
  val fetchOutStream = fetchService.fetchOutput()
  val issueEntryStage = issuePipeline.entryStage
  val issueSignals = issuePipeline.signals
  
  issueEntryStage.valid := fetchOutStream.valid
  fetchOutStream.ready := issueEntryStage.isReady

  val fetched = fetchOutStream.payload
  val instructionVec = Vec(Bits(pCfg.dataWidth), pCfg.fetchWidth)
  instructionVec(0) := fetched.instruction
  for (i <- 1 until pCfg.fetchWidth) {
    instructionVec(i) := 0
  }

  issueEntryStage(issueSignals.GROUP_PC_IN) := fetched.pc
  issueEntryStage(issueSignals.RAW_INSTRUCTIONS_IN) := instructionVec
  issueEntryStage(issueSignals.VALID_MASK) := B"1"
  issueEntryStage(issueSignals.IS_FAULT_IN) := False
  issueEntryStage(issueSignals.FLUSH_PIPELINE) := False
  issueEntryStage(issueSignals.FLUSH_TARGET_PC) := 0

  // æ³¨æ„ï¼šä¸åœ¨Frameworkå¤–éƒ¨åˆ›å»ºPRFè¯»ç«¯å£ï¼Œè¿™åº”è¯¥åœ¨Pluginå†…éƒ¨çš„earlyé˜¶æ®µå®Œæˆ
}

// =========================================================================
//  The Test Suite
// =========================================================================

class IssueToAluAndLsuSpec extends CustomSpinalSimFunSuite {

  // åˆ›å»ºæ”¯æŒALUå’ŒLSUçš„é…ç½®ç±»
  class AluAndLsuPipelineConfig extends PipelineConfig(
    aluEuCount = 1,  // éœ€è¦ALUæ¥æ‰§è¡ŒADDIæŒ‡ä»¤
    lsuEuCount = 1,
    dispatchWidth = 1,
    renameWidth = 1,
    fetchWidth = 1,
    xlen = 32,
    physGprCount = 64,
    archGprCount = 32,
    robDepth = 16,
    commitWidth = 1,
    transactionIdWidth = 8
  ) {
    // é‡å†™bruEuCountä»¥ä¿®å¤totalEuCountè®¡ç®—
    override def bruEuCount: Int = 0  // æµ‹è¯•ä¸­æ²¡æœ‰BRUæ’ä»¶
    // totalEuCount = aluEuCount + lsuEuCount + bruEuCount = 1 + 1 + 0 = 2
    override def totalEuCount: Int = 2
  }

  // åˆ›å»ºåªæœ‰LSUçš„é…ç½®ç±»ï¼ˆä¿æŒå‘åå…¼å®¹ï¼‰
  class LsuOnlyPipelineConfig extends PipelineConfig(
    aluEuCount = 0,
    lsuEuCount = 1,
    dispatchWidth = 1,
    renameWidth = 1,
    fetchWidth = 1,
    xlen = 32,
    physGprCount = 64,
    archGprCount = 32,
    robDepth = 16,  // æ˜ç¡®è®¾ç½®å’ŒLsuPluginSpecä¸€è‡´
    commitWidth = 1,
    transactionIdWidth = 8
  ) {
    // é‡å†™bruEuCountä»¥ä¿®å¤totalEuCountè®¡ç®—
    override def bruEuCount: Int = 0  // æµ‹è¯•ä¸­æ²¡æœ‰BRUæ’ä»¶
    // é‡å†™totalEuCountï¼Œå› ä¸ºæˆ‘ä»¬çš„LsuEuPluginæ˜¯å•ä¸€EUå¤„ç†loadå’Œstore
    override def totalEuCount: Int = 1  // åªæœ‰1ä¸ªLsuEuPlugin
  }

  val pCfg_complex = new AluAndLsuPipelineConfig()  // å¤æ‚æµ‹è¯•ä½¿ç”¨ALU+LSUé…ç½®
  val pCfg = new LsuOnlyPipelineConfig()            // ç®€å•æµ‹è¯•ä½¿ç”¨LSU-onlyé…ç½®

  test("StoreAndLoad_Test") {
    // ä½¿ç”¨çº¯Scalaä»¿çœŸåç«¯ï¼Œä¸“æ³¨äºStoreå’ŒLoadæ“ä½œï¼Œä½†ä»ç„¶ä½¿ç”¨ç®€å•çš„LSU-onlyé…ç½®
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).compile(new IssueToAluAndLsuTestBench(pCfg))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(30000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("80000000", 16)
      var commitCount = 0
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
            }
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹Storeå’ŒLoadæµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // æ›´ç®€å•çš„æµ‹è¯•åºåˆ—ï¼Œä½¿ç”¨å¯„å­˜å™¨0ä½œä¸ºåŸºå€ï¼Œä½†æµ‹è¯•Storeå’ŒLoadï¼š
      // 1. ST.W r0, r0, 0x200  (å­˜å‚¨0åˆ°åœ°å€0x200ï¼Œå› ä¸ºr0æ€»æ˜¯0)
      // 2. LD.W r1, r0, 0x200  (ä»åœ°å€0x200åŠ è½½ï¼Œåº”è¯¥å¾—åˆ°0)
      // 3. LD.W r2, r0, 0x204  (ä»åœ°å€0x204åŠ è½½ï¼Œåº”è¯¥å¾—åˆ°0ï¼Œå› ä¸ºæ²¡æœ‰å†™è¿‡)

      val store_addr = 0x200
      val instr_store = LA32RInstrBuilder.st_w(rd = 0, rj = 0, offset = store_addr)  // MEM[0x200] = r0 (=0)
      val instr_load1 = LA32RInstrBuilder.ld_w(rd = 1, rj = 0, offset = store_addr)  // r1 = MEM[0x200]
      val instr_load2 = LA32RInstrBuilder.ld_w(rd = 2, rj = 0, offset = store_addr + 4)  // r2 = MEM[0x204]

      println(s"[TEST] Storeå’ŒLoadæµ‹è¯•åºåˆ—:")
      println(f"  1. ST.W r0, r0, 0x${store_addr}%x (insn=0x${instr_store}%x) - å­˜å‚¨0åˆ°å†…å­˜")
      println(f"  2. LD.W r1, r0, 0x${store_addr}%x (insn=0x${instr_load1}%x) - ä»åŒä¸€åœ°å€åŠ è½½")
      println(f"  3. LD.W r2, r0, 0x${store_addr + 4}%x (insn=0x${instr_load2}%x) - ä»ä¸åŒåœ°å€åŠ è½½")

      // å‡†å¤‡æœŸæœ›çš„æäº¤é¡ºåº
      expectedCommits += pc_start        // Store
      expectedCommits += (pc_start + 4)  // Load 1
      expectedCommits += (pc_start + 8)  // Load 2

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_store)      // PC: 0x80000000
      issueInstr(pc_start + 4, instr_load1)  // PC: 0x80000004
      issueInstr(pc_start + 8, instr_load2)  // PC: 0x80000008

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(30)  // ç»™Storeå’ŒLoadåºåˆ—è¶³å¤Ÿçš„å¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 400  // å¢åŠ è¶…æ—¶æ—¶é—´
      while(commitCount < 3 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 80 == 0) {
          println(s"[WAIT] commitCount=$commitCount/3, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: Storeå’ŒLoadæµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        assert(commitCount == 3, s"Expected 3 commits, got $commitCount")
        assert(expectedCommits.isEmpty, "Not all expected commits were processed")
      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜LSU EUçš„Store/Loadåºåˆ—å¤„ç†å­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†ææ—¥å¿—")
        fail("Timeout waiting for commits - Store/Load test failed")
      }
      
      cd.waitSampling(10)
    }
  }

  test("ComplexLoadStore_Test") {
    // ä½¿ç”¨LSU-only testbenchä½†æ‰§è¡Œæ›´å¤æ‚çš„Store/Loadåºåˆ—
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).compile(new IssueToAluAndLsuTestBench(pCfg))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(30000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("80000000", 16)
      var commitCount = 0
      val expectedCommits = scala.collection.mutable.Queue[BigInt]()

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            
            if (expectedCommits.nonEmpty) {
              val expectedPC = expectedCommits.dequeue()
              assert(commitPC == expectedPC, s"PC mismatch: expected 0x${expectedPC.toString(16)}, got 0x${commitPC.toString(16)}")
              commitCount += 1
            }
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹å¤æ‚LSUåºåˆ—æµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // å¤æ‚LSUæµ‹è¯•åºåˆ—ï¼ˆé¿å…ä½¿ç”¨ALUï¼Œä¸“æ³¨äºLSUçš„å¤šç§æ“ä½œæ¨¡å¼ï¼‰ï¼š
      // 1. ST.W r0, r0, 0x200  (å­˜å‚¨ï¼šMEM[0x200] = r0 = 0)
      // 2. ST.W r0, r0, 0x204  (å­˜å‚¨ï¼šMEM[0x204] = r0 = 0)  
      // 3. LD.W r1, r0, 0x200  (åŠ è½½ï¼šr1 = MEM[0x200] = 0)
      // 4. LD.W r2, r0, 0x204  (åŠ è½½ï¼šr2 = MEM[0x204] = 0)
      // 5. LD.W r3, r0, 0x208  (åŠ è½½ï¼šr3 = MEM[0x208] = æœªåˆå§‹åŒ–)
      // è¿™æµ‹è¯•äº†å¤šä¸ªè¿ç»­çš„Storeå’ŒLoadæ“ä½œï¼Œä»¥åŠStore-to-Load forwarding

      val instr_store1 = LA32RInstrBuilder.st_w(rd = 0, rj = 0, offset = 0x200)  // MEM[0x200] = r0
      val instr_store2 = LA32RInstrBuilder.st_w(rd = 0, rj = 0, offset = 0x204)  // MEM[0x204] = r0
      val instr_load1 = LA32RInstrBuilder.ld_w(rd = 1, rj = 0, offset = 0x200)   // r1 = MEM[0x200]
      val instr_load2 = LA32RInstrBuilder.ld_w(rd = 2, rj = 0, offset = 0x204)   // r2 = MEM[0x204]
      val instr_load3 = LA32RInstrBuilder.ld_w(rd = 3, rj = 0, offset = 0x208)   // r3 = MEM[0x208]

      println(s"[TEST] å¤æ‚LSUåºåˆ—ï¼ˆStore/Load forwardingæµ‹è¯•ï¼‰:")
      println(f"  1. ST.W r0, r0, 0x200 (insn=0x${instr_store1}%x) - å­˜å‚¨åˆ°0x200")
      println(f"  2. ST.W r0, r0, 0x204 (insn=0x${instr_store2}%x) - å­˜å‚¨åˆ°0x204")
      println(f"  3. LD.W r1, r0, 0x200 (insn=0x${instr_load1}%x) - ä»0x200åŠ è½½ï¼ˆåº”è¯¥hit storeï¼‰")
      println(f"  4. LD.W r2, r0, 0x204 (insn=0x${instr_load2}%x) - ä»0x204åŠ è½½ï¼ˆåº”è¯¥hit storeï¼‰")
      println(f"  5. LD.W r3, r0, 0x208 (insn=0x${instr_load3}%x) - ä»0x208åŠ è½½ï¼ˆmissï¼Œè¯»cacheï¼‰")

      // å‡†å¤‡æœŸæœ›çš„æäº¤é¡ºåº
      expectedCommits += pc_start        // Store 1
      expectedCommits += (pc_start + 4)  // Store 2
      expectedCommits += (pc_start + 8)  // Load 1
      expectedCommits += (pc_start + 12) // Load 2
      expectedCommits += (pc_start + 16) // Load 3

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_store1)       // PC: 0x80000000
      issueInstr(pc_start + 4, instr_store2)   // PC: 0x80000004
      issueInstr(pc_start + 8, instr_load1)    // PC: 0x80000008
      issueInstr(pc_start + 12, instr_load2)   // PC: 0x8000000C
      issueInstr(pc_start + 16, instr_load3)   // PC: 0x80000010

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(50)  // ç»™å¤æ‚LSUåºåˆ—æ›´å¤šå¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 500  // å¢åŠ è¶…æ—¶æ—¶é—´ç”¨äºå¤æ‚LSUåºåˆ—
      while(commitCount < 5 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 100 == 0) {
          println(s"[WAIT] commitCount=$commitCount/5, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: å¤æ‚LSUåºåˆ—æµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        println("âœ… æµ‹è¯•è¦†ç›–: Store-to-Load forwarding, å¤šé‡Store, å¤šé‡Load, Cache misså¤„ç†")
        assert(commitCount == 5, s"Expected 5 commits, got $commitCount")
        assert(expectedCommits.isEmpty, "Not all expected commits were processed")
      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜å¤æ‚LSUåºåˆ—å¤„ç†å­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†æStore/Loadä¾èµ–å…³ç³»")
        fail("Timeout waiting for commits - Complex LSU sequence test failed")
      }
      
      cd.waitSampling(10)
    }
  }

  test("SimpleLoad_Test") {
    // ä½¿ç”¨çº¯Scalaä»¿çœŸåç«¯é¿å¼€Verilatorè¯­æ³•é—®é¢˜
    val compiled = SimConfig.withConfig(SpinalConfig().copy(
      defaultConfigForClockDomains = ClockDomainConfig(resetKind = SYNC),
      targetDirectory = "simWorkspace/scala_sim"
    )).compile(new IssueToAluAndLsuTestBench(pCfg))
    
    compiled.doSim { dut =>
      val cd = dut.clockDomain
      cd.forkStimulus(period = 10)
      SimTimeout(15000)

      def issueInstr(pc: BigInt, insn: BigInt): Unit = {
        println(s"[ISSUE] PC=0x${pc.toString(16)}, insn=0x${insn.toString(16)}")
        dut.io.fetchStreamIn.valid #= true
        dut.io.fetchStreamIn.payload.pc #= pc
        dut.io.fetchStreamIn.payload.instruction #= insn
        dut.io.fetchStreamIn.payload.predecode.setDefaultForSim()
        dut.io.fetchStreamIn.payload.bpuPrediction.valid #= false
        cd.waitSamplingWhere(dut.io.fetchStreamIn.ready.toBoolean)
        dut.io.fetchStreamIn.valid #= false
        cd.waitSampling(1)
      }

      val pc_start = BigInt("80000000", 16)
      var commitCount = 0

      // Simple commit monitoring with detailed logging
      val commitMonitor = fork {
        while(true) {
          cd.waitSampling()
          if (dut.io.enableCommit.toBoolean && dut.io.commitValid.toBoolean) {
            val commitPC = dut.io.commitEntry.payload.uop.decoded.pc.toBigInt
            println(s"[COMMIT] âœ… PC=0x${commitPC.toString(16)}")
            commitCount += 1
          }
        }
      }

      println("=== ğŸš€ å¼€å§‹LSU EUé›†æˆæµ‹è¯• ===")
      dut.io.enableCommit #= false
      cd.waitSampling(5)

      // ç®€åŒ–æµ‹è¯•ï¼šLoadæŒ‡ä»¤ï¼Œä½¿ç”¨å¯„å­˜å™¨0ï¼ˆæ€»æ˜¯0ï¼‰ä½œä¸ºåŸºå€ï¼Œä½†ä½¿ç”¨SRAMèŒƒå›´å†…çš„åœ°å€
      val instr_lw = LA32RInstrBuilder.ld_w(rd = 2, rj = 0, offset = 0x100)  // r2 = MEM[r0 + 0x100] = MEM[0x100]
      println(s"[TEST] LoadæŒ‡ä»¤: ld.w r2, r0, 0x100 (insn=0x${instr_lw.toString(16)})")

      println("=== ğŸ“¤ å‘å°„æŒ‡ä»¤åºåˆ— ===")
      issueInstr(pc_start, instr_lw)   // PC: 0x80000000

      println("=== â±ï¸ ç­‰å¾…æ‰§è¡Œå®Œæˆ ===")
      cd.waitSampling(20)  // å¢åŠ ç­‰å¾…æ—¶é—´ç»™LSUæ›´å¤šå¤„ç†æ—¶é—´

      println("=== âœ… å¯ç”¨æäº¤ ===")
      dut.io.enableCommit #= true
      
      var timeout = 200  // å¢åŠ è¶…æ—¶æ—¶é—´
      while(commitCount < 1 && timeout > 0) {
        cd.waitSampling()
        timeout -= 1
        if (timeout % 50 == 0) {
          println(s"[WAIT] commitCount=$commitCount/1, timeout=$timeout")
        }
      }
      
      if (timeout > 0) {
        println(s"ğŸ‰ SUCCESS: LSUæµ‹è¯•å®Œæˆï¼ŒæˆåŠŸæäº¤äº†${commitCount}æ¡æŒ‡ä»¤!")
        assert(commitCount == 1, s"Expected 1 commits, got $commitCount")
      } else {
        println("âš ï¸ TIMEOUT: æŒ‡ä»¤æœªèƒ½åœ¨é¢„æœŸæ—¶é—´å†…æäº¤")
        println("è¿™å¯èƒ½è¡¨æ˜LSU EUçš„æŸä¸ªé˜¶æ®µå­˜åœ¨é—®é¢˜ï¼Œéœ€è¦åˆ†ææ—¥å¿—")
        fail("Timeout waiting for commits - LSU EU may have issues")
      }
      
      cd.waitSampling(5)
    }
  }

  thatsAll()
}
