$comment
	File created using the following command:
		vcd file final.msim.vcd -direction
$end
$date
	Sun Dec  1 16:33:04 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module final_vhd_vec_tst $end
$var wire 1 ! bt1 $end
$var wire 1 " bt2 $end
$var wire 1 # bt3 $end
$var wire 1 $ clk $end
$var wire 1 % d_a [15] $end
$var wire 1 & d_a [14] $end
$var wire 1 ' d_a [13] $end
$var wire 1 ( d_a [12] $end
$var wire 1 ) d_a [11] $end
$var wire 1 * d_a [10] $end
$var wire 1 + d_a [9] $end
$var wire 1 , d_a [8] $end
$var wire 1 - d_a [7] $end
$var wire 1 . d_a [6] $end
$var wire 1 / d_a [5] $end
$var wire 1 0 d_a [4] $end
$var wire 1 1 d_a [3] $end
$var wire 1 2 d_a [2] $end
$var wire 1 3 d_a [1] $end
$var wire 1 4 d_a [0] $end
$var wire 1 5 d_b [15] $end
$var wire 1 6 d_b [14] $end
$var wire 1 7 d_b [13] $end
$var wire 1 8 d_b [12] $end
$var wire 1 9 d_b [11] $end
$var wire 1 : d_b [10] $end
$var wire 1 ; d_b [9] $end
$var wire 1 < d_b [8] $end
$var wire 1 = d_b [7] $end
$var wire 1 > d_b [6] $end
$var wire 1 ? d_b [5] $end
$var wire 1 @ d_b [4] $end
$var wire 1 A d_b [3] $end
$var wire 1 B d_b [2] $end
$var wire 1 C d_b [1] $end
$var wire 1 D d_b [0] $end
$var wire 1 E d_op_ula [15] $end
$var wire 1 F d_op_ula [14] $end
$var wire 1 G d_op_ula [13] $end
$var wire 1 H d_op_ula [12] $end
$var wire 1 I d_op_ula [11] $end
$var wire 1 J d_op_ula [10] $end
$var wire 1 K d_op_ula [9] $end
$var wire 1 L d_op_ula [8] $end
$var wire 1 M d_op_ula [7] $end
$var wire 1 N d_op_ula [6] $end
$var wire 1 O d_op_ula [5] $end
$var wire 1 P d_op_ula [4] $end
$var wire 1 Q d_op_ula [3] $end
$var wire 1 R d_op_ula [2] $end
$var wire 1 S d_op_ula [1] $end
$var wire 1 T d_op_ula [0] $end
$var wire 1 U d_ula [15] $end
$var wire 1 V d_ula [14] $end
$var wire 1 W d_ula [13] $end
$var wire 1 X d_ula [12] $end
$var wire 1 Y d_ula [11] $end
$var wire 1 Z d_ula [10] $end
$var wire 1 [ d_ula [9] $end
$var wire 1 \ d_ula [8] $end
$var wire 1 ] d_ula [7] $end
$var wire 1 ^ d_ula [6] $end
$var wire 1 _ d_ula [5] $end
$var wire 1 ` d_ula [4] $end
$var wire 1 a d_ula [3] $end
$var wire 1 b d_ula [2] $end
$var wire 1 c d_ula [1] $end
$var wire 1 d d_ula [0] $end
$var wire 1 e debug_reg [15] $end
$var wire 1 f debug_reg [14] $end
$var wire 1 g debug_reg [13] $end
$var wire 1 h debug_reg [12] $end
$var wire 1 i debug_reg [11] $end
$var wire 1 j debug_reg [10] $end
$var wire 1 k debug_reg [9] $end
$var wire 1 l debug_reg [8] $end
$var wire 1 m debug_reg [7] $end
$var wire 1 n debug_reg [6] $end
$var wire 1 o debug_reg [5] $end
$var wire 1 p debug_reg [4] $end
$var wire 1 q debug_reg [3] $end
$var wire 1 r debug_reg [2] $end
$var wire 1 s debug_reg [1] $end
$var wire 1 t debug_reg [0] $end
$var wire 1 u instrucao [17] $end
$var wire 1 v instrucao [16] $end
$var wire 1 w instrucao [15] $end
$var wire 1 x instrucao [14] $end
$var wire 1 y instrucao [13] $end
$var wire 1 z instrucao [12] $end
$var wire 1 { instrucao [11] $end
$var wire 1 | instrucao [10] $end
$var wire 1 } instrucao [9] $end
$var wire 1 ~ instrucao [8] $end
$var wire 1 !! instrucao [7] $end
$var wire 1 "! instrucao [6] $end
$var wire 1 #! instrucao [5] $end
$var wire 1 $! instrucao [4] $end
$var wire 1 %! instrucao [3] $end
$var wire 1 &! instrucao [2] $end
$var wire 1 '! instrucao [1] $end
$var wire 1 (! instrucao [0] $end
$var wire 1 )! l1 $end
$var wire 1 *! l2 $end
$var wire 1 +! l3 $end
$var wire 1 ,! l4 $end
$var wire 1 -! sd1 [6] $end
$var wire 1 .! sd1 [5] $end
$var wire 1 /! sd1 [4] $end
$var wire 1 0! sd1 [3] $end
$var wire 1 1! sd1 [2] $end
$var wire 1 2! sd1 [1] $end
$var wire 1 3! sd1 [0] $end
$var wire 1 4! sd2 [6] $end
$var wire 1 5! sd2 [5] $end
$var wire 1 6! sd2 [4] $end
$var wire 1 7! sd2 [3] $end
$var wire 1 8! sd2 [2] $end
$var wire 1 9! sd2 [1] $end
$var wire 1 :! sd2 [0] $end
$var wire 1 ;! sd3 [6] $end
$var wire 1 <! sd3 [5] $end
$var wire 1 =! sd3 [4] $end
$var wire 1 >! sd3 [3] $end
$var wire 1 ?! sd3 [2] $end
$var wire 1 @! sd3 [1] $end
$var wire 1 A! sd3 [0] $end
$var wire 1 B! sd4 [6] $end
$var wire 1 C! sd4 [5] $end
$var wire 1 D! sd4 [4] $end
$var wire 1 E! sd4 [3] $end
$var wire 1 F! sd4 [2] $end
$var wire 1 G! sd4 [1] $end
$var wire 1 H! sd4 [0] $end
$var wire 1 I! valor_banco_regs_out [15] $end
$var wire 1 J! valor_banco_regs_out [14] $end
$var wire 1 K! valor_banco_regs_out [13] $end
$var wire 1 L! valor_banco_regs_out [12] $end
$var wire 1 M! valor_banco_regs_out [11] $end
$var wire 1 N! valor_banco_regs_out [10] $end
$var wire 1 O! valor_banco_regs_out [9] $end
$var wire 1 P! valor_banco_regs_out [8] $end
$var wire 1 Q! valor_banco_regs_out [7] $end
$var wire 1 R! valor_banco_regs_out [6] $end
$var wire 1 S! valor_banco_regs_out [5] $end
$var wire 1 T! valor_banco_regs_out [4] $end
$var wire 1 U! valor_banco_regs_out [3] $end
$var wire 1 V! valor_banco_regs_out [2] $end
$var wire 1 W! valor_banco_regs_out [1] $end
$var wire 1 X! valor_banco_regs_out [0] $end
$var wire 1 Y! valor_ula_out [15] $end
$var wire 1 Z! valor_ula_out [14] $end
$var wire 1 [! valor_ula_out [13] $end
$var wire 1 \! valor_ula_out [12] $end
$var wire 1 ]! valor_ula_out [11] $end
$var wire 1 ^! valor_ula_out [10] $end
$var wire 1 _! valor_ula_out [9] $end
$var wire 1 `! valor_ula_out [8] $end
$var wire 1 a! valor_ula_out [7] $end
$var wire 1 b! valor_ula_out [6] $end
$var wire 1 c! valor_ula_out [5] $end
$var wire 1 d! valor_ula_out [4] $end
$var wire 1 e! valor_ula_out [3] $end
$var wire 1 f! valor_ula_out [2] $end
$var wire 1 g! valor_ula_out [1] $end
$var wire 1 h! valor_ula_out [0] $end

$scope module i1 $end
$var wire 1 i! gnd $end
$var wire 1 j! vcc $end
$var wire 1 k! unknown $end
$var wire 1 l! devoe $end
$var wire 1 m! devclrn $end
$var wire 1 n! devpor $end
$var wire 1 o! ww_devoe $end
$var wire 1 p! ww_devclrn $end
$var wire 1 q! ww_devpor $end
$var wire 1 r! ww_clk $end
$var wire 1 s! ww_bt1 $end
$var wire 1 t! ww_bt2 $end
$var wire 1 u! ww_bt3 $end
$var wire 1 v! ww_instrucao [17] $end
$var wire 1 w! ww_instrucao [16] $end
$var wire 1 x! ww_instrucao [15] $end
$var wire 1 y! ww_instrucao [14] $end
$var wire 1 z! ww_instrucao [13] $end
$var wire 1 {! ww_instrucao [12] $end
$var wire 1 |! ww_instrucao [11] $end
$var wire 1 }! ww_instrucao [10] $end
$var wire 1 ~! ww_instrucao [9] $end
$var wire 1 !" ww_instrucao [8] $end
$var wire 1 "" ww_instrucao [7] $end
$var wire 1 #" ww_instrucao [6] $end
$var wire 1 $" ww_instrucao [5] $end
$var wire 1 %" ww_instrucao [4] $end
$var wire 1 &" ww_instrucao [3] $end
$var wire 1 '" ww_instrucao [2] $end
$var wire 1 (" ww_instrucao [1] $end
$var wire 1 )" ww_instrucao [0] $end
$var wire 1 *" ww_sd1 [6] $end
$var wire 1 +" ww_sd1 [5] $end
$var wire 1 ," ww_sd1 [4] $end
$var wire 1 -" ww_sd1 [3] $end
$var wire 1 ." ww_sd1 [2] $end
$var wire 1 /" ww_sd1 [1] $end
$var wire 1 0" ww_sd1 [0] $end
$var wire 1 1" ww_sd2 [6] $end
$var wire 1 2" ww_sd2 [5] $end
$var wire 1 3" ww_sd2 [4] $end
$var wire 1 4" ww_sd2 [3] $end
$var wire 1 5" ww_sd2 [2] $end
$var wire 1 6" ww_sd2 [1] $end
$var wire 1 7" ww_sd2 [0] $end
$var wire 1 8" ww_sd3 [6] $end
$var wire 1 9" ww_sd3 [5] $end
$var wire 1 :" ww_sd3 [4] $end
$var wire 1 ;" ww_sd3 [3] $end
$var wire 1 <" ww_sd3 [2] $end
$var wire 1 =" ww_sd3 [1] $end
$var wire 1 >" ww_sd3 [0] $end
$var wire 1 ?" ww_sd4 [6] $end
$var wire 1 @" ww_sd4 [5] $end
$var wire 1 A" ww_sd4 [4] $end
$var wire 1 B" ww_sd4 [3] $end
$var wire 1 C" ww_sd4 [2] $end
$var wire 1 D" ww_sd4 [1] $end
$var wire 1 E" ww_sd4 [0] $end
$var wire 1 F" ww_l1 $end
$var wire 1 G" ww_l2 $end
$var wire 1 H" ww_l3 $end
$var wire 1 I" ww_l4 $end
$var wire 1 J" ww_d_ula [15] $end
$var wire 1 K" ww_d_ula [14] $end
$var wire 1 L" ww_d_ula [13] $end
$var wire 1 M" ww_d_ula [12] $end
$var wire 1 N" ww_d_ula [11] $end
$var wire 1 O" ww_d_ula [10] $end
$var wire 1 P" ww_d_ula [9] $end
$var wire 1 Q" ww_d_ula [8] $end
$var wire 1 R" ww_d_ula [7] $end
$var wire 1 S" ww_d_ula [6] $end
$var wire 1 T" ww_d_ula [5] $end
$var wire 1 U" ww_d_ula [4] $end
$var wire 1 V" ww_d_ula [3] $end
$var wire 1 W" ww_d_ula [2] $end
$var wire 1 X" ww_d_ula [1] $end
$var wire 1 Y" ww_d_ula [0] $end
$var wire 1 Z" ww_d_a [15] $end
$var wire 1 [" ww_d_a [14] $end
$var wire 1 \" ww_d_a [13] $end
$var wire 1 ]" ww_d_a [12] $end
$var wire 1 ^" ww_d_a [11] $end
$var wire 1 _" ww_d_a [10] $end
$var wire 1 `" ww_d_a [9] $end
$var wire 1 a" ww_d_a [8] $end
$var wire 1 b" ww_d_a [7] $end
$var wire 1 c" ww_d_a [6] $end
$var wire 1 d" ww_d_a [5] $end
$var wire 1 e" ww_d_a [4] $end
$var wire 1 f" ww_d_a [3] $end
$var wire 1 g" ww_d_a [2] $end
$var wire 1 h" ww_d_a [1] $end
$var wire 1 i" ww_d_a [0] $end
$var wire 1 j" ww_d_b [15] $end
$var wire 1 k" ww_d_b [14] $end
$var wire 1 l" ww_d_b [13] $end
$var wire 1 m" ww_d_b [12] $end
$var wire 1 n" ww_d_b [11] $end
$var wire 1 o" ww_d_b [10] $end
$var wire 1 p" ww_d_b [9] $end
$var wire 1 q" ww_d_b [8] $end
$var wire 1 r" ww_d_b [7] $end
$var wire 1 s" ww_d_b [6] $end
$var wire 1 t" ww_d_b [5] $end
$var wire 1 u" ww_d_b [4] $end
$var wire 1 v" ww_d_b [3] $end
$var wire 1 w" ww_d_b [2] $end
$var wire 1 x" ww_d_b [1] $end
$var wire 1 y" ww_d_b [0] $end
$var wire 1 z" ww_d_op_ula [15] $end
$var wire 1 {" ww_d_op_ula [14] $end
$var wire 1 |" ww_d_op_ula [13] $end
$var wire 1 }" ww_d_op_ula [12] $end
$var wire 1 ~" ww_d_op_ula [11] $end
$var wire 1 !# ww_d_op_ula [10] $end
$var wire 1 "# ww_d_op_ula [9] $end
$var wire 1 ## ww_d_op_ula [8] $end
$var wire 1 $# ww_d_op_ula [7] $end
$var wire 1 %# ww_d_op_ula [6] $end
$var wire 1 &# ww_d_op_ula [5] $end
$var wire 1 '# ww_d_op_ula [4] $end
$var wire 1 (# ww_d_op_ula [3] $end
$var wire 1 )# ww_d_op_ula [2] $end
$var wire 1 *# ww_d_op_ula [1] $end
$var wire 1 +# ww_d_op_ula [0] $end
$var wire 1 ,# ww_valor_ula_out [15] $end
$var wire 1 -# ww_valor_ula_out [14] $end
$var wire 1 .# ww_valor_ula_out [13] $end
$var wire 1 /# ww_valor_ula_out [12] $end
$var wire 1 0# ww_valor_ula_out [11] $end
$var wire 1 1# ww_valor_ula_out [10] $end
$var wire 1 2# ww_valor_ula_out [9] $end
$var wire 1 3# ww_valor_ula_out [8] $end
$var wire 1 4# ww_valor_ula_out [7] $end
$var wire 1 5# ww_valor_ula_out [6] $end
$var wire 1 6# ww_valor_ula_out [5] $end
$var wire 1 7# ww_valor_ula_out [4] $end
$var wire 1 8# ww_valor_ula_out [3] $end
$var wire 1 9# ww_valor_ula_out [2] $end
$var wire 1 :# ww_valor_ula_out [1] $end
$var wire 1 ;# ww_valor_ula_out [0] $end
$var wire 1 <# ww_valor_banco_regs_out [15] $end
$var wire 1 =# ww_valor_banco_regs_out [14] $end
$var wire 1 ># ww_valor_banco_regs_out [13] $end
$var wire 1 ?# ww_valor_banco_regs_out [12] $end
$var wire 1 @# ww_valor_banco_regs_out [11] $end
$var wire 1 A# ww_valor_banco_regs_out [10] $end
$var wire 1 B# ww_valor_banco_regs_out [9] $end
$var wire 1 C# ww_valor_banco_regs_out [8] $end
$var wire 1 D# ww_valor_banco_regs_out [7] $end
$var wire 1 E# ww_valor_banco_regs_out [6] $end
$var wire 1 F# ww_valor_banco_regs_out [5] $end
$var wire 1 G# ww_valor_banco_regs_out [4] $end
$var wire 1 H# ww_valor_banco_regs_out [3] $end
$var wire 1 I# ww_valor_banco_regs_out [2] $end
$var wire 1 J# ww_valor_banco_regs_out [1] $end
$var wire 1 K# ww_valor_banco_regs_out [0] $end
$var wire 1 L# ww_debug_reg [15] $end
$var wire 1 M# ww_debug_reg [14] $end
$var wire 1 N# ww_debug_reg [13] $end
$var wire 1 O# ww_debug_reg [12] $end
$var wire 1 P# ww_debug_reg [11] $end
$var wire 1 Q# ww_debug_reg [10] $end
$var wire 1 R# ww_debug_reg [9] $end
$var wire 1 S# ww_debug_reg [8] $end
$var wire 1 T# ww_debug_reg [7] $end
$var wire 1 U# ww_debug_reg [6] $end
$var wire 1 V# ww_debug_reg [5] $end
$var wire 1 W# ww_debug_reg [4] $end
$var wire 1 X# ww_debug_reg [3] $end
$var wire 1 Y# ww_debug_reg [2] $end
$var wire 1 Z# ww_debug_reg [1] $end
$var wire 1 [# ww_debug_reg [0] $end
$var wire 1 \# \i4|s[1]~5clkctrl_INCLK_bus\ [3] $end
$var wire 1 ]# \i4|s[1]~5clkctrl_INCLK_bus\ [2] $end
$var wire 1 ^# \i4|s[1]~5clkctrl_INCLK_bus\ [1] $end
$var wire 1 _# \i4|s[1]~5clkctrl_INCLK_bus\ [0] $end
$var wire 1 `# \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 a# \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 b# \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 c# \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 d# \sd1[0]~output_o\ $end
$var wire 1 e# \sd1[1]~output_o\ $end
$var wire 1 f# \sd1[2]~output_o\ $end
$var wire 1 g# \sd1[3]~output_o\ $end
$var wire 1 h# \sd1[4]~output_o\ $end
$var wire 1 i# \sd1[5]~output_o\ $end
$var wire 1 j# \sd1[6]~output_o\ $end
$var wire 1 k# \sd2[0]~output_o\ $end
$var wire 1 l# \sd2[1]~output_o\ $end
$var wire 1 m# \sd2[2]~output_o\ $end
$var wire 1 n# \sd2[3]~output_o\ $end
$var wire 1 o# \sd2[4]~output_o\ $end
$var wire 1 p# \sd2[5]~output_o\ $end
$var wire 1 q# \sd2[6]~output_o\ $end
$var wire 1 r# \sd3[0]~output_o\ $end
$var wire 1 s# \sd3[1]~output_o\ $end
$var wire 1 t# \sd3[2]~output_o\ $end
$var wire 1 u# \sd3[3]~output_o\ $end
$var wire 1 v# \sd3[4]~output_o\ $end
$var wire 1 w# \sd3[5]~output_o\ $end
$var wire 1 x# \sd3[6]~output_o\ $end
$var wire 1 y# \sd4[0]~output_o\ $end
$var wire 1 z# \sd4[1]~output_o\ $end
$var wire 1 {# \sd4[2]~output_o\ $end
$var wire 1 |# \sd4[3]~output_o\ $end
$var wire 1 }# \sd4[4]~output_o\ $end
$var wire 1 ~# \sd4[5]~output_o\ $end
$var wire 1 !$ \sd4[6]~output_o\ $end
$var wire 1 "$ \l1~output_o\ $end
$var wire 1 #$ \l2~output_o\ $end
$var wire 1 $$ \l3~output_o\ $end
$var wire 1 %$ \l4~output_o\ $end
$var wire 1 &$ \d_ula[0]~output_o\ $end
$var wire 1 '$ \d_ula[1]~output_o\ $end
$var wire 1 ($ \d_ula[2]~output_o\ $end
$var wire 1 )$ \d_ula[3]~output_o\ $end
$var wire 1 *$ \d_ula[4]~output_o\ $end
$var wire 1 +$ \d_ula[5]~output_o\ $end
$var wire 1 ,$ \d_ula[6]~output_o\ $end
$var wire 1 -$ \d_ula[7]~output_o\ $end
$var wire 1 .$ \d_ula[8]~output_o\ $end
$var wire 1 /$ \d_ula[9]~output_o\ $end
$var wire 1 0$ \d_ula[10]~output_o\ $end
$var wire 1 1$ \d_ula[11]~output_o\ $end
$var wire 1 2$ \d_ula[12]~output_o\ $end
$var wire 1 3$ \d_ula[13]~output_o\ $end
$var wire 1 4$ \d_ula[14]~output_o\ $end
$var wire 1 5$ \d_ula[15]~output_o\ $end
$var wire 1 6$ \d_a[0]~output_o\ $end
$var wire 1 7$ \d_a[1]~output_o\ $end
$var wire 1 8$ \d_a[2]~output_o\ $end
$var wire 1 9$ \d_a[3]~output_o\ $end
$var wire 1 :$ \d_a[4]~output_o\ $end
$var wire 1 ;$ \d_a[5]~output_o\ $end
$var wire 1 <$ \d_a[6]~output_o\ $end
$var wire 1 =$ \d_a[7]~output_o\ $end
$var wire 1 >$ \d_a[8]~output_o\ $end
$var wire 1 ?$ \d_a[9]~output_o\ $end
$var wire 1 @$ \d_a[10]~output_o\ $end
$var wire 1 A$ \d_a[11]~output_o\ $end
$var wire 1 B$ \d_a[12]~output_o\ $end
$var wire 1 C$ \d_a[13]~output_o\ $end
$var wire 1 D$ \d_a[14]~output_o\ $end
$var wire 1 E$ \d_a[15]~output_o\ $end
$var wire 1 F$ \d_b[0]~output_o\ $end
$var wire 1 G$ \d_b[1]~output_o\ $end
$var wire 1 H$ \d_b[2]~output_o\ $end
$var wire 1 I$ \d_b[3]~output_o\ $end
$var wire 1 J$ \d_b[4]~output_o\ $end
$var wire 1 K$ \d_b[5]~output_o\ $end
$var wire 1 L$ \d_b[6]~output_o\ $end
$var wire 1 M$ \d_b[7]~output_o\ $end
$var wire 1 N$ \d_b[8]~output_o\ $end
$var wire 1 O$ \d_b[9]~output_o\ $end
$var wire 1 P$ \d_b[10]~output_o\ $end
$var wire 1 Q$ \d_b[11]~output_o\ $end
$var wire 1 R$ \d_b[12]~output_o\ $end
$var wire 1 S$ \d_b[13]~output_o\ $end
$var wire 1 T$ \d_b[14]~output_o\ $end
$var wire 1 U$ \d_b[15]~output_o\ $end
$var wire 1 V$ \d_op_ula[0]~output_o\ $end
$var wire 1 W$ \d_op_ula[1]~output_o\ $end
$var wire 1 X$ \d_op_ula[2]~output_o\ $end
$var wire 1 Y$ \d_op_ula[3]~output_o\ $end
$var wire 1 Z$ \d_op_ula[4]~output_o\ $end
$var wire 1 [$ \d_op_ula[5]~output_o\ $end
$var wire 1 \$ \d_op_ula[6]~output_o\ $end
$var wire 1 ]$ \d_op_ula[7]~output_o\ $end
$var wire 1 ^$ \d_op_ula[8]~output_o\ $end
$var wire 1 _$ \d_op_ula[9]~output_o\ $end
$var wire 1 `$ \d_op_ula[10]~output_o\ $end
$var wire 1 a$ \d_op_ula[11]~output_o\ $end
$var wire 1 b$ \d_op_ula[12]~output_o\ $end
$var wire 1 c$ \d_op_ula[13]~output_o\ $end
$var wire 1 d$ \d_op_ula[14]~output_o\ $end
$var wire 1 e$ \d_op_ula[15]~output_o\ $end
$var wire 1 f$ \valor_ula_out[0]~output_o\ $end
$var wire 1 g$ \valor_ula_out[1]~output_o\ $end
$var wire 1 h$ \valor_ula_out[2]~output_o\ $end
$var wire 1 i$ \valor_ula_out[3]~output_o\ $end
$var wire 1 j$ \valor_ula_out[4]~output_o\ $end
$var wire 1 k$ \valor_ula_out[5]~output_o\ $end
$var wire 1 l$ \valor_ula_out[6]~output_o\ $end
$var wire 1 m$ \valor_ula_out[7]~output_o\ $end
$var wire 1 n$ \valor_ula_out[8]~output_o\ $end
$var wire 1 o$ \valor_ula_out[9]~output_o\ $end
$var wire 1 p$ \valor_ula_out[10]~output_o\ $end
$var wire 1 q$ \valor_ula_out[11]~output_o\ $end
$var wire 1 r$ \valor_ula_out[12]~output_o\ $end
$var wire 1 s$ \valor_ula_out[13]~output_o\ $end
$var wire 1 t$ \valor_ula_out[14]~output_o\ $end
$var wire 1 u$ \valor_ula_out[15]~output_o\ $end
$var wire 1 v$ \valor_banco_regs_out[0]~output_o\ $end
$var wire 1 w$ \valor_banco_regs_out[1]~output_o\ $end
$var wire 1 x$ \valor_banco_regs_out[2]~output_o\ $end
$var wire 1 y$ \valor_banco_regs_out[3]~output_o\ $end
$var wire 1 z$ \valor_banco_regs_out[4]~output_o\ $end
$var wire 1 {$ \valor_banco_regs_out[5]~output_o\ $end
$var wire 1 |$ \valor_banco_regs_out[6]~output_o\ $end
$var wire 1 }$ \valor_banco_regs_out[7]~output_o\ $end
$var wire 1 ~$ \valor_banco_regs_out[8]~output_o\ $end
$var wire 1 !% \valor_banco_regs_out[9]~output_o\ $end
$var wire 1 "% \valor_banco_regs_out[10]~output_o\ $end
$var wire 1 #% \valor_banco_regs_out[11]~output_o\ $end
$var wire 1 $% \valor_banco_regs_out[12]~output_o\ $end
$var wire 1 %% \valor_banco_regs_out[13]~output_o\ $end
$var wire 1 &% \valor_banco_regs_out[14]~output_o\ $end
$var wire 1 '% \valor_banco_regs_out[15]~output_o\ $end
$var wire 1 (% \debug_reg[0]~output_o\ $end
$var wire 1 )% \debug_reg[1]~output_o\ $end
$var wire 1 *% \debug_reg[2]~output_o\ $end
$var wire 1 +% \debug_reg[3]~output_o\ $end
$var wire 1 ,% \debug_reg[4]~output_o\ $end
$var wire 1 -% \debug_reg[5]~output_o\ $end
$var wire 1 .% \debug_reg[6]~output_o\ $end
$var wire 1 /% \debug_reg[7]~output_o\ $end
$var wire 1 0% \debug_reg[8]~output_o\ $end
$var wire 1 1% \debug_reg[9]~output_o\ $end
$var wire 1 2% \debug_reg[10]~output_o\ $end
$var wire 1 3% \debug_reg[11]~output_o\ $end
$var wire 1 4% \debug_reg[12]~output_o\ $end
$var wire 1 5% \debug_reg[13]~output_o\ $end
$var wire 1 6% \debug_reg[14]~output_o\ $end
$var wire 1 7% \debug_reg[15]~output_o\ $end
$var wire 1 8% \clk~input_o\ $end
$var wire 1 9% \clk~inputclkctrl_outclk\ $end
$var wire 1 :% \bt2~input_o\ $end
$var wire 1 ;% \i2|pc[1]~2_combout\ $end
$var wire 1 <% \i2|pc~0_combout\ $end
$var wire 1 =% \i2|pc~1_combout\ $end
$var wire 1 >% \i2|process_0~0_combout\ $end
$var wire 1 ?% \i2|l1~feeder_combout\ $end
$var wire 1 @% \i2|l1~q\ $end
$var wire 1 A% \i2|Equal2~0_combout\ $end
$var wire 1 B% \i2|l2~feeder_combout\ $end
$var wire 1 C% \i2|l2~q\ $end
$var wire 1 D% \i2|Equal2~1_combout\ $end
$var wire 1 E% \i2|l3~feeder_combout\ $end
$var wire 1 F% \i2|l3~q\ $end
$var wire 1 G% \instrucao[2]~input_o\ $end
$var wire 1 H% \bt1~input_o\ $end
$var wire 1 I% \i2|pc2[1]~0_combout\ $end
$var wire 1 J% \i2|b[0]~0_combout\ $end
$var wire 1 K% \i2|a[1]~0_combout\ $end
$var wire 1 L% \instrucao[17]~input_o\ $end
$var wire 1 M% \i1|op_atual[3]~feeder_combout\ $end
$var wire 1 N% \bt3~input_o\ $end
$var wire 1 O% \instrucao[14]~input_o\ $end
$var wire 1 P% \i1|op_atual[0]~feeder_combout\ $end
$var wire 1 Q% \instrucao[16]~input_o\ $end
$var wire 1 R% \i1|op_atual[2]~feeder_combout\ $end
$var wire 1 S% \i1|op[0]~0_combout\ $end
$var wire 1 T% \instrucao[3]~input_o\ $end
$var wire 1 U% \i4|s[0]~0_combout\ $end
$var wire 1 V% \instrucao[15]~input_o\ $end
$var wire 1 W% \i1|op_atual[1]~feeder_combout\ $end
$var wire 1 X% \i4|s[0]~1_combout\ $end
$var wire 1 Y% \i4|s[0]~2_combout\ $end
$var wire 1 Z% \i4|s[0]~92_combout\ $end
$var wire 1 [% \i4|s[0]~93_combout\ $end
$var wire 1 \% \i4|s[0]~3_combout\ $end
$var wire 1 ]% \i2|exec_op_out~0_combout\ $end
$var wire 1 ^% \i2|exec_op_out~feeder_combout\ $end
$var wire 1 _% \i2|exec_op_out~q\ $end
$var wire 1 `% \i4|s[1]~4_combout\ $end
$var wire 1 a% \i4|s[1]~5_combout\ $end
$var wire 1 b% \i4|s[1]~5clkctrl_outclk\ $end
$var wire 1 c% \i4|s[0]$latch~combout\ $end
$var wire 1 d% \i4|a2|i1|s~0_combout\ $end
$var wire 1 e% \i4|s[13]~6_combout\ $end
$var wire 1 f% \i4|s[13]~7_combout\ $end
$var wire 1 g% \i4|a2|i1|s~combout\ $end
$var wire 1 h% \i4|s[1]~10_combout\ $end
$var wire 1 i% \i4|s[13]~11_combout\ $end
$var wire 1 j% \i4|s[13]~8_combout\ $end
$var wire 1 k% \instrucao[4]~input_o\ $end
$var wire 1 l% \i4|s[1]~9_combout\ $end
$var wire 1 m% \i4|s[1]~12_combout\ $end
$var wire 1 n% \i4|s[1]~13_combout\ $end
$var wire 1 o% \i4|s[1]~14_combout\ $end
$var wire 1 p% \i4|s[1]$latch~combout\ $end
$var wire 1 q% \i4|a3|i1|cout~0_combout\ $end
$var wire 1 r% \i4|a3|i2|s~combout\ $end
$var wire 1 s% \instrucao[5]~input_o\ $end
$var wire 1 t% \i4|s[2]~15_combout\ $end
$var wire 1 u% \i4|s[2]~16_combout\ $end
$var wire 1 v% \i4|s[2]~17_combout\ $end
$var wire 1 w% \i4|s[2]~18_combout\ $end
$var wire 1 x% \i4|a2|i1|cout~0_combout\ $end
$var wire 1 y% \i4|a1|i1|cout~0_combout\ $end
$var wire 1 z% \i4|a2|i2|s~combout\ $end
$var wire 1 {% \i4|s[2]~19_combout\ $end
$var wire 1 |% \i4|s[2]$latch~combout\ $end
$var wire 1 }% \i4|a3|i3|s~0_combout\ $end
$var wire 1 ~% \i4|a3|i3|s~combout\ $end
$var wire 1 !& \i4|a1|i2|cout~0_combout\ $end
$var wire 1 "& \i4|a2|i2|cout~0_combout\ $end
$var wire 1 #& \i4|a2|i3|s~combout\ $end
$var wire 1 $& \i4|s[3]~21_combout\ $end
$var wire 1 %& \instrucao[6]~input_o\ $end
$var wire 1 && \i4|s[3]~20_combout\ $end
$var wire 1 '& \i4|s[3]~22_combout\ $end
$var wire 1 (& \i4|s[3]~23_combout\ $end
$var wire 1 )& \i4|s[3]~24_combout\ $end
$var wire 1 *& \i4|s[3]$latch~combout\ $end
$var wire 1 +& \i4|a3|i3|cout~0_combout\ $end
$var wire 1 ,& \i4|s[3]~25_combout\ $end
$var wire 1 -& \i4|a3|i3|cout~1_combout\ $end
$var wire 1 .& \i4|a3|i4|s~combout\ $end
$var wire 1 /& \i4|s[4]~27_combout\ $end
$var wire 1 0& \instrucao[7]~input_o\ $end
$var wire 1 1& \i4|s[4]~26_combout\ $end
$var wire 1 2& \i4|s[4]~28_combout\ $end
$var wire 1 3& \i4|s[4]~29_combout\ $end
$var wire 1 4& \i4|a2|i3|cout~0_combout\ $end
$var wire 1 5& \i4|a1|i3|cout~0_combout\ $end
$var wire 1 6& \i4|a2|i4|s~combout\ $end
$var wire 1 7& \i4|s[4]~30_combout\ $end
$var wire 1 8& \i4|s[4]$latch~combout\ $end
$var wire 1 9& \i4|a3|i4|cout~0_combout\ $end
$var wire 1 :& \i4|a3|i4|cout~1_combout\ $end
$var wire 1 ;& \i4|a3|i5|s~combout\ $end
$var wire 1 <& \instrucao[8]~input_o\ $end
$var wire 1 =& \i4|s[5]~31_combout\ $end
$var wire 1 >& \i4|s[5]~32_combout\ $end
$var wire 1 ?& \i4|s[5]~33_combout\ $end
$var wire 1 @& \i4|a2|i4|cout~0_combout\ $end
$var wire 1 A& \i4|a1|i4|cout~0_combout\ $end
$var wire 1 B& \i4|a2|i5|s~combout\ $end
$var wire 1 C& \i4|s[5]~34_combout\ $end
$var wire 1 D& \i4|s[5]~35_combout\ $end
$var wire 1 E& \i4|s[5]$latch~combout\ $end
$var wire 1 F& \i4|a1|i5|cout~0_combout\ $end
$var wire 1 G& \i4|a2|i5|cout~0_combout\ $end
$var wire 1 H& \i4|a2|i6|s~combout\ $end
$var wire 1 I& \i4|a3|i5|cout~0_combout\ $end
$var wire 1 J& \i4|a3|i6|s~combout\ $end
$var wire 1 K& \i4|s[6]~37_combout\ $end
$var wire 1 L& \instrucao[9]~input_o\ $end
$var wire 1 M& \i4|s[6]~36_combout\ $end
$var wire 1 N& \i4|s[6]~38_combout\ $end
$var wire 1 O& \i4|s[6]~39_combout\ $end
$var wire 1 P& \i4|s[6]~40_combout\ $end
$var wire 1 Q& \i4|s[6]$latch~combout\ $end
$var wire 1 R& \i4|s[7]~42_combout\ $end
$var wire 1 S& \instrucao[10]~input_o\ $end
$var wire 1 T& \i4|s[7]~41_combout\ $end
$var wire 1 U& \i4|s[7]~43_combout\ $end
$var wire 1 V& \i4|a1|i6|cout~0_combout\ $end
$var wire 1 W& \i4|a2|i6|cout~0_combout\ $end
$var wire 1 X& \i4|a2|i7|s~combout\ $end
$var wire 1 Y& \i4|s[7]~44_combout\ $end
$var wire 1 Z& \i4|a3|i6|cout~0_combout\ $end
$var wire 1 [& \i4|a3|i7|s~combout\ $end
$var wire 1 \& \i4|s[7]~45_combout\ $end
$var wire 1 ]& \i4|s[7]$latch~combout\ $end
$var wire 1 ^& \i4|s[8]~47_combout\ $end
$var wire 1 _& \instrucao[11]~input_o\ $end
$var wire 1 `& \i4|s[8]~46_combout\ $end
$var wire 1 a& \i4|s[8]~48_combout\ $end
$var wire 1 b& \i4|a3|i7|cout~0_combout\ $end
$var wire 1 c& \i4|a3|i8|s~combout\ $end
$var wire 1 d& \i4|s[8]~49_combout\ $end
$var wire 1 e& \i4|a1|i7|cout~0_combout\ $end
$var wire 1 f& \i4|a2|i7|cout~0_combout\ $end
$var wire 1 g& \i4|a2|i8|s~combout\ $end
$var wire 1 h& \i4|s[8]~50_combout\ $end
$var wire 1 i& \i4|s[8]$latch~combout\ $end
$var wire 1 j& \i4|a3|i9|s~0_combout\ $end
$var wire 1 k& \i4|a3|i9|s~combout\ $end
$var wire 1 l& \i4|s[9]~53_combout\ $end
$var wire 1 m& \instrucao[12]~input_o\ $end
$var wire 1 n& \i4|s[9]~51_combout\ $end
$var wire 1 o& \i4|s[9]~52_combout\ $end
$var wire 1 p& \i4|s[9]~54_combout\ $end
$var wire 1 q& \i4|a1|i8|cout~0_combout\ $end
$var wire 1 r& \i4|a2|i8|cout~0_combout\ $end
$var wire 1 s& \i4|a2|i9|s~combout\ $end
$var wire 1 t& \i4|s[9]~55_combout\ $end
$var wire 1 u& \i4|s[9]~56_combout\ $end
$var wire 1 v& \i4|s[9]$latch~combout\ $end
$var wire 1 w& \i4|a1|i9|cout~0_combout\ $end
$var wire 1 x& \i4|a2|i9|cout~0_combout\ $end
$var wire 1 y& \i4|a2|i10|s~combout\ $end
$var wire 1 z& \i4|s[10]~58_combout\ $end
$var wire 1 {& \instrucao[13]~input_o\ $end
$var wire 1 |& \i4|s[10]~57_combout\ $end
$var wire 1 }& \i4|s[10]~59_combout\ $end
$var wire 1 ~& \i4|a3|i9|cout~0_combout\ $end
$var wire 1 !' \i4|a3|i9|cout~1_combout\ $end
$var wire 1 "' \i4|a3|i10|s~combout\ $end
$var wire 1 #' \i4|s[10]~60_combout\ $end
$var wire 1 $' \i4|s[10]~61_combout\ $end
$var wire 1 %' \i4|s[10]$latch~combout\ $end
$var wire 1 &' \i4|a3|i10|cout~0_combout\ $end
$var wire 1 '' \i4|a3|i11|s~combout\ $end
$var wire 1 (' \i4|s[11]~62_combout\ $end
$var wire 1 )' \i4|s[11]~63_combout\ $end
$var wire 1 *' \i4|s[11]~64_combout\ $end
$var wire 1 +' \i4|a1|i10|cout~0_combout\ $end
$var wire 1 ,' \i4|a2|i10|cout~0_combout\ $end
$var wire 1 -' \i4|a2|i11|s~combout\ $end
$var wire 1 .' \i4|s[11]~65_combout\ $end
$var wire 1 /' \i4|s[11]~66_combout\ $end
$var wire 1 0' \i4|s[11]$latch~combout\ $end
$var wire 1 1' \i4|s[12]~67_combout\ $end
$var wire 1 2' \i4|s[12]~68_combout\ $end
$var wire 1 3' \i4|s[12]~69_combout\ $end
$var wire 1 4' \i4|s[12]~70_combout\ $end
$var wire 1 5' \i4|a2|i12|s~0_combout\ $end
$var wire 1 6' \i4|a3|i12|s~combout\ $end
$var wire 1 7' \i4|s[12]~71_combout\ $end
$var wire 1 8' \i4|a2|i11|cout~0_combout\ $end
$var wire 1 9' \i4|a1|i11|cout~0_combout\ $end
$var wire 1 :' \i4|a2|i12|s~combout\ $end
$var wire 1 ;' \i4|s[12]~72_combout\ $end
$var wire 1 <' \i4|s[12]$latch~combout\ $end
$var wire 1 =' \i4|a3|i12|cout~0_combout\ $end
$var wire 1 >' \i4|a3|i12|cout~1_combout\ $end
$var wire 1 ?' \i4|a3|i13|s~combout\ $end
$var wire 1 @' \i4|s[13]~74_combout\ $end
$var wire 1 A' \i4|s[13]~73_combout\ $end
$var wire 1 B' \i4|s[13]~75_combout\ $end
$var wire 1 C' \i4|a1|i12|cout~0_combout\ $end
$var wire 1 D' \i4|a2|i12|cout~0_combout\ $end
$var wire 1 E' \i4|a2|i13|s~combout\ $end
$var wire 1 F' \i4|s[13]~76_combout\ $end
$var wire 1 G' \i4|s[13]~77_combout\ $end
$var wire 1 H' \i4|s[13]$latch~combout\ $end
$var wire 1 I' \i4|a1|i13|cout~0_combout\ $end
$var wire 1 J' \i4|a2|i13|cout~0_combout\ $end
$var wire 1 K' \i4|a2|i14|s~combout\ $end
$var wire 1 L' \i4|s[14]~79_combout\ $end
$var wire 1 M' \i4|s[14]~78_combout\ $end
$var wire 1 N' \i4|s[14]~80_combout\ $end
$var wire 1 O' \i4|a3|i13|cout~0_combout\ $end
$var wire 1 P' \i4|a3|i14|s~combout\ $end
$var wire 1 Q' \i4|s[14]~81_combout\ $end
$var wire 1 R' \i4|s[14]~82_combout\ $end
$var wire 1 S' \i4|s[14]$latch~combout\ $end
$var wire 1 T' \i4|s[15]~88_combout\ $end
$var wire 1 U' \i4|s[15]~90_combout\ $end
$var wire 1 V' \i4|s[1]~83_combout\ $end
$var wire 1 W' \i4|s[15]~91_combout\ $end
$var wire 1 X' \i4|s[1]~84_combout\ $end
$var wire 1 Y' \i4|s[15]~85_combout\ $end
$var wire 1 Z' \i4|s[15]~86_combout\ $end
$var wire 1 [' \i4|s[15]~87_combout\ $end
$var wire 1 \' \i4|s[15]~89_combout\ $end
$var wire 1 ]' \i4|s[15]$latch~combout\ $end
$var wire 1 ^' \i2|valor_banco_regs_out~0_combout\ $end
$var wire 1 _' \instrucao[0]~input_o\ $end
$var wire 1 `' \i2|seletor[1]~1_combout\ $end
$var wire 1 a' \i2|seletor~6_combout\ $end
$var wire 1 b' \i2|seletor~7_combout\ $end
$var wire 1 c' \i2|seletor[1]~4_combout\ $end
$var wire 1 d' \instrucao[1]~input_o\ $end
$var wire 1 e' \i2|seletor~2_combout\ $end
$var wire 1 f' \i2|seletor~3_combout\ $end
$var wire 1 g' \i2|valor_out~0_combout\ $end
$var wire 1 h' \i2|valor_out[5]~1_combout\ $end
$var wire 1 i' \i3|r1|q~0_combout\ $end
$var wire 1 j' \i3|r8|q[0]~feeder_combout\ $end
$var wire 1 k' \i2|seletor~5_combout\ $end
$var wire 1 l' \i2|seletor[2]~0_combout\ $end
$var wire 1 m' \i3|registrador_escolhido~4_combout\ $end
$var wire 1 n' \i3|r8|q[10]~0_combout\ $end
$var wire 1 o' \i3|registrador_escolhido[3]~0_combout\ $end
$var wire 1 p' \i3|registrador_escolhido[3]~1_combout\ $end
$var wire 1 q' \i3|r4|q[13]~0_combout\ $end
$var wire 1 r' \i3|r6|q[0]~feeder_combout\ $end
$var wire 1 s' \i3|registrador_escolhido~2_combout\ $end
$var wire 1 t' \i3|r6|q[9]~0_combout\ $end
$var wire 1 u' \i3|registrador_escolhido[1]~3_combout\ $end
$var wire 1 v' \i3|r2|q[14]~0_combout\ $end
$var wire 1 w' \i3|saida~0_combout\ $end
$var wire 1 x' \i3|saida~1_combout\ $end
$var wire 1 y' \i3|registrador_escolhido[6]~9_combout\ $end
$var wire 1 z' \i3|registrador_escolhido[6]~10_combout\ $end
$var wire 1 {' \i3|r7|q[14]~0_combout\ $end
$var wire 1 |' \i3|registrador_escolhido~5_combout\ $end
$var wire 1 }' \i3|r3|q[3]~0_combout\ $end
$var wire 1 ~' \i3|r5|q[0]~feeder_combout\ $end
$var wire 1 !( \i3|registrador_escolhido~6_combout\ $end
$var wire 1 "( \i3|r5|q[9]~0_combout\ $end
$var wire 1 #( \i3|registrador_escolhido[0]~7_combout\ $end
$var wire 1 $( \i3|registrador_escolhido[0]~8_combout\ $end
$var wire 1 %( \i3|r1|q[10]~1_combout\ $end
$var wire 1 &( \i3|saida~2_combout\ $end
$var wire 1 '( \i3|saida~3_combout\ $end
$var wire 1 (( \i3|saida~4_combout\ $end
$var wire 1 )( \i2|valor_banco_regs_out[0]~feeder_combout\ $end
$var wire 1 *( \i2|valor_out~2_combout\ $end
$var wire 1 +( \i3|r1|q~2_combout\ $end
$var wire 1 ,( \i3|r8|q[1]~feeder_combout\ $end
$var wire 1 -( \i3|r6|q[1]~feeder_combout\ $end
$var wire 1 .( \i3|saida~5_combout\ $end
$var wire 1 /( \i3|saida~6_combout\ $end
$var wire 1 0( \i3|r5|q[1]~feeder_combout\ $end
$var wire 1 1( \i3|saida~7_combout\ $end
$var wire 1 2( \i3|saida~8_combout\ $end
$var wire 1 3( \i3|saida~9_combout\ $end
$var wire 1 4( \i2|valor_banco_regs_out[1]~feeder_combout\ $end
$var wire 1 5( \i2|valor_out~3_combout\ $end
$var wire 1 6( \i3|r1|q~3_combout\ $end
$var wire 1 7( \i3|r5|q[2]~feeder_combout\ $end
$var wire 1 8( \i3|saida~12_combout\ $end
$var wire 1 9( \i3|saida~13_combout\ $end
$var wire 1 :( \i3|r8|q[2]~feeder_combout\ $end
$var wire 1 ;( \i3|r4|q[2]~feeder_combout\ $end
$var wire 1 <( \i3|saida~10_combout\ $end
$var wire 1 =( \i3|saida~11_combout\ $end
$var wire 1 >( \i3|saida~14_combout\ $end
$var wire 1 ?( \i2|valor_banco_regs_out[2]~feeder_combout\ $end
$var wire 1 @( \i2|valor_out~4_combout\ $end
$var wire 1 A( \i3|r1|q~4_combout\ $end
$var wire 1 B( \i3|r5|q[3]~feeder_combout\ $end
$var wire 1 C( \i3|saida~17_combout\ $end
$var wire 1 D( \i3|saida~18_combout\ $end
$var wire 1 E( \i3|r8|q[3]~feeder_combout\ $end
$var wire 1 F( \i3|r4|q[3]~feeder_combout\ $end
$var wire 1 G( \i3|saida~15_combout\ $end
$var wire 1 H( \i3|saida~16_combout\ $end
$var wire 1 I( \i3|saida~19_combout\ $end
$var wire 1 J( \i2|valor_banco_regs_out[3]~feeder_combout\ $end
$var wire 1 K( \i2|valor_out~5_combout\ $end
$var wire 1 L( \i3|r1|q~5_combout\ $end
$var wire 1 M( \i3|r5|q[4]~feeder_combout\ $end
$var wire 1 N( \i3|saida~22_combout\ $end
$var wire 1 O( \i3|saida~23_combout\ $end
$var wire 1 P( \i3|r8|q[4]~feeder_combout\ $end
$var wire 1 Q( \i3|r4|q[4]~feeder_combout\ $end
$var wire 1 R( \i3|saida~20_combout\ $end
$var wire 1 S( \i3|saida~21_combout\ $end
$var wire 1 T( \i3|saida~24_combout\ $end
$var wire 1 U( \i2|valor_banco_regs_out[4]~feeder_combout\ $end
$var wire 1 V( \i2|valor_out~6_combout\ $end
$var wire 1 W( \i3|r1|q~6_combout\ $end
$var wire 1 X( \i3|r8|q[5]~feeder_combout\ $end
$var wire 1 Y( \i3|r4|q[5]~feeder_combout\ $end
$var wire 1 Z( \i3|saida~25_combout\ $end
$var wire 1 [( \i3|saida~26_combout\ $end
$var wire 1 \( \i3|r5|q[5]~feeder_combout\ $end
$var wire 1 ]( \i3|saida~27_combout\ $end
$var wire 1 ^( \i3|saida~28_combout\ $end
$var wire 1 _( \i3|saida~29_combout\ $end
$var wire 1 `( \i2|valor_banco_regs_out[5]~feeder_combout\ $end
$var wire 1 a( \i2|valor_out~7_combout\ $end
$var wire 1 b( \i3|r1|q~7_combout\ $end
$var wire 1 c( \i3|r5|q[6]~feeder_combout\ $end
$var wire 1 d( \i3|saida~32_combout\ $end
$var wire 1 e( \i3|saida~33_combout\ $end
$var wire 1 f( \i3|r8|q[6]~feeder_combout\ $end
$var wire 1 g( \i3|r4|q[6]~feeder_combout\ $end
$var wire 1 h( \i3|saida~30_combout\ $end
$var wire 1 i( \i3|saida~31_combout\ $end
$var wire 1 j( \i3|saida~34_combout\ $end
$var wire 1 k( \i2|valor_banco_regs_out[6]~feeder_combout\ $end
$var wire 1 l( \i2|valor_out~8_combout\ $end
$var wire 1 m( \i3|r1|q~8_combout\ $end
$var wire 1 n( \i3|r8|q[7]~feeder_combout\ $end
$var wire 1 o( \i3|r4|q[7]~feeder_combout\ $end
$var wire 1 p( \i3|saida~35_combout\ $end
$var wire 1 q( \i3|saida~36_combout\ $end
$var wire 1 r( \i3|r5|q[7]~feeder_combout\ $end
$var wire 1 s( \i3|saida~37_combout\ $end
$var wire 1 t( \i3|saida~38_combout\ $end
$var wire 1 u( \i3|saida~39_combout\ $end
$var wire 1 v( \i2|valor_banco_regs_out[7]~feeder_combout\ $end
$var wire 1 w( \i2|valor_out~9_combout\ $end
$var wire 1 x( \i3|r1|q~9_combout\ $end
$var wire 1 y( \i3|r8|q[8]~feeder_combout\ $end
$var wire 1 z( \i3|r4|q[8]~feeder_combout\ $end
$var wire 1 {( \i3|saida~40_combout\ $end
$var wire 1 |( \i3|saida~41_combout\ $end
$var wire 1 }( \i3|r7|q[8]~feeder_combout\ $end
$var wire 1 ~( \i3|r5|q[8]~feeder_combout\ $end
$var wire 1 !) \i3|saida~42_combout\ $end
$var wire 1 ") \i3|saida~43_combout\ $end
$var wire 1 #) \i3|saida~44_combout\ $end
$var wire 1 $) \i2|valor_banco_regs_out[8]~feeder_combout\ $end
$var wire 1 %) \i2|valor_out~10_combout\ $end
$var wire 1 &) \i3|r1|q~10_combout\ $end
$var wire 1 ') \i3|r5|q[9]~feeder_combout\ $end
$var wire 1 () \i3|saida~47_combout\ $end
$var wire 1 )) \i3|saida~48_combout\ $end
$var wire 1 *) \i3|r8|q[9]~feeder_combout\ $end
$var wire 1 +) \i3|r4|q[9]~feeder_combout\ $end
$var wire 1 ,) \i3|saida~45_combout\ $end
$var wire 1 -) \i3|saida~46_combout\ $end
$var wire 1 .) \i3|saida~49_combout\ $end
$var wire 1 /) \i2|valor_banco_regs_out[9]~feeder_combout\ $end
$var wire 1 0) \i2|valor_out~11_combout\ $end
$var wire 1 1) \i3|r1|q~11_combout\ $end
$var wire 1 2) \i3|r4|q[10]~feeder_combout\ $end
$var wire 1 3) \i3|saida~50_combout\ $end
$var wire 1 4) \i3|r8|q[10]~feeder_combout\ $end
$var wire 1 5) \i3|saida~51_combout\ $end
$var wire 1 6) \i3|r5|q[10]~feeder_combout\ $end
$var wire 1 7) \i3|saida~52_combout\ $end
$var wire 1 8) \i3|saida~53_combout\ $end
$var wire 1 9) \i3|saida~54_combout\ $end
$var wire 1 :) \i2|valor_banco_regs_out[10]~feeder_combout\ $end
$var wire 1 ;) \i2|valor_out~12_combout\ $end
$var wire 1 <) \i3|r1|q~12_combout\ $end
$var wire 1 =) \i3|r5|q[11]~feeder_combout\ $end
$var wire 1 >) \i3|saida~57_combout\ $end
$var wire 1 ?) \i3|saida~58_combout\ $end
$var wire 1 @) \i3|r8|q[11]~feeder_combout\ $end
$var wire 1 A) \i3|r4|q[11]~feeder_combout\ $end
$var wire 1 B) \i3|saida~55_combout\ $end
$var wire 1 C) \i3|saida~56_combout\ $end
$var wire 1 D) \i3|saida~59_combout\ $end
$var wire 1 E) \i2|valor_banco_regs_out[11]~feeder_combout\ $end
$var wire 1 F) \i2|valor_out~13_combout\ $end
$var wire 1 G) \i3|r1|q~13_combout\ $end
$var wire 1 H) \i3|r1|q[12]~feeder_combout\ $end
$var wire 1 I) \i3|saida~62_combout\ $end
$var wire 1 J) \i3|saida~63_combout\ $end
$var wire 1 K) \i3|r8|q[12]~feeder_combout\ $end
$var wire 1 L) \i3|r4|q[12]~feeder_combout\ $end
$var wire 1 M) \i3|saida~60_combout\ $end
$var wire 1 N) \i3|saida~61_combout\ $end
$var wire 1 O) \i3|saida~64_combout\ $end
$var wire 1 P) \i2|valor_banco_regs_out[12]~feeder_combout\ $end
$var wire 1 Q) \i2|valor_out~14_combout\ $end
$var wire 1 R) \i3|r1|q~14_combout\ $end
$var wire 1 S) \i3|r7|q[13]~feeder_combout\ $end
$var wire 1 T) \i3|r5|q[13]~feeder_combout\ $end
$var wire 1 U) \i3|saida~67_combout\ $end
$var wire 1 V) \i3|saida~68_combout\ $end
$var wire 1 W) \i3|r4|q[13]~feeder_combout\ $end
$var wire 1 X) \i3|saida~65_combout\ $end
$var wire 1 Y) \i3|r8|q[13]~feeder_combout\ $end
$var wire 1 Z) \i3|saida~66_combout\ $end
$var wire 1 [) \i3|saida~69_combout\ $end
$var wire 1 \) \i2|valor_banco_regs_out[13]~feeder_combout\ $end
$var wire 1 ]) \i2|valor_out~15_combout\ $end
$var wire 1 ^) \i3|r1|q~15_combout\ $end
$var wire 1 _) \i3|r8|q[14]~feeder_combout\ $end
$var wire 1 `) \i3|r4|q[14]~feeder_combout\ $end
$var wire 1 a) \i3|saida~70_combout\ $end
$var wire 1 b) \i3|saida~71_combout\ $end
$var wire 1 c) \i3|r7|q[14]~feeder_combout\ $end
$var wire 1 d) \i3|r5|q[14]~feeder_combout\ $end
$var wire 1 e) \i3|saida~72_combout\ $end
$var wire 1 f) \i3|saida~73_combout\ $end
$var wire 1 g) \i3|saida~74_combout\ $end
$var wire 1 h) \i2|valor_banco_regs_out[14]~feeder_combout\ $end
$var wire 1 i) \i2|valor_out~16_combout\ $end
$var wire 1 j) \i3|r1|q~16_combout\ $end
$var wire 1 k) \i3|r8|q[15]~feeder_combout\ $end
$var wire 1 l) \i3|r4|q[15]~feeder_combout\ $end
$var wire 1 m) \i3|saida~75_combout\ $end
$var wire 1 n) \i3|saida~76_combout\ $end
$var wire 1 o) \i3|r1|q[15]~feeder_combout\ $end
$var wire 1 p) \i3|saida~77_combout\ $end
$var wire 1 q) \i3|saida~78_combout\ $end
$var wire 1 r) \i3|saida~79_combout\ $end
$var wire 1 s) \i2|valor_banco_regs_out[15]~feeder_combout\ $end
$var wire 1 t) \i2|valor_ula_out[0]~feeder_combout\ $end
$var wire 1 u) \i2|valor_ula_out[15]~feeder_combout\ $end
$var wire 1 v) \i3|registrador_escolhido\ [7] $end
$var wire 1 w) \i3|registrador_escolhido\ [6] $end
$var wire 1 x) \i3|registrador_escolhido\ [5] $end
$var wire 1 y) \i3|registrador_escolhido\ [4] $end
$var wire 1 z) \i3|registrador_escolhido\ [3] $end
$var wire 1 {) \i3|registrador_escolhido\ [2] $end
$var wire 1 |) \i3|registrador_escolhido\ [1] $end
$var wire 1 }) \i3|registrador_escolhido\ [0] $end
$var wire 1 ~) \i3|registrador_clear\ [7] $end
$var wire 1 !* \i3|registrador_clear\ [6] $end
$var wire 1 "* \i3|registrador_clear\ [5] $end
$var wire 1 #* \i3|registrador_clear\ [4] $end
$var wire 1 $* \i3|registrador_clear\ [3] $end
$var wire 1 %* \i3|registrador_clear\ [2] $end
$var wire 1 &* \i3|registrador_clear\ [1] $end
$var wire 1 '* \i3|registrador_clear\ [0] $end
$var wire 1 (* \i1|op_atual\ [3] $end
$var wire 1 )* \i1|op_atual\ [2] $end
$var wire 1 ** \i1|op_atual\ [1] $end
$var wire 1 +* \i1|op_atual\ [0] $end
$var wire 1 ,* \i2|valor_out\ [15] $end
$var wire 1 -* \i2|valor_out\ [14] $end
$var wire 1 .* \i2|valor_out\ [13] $end
$var wire 1 /* \i2|valor_out\ [12] $end
$var wire 1 0* \i2|valor_out\ [11] $end
$var wire 1 1* \i2|valor_out\ [10] $end
$var wire 1 2* \i2|valor_out\ [9] $end
$var wire 1 3* \i2|valor_out\ [8] $end
$var wire 1 4* \i2|valor_out\ [7] $end
$var wire 1 5* \i2|valor_out\ [6] $end
$var wire 1 6* \i2|valor_out\ [5] $end
$var wire 1 7* \i2|valor_out\ [4] $end
$var wire 1 8* \i2|valor_out\ [3] $end
$var wire 1 9* \i2|valor_out\ [2] $end
$var wire 1 :* \i2|valor_out\ [1] $end
$var wire 1 ;* \i2|valor_out\ [0] $end
$var wire 1 <* \i3|r7|q\ [15] $end
$var wire 1 =* \i3|r7|q\ [14] $end
$var wire 1 >* \i3|r7|q\ [13] $end
$var wire 1 ?* \i3|r7|q\ [12] $end
$var wire 1 @* \i3|r7|q\ [11] $end
$var wire 1 A* \i3|r7|q\ [10] $end
$var wire 1 B* \i3|r7|q\ [9] $end
$var wire 1 C* \i3|r7|q\ [8] $end
$var wire 1 D* \i3|r7|q\ [7] $end
$var wire 1 E* \i3|r7|q\ [6] $end
$var wire 1 F* \i3|r7|q\ [5] $end
$var wire 1 G* \i3|r7|q\ [4] $end
$var wire 1 H* \i3|r7|q\ [3] $end
$var wire 1 I* \i3|r7|q\ [2] $end
$var wire 1 J* \i3|r7|q\ [1] $end
$var wire 1 K* \i3|r7|q\ [0] $end
$var wire 1 L* \i3|r5|q\ [15] $end
$var wire 1 M* \i3|r5|q\ [14] $end
$var wire 1 N* \i3|r5|q\ [13] $end
$var wire 1 O* \i3|r5|q\ [12] $end
$var wire 1 P* \i3|r5|q\ [11] $end
$var wire 1 Q* \i3|r5|q\ [10] $end
$var wire 1 R* \i3|r5|q\ [9] $end
$var wire 1 S* \i3|r5|q\ [8] $end
$var wire 1 T* \i3|r5|q\ [7] $end
$var wire 1 U* \i3|r5|q\ [6] $end
$var wire 1 V* \i3|r5|q\ [5] $end
$var wire 1 W* \i3|r5|q\ [4] $end
$var wire 1 X* \i3|r5|q\ [3] $end
$var wire 1 Y* \i3|r5|q\ [2] $end
$var wire 1 Z* \i3|r5|q\ [1] $end
$var wire 1 [* \i3|r5|q\ [0] $end
$var wire 1 \* \i3|r8|q\ [15] $end
$var wire 1 ]* \i3|r8|q\ [14] $end
$var wire 1 ^* \i3|r8|q\ [13] $end
$var wire 1 _* \i3|r8|q\ [12] $end
$var wire 1 `* \i3|r8|q\ [11] $end
$var wire 1 a* \i3|r8|q\ [10] $end
$var wire 1 b* \i3|r8|q\ [9] $end
$var wire 1 c* \i3|r8|q\ [8] $end
$var wire 1 d* \i3|r8|q\ [7] $end
$var wire 1 e* \i3|r8|q\ [6] $end
$var wire 1 f* \i3|r8|q\ [5] $end
$var wire 1 g* \i3|r8|q\ [4] $end
$var wire 1 h* \i3|r8|q\ [3] $end
$var wire 1 i* \i3|r8|q\ [2] $end
$var wire 1 j* \i3|r8|q\ [1] $end
$var wire 1 k* \i3|r8|q\ [0] $end
$var wire 1 l* \i3|r2|q\ [15] $end
$var wire 1 m* \i3|r2|q\ [14] $end
$var wire 1 n* \i3|r2|q\ [13] $end
$var wire 1 o* \i3|r2|q\ [12] $end
$var wire 1 p* \i3|r2|q\ [11] $end
$var wire 1 q* \i3|r2|q\ [10] $end
$var wire 1 r* \i3|r2|q\ [9] $end
$var wire 1 s* \i3|r2|q\ [8] $end
$var wire 1 t* \i3|r2|q\ [7] $end
$var wire 1 u* \i3|r2|q\ [6] $end
$var wire 1 v* \i3|r2|q\ [5] $end
$var wire 1 w* \i3|r2|q\ [4] $end
$var wire 1 x* \i3|r2|q\ [3] $end
$var wire 1 y* \i3|r2|q\ [2] $end
$var wire 1 z* \i3|r2|q\ [1] $end
$var wire 1 {* \i3|r2|q\ [0] $end
$var wire 1 |* \i2|seletor\ [2] $end
$var wire 1 }* \i2|seletor\ [1] $end
$var wire 1 ~* \i2|seletor\ [0] $end
$var wire 1 !+ \i3|r6|q\ [15] $end
$var wire 1 "+ \i3|r6|q\ [14] $end
$var wire 1 #+ \i3|r6|q\ [13] $end
$var wire 1 $+ \i3|r6|q\ [12] $end
$var wire 1 %+ \i3|r6|q\ [11] $end
$var wire 1 &+ \i3|r6|q\ [10] $end
$var wire 1 '+ \i3|r6|q\ [9] $end
$var wire 1 (+ \i3|r6|q\ [8] $end
$var wire 1 )+ \i3|r6|q\ [7] $end
$var wire 1 *+ \i3|r6|q\ [6] $end
$var wire 1 ++ \i3|r6|q\ [5] $end
$var wire 1 ,+ \i3|r6|q\ [4] $end
$var wire 1 -+ \i3|r6|q\ [3] $end
$var wire 1 .+ \i3|r6|q\ [2] $end
$var wire 1 /+ \i3|r6|q\ [1] $end
$var wire 1 0+ \i3|r6|q\ [0] $end
$var wire 1 1+ \i2|a\ [15] $end
$var wire 1 2+ \i2|a\ [14] $end
$var wire 1 3+ \i2|a\ [13] $end
$var wire 1 4+ \i2|a\ [12] $end
$var wire 1 5+ \i2|a\ [11] $end
$var wire 1 6+ \i2|a\ [10] $end
$var wire 1 7+ \i2|a\ [9] $end
$var wire 1 8+ \i2|a\ [8] $end
$var wire 1 9+ \i2|a\ [7] $end
$var wire 1 :+ \i2|a\ [6] $end
$var wire 1 ;+ \i2|a\ [5] $end
$var wire 1 <+ \i2|a\ [4] $end
$var wire 1 =+ \i2|a\ [3] $end
$var wire 1 >+ \i2|a\ [2] $end
$var wire 1 ?+ \i2|a\ [1] $end
$var wire 1 @+ \i2|a\ [0] $end
$var wire 1 A+ \i3|r1|q\ [15] $end
$var wire 1 B+ \i3|r1|q\ [14] $end
$var wire 1 C+ \i3|r1|q\ [13] $end
$var wire 1 D+ \i3|r1|q\ [12] $end
$var wire 1 E+ \i3|r1|q\ [11] $end
$var wire 1 F+ \i3|r1|q\ [10] $end
$var wire 1 G+ \i3|r1|q\ [9] $end
$var wire 1 H+ \i3|r1|q\ [8] $end
$var wire 1 I+ \i3|r1|q\ [7] $end
$var wire 1 J+ \i3|r1|q\ [6] $end
$var wire 1 K+ \i3|r1|q\ [5] $end
$var wire 1 L+ \i3|r1|q\ [4] $end
$var wire 1 M+ \i3|r1|q\ [3] $end
$var wire 1 N+ \i3|r1|q\ [2] $end
$var wire 1 O+ \i3|r1|q\ [1] $end
$var wire 1 P+ \i3|r1|q\ [0] $end
$var wire 1 Q+ \i2|b\ [15] $end
$var wire 1 R+ \i2|b\ [14] $end
$var wire 1 S+ \i2|b\ [13] $end
$var wire 1 T+ \i2|b\ [12] $end
$var wire 1 U+ \i2|b\ [11] $end
$var wire 1 V+ \i2|b\ [10] $end
$var wire 1 W+ \i2|b\ [9] $end
$var wire 1 X+ \i2|b\ [8] $end
$var wire 1 Y+ \i2|b\ [7] $end
$var wire 1 Z+ \i2|b\ [6] $end
$var wire 1 [+ \i2|b\ [5] $end
$var wire 1 \+ \i2|b\ [4] $end
$var wire 1 ]+ \i2|b\ [3] $end
$var wire 1 ^+ \i2|b\ [2] $end
$var wire 1 _+ \i2|b\ [1] $end
$var wire 1 `+ \i2|b\ [0] $end
$var wire 1 a+ \i3|r3|q\ [15] $end
$var wire 1 b+ \i3|r3|q\ [14] $end
$var wire 1 c+ \i3|r3|q\ [13] $end
$var wire 1 d+ \i3|r3|q\ [12] $end
$var wire 1 e+ \i3|r3|q\ [11] $end
$var wire 1 f+ \i3|r3|q\ [10] $end
$var wire 1 g+ \i3|r3|q\ [9] $end
$var wire 1 h+ \i3|r3|q\ [8] $end
$var wire 1 i+ \i3|r3|q\ [7] $end
$var wire 1 j+ \i3|r3|q\ [6] $end
$var wire 1 k+ \i3|r3|q\ [5] $end
$var wire 1 l+ \i3|r3|q\ [4] $end
$var wire 1 m+ \i3|r3|q\ [3] $end
$var wire 1 n+ \i3|r3|q\ [2] $end
$var wire 1 o+ \i3|r3|q\ [1] $end
$var wire 1 p+ \i3|r3|q\ [0] $end
$var wire 1 q+ \i2|valor_banco_regs_out\ [15] $end
$var wire 1 r+ \i2|valor_banco_regs_out\ [14] $end
$var wire 1 s+ \i2|valor_banco_regs_out\ [13] $end
$var wire 1 t+ \i2|valor_banco_regs_out\ [12] $end
$var wire 1 u+ \i2|valor_banco_regs_out\ [11] $end
$var wire 1 v+ \i2|valor_banco_regs_out\ [10] $end
$var wire 1 w+ \i2|valor_banco_regs_out\ [9] $end
$var wire 1 x+ \i2|valor_banco_regs_out\ [8] $end
$var wire 1 y+ \i2|valor_banco_regs_out\ [7] $end
$var wire 1 z+ \i2|valor_banco_regs_out\ [6] $end
$var wire 1 {+ \i2|valor_banco_regs_out\ [5] $end
$var wire 1 |+ \i2|valor_banco_regs_out\ [4] $end
$var wire 1 }+ \i2|valor_banco_regs_out\ [3] $end
$var wire 1 ~+ \i2|valor_banco_regs_out\ [2] $end
$var wire 1 !, \i2|valor_banco_regs_out\ [1] $end
$var wire 1 ", \i2|valor_banco_regs_out\ [0] $end
$var wire 1 #, \i2|valor_ula_out\ [15] $end
$var wire 1 $, \i2|valor_ula_out\ [14] $end
$var wire 1 %, \i2|valor_ula_out\ [13] $end
$var wire 1 &, \i2|valor_ula_out\ [12] $end
$var wire 1 ', \i2|valor_ula_out\ [11] $end
$var wire 1 (, \i2|valor_ula_out\ [10] $end
$var wire 1 ), \i2|valor_ula_out\ [9] $end
$var wire 1 *, \i2|valor_ula_out\ [8] $end
$var wire 1 +, \i2|valor_ula_out\ [7] $end
$var wire 1 ,, \i2|valor_ula_out\ [6] $end
$var wire 1 -, \i2|valor_ula_out\ [5] $end
$var wire 1 ., \i2|valor_ula_out\ [4] $end
$var wire 1 /, \i2|valor_ula_out\ [3] $end
$var wire 1 0, \i2|valor_ula_out\ [2] $end
$var wire 1 1, \i2|valor_ula_out\ [1] $end
$var wire 1 2, \i2|valor_ula_out\ [0] $end
$var wire 1 3, \i3|saida\ [15] $end
$var wire 1 4, \i3|saida\ [14] $end
$var wire 1 5, \i3|saida\ [13] $end
$var wire 1 6, \i3|saida\ [12] $end
$var wire 1 7, \i3|saida\ [11] $end
$var wire 1 8, \i3|saida\ [10] $end
$var wire 1 9, \i3|saida\ [9] $end
$var wire 1 :, \i3|saida\ [8] $end
$var wire 1 ;, \i3|saida\ [7] $end
$var wire 1 <, \i3|saida\ [6] $end
$var wire 1 =, \i3|saida\ [5] $end
$var wire 1 >, \i3|saida\ [4] $end
$var wire 1 ?, \i3|saida\ [3] $end
$var wire 1 @, \i3|saida\ [2] $end
$var wire 1 A, \i3|saida\ [1] $end
$var wire 1 B, \i3|saida\ [0] $end
$var wire 1 C, \i2|pc\ [2] $end
$var wire 1 D, \i2|pc\ [1] $end
$var wire 1 E, \i2|pc\ [0] $end
$var wire 1 F, \i1|op\ [3] $end
$var wire 1 G, \i1|op\ [2] $end
$var wire 1 H, \i1|op\ [1] $end
$var wire 1 I, \i1|op\ [0] $end
$var wire 1 J, \i2|pc2\ [1] $end
$var wire 1 K, \i2|pc2\ [0] $end
$var wire 1 L, \i3|r4|q\ [15] $end
$var wire 1 M, \i3|r4|q\ [14] $end
$var wire 1 N, \i3|r4|q\ [13] $end
$var wire 1 O, \i3|r4|q\ [12] $end
$var wire 1 P, \i3|r4|q\ [11] $end
$var wire 1 Q, \i3|r4|q\ [10] $end
$var wire 1 R, \i3|r4|q\ [9] $end
$var wire 1 S, \i3|r4|q\ [8] $end
$var wire 1 T, \i3|r4|q\ [7] $end
$var wire 1 U, \i3|r4|q\ [6] $end
$var wire 1 V, \i3|r4|q\ [5] $end
$var wire 1 W, \i3|r4|q\ [4] $end
$var wire 1 X, \i3|r4|q\ [3] $end
$var wire 1 Y, \i3|r4|q\ [2] $end
$var wire 1 Z, \i3|r4|q\ [1] $end
$var wire 1 [, \i3|r4|q\ [0] $end
$var wire 1 \, \ALT_INV_bt1~input_o\ $end
$var wire 1 ], \ALT_INV_bt2~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0)!
0*!
0+!
0,!
0i!
1j!
xk!
1l!
1m!
1n!
1o!
1p!
1q!
0r!
0s!
0t!
0u!
0F"
0G"
0H"
0I"
1d#
0e#
0f#
0g#
0h#
0i#
0j#
1k#
0l#
0m#
0n#
0o#
0p#
0q#
1r#
0s#
0t#
0u#
0v#
0w#
0x#
1y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
x0$
x1$
x2$
x3$
x4$
x5$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
1I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
xc%
0d%
1e%
0f%
0g%
0h%
0i%
1j%
0k%
1l%
0m%
0n%
0o%
xp%
0q%
0r%
0s%
1t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
x|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
1&&
0'&
0(&
0)&
x*&
0+&
1,&
0-&
0.&
0/&
00&
11&
02&
03&
04&
05&
06&
07&
x8&
09&
0:&
0;&
0<&
1=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
xE&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
1M&
0N&
0O&
0P&
xQ&
0R&
0S&
1T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
x]&
0^&
0_&
1`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
xi&
0j&
0k&
0l&
0m&
1n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
xv&
0w&
0x&
0y&
0z&
0{&
1|&
0}&
0~&
0!'
0"'
0#'
0$'
x%'
0&'
0''
1('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
x0'
11'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
x<'
0='
0>'
0?'
0@'
1A'
0B'
0C'
0D'
0E'
0F'
0G'
xH'
0I'
0J'
0K'
0L'
1M'
0N'
0O'
0P'
0Q'
0R'
xS'
0T'
0U'
0V'
0W'
1X'
1Y'
1Z'
0['
0\'
x]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
xt)
xu)
1\,
1],
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
xU
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
x`
xa
xb
xc
xd
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
xE
xF
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
1>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
x~)
x!*
x"*
x#*
x$*
x%*
x&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
xK,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
1`#
1a#
1b#
0c#
1\#
1]#
1^#
0_#
$end
#10000
1&!
1'"
1G%
1g'
#20000
1!
1s!
1H%
0\,
1K%
1c'
1h'
1#(
1$(
#40000
1$
1r!
18%
1c#
19%
1J,
1@+
1;*
1})
1%(
1i'
1X%
1Z%
0I%
1J%
0K%
1Y%
1j'
1r'
1~'
16$
0Z%
1[%
1i"
14
1\%
#60000
0!
0s!
0H%
1\,
0J%
0c'
0h'
0#(
#80000
0$
0r!
08%
0c#
09%
#120000
1$
1r!
18%
1c#
19%
1P+
1&(
1'(
1((
#160000
0$
1$!
1(!
0r!
1)"
1%"
1k%
1_'
08%
0c#
1a'
15(
1b'
09%
#180000
1!
1s!
1H%
0\,
1J%
1c'
1h'
1#(
0$(
1$(
#200000
1$
1r!
18%
1c#
19%
0J,
1`+
1^+
1~*
19*
16(
1o'
0#(
0((
1r%
0t%
1u%
1z%
1U%
0X%
1d%
1x%
1y%
1!&
15&
1I%
0J%
1K%
16&
1A&
1F&
1V&
1#&
1o%
0Y%
1v%
1w%
0$(
1u'
17(
1:(
1;(
1H$
1F$
1{%
0[%
1X&
1e&
1q&
1w&
1H&
1B&
1w"
1y"
1D
1B
1y&
1+'
19'
1C'
1s&
1g&
0\%
1E'
1I'
1:'
1-'
1K'
0X'
0Y'
0Z'
#220000
0!
0s!
0H%
1\,
0K%
0c'
0h'
0o'
1$(
0u'
#240000
0$
0r!
08%
0c#
09%
#280000
1$
1r!
18%
1c#
19%
1N+
18(
19(
#320000
0$
0$!
0(!
0&!
1z
1{
1#!
0r!
0)"
0'"
0%"
1$"
1|!
1{!
1m&
1_&
1s%
0k%
0G%
0_'
08%
0c#
0a'
0g'
05(
1@(
1%)
10)
0b'
09%
#340000
1"
1t!
1:%
0],
1=%
1>%
1`'
1?%
1c'
#360000
1$
1r!
18%
1c#
19%
1C,
1@%
0~*
x2,
x1,
x0,
x/,
x.,
x-,
x,,
x+,
x*,
x),
x(,
x',
x&,
x%,
x$,
x#,
1((
1>(
1<%
0=%
0>%
0`'
0?%
0c'
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
1"$
x<#
x=#
x>#
x?#
x@#
xA#
xB#
xC#
xD#
xE#
xF#
xG#
xH#
xI#
xJ#
xK#
1F"
xX!
xW!
xV!
xU!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
1)!
#380000
0"
0t!
0:%
1],
#400000
0$
0r!
08%
0c#
09%
#440000
1$
1r!
18%
1c#
19%
1E,
0C,
0@%
1B,
1@,
1?(
1)(
1=%
1A%
1^'
1b'
1B%
1c'
1*%
1(%
0"$
1Y#
1[#
0F"
1t
1r
0)!
#480000
0$
0z
0{
0#!
0r!
0$"
0|!
0{!
0m&
0_&
0s%
08%
0c#
0@(
0b'
0%)
00)
09%
#520000
1$
1r!
18%
1c#
19%
1C,
1C%
1",
1~+
1;%
0<%
0=%
0A%
0^'
0B%
0c'
1h$
1f$
1#$
19#
1;#
1G"
1h!
1f!
1*!
#560000
0$
0r!
08%
0c#
09%
#600000
1$
1r!
18%
1c#
19%
1D,
0E,
0C,
0C%
1<%
1=%
1D%
1^'
1`'
1h'
1a'
1e'
1E%
1]%
1c'
xg'
x*(
x5(
x@(
xK(
xV(
xa(
xl(
xw(
x%)
x0)
x;)
xF)
xQ)
x])
xi)
0#$
1^%
0G"
0*!
#640000
0$
0r!
08%
0c#
09%
#680000
1$
1r!
18%
1c#
19%
1E,
1C,
1F%
1_%
x;*
x:*
x9*
x8*
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
xj)
x^)
xR)
xG)
x<)
x1)
x&)
xx(
xm(
xb(
xW(
xL(
xA(
x6(
x+(
xi'
1a%
0;%
0<%
0=%
0D%
0^'
0`'
0h'
1_#
1f'
0a'
1b'
0e'
0E%
0c'
0g'
0*(
05(
0@(
0K(
0V(
0a(
0l(
0w(
0%)
00)
0;)
0F)
0Q)
0])
0i)
xj'
xr'
x~'
x,(
x-(
x0(
x7(
x:(
x;(
xB(
xE(
xF(
xM(
xP(
xQ(
xX(
xY(
x\(
xc(
xf(
xg(
xn(
xo(
xr(
xy(
xz(
x}(
x~(
x')
x*)
x+)
x2)
x4)
x6)
x=)
x@)
xA)
xH)
xK)
xL)
xS)
xT)
xW)
xY)
x_)
x`)
xc)
xd)
xk)
xl)
xo)
1$$
0f'
0b'
1H"
1b%
1+!
0c%
1p%
1|%
0*&
08&
0E&
0Q&
0]&
0i&
0v&
0%'
00'
0<'
0H'
0S'
0]'
0u)
0t)
05$
0e$
04$
0d$
03$
0c$
02$
0b$
01$
0a$
00$
0`$
0/$
0_$
0.$
0^$
0-$
0]$
0,$
0\$
0+$
0[$
0*$
0Z$
0)$
0Y$
1($
1X$
1'$
1W$
0&$
0V$
0J"
0z"
0K"
0{"
0L"
0|"
0M"
0}"
0N"
0~"
0O"
0!#
0P"
0"#
0Q"
0##
0R"
0$#
0S"
0%#
0T"
0&#
0U"
0'#
0V"
0(#
1W"
1)#
1X"
1*#
0Y"
0+#
0d
1c
1b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
1S
1R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
#720000
0$
0r!
08%
0c#
09%
#760000
1$
1r!
18%
1c#
19%
0D,
0E,
0C,
0F%
xP+
xO+
xN+
xM+
xL+
xK+
xJ+
xI+
xH+
xG+
xF+
xE+
xD+
xC+
xB+
xA+
xp)
xe)
xU)
xI)
x>)
x7)
x()
x!)
xs(
xd(
x](
xN(
xC(
x8(
x1(
x&(
x'(
x2(
x9(
xD(
xO(
x^(
xe(
xt(
x")
x))
x8)
x?)
xJ)
xV)
xf)
xq)
0$$
xr)
xg)
x[)
xO)
xD)
x9)
x.)
x#)
xu(
xj(
x_(
xT(
xI(
x>(
x3(
x((
0H"
0+!
#800000
0$
0r!
08%
0c#
09%
#840000
1$
1r!
18%
1c#
19%
xB,
xA,
x@,
x?,
x>,
x=,
x<,
x;,
x:,
x9,
x8,
x7,
x6,
x5,
x4,
x3,
xs)
xh)
x\)
xP)
xE)
x:)
x/)
x$)
xv(
xk(
x`(
xU(
xJ(
x?(
x4(
x)(
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
xL#
xM#
xN#
xO#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
xX#
xY#
xZ#
x[#
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
#880000
0$
0r!
08%
0c#
09%
#920000
1$
1r!
18%
1c#
19%
#960000
0$
0r!
08%
0c#
09%
#1000000
