--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml HouseAlarm.twx HouseAlarm.ncd -o HouseAlarm.twr
HouseAlarm.pcf -ucf constraints.ucf

Design file:              HouseAlarm.ncd
Physical constraint file: HouseAlarm.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6402 paths analyzed, 317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.154ns.
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_21 (SLICE_X2Y64.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.144ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.049 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.XQ       Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X3Y59.F2       net (fanout=2)        0.636   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.144ns (3.239ns logic, 4.905ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_0 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.049 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_0 to Inst_controller/Inst_lightsdelay/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_0
    SLICE_X3Y59.F3       net (fanout=2)        0.568   Inst_controller/Inst_lightsdelay/count<0>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (3.291ns logic, 4.837ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_4 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.049 - 0.057)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_4 to Inst_controller/Inst_lightsdelay/count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_4
    SLICE_X3Y60.F2       net (fanout=2)        0.653   Inst_controller/Inst_lightsdelay/count<4>
    SLICE_X3Y60.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<2>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_21
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (3.188ns logic, 4.922ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_20 (SLICE_X2Y64.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.144ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.049 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.XQ       Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X3Y59.F2       net (fanout=2)        0.636   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.144ns (3.239ns logic, 4.905ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_0 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.128ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.049 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_0 to Inst_controller/Inst_lightsdelay/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_0
    SLICE_X3Y59.F3       net (fanout=2)        0.568   Inst_controller/Inst_lightsdelay/count<0>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.128ns (3.291ns logic, 4.837ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_4 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.110ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.049 - 0.057)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_4 to Inst_controller/Inst_lightsdelay/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_4
    SLICE_X3Y60.F2       net (fanout=2)        0.653   Inst_controller/Inst_lightsdelay/count<4>
    SLICE_X3Y60.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<2>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X2Y64.CE       net (fanout=14)       2.486   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X2Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<21>
                                                       Inst_controller/Inst_lightsdelay/count_20
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (3.188ns logic, 4.922ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/count_19 (SLICE_X0Y64.CE), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_1 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.145ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.052 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_1 to Inst_controller/Inst_lightsdelay/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.XQ       Tcko                  0.515   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_1
    SLICE_X3Y59.F2       net (fanout=2)        0.636   Inst_controller/Inst_lightsdelay/count<1>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X0Y64.CE       net (fanout=14)       2.487   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X0Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<19>
                                                       Inst_controller/Inst_lightsdelay/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.145ns (3.239ns logic, 4.906ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_0 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.129ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.052 - 0.059)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_0 to Inst_controller/Inst_lightsdelay/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<1>
                                                       Inst_controller/Inst_lightsdelay/count_0
    SLICE_X3Y59.F3       net (fanout=2)        0.568   Inst_controller/Inst_lightsdelay/count<0>
    SLICE_X3Y59.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<0>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<0>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<1>
    SLICE_X3Y60.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X0Y64.CE       net (fanout=14)       2.487   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X0Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<19>
                                                       Inst_controller/Inst_lightsdelay/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.129ns (3.291ns logic, 4.838ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_controller/Inst_lightsdelay/count_4 (FF)
  Destination:          Inst_controller/Inst_lightsdelay/count_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.111ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.052 - 0.057)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_controller/Inst_lightsdelay/count_4 to Inst_controller/Inst_lightsdelay/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.YQ       Tcko                  0.567   Inst_controller/Inst_lightsdelay/count<5>
                                                       Inst_controller/Inst_lightsdelay/count_4
    SLICE_X3Y60.F2       net (fanout=2)        0.653   Inst_controller/Inst_lightsdelay/count<4>
    SLICE_X3Y60.COUT     Topcyf                1.011   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_lut<2>1
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<2>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<3>
    SLICE_X3Y61.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<4>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<5>
    SLICE_X3Y62.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<6>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<7>
    SLICE_X3Y63.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<8>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<9>
    SLICE_X3Y64.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<10>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.CIN      net (fanout=1)        0.000   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<11>
    SLICE_X3Y65.COUT     Tbyp                  0.103   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<12>
                                                       Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.G1      net (fanout=3)        1.783   Inst_controller/Inst_lightsdelay/Mcompar_count_cmp_eq0000_cy<13>
    SLICE_X15Y72.Y       Tilo                  0.612   Inst_controller/Inst_lightsdelay/count_not0001
                                                       Inst_controller/Inst_lightsdelay/count_not00011
    SLICE_X0Y64.CE       net (fanout=14)       2.487   Inst_controller/Inst_lightsdelay/count_not0001
    SLICE_X0Y64.CLK      Tceck                 0.483   Inst_controller/Inst_lightsdelay/count<19>
                                                       Inst_controller/Inst_lightsdelay/count_19
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (3.188ns logic, 4.923ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DC/Q (SLICE_X36Y77.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DC/Q (FF)
  Destination:          Inst_controller/Inst_DC/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DC/Q to Inst_controller/Inst_DC/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.XQ      Tcko                  0.412   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Inst_DC/Q
    SLICE_X36Y77.F4      net (fanout=5)        0.290   Inst_controller/Inst_DC/Q
    SLICE_X36Y77.CLK     Tckf        (-Th)    -0.487   Inst_controller/Inst_DC/Q
                                                       Inst_controller/Dc27
                                                       Inst_controller/Inst_DC/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.899ns logic, 0.290ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_DA/Q (SLICE_X37Y74.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_DB/nQ (FF)
  Destination:          Inst_controller/Inst_DA/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.035 - 0.033)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_DB/nQ to Inst_controller/Inst_DA/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y74.YQ      Tcko                  0.409   Inst_controller/Inst_DB/nQ
                                                       Inst_controller/Inst_DB/nQ
    SLICE_X37Y74.F2      net (fanout=5)        0.403   Inst_controller/Inst_DB/nQ
    SLICE_X37Y74.CLK     Tckf        (-Th)    -0.448   Inst_controller/Inst_DA/Q
                                                       Inst_controller/Da491
                                                       Inst_controller/Inst_DA/Q
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.857ns logic, 0.403ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_controller/Inst_lightsdelay/endtimer (SLICE_X15Y73.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_controller/Inst_lightsdelay/endtimer (FF)
  Destination:          Inst_controller/Inst_lightsdelay/endtimer (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.342ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_controller/Inst_lightsdelay/endtimer to Inst_controller/Inst_lightsdelay/endtimer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y73.YQ      Tcko                  0.409   Inst_controller/Inst_lightsdelay/endtimer
                                                       Inst_controller/Inst_lightsdelay/endtimer
    SLICE_X15Y73.G1      net (fanout=4)        0.485   Inst_controller/Inst_lightsdelay/endtimer
    SLICE_X15Y73.CLK     Tckg        (-Th)    -0.448   Inst_controller/Inst_lightsdelay/endtimer
                                                       Inst_controller/f61
                                                       Inst_controller/Inst_lightsdelay/endtimer
    -------------------------------------------------  ---------------------------
    Total                                      1.342ns (0.857ns logic, 0.485ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_delaytimer/endtimer/CLK
  Logical resource: Inst_controller/Inst_delaytimer/endtimer/CK
  Location pin: SLICE_X44Y74.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DB/Q/CLK
  Logical resource: Inst_controller/Inst_DB/Q/CK
  Location pin: SLICE_X38Y74.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: Inst_controller/Inst_DC/Q/CLK
  Logical resource: Inst_controller/Inst_DC/Q/CK
  Location pin: SLICE_X36Y77.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.154|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6402 paths, 0 nets, and 528 connections

Design statistics:
   Minimum period:   8.154ns{1}   (Maximum frequency: 122.639MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov  9 21:50:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 365 MB



