// Seed: 2279782120
module module_0 ();
  tri id_1;
  assign id_1 = (-1) - ~id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2 (
    output logic id_0,
    output wand  id_1
    , id_3
);
  initial begin : LABEL_0
    assume (id_3);
    id_0 = 1;
  end
  module_0 modCall_1 ();
  logic [~  (  1 'b0 !=  -1  ) : ""] id_4;
  ;
  wire id_5;
  ;
endmodule
