vhdl xil_defaultlib "AESL_sim_pkg.vhd"
sv work "glbl.v"
vhdl xil_defaultlib "AESL_axi_slave_control.vhd"
vhdl xil_defaultlib "nnlayer.autotb.vhd"
vhdl xil_defaultlib "nnlayer.vhd"
vhdl xil_defaultlib "nnlayer_control_s_axi.vhd"
vhdl xil_defaultlib "nnlayer_flow_control_loop_pipe_sequential_init.vhd"
vhdl xil_defaultlib "nnlayer_mac_muladd_16s_16s_24ns_24_4_1.vhd"
vhdl xil_defaultlib "nnlayer_mul_mul_16ns_16ns_32_4_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_10_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_33_1.vhd"
vhdl xil_defaultlib "nnlayer_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3.vhd"

