int F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 , V_3 ) ;\r\nF_2 ( V_4 , V_5 ) ;\r\nF_2 ( V_6 , V_7 ) ;\r\nF_2 ( V_8 , V_9 ) ;\r\nF_2 ( V_10 , V_11 ) ;\r\nF_2 ( V_12 , V_13 ) ;\r\nF_2 ( V_14 , V_15 ) ;\r\nfor ( V_1 = 0 ; V_1 < 10 ; V_1 ++ ) {\r\nif ( ( F_3 ( V_16 ) & V_17 )\r\n== V_17 )\r\nbreak;\r\nF_4 ( 100 ) ;\r\n}\r\nF_2 ( V_2 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( void )\r\n{\r\nF_2 ( V_19 , V_13 ) ;\r\nF_2 ( V_20 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nF_2 ( V_25 , V_26 + V_27 ) ;\r\nF_2 ( V_28 , V_26 + V_29 ) ;\r\nF_2 ( V_30 , V_26 + V_31 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 F_10 ( unsigned int V_32 )\r\n{\r\nreturn F_3 ( V_26 + V_32 ) ;\r\n}\r\nvoid F_11 ( unsigned int V_32 , T_1 V_33 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nF_2 ( V_33 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nvoid F_12 ( unsigned int V_32 , T_1 V_35 , T_1 V_33 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nV_36 = F_3 ( V_26 + V_32 ) ;\r\nV_36 = ( ( V_36 & ~ V_35 ) | ( V_33 & V_35 ) ) ;\r\nF_2 ( V_36 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nstruct V_37 * F_13 ( void )\r\n{\r\nreturn V_38 . V_39 ? & V_38 . V_40 : NULL ;\r\n}\r\nbool F_14 ( void )\r\n{\r\nreturn ( F_15 ( V_41 + V_42 ) &\r\nV_43 ) == V_43 ;\r\n}\r\nint F_16 ( enum V_44 V_36 )\r\n{\r\nif ( V_36 < V_45 || V_36 > V_46 )\r\nreturn - V_47 ;\r\nF_17 ( V_36 , ( V_41 + V_48 ) ) ;\r\nreturn 0 ;\r\n}\r\nenum V_49 F_18 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_50 ) ;\r\n}\r\nenum V_51 F_19 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_52 ) ;\r\n}\r\nint F_20 ( T_2 V_53 , T_2 V_54 , T_2 div )\r\n{\r\nstatic int V_55 [ 2 ] ;\r\nint V_56 = 0 ;\r\nunsigned long V_21 ;\r\nT_1 V_36 ;\r\nT_1 V_57 ;\r\nT_1 V_35 ;\r\nT_1 V_58 ;\r\nF_21 ( V_53 > 1 ) ;\r\nF_21 ( div > 63 ) ;\r\nF_21 ( ( V_53 == 0 ) && ( V_54 > V_59 ) ) ;\r\nif ( ! div && ! V_55 [ V_53 ] )\r\nreturn - V_47 ;\r\nif ( V_53 == 0 ) {\r\nV_58 = V_60 ;\r\nV_35 = ( V_60 | V_61 ) ;\r\nV_57 = ( ( V_54 << V_62 ) |\r\n( div << V_63 ) ) ;\r\n} else {\r\nV_58 = V_64 ;\r\nV_35 = ( V_64 | V_65 |\r\nV_66 ) ;\r\nV_57 = ( ( V_54 << V_67 ) |\r\n( div << V_68 ) ) ;\r\n}\r\nV_57 &= V_35 ;\r\nF_7 ( & V_69 , V_21 ) ;\r\nV_36 = F_3 ( V_70 ) ;\r\nif ( V_36 & V_58 ) {\r\nif ( div ) {\r\nif ( ( V_36 & V_35 ) != V_57 ) {\r\nV_56 = - V_71 ;\r\ngoto V_72;\r\n}\r\n} else {\r\nif ( ( V_36 & V_35 & ~ V_58 ) != V_57 ) {\r\nV_56 = - V_47 ;\r\ngoto V_72;\r\n}\r\n}\r\n}\r\nF_2 ( ( V_57 | ( V_36 & ~ V_35 ) ) , V_70 ) ;\r\nV_55 [ V_53 ] += ( div ? 1 : - 1 ) ;\r\nV_72:\r\nF_9 ( & V_69 , V_21 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_22 ( T_2 V_73 , bool V_74 , bool V_75 )\r\n{\r\nunsigned long V_21 ;\r\nF_21 ( ( V_73 < V_76 ) || ( V_77 < V_73 ) ) ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_17 ( V_81 , ( V_41 + V_82 ) ) ;\r\nF_17 ( V_73 , ( V_41 + V_83 ) ) ;\r\nF_17 ( ( V_75 ? 1 : 0 ) , ( V_41 + V_84 ) ) ;\r\nF_17 ( ( V_74 ? 1 : 0 ) ,\r\n( V_41 + V_85 ) ) ;\r\nF_17 ( 0 , ( V_41 + V_86 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_24 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_88 ) ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nconst T_2 V_89 [ 2 ] = {\r\nV_90 ,\r\nV_91\r\n} ;\r\nstatic T_1 V_92 ;\r\nstatic T_1 V_93 ;\r\nT_1 V_94 ;\r\nT_1 V_95 ;\r\nunsigned int V_1 ;\r\nV_94 = V_78 . V_96 . V_97 | V_78 . V_96 . V_98 ;\r\nV_94 |= ( V_99 | V_100 ) ;\r\nV_95 = V_78 . V_96 . V_95 ;\r\nif ( ( V_94 == V_92 ) && ( V_95 == V_93 ) )\r\nreturn;\r\nfor ( V_1 = 0 ; V_1 < 2 ; V_1 ++ ) {\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_2 ( V_94 , ( V_41 + V_101 ) ) ;\r\nF_2 ( V_95 , ( V_41 + V_102 ) ) ;\r\nF_17 ( V_89 [ V_1 ] , ( V_41 + V_82 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\n}\r\nV_92 = V_94 ;\r\nV_93 = V_95 ;\r\n}\r\nvoid F_26 ( T_1 V_103 )\r\n{\r\nunsigned long V_21 ;\r\nT_1 V_57 ;\r\nint V_1 ;\r\nF_21 ( V_103 != ( V_103 & V_104 ) ) ;\r\nfor ( V_1 = 0 , V_57 = 0 ; V_1 < V_105 ; V_1 ++ ) {\r\nif ( V_103 & F_27 ( V_1 ) )\r\nV_57 |= V_106 [ V_1 ] ;\r\n}\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nV_78 . V_96 . V_98 = V_57 ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nvoid F_28 ( T_1 V_95 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nV_78 . V_96 . V_95 = V_95 ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nvoid F_29 ( void T_3 * * V_107 )\r\n{\r\nif ( F_15 ( V_41 + V_108 ) & 1 )\r\n* V_107 = ( V_41 + V_109 ) ;\r\nelse\r\n* V_107 = ( V_41 + V_110 ) ;\r\n}\r\nint F_30 ( T_2 V_111 )\r\n{\r\nint V_56 ;\r\nif ( V_111 < V_112 || V_111 > V_113 )\r\nreturn - V_47 ;\r\nV_56 = 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_115 , ( V_41 + V_116 ) ) ;\r\nF_17 ( V_111 , ( V_41 + V_117 ) ) ;\r\nF_17 ( V_118 , ( V_41 + V_119 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_115 ) ||\r\n( V_114 . V_121 . V_122 != V_111 ) )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_34 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_124 ) ;\r\n}\r\nint F_35 ( void )\r\n{\r\nreturn F_15 ( V_125 ) ;\r\n}\r\nstatic void F_36 ( bool V_126 )\r\n{\r\nT_1 V_127 [] = {\r\nV_128 ,\r\nV_129\r\n} ;\r\nunsigned long V_21 ;\r\nunsigned int V_1 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < F_37 ( V_127 ) ; V_1 ++ ) {\r\nT_1 V_36 ;\r\nT_1 div ;\r\nV_36 = F_3 ( V_26 + V_127 [ V_1 ] ) ;\r\ndiv = ( V_36 & V_130 ) ;\r\nif ( V_126 ) {\r\nif ( ( div <= 1 ) || ( div > 15 ) ) {\r\nF_38 ( L_1 ,\r\ndiv , V_131 ) ;\r\ngoto V_72;\r\n}\r\ndiv <<= 1 ;\r\n} else {\r\nif ( div <= 2 )\r\ngoto V_72;\r\ndiv >>= 1 ;\r\n}\r\nV_36 = ( ( V_36 & ~ V_130 ) |\r\n( div & V_130 ) ) ;\r\nF_2 ( V_36 , V_26 + V_127 [ V_1 ] ) ;\r\n}\r\nV_72:\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nint F_39 ( T_2 V_111 )\r\n{\r\nint V_56 = 0 ;\r\nif ( V_111 == V_114 . V_132 )\r\nreturn 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nif ( V_114 . V_132 == V_133 )\r\nF_36 ( false ) ;\r\nif ( ( V_111 != V_134 ) && ( V_114 . V_132 != V_134 ) )\r\ngoto V_135;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_115 , ( V_41 + V_116 ) ) ;\r\nF_17 ( V_112 , ( V_41 + V_117 ) ) ;\r\nF_17 ( ( ( V_111 == V_133 ) ? V_136 : V_111 ) ,\r\n( V_41 + V_119 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_115 ) ||\r\n( V_114 . V_121 . V_132 != V_111 ) )\r\nV_56 = - V_123 ;\r\nV_135:\r\nif ( ( ! V_56 && ( V_111 == V_133 ) ) ||\r\n( V_56 && ( V_114 . V_132 == V_133 ) ) )\r\nF_36 ( true ) ;\r\nif ( ! V_56 )\r\nV_114 . V_132 = V_111 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_40 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_137 ) ;\r\n}\r\nint F_41 ( bool V_126 )\r\n{\r\nint V_56 = 0 ;\r\nT_2 V_89 ;\r\nstatic unsigned int V_55 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nif ( V_126 ) {\r\nif ( 0 != V_55 ++ )\r\ngoto V_72;\r\nV_89 = V_138 ;\r\n} else {\r\nif ( V_55 == 0 ) {\r\nV_56 = - V_123 ;\r\ngoto V_72;\r\n} else if ( 1 != V_55 -- ) {\r\ngoto V_72;\r\n}\r\nV_89 = V_139 ;\r\n}\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_89 , ( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_89 ) ||\r\n( ( V_114 . V_121 . V_140 & F_27 ( 0 ) ) != 0 ) )\r\nV_56 = - V_123 ;\r\nV_72:\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_42 ( void )\r\n{\r\nint V_56 = 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_141 ,\r\n( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_141 ) ||\r\n( ( V_114 . V_121 . V_140 & F_27 ( 0 ) ) != 0 ) )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic int F_43 ( T_2 clock , bool V_126 )\r\n{\r\nint V_56 = 0 ;\r\nif ( clock == V_142 )\r\nclock = ( V_126 ? V_143 : V_144 ) ;\r\nelse if ( clock == V_145 )\r\nclock = ( V_126 ? V_146 : V_147 ) ;\r\nelse\r\nreturn - V_47 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_148 , ( V_41 + V_116 ) ) ;\r\nF_17 ( clock , ( V_41 + V_149 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( V_114 . V_121 . V_89 != V_148 )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_44 ( T_4 V_150 , T_2 V_151 )\r\n{\r\nint V_56 = 0 ;\r\nbool V_152 = false ;\r\nint V_1 ;\r\nF_21 ( V_150 >= V_153 ) ;\r\nswitch ( V_150 ) {\r\ncase V_154 :\r\ncase V_155 :\r\ncase V_156 :\r\ncase V_157 :\r\nV_152 = true ;\r\nbreak;\r\n}\r\nF_21 ( V_151 > V_158 ) ;\r\nF_21 ( V_151 == V_159 && ! V_152 ) ;\r\nF_31 ( & V_160 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 2 ) )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < V_153 ; V_1 ++ )\r\nF_17 ( V_161 , ( V_41 + V_162 + V_1 ) ) ;\r\nF_17 ( V_151 , ( V_41 + V_162 + V_150 ) ) ;\r\nF_17 ( V_163 , ( V_41 + V_164 ) ) ;\r\nF_2 ( F_23 ( 2 ) , V_87 ) ;\r\nif ( ! F_45 ( & V_160 . V_120 ,\r\nF_46 ( 20000 ) ) ) {\r\nF_38 ( L_2 ,\r\nV_131 ) ;\r\nV_56 = - V_123 ;\r\ngoto V_72;\r\n}\r\nif ( V_160 . V_121 . V_165 != V_166 )\r\nV_56 = - V_123 ;\r\nV_72:\r\nF_33 ( & V_160 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nvoid F_47 ( struct V_167 * V_168 ,\r\nstruct V_167 * V_169 )\r\n{\r\nT_1 V_170 ;\r\nT_1 V_171 ;\r\nunsigned long V_21 ;\r\nF_21 ( ( V_168 == NULL ) || ( V_169 == NULL ) ) ;\r\nV_170 = ( V_168 -> V_172 & 0xF ) ;\r\nV_170 = ( ( V_170 << 4 ) | ( V_168 -> V_173 & 0xF ) ) ;\r\nV_170 = ( ( V_170 << 8 ) | ( V_168 -> V_174 & 0xFF ) ) ;\r\nV_170 = ( ( V_170 << 8 ) | ( V_168 -> V_175 & 0xFF ) ) ;\r\nV_170 = ( ( V_170 << 4 ) | ( V_168 -> V_176 & 0xF ) ) ;\r\nV_170 = ( ( V_170 << 4 ) | ( V_168 -> V_177 & 0xF ) ) ;\r\nV_171 = ( V_169 -> V_172 & 0xF ) ;\r\nV_171 = ( ( V_171 << 4 ) | ( V_169 -> V_173 & 0xF ) ) ;\r\nV_171 = ( ( V_171 << 8 ) | ( V_169 -> V_174 & 0xFF ) ) ;\r\nV_171 = ( ( V_171 << 8 ) | ( V_169 -> V_175 & 0xFF ) ) ;\r\nV_171 = ( ( V_171 << 4 ) | ( V_169 -> V_176 & 0xF ) ) ;\r\nV_171 = ( ( V_171 << 4 ) | ( V_169 -> V_177 & 0xF ) ) ;\r\nF_7 ( & V_160 . V_178 , V_21 ) ;\r\nF_2 ( V_170 , ( V_41 + V_179 ) ) ;\r\nF_2 ( V_171 , ( V_41 + V_180 ) ) ;\r\nV_160 . V_181 =\r\n( ( V_168 -> V_172 == V_182 ) ||\r\n( V_168 -> V_173 == V_182 ) ||\r\n( V_169 -> V_172 == V_182 ) ||\r\n( V_169 -> V_173 == V_182 ) ) ;\r\nF_9 ( & V_160 . V_178 , V_21 ) ;\r\n}\r\nbool F_48 ( void )\r\n{\r\nreturn V_160 . V_181 ;\r\n}\r\nstatic int F_49 ( bool V_126 )\r\n{\r\nint V_56 ;\r\nunsigned long V_21 ;\r\nV_56 = 0 ;\r\nF_31 ( & V_183 . V_184 ) ;\r\nF_7 ( & V_183 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 3 ) )\r\nF_8 () ;\r\nF_17 ( ( V_126 ? V_185 : V_186 ) , ( V_41 + V_187 ) ) ;\r\nF_17 ( V_188 , ( V_41 + V_189 ) ) ;\r\nF_2 ( F_23 ( 3 ) , V_87 ) ;\r\nF_9 ( & V_183 . V_79 , V_21 ) ;\r\nif ( V_126 && ! F_45 ( & V_183 . V_190 ,\r\nF_46 ( 20000 ) ) ) {\r\nF_38 ( L_2 ,\r\nV_131 ) ;\r\nV_56 = - V_123 ;\r\n}\r\nF_33 ( & V_183 . V_184 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic int F_50 ( bool V_126 )\r\n{\r\nT_1 V_36 = ( V_191 | V_192 ) ;\r\nif ( ! V_126 )\r\nV_36 |= V_193 ;\r\nF_2 ( V_36 , V_194 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_51 ( T_2 clock , bool V_126 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_195 [ clock ] . V_196 ) ;\r\nif ( V_126 ) {\r\nV_36 |= ( V_197 | V_195 [ clock ] . V_198 ) ;\r\n} else {\r\nV_195 [ clock ] . V_198 = ( V_36 & V_199 ) ;\r\nV_36 &= ~ ( V_197 | V_199 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_195 [ clock ] . V_196 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_52 ( T_2 clock , bool V_126 )\r\n{\r\nT_1 V_36 ;\r\nint V_200 ;\r\nif ( V_126 ) {\r\nV_36 = F_3 ( V_201 ) ;\r\nF_2 ( V_36 | V_202 , V_201 ) ;\r\n}\r\nV_200 = F_51 ( clock , V_126 ) ;\r\nif ( ! V_200 && ! V_126 ) {\r\nV_36 = F_3 ( V_201 ) ;\r\nF_2 ( V_36 & ~ V_202 , V_201 ) ;\r\n}\r\nreturn V_200 ;\r\n}\r\nstatic inline bool F_53 ( void )\r\n{\r\nreturn ( F_3 ( V_16 ) &\r\n( V_203 |\r\nV_204 ) ) ==\r\n( V_203 |\r\nV_204 ) ;\r\n}\r\nstatic int F_54 ( bool V_126 )\r\n{\r\nint V_56 = 0 ;\r\nT_1 V_36 ;\r\nF_2 ( ( V_205 |\r\nV_206 ) , ( V_126 ?\r\nV_5 : V_207 ) ) ;\r\nV_36 = F_3 ( V_13 ) ;\r\nif ( V_126 )\r\nV_36 |= V_208 ;\r\nelse\r\nV_36 &= ~ V_208 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nif ( V_126 ) {\r\nunsigned int V_1 ;\r\nbool V_209 = F_53 () ;\r\nfor ( V_1 = 10 ; ! V_209 && ( V_1 > 0 ) ; -- V_1 ) {\r\nF_4 ( 100 ) ;\r\nV_209 = F_53 () ;\r\n}\r\nif ( V_209 ) {\r\nF_2 ( V_210 ,\r\nV_18 ) ;\r\n} else {\r\nF_2 ( ( V_205 |\r\nV_206 ) ,\r\nV_207 ) ;\r\nV_36 &= ~ V_208 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nV_56 = - V_211 ;\r\n}\r\n} else {\r\nF_2 ( V_210 , V_3 ) ;\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic int F_55 ( T_2 V_212 , bool V_126 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_213 [ V_212 ] . V_214 ;\r\nV_36 |= ( ( V_126 ? V_213 [ V_212 ] . V_215 : V_216 ) <<\r\nV_213 [ V_212 ] . V_217 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_56 ( T_2 V_212 , bool V_126 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_126 ? ( V_36 |= V_218 [ V_212 ] . V_219 ) : ( V_36 &= ~ V_218 [ V_212 ] . V_219 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_57 ( T_2 clock , bool V_126 )\r\n{\r\nif ( clock == V_220 )\r\nreturn F_52 ( clock , V_126 ) ;\r\nelse if ( clock < V_221 )\r\nreturn F_51 ( clock , V_126 ) ;\r\nelse if ( clock == V_222 )\r\nreturn F_50 ( V_126 ) ;\r\nelse if ( ( clock == V_223 ) || ( clock == V_224 ) )\r\nreturn F_55 ( ( clock - V_223 ) , V_126 ) ;\r\nelse if ( ( V_225 <= clock ) && ( clock <= V_226 ) )\r\nreturn F_56 ( ( clock - V_225 ) , V_126 ) ;\r\nelse if ( clock == V_227 )\r\nreturn F_54 ( V_126 ) ;\r\nelse if ( clock == V_228 )\r\nreturn F_49 ( V_126 ) ;\r\nelse if ( ( clock == V_142 ) || ( clock == V_145 ) )\r\nreturn F_43 ( clock , V_126 ) ;\r\nelse\r\nreturn - V_47 ;\r\n}\r\nstatic unsigned long F_58 ( void T_3 * V_32 , unsigned long V_229 ,\r\nint V_230 )\r\n{\r\nT_5 V_231 ;\r\nT_1 V_36 ;\r\nT_1 V_232 ;\r\nT_1 div = 1 ;\r\nV_36 = F_3 ( V_32 ) ;\r\nV_231 = V_229 ;\r\nV_231 *= ( ( V_36 & V_233 ) >> V_234 ) ;\r\nV_232 = ( ( V_36 & V_235 ) >> V_236 ) ;\r\nif ( V_232 > 1 )\r\ndiv *= V_232 ;\r\nV_232 = ( ( V_36 & V_237 ) >> V_238 ) ;\r\nif ( V_232 > 1 )\r\ndiv *= V_232 ;\r\nif ( V_36 & V_239 )\r\ndiv *= 2 ;\r\nif ( ( V_230 == V_240 ) || ( ( V_230 == V_241 ) &&\r\n( V_36 & V_242 ) &&\r\n( ( V_32 == V_243 ) ||\r\n( V_32 == V_244 ) ||\r\n( V_32 == V_245 ) ) ) )\r\ndiv *= 2 ;\r\n( void ) F_59 ( V_231 , div ) ;\r\nreturn ( unsigned long ) V_231 ;\r\n}\r\nstatic unsigned long F_60 ( T_2 clock )\r\n{\r\nT_1 V_36 ;\r\nT_1 V_198 ;\r\nunsigned long V_231 = V_246 ;\r\nV_36 = F_3 ( V_26 + V_195 [ clock ] . V_196 ) ;\r\nif ( V_36 & V_247 ) {\r\nif ( V_195 [ clock ] . V_248 && ( V_36 & V_249 ) )\r\nV_231 /= 2 ;\r\nreturn V_231 ;\r\n}\r\nV_36 |= V_195 [ clock ] . V_198 ;\r\nV_198 = ( V_36 & V_199 ) ;\r\nif ( V_198 == V_250 )\r\nV_231 = F_58 ( V_243 , V_231 , V_195 [ clock ] . V_230 ) ;\r\nelse if ( V_198 == V_251 )\r\nV_231 = F_58 ( V_252 , V_231 , V_195 [ clock ] . V_230 ) ;\r\nelse if ( V_198 == V_253 )\r\nV_231 = F_58 ( V_245 , V_231 , V_195 [ clock ] . V_230 ) ;\r\nelse\r\nreturn 0 ;\r\nif ( ( clock == V_220 ) &&\r\n( V_36 & V_254 ) ) {\r\nT_5 V_56 = ( V_231 * 10 ) ;\r\n( void ) F_59 ( V_56 , 25 ) ;\r\nreturn ( unsigned long ) V_56 ;\r\n}\r\nV_36 &= V_130 ;\r\nif ( V_36 )\r\nreturn V_231 / V_36 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_61 ( void )\r\n{\r\nT_1 V_56 ;\r\nunsigned long V_231 ;\r\nV_56 = F_3 ( V_255 ) ;\r\nif ( V_56 & V_256 ) {\r\nV_231 = F_58 ( V_245 , V_246 , V_240 ) ;\r\nif ( ! ( V_56 & V_257 ) )\r\nV_231 /= 2 ;\r\nV_56 = F_3 ( V_258 ) ;\r\nV_56 &= V_130 ;\r\nV_231 /= V_56 ;\r\n} else {\r\nV_231 = F_58 ( V_244 , V_246 , V_241 ) ;\r\n}\r\nreturn V_231 ;\r\n}\r\nstatic unsigned long F_62 ( T_2 V_212 )\r\n{\r\nT_1 V_215 ;\r\nT_1 div = 1 ;\r\nV_215 = F_3 ( V_9 ) ;\r\nV_215 = ( ( V_215 & V_213 [ V_212 ] . V_214 ) >> V_213 [ V_212 ] . V_217 ) ;\r\nif ( V_215 == V_216 )\r\nV_215 = V_213 [ V_212 ] . V_215 ;\r\nelse\r\nV_213 [ V_212 ] . V_215 = V_215 ;\r\nswitch ( V_215 ) {\r\ncase V_259 :\r\ndiv *= 2 ;\r\ncase V_260 :\r\ndiv *= 2 ;\r\ncase V_261 :\r\nreturn F_58 ( V_7 , F_60 ( V_262 ) ,\r\nV_263 ) / div ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic unsigned long F_63 ( T_2 V_212 )\r\n{\r\nT_1 div ;\r\ndiv = F_3 ( V_11 ) ;\r\ndiv = ( ( div & V_218 [ V_212 ] . V_58 ) >> ( V_218 [ V_212 ] . V_264 ) ) ;\r\nreturn F_60 ( V_265 ) / F_64 ( ( T_1 ) 1 , div ) ;\r\n}\r\nunsigned long F_65 ( T_2 clock )\r\n{\r\nif ( clock < V_221 )\r\nreturn F_60 ( clock ) ;\r\nelse if ( clock == V_222 )\r\nreturn V_246 / 16 ;\r\nelse if ( clock == V_228 )\r\nreturn V_246 ;\r\nelse if ( clock == V_142 )\r\nreturn F_58 ( V_243 , V_246 , V_263 ) ;\r\nelse if ( clock == V_145 )\r\nreturn F_58 ( V_252 , V_246 , V_263 ) ;\r\nelse if ( clock == V_266 )\r\nreturn F_61 () ;\r\nelse if ( clock == V_267 )\r\nreturn F_58 ( V_245 , V_246 , V_263 ) ;\r\nelse if ( clock == V_227 )\r\nreturn F_58 ( V_7 , F_60 ( V_262 ) ,\r\nV_263 ) ;\r\nelse if ( ( clock == V_223 ) || ( clock == V_224 ) )\r\nreturn F_62 ( clock - V_223 ) ;\r\nelse if ( ( V_225 <= clock ) && ( clock <= V_226 ) )\r\nreturn F_63 ( clock - V_225 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_66 ( T_1 V_268 , int V_230 )\r\n{\r\nif ( V_268 & V_247 )\r\nreturn V_246 ;\r\nV_268 &= V_199 ;\r\nif ( V_268 == V_250 )\r\nreturn F_58 ( V_243 , V_246 , V_230 ) ;\r\nelse if ( V_268 == V_251 )\r\nreturn F_58 ( V_252 , V_246 , V_230 ) ;\r\nelse if ( V_268 == V_253 )\r\nreturn F_58 ( V_245 , V_246 , V_230 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_67 ( unsigned long V_229 , unsigned long V_231 )\r\n{\r\nT_1 div ;\r\ndiv = ( V_229 / V_231 ) ;\r\nif ( div == 0 )\r\nreturn 1 ;\r\nif ( V_231 < ( V_229 / div ) )\r\ndiv ++ ;\r\nreturn div ;\r\n}\r\nstatic long F_68 ( T_2 clock , unsigned long V_231 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_229 ;\r\nlong V_269 ;\r\nV_36 = F_3 ( V_26 + V_195 [ clock ] . V_196 ) ;\r\nV_229 = F_66 ( ( V_36 | V_195 [ clock ] . V_198 ) ,\r\nV_195 [ clock ] . V_230 ) ;\r\ndiv = F_67 ( V_229 , V_231 ) ;\r\nif ( V_36 & V_247 ) {\r\nif ( V_195 [ clock ] . V_248 ) {\r\nif ( div > 2 )\r\ndiv = 2 ;\r\n} else {\r\ndiv = 1 ;\r\n}\r\n} else if ( ( clock == V_220 ) && ( div == 3 ) ) {\r\nT_5 V_56 = ( V_229 * 10 ) ;\r\n( void ) F_59 ( V_56 , 25 ) ;\r\nif ( V_56 <= V_231 )\r\nreturn ( unsigned long ) V_56 ;\r\n}\r\nV_269 = ( V_229 / F_69 ( div , ( T_1 ) 31 ) ) ;\r\nreturn V_269 ;\r\n}\r\nstatic long F_70 ( unsigned long V_231 )\r\n{\r\nstruct V_270 * V_271 ;\r\nlong V_272 = 0 ;\r\nV_231 = V_231 / 1000 ;\r\nF_71 (pos, db8500_cpufreq_table) {\r\nV_272 = V_271 -> V_273 ;\r\nif ( V_272 == V_231 )\r\nbreak;\r\n}\r\nreturn V_272 * 1000 ;\r\n}\r\nstatic long F_72 ( unsigned long V_231 )\r\n{\r\nlong V_269 = 0 ;\r\nunsigned long V_229 ;\r\nunsigned long V_274 ;\r\nT_1 V_56 ;\r\nV_229 = F_60 ( V_262 ) ;\r\nV_274 = V_231 ;\r\nfor ( V_56 = 7 ; ( V_274 > 0 ) && ( V_56 > 0 ) ; V_56 -- ) {\r\nT_5 V_232 ;\r\nV_232 = ( V_56 * V_231 ) ;\r\n( void ) F_59 ( V_232 , V_229 ) ;\r\nif ( V_232 < 6 )\r\nV_232 = 6 ;\r\nelse if ( V_232 > 255 )\r\nV_232 = 255 ;\r\nV_232 *= V_229 ;\r\nif ( ( ( 2 * V_232 ) < ( V_56 * V_275 ) ) ||\r\n( ( V_56 * V_276 ) < ( 2 * V_232 ) ) )\r\ncontinue;\r\n( void ) F_59 ( V_232 , V_56 ) ;\r\nif ( V_231 < V_232 ) {\r\nif ( V_269 == 0 )\r\nV_269 = ( long ) V_232 ;\r\nbreak;\r\n}\r\nif ( ( V_231 - V_232 ) < V_274 ) {\r\nV_274 = ( V_231 - V_232 ) ;\r\nV_269 = ( long ) V_232 ;\r\n}\r\n}\r\nreturn V_269 ;\r\n}\r\nstatic long F_73 ( unsigned long V_231 )\r\n{\r\nT_1 div ;\r\nunsigned long V_229 ;\r\nlong V_269 ;\r\nV_229 = F_58 ( V_7 , F_60 ( V_262 ) ,\r\nV_263 ) ;\r\ndiv = F_67 ( V_229 , V_231 ) ;\r\nV_269 = ( V_229 / ( ( div > 2 ) ? 4 : div ) ) ;\r\nreturn V_269 ;\r\n}\r\nstatic long F_74 ( unsigned long V_231 )\r\n{\r\nT_1 div ;\r\nunsigned long V_229 ;\r\nlong V_269 ;\r\nV_229 = F_60 ( V_265 ) ;\r\ndiv = F_67 ( V_229 , V_231 ) ;\r\nV_269 = ( V_229 / F_69 ( div , ( T_1 ) 255 ) ) ;\r\nreturn V_269 ;\r\n}\r\nlong F_75 ( T_2 clock , unsigned long V_231 )\r\n{\r\nif ( clock < V_221 )\r\nreturn F_68 ( clock , V_231 ) ;\r\nelse if ( clock == V_266 )\r\nreturn F_70 ( V_231 ) ;\r\nelse if ( clock == V_227 )\r\nreturn F_72 ( V_231 ) ;\r\nelse if ( ( clock == V_223 ) || ( clock == V_224 ) )\r\nreturn F_73 ( V_231 ) ;\r\nelse if ( ( V_225 <= clock ) && ( clock <= V_226 ) )\r\nreturn F_74 ( V_231 ) ;\r\nelse\r\nreturn ( long ) F_65 ( clock ) ;\r\n}\r\nstatic void F_76 ( T_2 clock , unsigned long V_231 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_229 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_195 [ clock ] . V_196 ) ;\r\nV_229 = F_66 ( ( V_36 | V_195 [ clock ] . V_198 ) ,\r\nV_195 [ clock ] . V_230 ) ;\r\ndiv = F_67 ( V_229 , V_231 ) ;\r\nif ( V_36 & V_247 ) {\r\nif ( V_195 [ clock ] . V_248 ) {\r\nif ( div > 1 )\r\nV_36 |= V_249 ;\r\nelse\r\nV_36 &= ~ V_249 ;\r\n}\r\n} else if ( clock == V_220 ) {\r\nV_36 &= ~ ( V_130 |\r\nV_254 ) ;\r\nif ( div == 3 ) {\r\nT_5 V_56 = ( V_229 * 10 ) ;\r\n( void ) F_59 ( V_56 , 25 ) ;\r\nif ( V_56 <= V_231 ) {\r\nV_36 |= V_254 ;\r\ndiv = 0 ;\r\n}\r\n}\r\nV_36 |= F_69 ( div , ( T_1 ) 31 ) ;\r\n} else {\r\nV_36 &= ~ V_130 ;\r\nV_36 |= F_69 ( div , ( T_1 ) 31 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_195 [ clock ] . V_196 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nstatic int F_77 ( unsigned long V_231 )\r\n{\r\nstruct V_270 * V_271 ;\r\nV_231 = V_231 / 1000 ;\r\nF_71 (pos, db8500_cpufreq_table)\r\nif ( V_271 -> V_273 == V_231 )\r\nbreak;\r\nif ( V_271 -> V_273 != V_231 )\r\nreturn - V_47 ;\r\nreturn F_30 ( V_271 -> V_277 ) ;\r\n}\r\nstatic int F_78 ( unsigned long V_231 )\r\n{\r\nunsigned long V_229 ;\r\nunsigned long V_274 ;\r\nT_1 V_278 = 0 ;\r\nT_1 V_56 ;\r\nV_229 = F_60 ( V_262 ) ;\r\nV_274 = V_231 ;\r\nfor ( V_56 = 7 ; ( V_274 > 0 ) && ( V_56 > 0 ) ; V_56 -- ) {\r\nT_5 V_232 ;\r\nT_5 V_279 ;\r\nV_232 = ( V_56 * V_231 ) ;\r\n( void ) F_59 ( V_232 , V_229 ) ;\r\nif ( V_232 < 6 )\r\nV_232 = 6 ;\r\nelse if ( V_232 > 255 )\r\nV_232 = 255 ;\r\nV_279 = ( V_232 * V_229 ) ;\r\nif ( ( ( 2 * V_279 ) < ( V_56 * V_275 ) ) ||\r\n( ( V_56 * V_276 ) < ( 2 * V_279 ) ) )\r\ncontinue;\r\n( void ) F_59 ( V_279 , V_56 ) ;\r\nif ( V_231 < V_279 ) {\r\nif ( V_278 == 0 )\r\nV_278 = ( ( ( T_1 ) V_232 << V_234 ) |\r\n( V_56 << V_238 ) ) ;\r\nbreak;\r\n}\r\nif ( ( V_231 - V_279 ) < V_274 ) {\r\nV_274 = ( V_231 - V_279 ) ;\r\nV_278 = ( ( ( T_1 ) V_232 << V_234 ) |\r\n( V_56 << V_238 ) ) ;\r\n}\r\n}\r\nif ( V_278 == 0 )\r\nreturn - V_47 ;\r\nV_278 |= ( 1 << V_236 ) ;\r\nF_2 ( V_278 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_79 ( T_2 V_212 , unsigned long V_231 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_67 ( F_58 ( V_7 ,\r\nF_60 ( V_262 ) , V_263 ) , V_231 ) ;\r\nV_213 [ V_212 ] . V_215 = ( div == 1 ) ? V_261 :\r\n( div == 2 ) ? V_260 :\r\nV_259 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_213 [ V_212 ] . V_214 ;\r\nV_36 |= ( V_213 [ V_212 ] . V_215 << V_213 [ V_212 ] . V_217 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\n}\r\nstatic void F_80 ( T_2 V_212 , unsigned long V_231 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_67 ( F_60 ( V_265 ) , V_231 ) ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_36 &= ~ V_218 [ V_212 ] . V_58 ;\r\nV_36 |= ( F_69 ( div , ( T_1 ) 255 ) << V_218 [ V_212 ] . V_264 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\n}\r\nint F_81 ( T_2 clock , unsigned long V_231 )\r\n{\r\nif ( clock < V_221 )\r\nF_76 ( clock , V_231 ) ;\r\nelse if ( clock == V_266 )\r\nreturn F_77 ( V_231 ) ;\r\nelse if ( clock == V_227 )\r\nreturn F_78 ( V_231 ) ;\r\nelse if ( ( clock == V_223 ) || ( clock == V_224 ) )\r\nF_79 ( ( clock - V_223 ) , V_231 ) ;\r\nelse if ( ( V_225 <= clock ) && ( clock <= V_226 ) )\r\nF_80 ( ( clock - V_225 ) , V_231 ) ;\r\nreturn 0 ;\r\n}\r\nint F_82 ( T_2 V_73 )\r\n{\r\nif ( ( V_73 > V_280 ) ||\r\n( V_73 < V_281 ) )\r\nreturn - V_47 ;\r\nF_31 ( & V_282 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_283 , ( V_41 + V_284 ) ) ;\r\nF_17 ( ( ( V_285 << 4 ) | V_286 ) ,\r\n( V_41 + V_287 ) ) ;\r\nF_17 ( V_286 ,\r\n( V_41 + V_288 ) ) ;\r\nF_17 ( V_73 , ( V_41 + V_289 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_282 . V_120 ) ;\r\nF_33 ( & V_282 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_83 ( T_2 V_290 )\r\n{\r\nF_31 ( & V_282 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_290 , ( V_41 + V_291 ) ) ;\r\nF_17 ( V_292 , ( V_41 + V_284 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_282 . V_120 ) ;\r\nF_33 ( & V_282 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_84 ( T_2 V_293 , T_2 V_294 )\r\n{\r\nF_31 ( & V_282 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_293 , ( V_41 + V_295 ) ) ;\r\nF_17 ( V_294 , ( V_41 + V_296 ) ) ;\r\nF_17 ( ( V_297 | V_298 ) ,\r\n( V_41 + V_299 ) ) ;\r\nF_17 ( V_300 , ( V_41 + V_284 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_282 . V_120 ) ;\r\nF_33 ( & V_282 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_85 ( T_4 V_36 )\r\n{\r\nF_31 ( & V_282 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_86 ( V_36 , ( V_41 + V_301 ) ) ;\r\nF_17 ( V_302 , ( V_41 + V_284 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_282 . V_120 ) ;\r\nF_33 ( & V_282 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_87 ( T_4 V_303 )\r\n{\r\nif ( V_303 == 0xFFFF )\r\nreturn - V_47 ;\r\nreturn F_85 ( V_303 ) ;\r\n}\r\nint F_88 ( void )\r\n{\r\nreturn F_85 ( 0xFFFF ) ;\r\n}\r\nstatic int F_89 ( T_2 V_304 , T_2 V_305 , T_2 V_306 , T_2 V_307 , T_2 V_308 )\r\n{\r\nF_31 ( & V_282 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_305 , ( V_41 + V_309 ) ) ;\r\nF_17 ( V_306 , ( V_41 + V_310 ) ) ;\r\nF_17 ( V_307 , ( V_41 + V_311 ) ) ;\r\nF_17 ( V_308 , ( V_41 + V_312 ) ) ;\r\nF_17 ( V_304 , ( V_41 + V_284 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_282 . V_120 ) ;\r\nF_33 ( & V_282 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_90 ( T_2 V_313 , bool V_314 )\r\n{\r\nF_21 ( V_313 == 0 || V_313 > 0xf ) ;\r\nreturn F_89 ( V_315 , V_313 , 0 , 0 ,\r\nV_314 ? V_316 :\r\nV_317 ) ;\r\n}\r\nint F_91 ( T_2 V_318 )\r\n{\r\nreturn F_89 ( V_319 , V_318 , 0 , 0 , 0 ) ;\r\n}\r\nint F_92 ( T_2 V_318 )\r\n{\r\nreturn F_89 ( V_320 , V_318 , 0 , 0 , 0 ) ;\r\n}\r\nint F_93 ( T_2 V_318 )\r\n{\r\nreturn F_89 ( V_321 , V_318 , 0 , 0 , 0 ) ;\r\n}\r\nint F_94 ( T_2 V_318 , T_1 V_322 )\r\n{\r\nreturn F_89 ( V_323 ,\r\n( V_318 & V_324 ) |\r\n( T_2 ) ( ( V_322 << 4 ) & 0xf0 ) ,\r\n( T_2 ) ( ( V_322 >> 4 ) & 0xff ) ,\r\n( T_2 ) ( ( V_322 >> 12 ) & 0xff ) ,\r\n( T_2 ) ( ( V_322 >> 20 ) & 0xff ) ) ;\r\n}\r\nint F_95 ( T_2 V_325 , T_2 V_32 , T_2 * V_33 , T_2 V_326 )\r\n{\r\nint V_56 ;\r\nif ( V_326 != 1 )\r\nreturn - V_47 ;\r\nF_31 ( & V_327 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 5 ) )\r\nF_8 () ;\r\nF_17 ( 0 , ( V_41 + V_328 ) ) ;\r\nF_17 ( F_96 ( V_325 ) , ( V_41 + V_329 ) ) ;\r\nF_17 ( V_330 , ( V_41 + V_331 ) ) ;\r\nF_17 ( V_32 , ( V_41 + V_332 ) ) ;\r\nF_17 ( 0 , ( V_41 + V_333 ) ) ;\r\nF_2 ( F_23 ( 5 ) , V_87 ) ;\r\nif ( ! F_45 ( & V_327 . V_120 ,\r\nF_46 ( 20000 ) ) ) {\r\nF_38 ( L_2 ,\r\nV_131 ) ;\r\nV_56 = - V_123 ;\r\n} else {\r\nV_56 = ( ( V_327 . V_121 . V_165 == V_334 ) ? 0 : - V_123 ) ;\r\n}\r\nif ( ! V_56 )\r\n* V_33 = V_327 . V_121 . V_33 ;\r\nF_33 ( & V_327 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_97 ( T_2 V_325 , T_2 V_32 , T_2 * V_33 , T_2 * V_35 , T_2 V_326 )\r\n{\r\nint V_56 ;\r\nif ( V_326 != 1 )\r\nreturn - V_47 ;\r\nF_31 ( & V_327 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 5 ) )\r\nF_8 () ;\r\nF_17 ( ~ * V_35 , ( V_41 + V_328 ) ) ;\r\nF_17 ( F_98 ( V_325 ) , ( V_41 + V_329 ) ) ;\r\nF_17 ( V_330 , ( V_41 + V_331 ) ) ;\r\nF_17 ( V_32 , ( V_41 + V_332 ) ) ;\r\nF_17 ( * V_33 , ( V_41 + V_333 ) ) ;\r\nF_2 ( F_23 ( 5 ) , V_87 ) ;\r\nif ( ! F_45 ( & V_327 . V_120 ,\r\nF_46 ( 20000 ) ) ) {\r\nF_38 ( L_2 ,\r\nV_131 ) ;\r\nV_56 = - V_123 ;\r\n} else {\r\nV_56 = ( ( V_327 . V_121 . V_165 == V_335 ) ? 0 : - V_123 ) ;\r\n}\r\nF_33 ( & V_327 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_99 ( T_2 V_325 , T_2 V_32 , T_2 * V_33 , T_2 V_326 )\r\n{\r\nT_2 V_35 = ~ 0 ;\r\nreturn F_97 ( V_325 , V_32 , V_33 , & V_35 , V_326 ) ;\r\n}\r\nint F_100 ( void )\r\n{\r\nT_1 V_36 ;\r\nint V_200 = 0 ;\r\nF_31 ( & V_78 . V_336 ) ;\r\nV_36 = F_3 ( V_337 ) ;\r\nif ( V_36 & V_338 )\r\ngoto V_72;\r\nF_101 ( & V_339 , 1 ) ;\r\nV_36 |= V_340 ;\r\nF_2 ( V_36 , V_337 ) ;\r\nF_4 ( 31 ) ;\r\nV_36 |= V_338 ;\r\nF_2 ( V_36 , V_337 ) ;\r\nif ( ! F_45 ( & V_78 . V_341 ,\r\nF_46 ( 5000 ) ) ) {\r\nF_102 ( L_3 ,\r\nV_131 ) ;\r\nV_200 = - V_342 ;\r\n}\r\nV_72:\r\nF_33 ( & V_78 . V_336 ) ;\r\nreturn V_200 ;\r\n}\r\nvoid F_103 ( void )\r\n{\r\nT_1 V_36 ;\r\nF_31 ( & V_78 . V_336 ) ;\r\nV_36 = F_3 ( V_337 ) ;\r\nif ( ! ( V_36 & V_338 ) )\r\ngoto V_72;\r\nF_2 ( ( V_36 & ~ V_338 ) ,\r\nV_337 ) ;\r\nif ( ! F_45 ( & V_78 . V_341 ,\r\nF_46 ( 5000 ) ) ) {\r\nF_102 ( L_3 ,\r\nV_131 ) ;\r\n}\r\nF_101 ( & V_339 , 0 ) ;\r\nV_72:\r\nF_33 ( & V_78 . V_336 ) ;\r\n}\r\nbool F_104 ( void )\r\n{\r\nreturn ( F_105 ( & V_339 ) != 0 ) ;\r\n}\r\nvoid F_106 ( T_4 V_343 )\r\n{\r\nF_86 ( V_343 , ( V_41 + V_344 ) ) ;\r\nF_2 ( 1 , V_345 ) ;\r\n}\r\nT_4 F_107 ( void )\r\n{\r\nreturn F_108 ( V_41 + V_344 ) ;\r\n}\r\nvoid F_109 ( void )\r\n{\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_346 , ( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nF_33 ( & V_114 . V_79 ) ;\r\n}\r\nstatic void F_110 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_17 ( V_347 , ( V_41 + V_82 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nstatic inline void F_111 ( T_2 V_212 , T_2 V_89 )\r\n{\r\nF_112 ( L_4 ,\r\nV_89 , V_212 ) ;\r\n}\r\nstatic bool F_113 ( void )\r\n{\r\nbool V_56 ;\r\nT_1 V_348 ;\r\nunsigned int V_212 ;\r\nT_2 V_89 ;\r\nV_89 = F_15 ( V_41 + V_349 ) ;\r\nswitch ( V_89 ) {\r\ncase V_350 :\r\ncase V_351 :\r\nif ( F_15 ( V_41 + V_108 ) & 1 )\r\nV_348 = F_3 ( V_41 + V_352 ) ;\r\nelse\r\nV_348 = F_3 ( V_41 + V_353 ) ;\r\nif ( V_348 & ( V_99 | V_100 ) )\r\nF_114 ( & V_78 . V_341 ) ;\r\nif ( V_348 & V_354 )\r\nF_114 ( & V_183 . V_190 ) ;\r\nV_348 &= V_78 . V_96 . V_97 ;\r\nfor ( V_212 = 0 ; V_212 < V_355 ; V_212 ++ ) {\r\nif ( V_348 & V_356 [ V_212 ] )\r\nF_115 ( F_116 ( V_357 , V_212 ) ) ;\r\n}\r\nV_56 = true ;\r\nbreak;\r\ndefault:\r\nF_111 ( 0 , V_89 ) ;\r\nV_56 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_23 ( 0 ) , V_358 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic bool F_117 ( void )\r\n{\r\nV_114 . V_121 . V_89 = F_15 ( V_41 + V_116 ) ;\r\nV_114 . V_121 . V_122 = F_15 ( V_41 +\r\nV_124 ) ;\r\nV_114 . V_121 . V_132 = F_15 ( V_41 +\r\nV_137 ) ;\r\nV_114 . V_121 . V_140 = F_15 ( V_41 +\r\nV_359 ) ;\r\nF_2 ( F_23 ( 1 ) , V_358 ) ;\r\nF_114 ( & V_114 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_118 ( void )\r\n{\r\nV_160 . V_121 . V_165 = F_15 ( V_41 + V_360 ) ;\r\nF_2 ( F_23 ( 2 ) , V_358 ) ;\r\nF_114 ( & V_160 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_119 ( void )\r\n{\r\nF_2 ( F_23 ( 3 ) , V_358 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_120 ( void )\r\n{\r\nT_2 V_89 ;\r\nbool V_361 = true ;\r\nV_89 = F_15 ( V_41 + V_284 ) ;\r\nswitch ( V_89 ) {\r\ncase V_283 :\r\ncase V_292 :\r\ncase V_300 :\r\ncase V_302 :\r\ncase V_315 :\r\ncase V_319 :\r\ncase V_320 :\r\ncase V_323 :\r\ncase V_321 :\r\nbreak;\r\ndefault:\r\nF_111 ( 4 , V_89 ) ;\r\nV_361 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_23 ( 4 ) , V_358 ) ;\r\nif ( V_361 )\r\nF_114 ( & V_282 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_121 ( void )\r\n{\r\nV_327 . V_121 . V_165 = F_15 ( V_41 + V_362 ) ;\r\nV_327 . V_121 . V_33 = F_15 ( V_41 + V_363 ) ;\r\nF_2 ( F_23 ( 5 ) , V_358 ) ;\r\nF_114 ( & V_327 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_122 ( void )\r\n{\r\nF_2 ( F_23 ( 6 ) , V_358 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_123 ( void )\r\n{\r\nF_2 ( F_23 ( 7 ) , V_358 ) ;\r\nreturn false ;\r\n}\r\nstatic T_6 F_124 ( int V_364 , void * V_365 )\r\n{\r\nT_1 V_57 ;\r\nT_2 V_212 ;\r\nT_6 V_56 ;\r\nV_57 = ( F_3 ( V_366 ) & V_367 ) ;\r\nif ( F_125 ( ! V_57 ) )\r\nreturn V_368 ;\r\nV_56 = V_369 ;\r\nfor ( V_212 = 0 ; V_57 ; V_212 ++ ) {\r\nif ( V_57 & F_23 ( V_212 ) ) {\r\nV_57 -= F_23 ( V_212 ) ;\r\nif ( V_370 [ V_212 ] ( ) )\r\nV_56 = V_371 ;\r\n}\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic T_6 F_126 ( int V_364 , void * V_365 )\r\n{\r\nF_110 () ;\r\nreturn V_369 ;\r\n}\r\nstatic void F_127 ( struct V_372 * V_120 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nstatic void F_128 ( struct V_373 * V_232 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_374 , V_21 ) ;\r\nV_78 . V_96 . V_97 &= ~ V_356 [ V_232 -> V_375 ] ;\r\nF_9 ( & V_78 . V_374 , V_21 ) ;\r\nif ( V_232 -> V_364 != V_376 )\r\nF_129 ( & V_78 . V_377 ) ;\r\n}\r\nstatic void F_130 ( struct V_373 * V_232 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_374 , V_21 ) ;\r\nV_78 . V_96 . V_97 |= V_356 [ V_232 -> V_375 ] ;\r\nF_9 ( & V_78 . V_374 , V_21 ) ;\r\nif ( V_232 -> V_364 != V_376 )\r\nF_129 ( & V_78 . V_377 ) ;\r\n}\r\nstatic void F_131 ( struct V_373 * V_232 )\r\n{\r\n}\r\nstatic T_7 char * F_132 ( T_1 V_378 )\r\n{\r\nswitch ( V_378 ) {\r\ncase V_379 :\r\nreturn L_5 ;\r\ncase V_380 :\r\nreturn L_6 ;\r\ncase V_381 :\r\nreturn L_7 ;\r\ncase V_382 :\r\nreturn L_8 ;\r\ncase V_383 :\r\nreturn L_9 ;\r\ncase V_384 :\r\nreturn L_10 ;\r\ncase V_385 :\r\nreturn L_11 ;\r\ncase V_386 :\r\nreturn L_12 ;\r\ncase V_387 :\r\nreturn L_13 ;\r\ncase V_388 :\r\nreturn L_14 ;\r\ncase V_389 :\r\nreturn L_15 ;\r\ncase V_390 :\r\nreturn L_16 ;\r\ncase V_391 :\r\nreturn L_17 ;\r\ncase V_392 :\r\nreturn L_18 ;\r\ncase V_393 :\r\nreturn L_19 ;\r\ncase V_394 :\r\nreturn L_20 ;\r\ncase V_395 :\r\nreturn L_21 ;\r\ndefault:\r\nreturn L_22 ;\r\n}\r\n}\r\nstatic int F_133 ( struct V_396 * V_232 , unsigned int V_397 ,\r\nT_8 V_375 )\r\n{\r\nF_134 ( V_397 , & V_398 ,\r\nV_399 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_135 ( struct V_400 * V_401 )\r\n{\r\nint V_1 ;\r\nV_357 = F_136 (\r\nV_401 , V_355 , 0 ,\r\n& V_402 , NULL ) ;\r\nif ( ! V_357 ) {\r\nF_38 ( L_23 ) ;\r\nreturn - V_403 ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < V_355 ; V_1 ++ )\r\nF_137 ( V_357 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_138 ( struct V_404 * V_405 ,\r\nT_1 V_406 )\r\n{\r\nstruct V_407 * V_408 ;\r\nvoid T_3 * V_409 ;\r\nT_1 V_40 ;\r\nV_408 = F_139 ( V_405 , V_410 ,\r\nL_24 ) ;\r\nif ( ! V_408 ) {\r\nF_140 ( & V_405 -> V_411 ,\r\nL_25 ) ;\r\nreturn;\r\n}\r\nV_409 = F_141 ( V_408 -> V_412 , F_142 ( V_408 ) ) ;\r\nif ( ! V_409 ) {\r\nF_140 ( & V_405 -> V_411 , L_26 ) ;\r\nreturn;\r\n}\r\nV_40 = F_3 ( V_409 + V_406 ) ;\r\nV_38 . V_40 . V_378 = ( V_40 & 0xFF ) ;\r\nV_38 . V_40 . V_413 = ( V_40 >> 8 ) & 0xFF ;\r\nV_38 . V_40 . V_414 = ( V_40 >> 16 ) & 0xFF ;\r\nV_38 . V_40 . V_415 = ( V_40 >> 24 ) & 0xFF ;\r\nstrncpy ( V_38 . V_40 . V_416 ,\r\nF_132 ( V_38 . V_40 . V_378 ) ,\r\nV_417 ) ;\r\nV_38 . V_39 = true ;\r\nF_143 ( L_27 ,\r\nV_38 . V_40 . V_416 ,\r\nV_38 . V_40 . V_378 ,\r\nV_38 . V_40 . V_413 ,\r\nV_38 . V_40 . V_414 ,\r\nV_38 . V_40 . V_415 ) ;\r\nF_144 ( V_409 ) ;\r\n}\r\nvoid T_7 F_145 ( T_1 V_418 , T_1 V_326 )\r\n{\r\nV_26 = F_141 ( V_418 , V_326 ) ;\r\nif ( ! V_26 )\r\nF_38 ( L_28 , V_131 ) ;\r\nF_146 ( & V_78 . V_79 ) ;\r\nF_146 ( & V_78 . V_374 ) ;\r\nF_147 ( & V_78 . V_336 ) ;\r\nF_148 ( & V_78 . V_341 ) ;\r\nF_147 ( & V_114 . V_79 ) ;\r\nF_148 ( & V_114 . V_120 ) ;\r\nV_114 . V_132 = V_118 ;\r\nF_147 ( & V_160 . V_79 ) ;\r\nF_148 ( & V_160 . V_120 ) ;\r\nF_146 ( & V_160 . V_178 ) ;\r\nF_146 ( & V_183 . V_79 ) ;\r\nF_147 ( & V_183 . V_184 ) ;\r\nF_148 ( & V_183 . V_190 ) ;\r\nF_147 ( & V_282 . V_79 ) ;\r\nF_148 ( & V_282 . V_120 ) ;\r\nF_147 ( & V_327 . V_79 ) ;\r\nF_148 ( & V_327 . V_120 ) ;\r\nF_149 ( & V_78 . V_377 , F_127 ) ;\r\n}\r\nstatic void T_7 F_150 ( void )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_419 ) ;\r\nV_36 &= ~ ( V_420 |\r\nV_421 ) ;\r\nF_2 ( V_36 , ( V_419 ) ) ;\r\n}\r\nstatic void F_151 ( void )\r\n{\r\nif ( F_14 () ) {\r\nV_422 [ 3 ] . V_273 = 1000000 ;\r\nV_422 [ 3 ] . V_277 = V_423 ;\r\n}\r\n}\r\nstatic int F_152 ( struct V_424 * V_425 )\r\n{\r\nstruct V_400 * V_401 ;\r\nstruct V_407 V_426 ;\r\nconst struct V_427 V_428 = {\r\n. V_429 = L_29 ,\r\n. V_430 = L_30 ,\r\n. V_318 = V_431 ,\r\n. V_432 = & V_426 ,\r\n. V_433 = 1 ,\r\n} ;\r\nif ( ! V_425 -> V_434 )\r\nreturn - V_435 ;\r\nF_153 (parent->of_node, np) {\r\nif ( F_154 ( V_401 , V_428 . V_430 ) )\r\nbreak;\r\n}\r\nif ( ! V_401 ) {\r\nF_155 ( V_425 , L_31 ) ;\r\nreturn - V_435 ;\r\n}\r\nF_156 ( V_401 , & V_426 , 1 ) ;\r\nreturn F_157 ( V_425 , 0 , & V_428 , 1 , NULL , 0 , NULL ) ;\r\n}\r\nstatic int F_158 ( struct V_404 * V_405 )\r\n{\r\nstruct V_400 * V_401 = V_405 -> V_411 . V_434 ;\r\nint V_364 = 0 , V_436 = 0 ;\r\nstruct V_407 * V_408 ;\r\nV_408 = F_139 ( V_405 , V_410 , L_32 ) ;\r\nif ( ! V_408 ) {\r\nF_140 ( & V_405 -> V_411 , L_33 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_26 = F_159 ( & V_405 -> V_411 , V_408 -> V_412 , F_142 ( V_408 ) ) ;\r\nif ( ! V_26 ) {\r\nF_140 ( & V_405 -> V_411 ,\r\nL_34 ) ;\r\nreturn - V_437 ;\r\n}\r\nF_150 () ;\r\nF_138 ( V_405 , V_438 ) ;\r\nV_408 = F_139 ( V_405 , V_410 , L_35 ) ;\r\nif ( ! V_408 ) {\r\nF_140 ( & V_405 -> V_411 , L_36 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_41 = F_159 ( & V_405 -> V_411 , V_408 -> V_412 ,\r\nF_142 ( V_408 ) ) ;\r\nif ( ! V_41 ) {\r\nF_140 ( & V_405 -> V_411 ,\r\nL_37 ) ;\r\nreturn - V_437 ;\r\n}\r\nF_2 ( V_367 , V_358 ) ;\r\nV_364 = F_160 ( V_405 , 0 ) ;\r\nif ( V_364 <= 0 ) {\r\nF_140 ( & V_405 -> V_411 , L_38 ) ;\r\nreturn V_364 ;\r\n}\r\nV_436 = F_161 ( V_364 , F_124 ,\r\nF_126 , V_439 , L_32 , NULL ) ;\r\nif ( V_436 < 0 ) {\r\nF_38 ( L_39 ) ;\r\nreturn V_436 ;\r\n}\r\nF_135 ( V_401 ) ;\r\nF_162 ( V_280 ) ;\r\nF_151 () ;\r\nV_436 = F_157 ( & V_405 -> V_411 , 0 , V_440 ,\r\nF_37 ( V_440 ) , NULL , 0 , V_357 ) ;\r\nif ( V_436 ) {\r\nF_38 ( L_40 ) ;\r\nreturn V_436 ;\r\n}\r\nif ( ! F_163 ( L_41 ) ) {\r\nV_436 = F_157 ( & V_405 -> V_411 , 0 , V_441 ,\r\nF_37 ( V_441 ) , NULL , 0 ,\r\nV_357 ) ;\r\nif ( V_436 ) {\r\nF_164 ( & V_405 -> V_411 ) ;\r\nF_38 ( L_40 ) ;\r\nreturn V_436 ;\r\n}\r\n}\r\nV_436 = F_152 ( & V_405 -> V_411 ) ;\r\nif ( V_436 ) {\r\nF_164 ( & V_405 -> V_411 ) ;\r\nF_38 ( L_42 ) ;\r\nreturn V_436 ;\r\n}\r\nF_143 ( L_43 ) ;\r\nreturn V_436 ;\r\n}\r\nstatic int T_7 F_165 ( void )\r\n{\r\nreturn F_166 ( & V_442 ) ;\r\n}
