Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/tlong/Documents/CENG450/processorProj/reg_IF_ID_tb_isim_beh.exe -prj C:/Users/tlong/Documents/CENG450/processorProj/reg_IF_ID_tb_beh.prj work.reg_IF_ID_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/reg_IF_ID.vhd" into library work
Parsing VHDL file "C:/Users/tlong/Documents/CENG450/processorProj/reg_IF_ID_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reg_IF_ID [reg_if_id_default]
Compiling architecture behavior of entity reg_if_id_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/tlong/Documents/CENG450/processorProj/reg_IF_ID_tb_isim_beh.exe
Fuse Memory Usage: 29684 KB
Fuse CPU Usage: 280 ms
