Classic Timing Analyzer report for Lab2
Wed Sep 06 18:14:47 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'C_in'
  7. Clock Hold: 'C_in'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 8.758 ns                         ; inst6                     ; out                       ; C_in       ; --       ; 0            ;
; Clock Setup: 'C_in'          ; N/A                                      ; None          ; 178.67 MHz ( period = 5.597 ns ) ; inst6                     ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; 0            ;
; Clock Hold: 'C_in'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74163:inst|f74163:sub|134 ; inst6                     ; C_in       ; C_in     ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                           ;                           ;            ;          ; 4            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; C_in            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'C_in'                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 178.67 MHz ( period = 5.597 ns )               ; inst6                     ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; 178.76 MHz ( period = 5.594 ns )               ; inst6                     ; 74163:inst|f74163:sub|34  ; C_in       ; C_in     ; None                        ; None                      ; 1.882 ns                ;
; N/A   ; 178.79 MHz ( period = 5.593 ns )               ; inst6                     ; 74163:inst|f74163:sub|134 ; C_in       ; C_in     ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; 188.43 MHz ( period = 5.307 ns )               ; inst6                     ; 74163:inst|f74163:sub|111 ; C_in       ; C_in     ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 236.18 MHz ( period = 4.234 ns )               ; 74163:inst|f74163:sub|111 ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; None                        ; None                      ; 3.791 ns                ;
; N/A   ; 236.29 MHz ( period = 4.232 ns )               ; 74163:inst|f74163:sub|34  ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; None                        ; None                      ; 3.789 ns                ;
; N/A   ; 238.27 MHz ( period = 4.197 ns )               ; 74163:inst|f74163:sub|111 ; 74163:inst|f74163:sub|134 ; C_in       ; C_in     ; None                        ; None                      ; 3.754 ns                ;
; N/A   ; 238.38 MHz ( period = 4.195 ns )               ; 74163:inst|f74163:sub|34  ; 74163:inst|f74163:sub|134 ; C_in       ; C_in     ; None                        ; None                      ; 3.752 ns                ;
; N/A   ; 255.04 MHz ( period = 3.921 ns )               ; inst6                     ; inst6                     ; C_in       ; C_in     ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; 271.67 MHz ( period = 3.681 ns )               ; 74163:inst|f74163:sub|122 ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; None                        ; None                      ; 3.238 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns )               ; 74163:inst|f74163:sub|122 ; 74163:inst|f74163:sub|134 ; C_in       ; C_in     ; None                        ; None                      ; 3.195 ns                ;
; N/A   ; 303.12 MHz ( period = 3.299 ns )               ; 74163:inst|f74163:sub|111 ; 74163:inst|f74163:sub|34  ; C_in       ; C_in     ; None                        ; None                      ; 2.856 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|34  ; 74163:inst|f74163:sub|111 ; C_in       ; C_in     ; None                        ; None                      ; 2.797 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|34  ; 74163:inst|f74163:sub|34  ; C_in       ; C_in     ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|122 ; 74163:inst|f74163:sub|34  ; C_in       ; C_in     ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|111 ; 74163:inst|f74163:sub|111 ; C_in       ; C_in     ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|134 ; 74163:inst|f74163:sub|122 ; C_in       ; C_in     ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|134 ; 74163:inst|f74163:sub|34  ; C_in       ; C_in     ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|134 ; 74163:inst|f74163:sub|134 ; C_in       ; C_in     ; None                        ; None                      ; 2.382 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|122 ; 74163:inst|f74163:sub|111 ; C_in       ; C_in     ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|134 ; 74163:inst|f74163:sub|111 ; C_in       ; C_in     ; None                        ; None                      ; 2.096 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|111 ; inst6                     ; C_in       ; C_in     ; None                        ; None                      ; 3.461 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|34  ; inst6                     ; C_in       ; C_in     ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|122 ; inst6                     ; C_in       ; C_in     ; None                        ; None                      ; 3.225 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74163:inst|f74163:sub|134 ; inst6                     ; C_in       ; C_in     ; None                        ; None                      ; 2.988 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'C_in'                                                                                                                                                                        ;
+------------------------------------------+---------------------------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                      ; To    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------+-------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74163:inst|f74163:sub|134 ; inst6 ; C_in       ; C_in     ; None                       ; None                       ; 2.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74163:inst|f74163:sub|122 ; inst6 ; C_in       ; C_in     ; None                       ; None                       ; 2.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74163:inst|f74163:sub|34  ; inst6 ; C_in       ; C_in     ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74163:inst|f74163:sub|111 ; inst6 ; C_in       ; C_in     ; None                       ; None                       ; 2.945 ns                 ;
+------------------------------------------+---------------------------+-------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+-------+-----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To  ; From Clock ;
+-------+--------------+------------+-------+-----+------------+
; N/A   ; None         ; 8.758 ns   ; inst6 ; out ; C_in       ;
+-------+--------------+------------+-------+-----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Sep 06 18:14:46 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "C_in" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74163:inst|f74163:sub|122" as buffer
    Info: Detected ripple clock "74163:inst|f74163:sub|34" as buffer
    Info: Detected ripple clock "74163:inst|f74163:sub|111" as buffer
    Info: Detected ripple clock "74163:inst|f74163:sub|134" as buffer
    Info: Detected gated clock "inst5" as buffer
    Info: Detected gated clock "inst1" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected ripple clock "inst6" as buffer
Info: Clock "C_in" has Internal fmax of 178.67 MHz between source register "inst6" and destination register "74163:inst|f74163:sub|122" (period= 5.597 ns)
    Info: + Longest register to register delay is 1.885 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(0.573 ns) + CELL(0.462 ns) = 1.035 ns; Loc. = LC_X6_Y3_N3; Fanout = 6; COMB Node = 'inst13'
        Info: 3: + IC(0.481 ns) + CELL(0.369 ns) = 1.885 ns; Loc. = LC_X6_Y3_N6; Fanout = 4; REG Node = '74163:inst|f74163:sub|122'
        Info: Total cell delay = 0.831 ns ( 44.08 % )
        Info: Total interconnect delay = 1.054 ns ( 55.92 % )
    Info: - Smallest clock skew is -3.269 ns
        Info: + Shortest clock path from clock "C_in" to destination register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'C_in'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y3_N6; Fanout = 4; REG Node = '74163:inst|f74163:sub|122'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
        Info: - Longest clock path from clock "C_in" to source register is 5.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'C_in'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; REG Node = '74163:inst|f74163:sub|111'
            Info: 3: + IC(0.609 ns) + CELL(0.571 ns) = 3.508 ns; Loc. = LC_X6_Y3_N5; Fanout = 1; COMB Node = 'inst1'
            Info: 4: + IC(0.510 ns) + CELL(0.319 ns) = 4.337 ns; Loc. = LC_X6_Y3_N3; Fanout = 6; COMB Node = 'inst13'
            Info: 5: + IC(0.451 ns) + CELL(0.574 ns) = 5.362 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 3.000 ns ( 55.95 % )
            Info: Total interconnect delay = 2.362 ns ( 44.05 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "C_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74163:inst|f74163:sub|134" and destination pin or register "inst6" for clock "C_in" (Hold time is 702 ps)
    Info: + Largest clock skew is 3.269 ns
        Info: + Longest clock path from clock "C_in" to destination register is 5.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'C_in'
            Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; REG Node = '74163:inst|f74163:sub|111'
            Info: 3: + IC(0.609 ns) + CELL(0.571 ns) = 3.508 ns; Loc. = LC_X6_Y3_N5; Fanout = 1; COMB Node = 'inst1'
            Info: 4: + IC(0.510 ns) + CELL(0.319 ns) = 4.337 ns; Loc. = LC_X6_Y3_N3; Fanout = 6; COMB Node = 'inst13'
            Info: 5: + IC(0.451 ns) + CELL(0.574 ns) = 5.362 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
            Info: Total cell delay = 3.000 ns ( 55.95 % )
            Info: Total interconnect delay = 2.362 ns ( 44.05 % )
        Info: - Shortest clock path from clock "C_in" to source register is 2.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'C_in'
            Info: 2: + IC(0.792 ns) + CELL(0.574 ns) = 2.093 ns; Loc. = LC_X6_Y3_N1; Fanout = 3; REG Node = '74163:inst|f74163:sub|134'
            Info: Total cell delay = 1.301 ns ( 62.16 % )
            Info: Total interconnect delay = 0.792 ns ( 37.84 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 2.470 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N1; Fanout = 3; REG Node = '74163:inst|f74163:sub|134'
        Info: 2: + IC(0.577 ns) + CELL(0.125 ns) = 0.702 ns; Loc. = LC_X6_Y3_N2; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 1.018 ns; Loc. = LC_X6_Y3_N3; Fanout = 6; COMB Node = 'inst13'
        Info: 4: + IC(1.083 ns) + CELL(0.369 ns) = 2.470 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 0.619 ns ( 25.06 % )
        Info: Total interconnect delay = 1.851 ns ( 74.94 % )
    Info: + Micro hold delay of destination is 0.138 ns
Info: tco from clock "C_in" to destination pin "out" through register "inst6" is 8.758 ns
    Info: + Longest clock path from clock "C_in" to source register is 5.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_14; Fanout = 4; CLK Node = 'C_in'
        Info: 2: + IC(0.792 ns) + CELL(0.809 ns) = 2.328 ns; Loc. = LC_X6_Y3_N4; Fanout = 4; REG Node = '74163:inst|f74163:sub|111'
        Info: 3: + IC(0.609 ns) + CELL(0.571 ns) = 3.508 ns; Loc. = LC_X6_Y3_N5; Fanout = 1; COMB Node = 'inst1'
        Info: 4: + IC(0.510 ns) + CELL(0.319 ns) = 4.337 ns; Loc. = LC_X6_Y3_N3; Fanout = 6; COMB Node = 'inst13'
        Info: 5: + IC(0.451 ns) + CELL(0.574 ns) = 5.362 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
        Info: Total cell delay = 3.000 ns ( 55.95 % )
        Info: Total interconnect delay = 2.362 ns ( 44.05 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N7; Fanout = 3; REG Node = 'inst6'
        Info: 2: + IC(1.707 ns) + CELL(1.454 ns) = 3.161 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'out'
        Info: Total cell delay = 1.454 ns ( 46.00 % )
        Info: Total interconnect delay = 1.707 ns ( 54.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Wed Sep 06 18:14:47 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


