// Seed: 998558862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  output wire id_1;
  assign id_1 = -1;
  wor id_3 = 1;
endmodule
module module_2 (
    input wor id_0
    , id_6,
    input wire id_1,
    output logic id_2,
    output supply0 id_3,
    input supply0 id_4
);
  always_comb @(*) begin : LABEL_0
    id_2 <= -1'b0;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
