{"vcs1":{"timestamp_begin":1750960984.151843169, "rt":0.38, "ut":0.24, "st":0.06}}
{"vcselab":{"timestamp_begin":1750960984.599498838, "rt":0.21, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1750960984.865648010, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750960983.825664654}
{"VCS_COMP_START_TIME": 1750960983.825664654}
{"VCS_COMP_END_TIME": 1750960985.198765818}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2629509}}
{"stitch_vcselab": {"peak_mem": 2629549}}
