
dimmerTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a454  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  0800a5e8  0800a5e8  0001a5e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a858  0800a858  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  0800a858  0800a858  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a858  0800a858  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a858  0800a858  0001a858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a85c  0800a85c  0001a85c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800a860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000fd0  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001060  20001060  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c268  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003179  00000000  00000000  0003c328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016f8  00000000  00000000  0003f4a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015f8  00000000  00000000  00040ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000203f3  00000000  00000000  00042198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d315  00000000  00000000  0006258b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5f35  00000000  00000000  0007f8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001457d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006af8  00000000  00000000  00145828  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a5cc 	.word	0x0800a5cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800a5cc 	.word	0x0800a5cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	; 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_d2iz>:
 800094c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000950:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000954:	d215      	bcs.n	8000982 <__aeabi_d2iz+0x36>
 8000956:	d511      	bpl.n	800097c <__aeabi_d2iz+0x30>
 8000958:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800095c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000960:	d912      	bls.n	8000988 <__aeabi_d2iz+0x3c>
 8000962:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000966:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800096a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800096e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000972:	fa23 f002 	lsr.w	r0, r3, r2
 8000976:	bf18      	it	ne
 8000978:	4240      	negne	r0, r0
 800097a:	4770      	bx	lr
 800097c:	f04f 0000 	mov.w	r0, #0
 8000980:	4770      	bx	lr
 8000982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000986:	d105      	bne.n	8000994 <__aeabi_d2iz+0x48>
 8000988:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800098c:	bf08      	it	eq
 800098e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_d2uiz>:
 800099c:	004a      	lsls	r2, r1, #1
 800099e:	d211      	bcs.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009a4:	d211      	bcs.n	80009ca <__aeabi_d2uiz+0x2e>
 80009a6:	d50d      	bpl.n	80009c4 <__aeabi_d2uiz+0x28>
 80009a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d40e      	bmi.n	80009d0 <__aeabi_d2uiz+0x34>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	fa23 f002 	lsr.w	r0, r3, r2
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d102      	bne.n	80009d6 <__aeabi_d2uiz+0x3a>
 80009d0:	f04f 30ff 	mov.w	r0, #4294967295
 80009d4:	4770      	bx	lr
 80009d6:	f04f 0000 	mov.w	r0, #0
 80009da:	4770      	bx	lr

080009dc <HAL_TIM_PeriodElapsedCallback>:

const float pi = 3.1415;
const float step = 0.031415;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	static uint32_t current_time = 0;
	static uint32_t current_tone_index = 0;
    if (htim->Instance == TIM3) {
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a2b      	ldr	r2, [pc, #172]	; (8000a98 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d14f      	bne.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0xb2>

    	if(warnsit && HAL_GetTick() - current_time > 5) {
 80009ee:	4b2b      	ldr	r3, [pc, #172]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d04b      	beq.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0xb2>
 80009f6:	f001 fcdb 	bl	80023b0 <HAL_GetTick>
 80009fa:	4602      	mov	r2, r0
 80009fc:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	1ad3      	subs	r3, r2, r3
 8000a02:	2b05      	cmp	r3, #5
 8000a04:	d943      	bls.n	8000a8e <HAL_TIM_PeriodElapsedCallback+0xb2>
    		current_tone_index = (current_tone_index + 1) % 200;
 8000a06:	4b27      	ldr	r3, [pc, #156]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	4b26      	ldr	r3, [pc, #152]	; (8000aa8 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000a0e:	fba3 1302 	umull	r1, r3, r3, r2
 8000a12:	099b      	lsrs	r3, r3, #6
 8000a14:	21c8      	movs	r1, #200	; 0xc8
 8000a16:	fb01 f303 	mul.w	r3, r1, r3
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	4a21      	ldr	r2, [pc, #132]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000a1e:	6013      	str	r3, [r2, #0]
    		if (warnnum == 1)
 8000a20:	4b22      	ldr	r3, [pc, #136]	; (8000aac <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d10c      	bne.n	8000a42 <HAL_TIM_PeriodElapsedCallback+0x66>
    			PWM_Change_Tone(sinusoid[current_tone_index].frequency, volume);
 8000a28:	4b1e      	ldr	r3, [pc, #120]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a20      	ldr	r2, [pc, #128]	; (8000ab0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000a2e:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000a32:	461a      	mov	r2, r3
 8000a34:	4b1f      	ldr	r3, [pc, #124]	; (8000ab4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	f000 f850 	bl	8000ae0 <PWM_Change_Tone>
 8000a40:	e020      	b.n	8000a84 <HAL_TIM_PeriodElapsedCallback+0xa8>
    		else if (warnnum == 2)
 8000a42:	4b1a      	ldr	r3, [pc, #104]	; (8000aac <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b02      	cmp	r3, #2
 8000a48:	d10c      	bne.n	8000a64 <HAL_TIM_PeriodElapsedCallback+0x88>
    			PWM_Change_Tone(ustep[current_tone_index].frequency, volume);
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	4a1a      	ldr	r2, [pc, #104]	; (8000ab8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000a50:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4610      	mov	r0, r2
 8000a5e:	f000 f83f 	bl	8000ae0 <PWM_Change_Tone>
 8000a62:	e00f      	b.n	8000a84 <HAL_TIM_PeriodElapsedCallback+0xa8>
    		else if (warnnum == 3)
 8000a64:	4b11      	ldr	r3, [pc, #68]	; (8000aac <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b03      	cmp	r3, #3
 8000a6a:	d10b      	bne.n	8000a84 <HAL_TIM_PeriodElapsedCallback+0xa8>
    			PWM_Change_Tone(ramp[current_tone_index].frequency, volume);
 8000a6c:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a12      	ldr	r2, [pc, #72]	; (8000abc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000a72:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000a76:	461a      	mov	r2, r3
 8000a78:	4b0e      	ldr	r3, [pc, #56]	; (8000ab4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4610      	mov	r0, r2
 8000a80:	f000 f82e 	bl	8000ae0 <PWM_Change_Tone>
    		current_time = HAL_GetTick();
 8000a84:	f001 fc94 	bl	80023b0 <HAL_GetTick>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	4a05      	ldr	r2, [pc, #20]	; (8000aa0 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000a8c:	6013      	str	r3, [r2, #0]
    	}
    }
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40000400 	.word	0x40000400
 8000a9c:	200006a8 	.word	0x200006a8
 8000aa0:	20001010 	.word	0x20001010
 8000aa4:	20001014 	.word	0x20001014
 8000aa8:	51eb851f 	.word	0x51eb851f
 8000aac:	20000014 	.word	0x20000014
 8000ab0:	200006ac 	.word	0x200006ac
 8000ab4:	20000008 	.word	0x20000008
 8000ab8:	20000cec 	.word	0x20000cec
 8000abc:	200009cc 	.word	0x200009cc

08000ac0 <PWM_Start>:

void PWM_Start()
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(pwm_timer, pwm_channel);
 8000ac4:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <PWM_Start+0x18>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a04      	ldr	r2, [pc, #16]	; (8000adc <PWM_Start+0x1c>)
 8000aca:	6812      	ldr	r2, [r2, #0]
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f005 faa8 	bl	8006024 <HAL_TIM_PWM_Start>
}
 8000ad4:	bf00      	nop
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000000 	.word	0x20000000
 8000adc:	20000004 	.word	0x20000004

08000ae0 <PWM_Change_Tone>:

void PWM_Change_Tone(uint16_t pwm_freq, uint16_t volume) // pwm_freq (1 - 20000), volume (0 - 1000)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b088      	sub	sp, #32
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	460a      	mov	r2, r1
 8000aea:	80fb      	strh	r3, [r7, #6]
 8000aec:	4613      	mov	r3, r2
 8000aee:	80bb      	strh	r3, [r7, #4]
    if (pwm_freq == 0 || pwm_freq > 20000)
 8000af0:	88fb      	ldrh	r3, [r7, #6]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d004      	beq.n	8000b00 <PWM_Change_Tone+0x20>
 8000af6:	88fb      	ldrh	r3, [r7, #6]
 8000af8:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000afc:	4293      	cmp	r3, r2
 8000afe:	d937      	bls.n	8000b70 <PWM_Change_Tone+0x90>
    {
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, 0);
 8000b00:	4b52      	ldr	r3, [pc, #328]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d105      	bne.n	8000b14 <PWM_Change_Tone+0x34>
 8000b08:	4b51      	ldr	r3, [pc, #324]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2200      	movs	r2, #0
 8000b10:	635a      	str	r2, [r3, #52]	; 0x34
 8000b12:	e097      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000b14:	4b4d      	ldr	r3, [pc, #308]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b04      	cmp	r3, #4
 8000b1a:	d105      	bne.n	8000b28 <PWM_Change_Tone+0x48>
 8000b1c:	4b4c      	ldr	r3, [pc, #304]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	2300      	movs	r3, #0
 8000b24:	6393      	str	r3, [r2, #56]	; 0x38
 8000b26:	e08d      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000b28:	4b48      	ldr	r3, [pc, #288]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b08      	cmp	r3, #8
 8000b2e:	d105      	bne.n	8000b3c <PWM_Change_Tone+0x5c>
 8000b30:	4b47      	ldr	r3, [pc, #284]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	2300      	movs	r3, #0
 8000b38:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000b3a:	e083      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000b3c:	4b43      	ldr	r3, [pc, #268]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	2b0c      	cmp	r3, #12
 8000b42:	d105      	bne.n	8000b50 <PWM_Change_Tone+0x70>
 8000b44:	4b42      	ldr	r3, [pc, #264]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b4e:	e079      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000b50:	4b3e      	ldr	r3, [pc, #248]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b10      	cmp	r3, #16
 8000b56:	d105      	bne.n	8000b64 <PWM_Change_Tone+0x84>
 8000b58:	4b3d      	ldr	r3, [pc, #244]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	6593      	str	r3, [r2, #88]	; 0x58
 8000b62:	e06f      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000b64:	4b3a      	ldr	r3, [pc, #232]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000b6e:	e069      	b.n	8000c44 <PWM_Change_Tone+0x164>
    }
    else
    {
        const uint32_t internal_clock_freq = HAL_RCC_GetSysClockFreq();
 8000b70:	f004 fe2a 	bl	80057c8 <HAL_RCC_GetSysClockFreq>
 8000b74:	61f8      	str	r0, [r7, #28]
        const uint16_t prescaler = 1 + internal_clock_freq / pwm_freq / 60000;
 8000b76:	88fb      	ldrh	r3, [r7, #6]
 8000b78:	69fa      	ldr	r2, [r7, #28]
 8000b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7e:	4a35      	ldr	r2, [pc, #212]	; (8000c54 <PWM_Change_Tone+0x174>)
 8000b80:	fba2 2303 	umull	r2, r3, r2, r3
 8000b84:	0b9b      	lsrs	r3, r3, #14
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	3301      	adds	r3, #1
 8000b8a:	837b      	strh	r3, [r7, #26]
        const uint32_t timer_clock = internal_clock_freq / prescaler;
 8000b8c:	8b7b      	ldrh	r3, [r7, #26]
 8000b8e:	69fa      	ldr	r2, [r7, #28]
 8000b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b94:	617b      	str	r3, [r7, #20]
        const uint32_t period_cycles = timer_clock / pwm_freq;
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	697a      	ldr	r2, [r7, #20]
 8000b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b9e:	613b      	str	r3, [r7, #16]
        const uint32_t pulse_width = volume * period_cycles / 1000 / 2;
 8000ba0:	88bb      	ldrh	r3, [r7, #4]
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	fb02 f303 	mul.w	r3, r2, r3
 8000ba8:	4a2b      	ldr	r2, [pc, #172]	; (8000c58 <PWM_Change_Tone+0x178>)
 8000baa:	fba2 2303 	umull	r2, r3, r2, r3
 8000bae:	09db      	lsrs	r3, r3, #7
 8000bb0:	60fb      	str	r3, [r7, #12]

        pwm_timer->Instance->PSC = prescaler - 1;
 8000bb2:	8b7b      	ldrh	r3, [r7, #26]
 8000bb4:	1e5a      	subs	r2, r3, #1
 8000bb6:	4b26      	ldr	r3, [pc, #152]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	629a      	str	r2, [r3, #40]	; 0x28
        pwm_timer->Instance->ARR = period_cycles - 1;
 8000bbe:	4b24      	ldr	r3, [pc, #144]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	693a      	ldr	r2, [r7, #16]
 8000bc6:	3a01      	subs	r2, #1
 8000bc8:	62da      	str	r2, [r3, #44]	; 0x2c
        pwm_timer->Instance->EGR = TIM_EGR_UG;
 8000bca:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d105      	bne.n	8000be8 <PWM_Change_Tone+0x108>
 8000bdc:	4b1c      	ldr	r3, [pc, #112]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	635a      	str	r2, [r3, #52]	; 0x34
    }
}
 8000be6:	e02d      	b.n	8000c44 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2b04      	cmp	r3, #4
 8000bee:	d105      	bne.n	8000bfc <PWM_Change_Tone+0x11c>
 8000bf0:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000bfa:	e023      	b.n	8000c44 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000bfc:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b08      	cmp	r3, #8
 8000c02:	d105      	bne.n	8000c10 <PWM_Change_Tone+0x130>
 8000c04:	4b12      	ldr	r3, [pc, #72]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000c0e:	e019      	b.n	8000c44 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000c10:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2b0c      	cmp	r3, #12
 8000c16:	d105      	bne.n	8000c24 <PWM_Change_Tone+0x144>
 8000c18:	4b0d      	ldr	r3, [pc, #52]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000c22:	e00f      	b.n	8000c44 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <PWM_Change_Tone+0x16c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b10      	cmp	r3, #16
 8000c2a:	d105      	bne.n	8000c38 <PWM_Change_Tone+0x158>
 8000c2c:	4b08      	ldr	r3, [pc, #32]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	6593      	str	r3, [r2, #88]	; 0x58
}
 8000c36:	e005      	b.n	8000c44 <PWM_Change_Tone+0x164>
        __HAL_TIM_SET_COMPARE(pwm_timer, pwm_channel, pulse_width); // pwm_timer->Instance->CCR2 = pulse_width;
 8000c38:	4b05      	ldr	r3, [pc, #20]	; (8000c50 <PWM_Change_Tone+0x170>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8000c42:	e7ff      	b.n	8000c44 <PWM_Change_Tone+0x164>
 8000c44:	bf00      	nop
 8000c46:	3720      	adds	r7, #32
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000004 	.word	0x20000004
 8000c50:	20000000 	.word	0x20000000
 8000c54:	45e7b273 	.word	0x45e7b273
 8000c58:	10624dd3 	.word	0x10624dd3

08000c5c <warn>:




void warn() {
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
	sprintf(message, "warn on:%03d\n", warncount);
 8000c60:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <warn+0x54>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4913      	ldr	r1, [pc, #76]	; (8000cb4 <warn+0x58>)
 8000c68:	4813      	ldr	r0, [pc, #76]	; (8000cb8 <warn+0x5c>)
 8000c6a:	f007 ffaf 	bl	8008bcc <siprintf>
	HAL_UART_Transmit(&huart2, message, 12, 1000);
 8000c6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c72:	220c      	movs	r2, #12
 8000c74:	4910      	ldr	r1, [pc, #64]	; (8000cb8 <warn+0x5c>)
 8000c76:	4811      	ldr	r0, [pc, #68]	; (8000cbc <warn+0x60>)
 8000c78:	f006 fc20 	bl	80074bc <HAL_UART_Transmit>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <warn+0x64>)
 8000c80:	f005 fad0 	bl	8006224 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000c84:	2104      	movs	r1, #4
 8000c86:	480e      	ldr	r0, [pc, #56]	; (8000cc0 <warn+0x64>)
 8000c88:	f005 facc 	bl	8006224 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <warn+0x64>)
 8000c90:	f005 fac8 	bl	8006224 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_4);
 8000c94:	210c      	movs	r1, #12
 8000c96:	480a      	ldr	r0, [pc, #40]	; (8000cc0 <warn+0x64>)
 8000c98:	f005 fac4 	bl	8006224 <HAL_TIM_PWM_Stop>
	warncount++;
 8000c9c:	4b04      	ldr	r3, [pc, #16]	; (8000cb0 <warn+0x54>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	4a03      	ldr	r2, [pc, #12]	; (8000cb0 <warn+0x54>)
 8000ca4:	6013      	str	r3, [r2, #0]
	volume = 50;
 8000ca6:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <warn+0x68>)
 8000ca8:	2232      	movs	r2, #50	; 0x32
 8000caa:	601a      	str	r2, [r3, #0]
}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	2000060c 	.word	0x2000060c
 8000cb4:	0800a5e8 	.word	0x0800a5e8
 8000cb8:	20000674 	.word	0x20000674
 8000cbc:	20000298 	.word	0x20000298
 8000cc0:	200001b4 	.word	0x200001b4
 8000cc4:	20000008 	.word	0x20000008

08000cc8 <warnOff>:

void warnOff() {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
	strcpy(message, "warn off\n");
 8000ccc:	4b12      	ldr	r3, [pc, #72]	; (8000d18 <warnOff+0x50>)
 8000cce:	4a13      	ldr	r2, [pc, #76]	; (8000d1c <warnOff+0x54>)
 8000cd0:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cd2:	c303      	stmia	r3!, {r0, r1}
 8000cd4:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, message, 9, 1000);
 8000cd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cda:	2209      	movs	r2, #9
 8000cdc:	490e      	ldr	r1, [pc, #56]	; (8000d18 <warnOff+0x50>)
 8000cde:	4810      	ldr	r0, [pc, #64]	; (8000d20 <warnOff+0x58>)
 8000ce0:	f006 fbec 	bl	80074bc <HAL_UART_Transmit>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	480f      	ldr	r0, [pc, #60]	; (8000d24 <warnOff+0x5c>)
 8000ce8:	f005 f99c 	bl	8006024 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000cec:	2104      	movs	r1, #4
 8000cee:	480d      	ldr	r0, [pc, #52]	; (8000d24 <warnOff+0x5c>)
 8000cf0:	f005 f998 	bl	8006024 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000cf4:	2108      	movs	r1, #8
 8000cf6:	480b      	ldr	r0, [pc, #44]	; (8000d24 <warnOff+0x5c>)
 8000cf8:	f005 f994 	bl	8006024 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000cfc:	210c      	movs	r1, #12
 8000cfe:	4809      	ldr	r0, [pc, #36]	; (8000d24 <warnOff+0x5c>)
 8000d00:	f005 f990 	bl	8006024 <HAL_TIM_PWM_Start>
	volume = 0;
 8000d04:	4b08      	ldr	r3, [pc, #32]	; (8000d28 <warnOff+0x60>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
	PWM_Change_Tone(0, 0);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	f7ff fee7 	bl	8000ae0 <PWM_Change_Tone>
}
 8000d12:	bf00      	nop
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000674 	.word	0x20000674
 8000d1c:	0800a5f8 	.word	0x0800a5f8
 8000d20:	20000298 	.word	0x20000298
 8000d24:	200001b4 	.word	0x200001b4
 8000d28:	20000008 	.word	0x20000008

08000d2c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) {
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d3c:	d149      	bne.n	8000dd2 <HAL_ADC_ConvCpltCallback+0xa6>
		static int sample = 0;
		static int buff[10];
		int x;
		buff[sample] = HAL_ADC_GetValue(&hadc1);
 8000d3e:	4827      	ldr	r0, [pc, #156]	; (8000ddc <HAL_ADC_ConvCpltCallback+0xb0>)
 8000d40:	f001 fe9a 	bl	8002a78 <HAL_ADC_GetValue>
 8000d44:	4602      	mov	r2, r0
 8000d46:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4611      	mov	r1, r2
 8000d4c:	4a25      	ldr	r2, [pc, #148]	; (8000de4 <HAL_ADC_ConvCpltCallback+0xb8>)
 8000d4e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		sample += 1;
 8000d52:	4b23      	ldr	r3, [pc, #140]	; (8000de0 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	3301      	adds	r3, #1
 8000d58:	4a21      	ldr	r2, [pc, #132]	; (8000de0 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d5a:	6013      	str	r3, [r2, #0]
		if(sample == 10) {
 8000d5c:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b0a      	cmp	r3, #10
 8000d62:	d133      	bne.n	8000dcc <HAL_ADC_ConvCpltCallback+0xa0>
			sample = 0;
 8000d64:	4b1e      	ldr	r3, [pc, #120]	; (8000de0 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
			x = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60fb      	str	r3, [r7, #12]
			for(int i = 0; i < 10; ++i) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60bb      	str	r3, [r7, #8]
 8000d72:	e00b      	b.n	8000d8c <HAL_ADC_ConvCpltCallback+0x60>
				x = (x > buff[i]) ? x : buff[i];
 8000d74:	4a1b      	ldr	r2, [pc, #108]	; (8000de4 <HAL_ADC_ConvCpltCallback+0xb8>)
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	bfb8      	it	lt
 8000d82:	4613      	movlt	r3, r2
 8000d84:	60fb      	str	r3, [r7, #12]
			for(int i = 0; i < 10; ++i) {
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	60bb      	str	r3, [r7, #8]
 8000d8c:	68bb      	ldr	r3, [r7, #8]
 8000d8e:	2b09      	cmp	r3, #9
 8000d90:	ddf0      	ble.n	8000d74 <HAL_ADC_ConvCpltCallback+0x48>
			}
			if(x > treshhold && warnsit == 0) {
 8000d92:	4b15      	ldr	r3, [pc, #84]	; (8000de8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	dd09      	ble.n	8000db0 <HAL_ADC_ConvCpltCallback+0x84>
 8000d9c:	4b13      	ldr	r3, [pc, #76]	; (8000dec <HAL_ADC_ConvCpltCallback+0xc0>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d105      	bne.n	8000db0 <HAL_ADC_ConvCpltCallback+0x84>
					warnsit = 1;
 8000da4:	4b11      	ldr	r3, [pc, #68]	; (8000dec <HAL_ADC_ConvCpltCallback+0xc0>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
					warn();
 8000daa:	f7ff ff57 	bl	8000c5c <warn>
 8000dae:	e00d      	b.n	8000dcc <HAL_ADC_ConvCpltCallback+0xa0>
			} else if(x <= treshhold && warnsit == 1) {
 8000db0:	4b0d      	ldr	r3, [pc, #52]	; (8000de8 <HAL_ADC_ConvCpltCallback+0xbc>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68fa      	ldr	r2, [r7, #12]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	dc08      	bgt.n	8000dcc <HAL_ADC_ConvCpltCallback+0xa0>
 8000dba:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <HAL_ADC_ConvCpltCallback+0xc0>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d104      	bne.n	8000dcc <HAL_ADC_ConvCpltCallback+0xa0>
					warnOff();
 8000dc2:	f7ff ff81 	bl	8000cc8 <warnOff>
					warnsit = 0;
 8000dc6:	4b09      	ldr	r3, [pc, #36]	; (8000dec <HAL_ADC_ConvCpltCallback+0xc0>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]
			}
		}
		HAL_ADC_Start_IT(&hadc1);
 8000dcc:	4803      	ldr	r0, [pc, #12]	; (8000ddc <HAL_ADC_ConvCpltCallback+0xb0>)
 8000dce:	f001 fd13 	bl	80027f8 <HAL_ADC_Start_IT>
//		int temp = HAL_ADC_GetValue(&hadc2);
//		sprintf(message, "vol : %d\n", temp);
//		HAL_UART_Transmit(&huart2, message, 9, 1000);
//		HAL_ADC_Start_IT(&hadc2);
	}
}
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	200000ac 	.word	0x200000ac
 8000de0:	20001018 	.word	0x20001018
 8000de4:	2000101c 	.word	0x2000101c
 8000de8:	20000018 	.word	0x20000018
 8000dec:	200006a8 	.word	0x200006a8

08000df0 <setDimstep>:

void setDimstep(int val) {
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	if(val >= 0 && val <= 9) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	db2d      	blt.n	8000e5a <setDimstep+0x6a>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b09      	cmp	r3, #9
 8000e02:	dc2a      	bgt.n	8000e5a <setDimstep+0x6a>
		dimstep = val;
 8000e04:	4a18      	ldr	r2, [pc, #96]	; (8000e68 <setDimstep+0x78>)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6013      	str	r3, [r2, #0]
		TIM1->CCR1 = (lights >= 1) ? dimstep : 0;
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <setDimstep+0x7c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	dd02      	ble.n	8000e18 <setDimstep+0x28>
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <setDimstep+0x78>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	e000      	b.n	8000e1a <setDimstep+0x2a>
 8000e18:	2300      	movs	r3, #0
 8000e1a:	4a15      	ldr	r2, [pc, #84]	; (8000e70 <setDimstep+0x80>)
 8000e1c:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2 = (lights >= 2) ? dimstep : 0;
 8000e1e:	4b13      	ldr	r3, [pc, #76]	; (8000e6c <setDimstep+0x7c>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	dd02      	ble.n	8000e2c <setDimstep+0x3c>
 8000e26:	4b10      	ldr	r3, [pc, #64]	; (8000e68 <setDimstep+0x78>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	e000      	b.n	8000e2e <setDimstep+0x3e>
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	4a10      	ldr	r2, [pc, #64]	; (8000e70 <setDimstep+0x80>)
 8000e30:	6393      	str	r3, [r2, #56]	; 0x38
		TIM1->CCR3 = (lights >= 3) ? dimstep : 0;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <setDimstep+0x7c>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	dd02      	ble.n	8000e40 <setDimstep+0x50>
 8000e3a:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <setDimstep+0x78>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	e000      	b.n	8000e42 <setDimstep+0x52>
 8000e40:	2300      	movs	r3, #0
 8000e42:	4a0b      	ldr	r2, [pc, #44]	; (8000e70 <setDimstep+0x80>)
 8000e44:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM1->CCR4 = (lights >= 4) ? dimstep : 0;
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <setDimstep+0x7c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	dd02      	ble.n	8000e54 <setDimstep+0x64>
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <setDimstep+0x78>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	e000      	b.n	8000e56 <setDimstep+0x66>
 8000e54:	2300      	movs	r3, #0
 8000e56:	4a06      	ldr	r2, [pc, #24]	; (8000e70 <setDimstep+0x80>)
 8000e58:	6413      	str	r3, [r2, #64]	; 0x40
	} else {
//		printError();
	}
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	2000000c 	.word	0x2000000c
 8000e6c:	20000010 	.word	0x20000010
 8000e70:	40012c00 	.word	0x40012c00

08000e74 <setLights>:

void setLights(int val) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	if(val >= 0 && val <= 4) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	db0a      	blt.n	8000e98 <setLights+0x24>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b04      	cmp	r3, #4
 8000e86:	dc07      	bgt.n	8000e98 <setLights+0x24>
		lights = val;
 8000e88:	4a05      	ldr	r2, [pc, #20]	; (8000ea0 <setLights+0x2c>)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6013      	str	r3, [r2, #0]
		setDimstep(dimstep);
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <setLights+0x30>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ffac 	bl	8000df0 <setDimstep>
	}
	else {
//		printError();
	}
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000010 	.word	0x20000010
 8000ea4:	2000000c 	.word	0x2000000c

08000ea8 <setWarnnum>:

void setWarnnum(int val) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	if(val >= 1 && val <= 3) {
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	dd05      	ble.n	8000ec2 <setWarnnum+0x1a>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b03      	cmp	r3, #3
 8000eba:	dc02      	bgt.n	8000ec2 <setWarnnum+0x1a>
		warnnum = val;
 8000ebc:	4a04      	ldr	r2, [pc, #16]	; (8000ed0 <setWarnnum+0x28>)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6013      	str	r3, [r2, #0]
	}
	else {


	}
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	20000014 	.word	0x20000014

08000ed4 <HAL_UART_RxCpltCallback>:
	dest[i] = '\0';

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

    if (huart->Instance == USART2)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a2a      	ldr	r2, [pc, #168]	; (8000f8c <HAL_UART_RxCpltCallback+0xb8>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d14e      	bne.n	8000f84 <HAL_UART_RxCpltCallback+0xb0>
    {
    	static unsigned char command[10];
    	static int in_val;
//    	commandExtract(command, 10, in_data);
    	if(in_data[0] == 'D') {
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b44      	cmp	r3, #68	; 0x44
 8000eec:	d119      	bne.n	8000f22 <HAL_UART_RxCpltCallback+0x4e>
    		HAL_UART_Receive(&huart2, in_data, 1, 100);
 8000eee:	2364      	movs	r3, #100	; 0x64
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4927      	ldr	r1, [pc, #156]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000ef4:	4827      	ldr	r0, [pc, #156]	; (8000f94 <HAL_UART_RxCpltCallback+0xc0>)
 8000ef6:	f006 fb6b 	bl	80075d0 <HAL_UART_Receive>
    		message[0] = '\n';
 8000efa:	4b27      	ldr	r3, [pc, #156]	; (8000f98 <HAL_UART_RxCpltCallback+0xc4>)
 8000efc:	220a      	movs	r2, #10
 8000efe:	701a      	strb	r2, [r3, #0]
    		HAL_UART_Transmit(&huart2, message, 1, 100);
 8000f00:	2364      	movs	r3, #100	; 0x64
 8000f02:	2201      	movs	r2, #1
 8000f04:	4924      	ldr	r1, [pc, #144]	; (8000f98 <HAL_UART_RxCpltCallback+0xc4>)
 8000f06:	4823      	ldr	r0, [pc, #140]	; (8000f94 <HAL_UART_RxCpltCallback+0xc0>)
 8000f08:	f006 fad8 	bl	80074bc <HAL_UART_Transmit>
    		in_val = in_data[0] - '0';
 8000f0c:	4b20      	ldr	r3, [pc, #128]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	3b30      	subs	r3, #48	; 0x30
 8000f12:	4a22      	ldr	r2, [pc, #136]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f14:	6013      	str	r3, [r2, #0]
    		setDimstep(in_val);
 8000f16:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff ff68 	bl	8000df0 <setDimstep>
 8000f20:	e02b      	b.n	8000f7a <HAL_UART_RxCpltCallback+0xa6>
    	}
    	else if(in_data[0] == 'L') {
 8000f22:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b4c      	cmp	r3, #76	; 0x4c
 8000f28:	d113      	bne.n	8000f52 <HAL_UART_RxCpltCallback+0x7e>
    		message[0] = '\n';
 8000f2a:	4b1b      	ldr	r3, [pc, #108]	; (8000f98 <HAL_UART_RxCpltCallback+0xc4>)
 8000f2c:	220a      	movs	r2, #10
 8000f2e:	701a      	strb	r2, [r3, #0]
    		HAL_UART_Transmit(&huart2, message, 1, 100);
 8000f30:	2364      	movs	r3, #100	; 0x64
 8000f32:	2201      	movs	r2, #1
 8000f34:	4918      	ldr	r1, [pc, #96]	; (8000f98 <HAL_UART_RxCpltCallback+0xc4>)
 8000f36:	4817      	ldr	r0, [pc, #92]	; (8000f94 <HAL_UART_RxCpltCallback+0xc0>)
 8000f38:	f006 fac0 	bl	80074bc <HAL_UART_Transmit>
    		in_val = in_data[7] - '0';
 8000f3c:	4b14      	ldr	r3, [pc, #80]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f3e:	79db      	ldrb	r3, [r3, #7]
 8000f40:	3b30      	subs	r3, #48	; 0x30
 8000f42:	4a16      	ldr	r2, [pc, #88]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f44:	6013      	str	r3, [r2, #0]
    		setLights(in_val);
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff ff92 	bl	8000e74 <setLights>
 8000f50:	e013      	b.n	8000f7a <HAL_UART_RxCpltCallback+0xa6>
    	}
    	else if(in_data[0] == 'W') {
 8000f52:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b57      	cmp	r3, #87	; 0x57
 8000f58:	d10f      	bne.n	8000f7a <HAL_UART_RxCpltCallback+0xa6>
    		HAL_UART_Receive(&huart2, in_data, 1, 100);
 8000f5a:	2364      	movs	r3, #100	; 0x64
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	490c      	ldr	r1, [pc, #48]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f60:	480c      	ldr	r0, [pc, #48]	; (8000f94 <HAL_UART_RxCpltCallback+0xc0>)
 8000f62:	f006 fb35 	bl	80075d0 <HAL_UART_Receive>
    		in_val = in_data[0] - '0';
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	3b30      	subs	r3, #48	; 0x30
 8000f6c:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f6e:	6013      	str	r3, [r2, #0]
    		setWarnnum(in_val);
 8000f70:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_UART_RxCpltCallback+0xc8>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff ff97 	bl	8000ea8 <setWarnnum>
    	}

    	HAL_UART_Receive_IT(&huart2, in_data, 8);
 8000f7a:	2208      	movs	r2, #8
 8000f7c:	4904      	ldr	r1, [pc, #16]	; (8000f90 <HAL_UART_RxCpltCallback+0xbc>)
 8000f7e:	4805      	ldr	r0, [pc, #20]	; (8000f94 <HAL_UART_RxCpltCallback+0xc0>)
 8000f80:	f006 fbdc 	bl	800773c <HAL_UART_Receive_IT>

    }
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40004400 	.word	0x40004400
 8000f90:	20000610 	.word	0x20000610
 8000f94:	20000298 	.word	0x20000298
 8000f98:	20000674 	.word	0x20000674
 8000f9c:	20001044 	.word	0x20001044

08000fa0 <display_digit>:
void display_digit(int n, int d, int delay, int dp){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
 8000fac:	603b      	str	r3, [r7, #0]
	// Which of the four digits is this
	// Active high 7-segment, low pin -> digit on
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, d == 0 ? 0 : 1);
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	bf14      	ite	ne
 8000fb4:	2301      	movne	r3, #1
 8000fb6:	2300      	moveq	r3, #0
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	461a      	mov	r2, r3
 8000fbc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fc0:	4847      	ldr	r0, [pc, #284]	; (80010e0 <display_digit+0x140>)
 8000fc2:	f003 f81f 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, d == 1 ? 0 : 1);
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	bf14      	ite	ne
 8000fcc:	2301      	movne	r3, #1
 8000fce:	2300      	moveq	r3, #0
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	461a      	mov	r2, r3
 8000fd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fd8:	4841      	ldr	r0, [pc, #260]	; (80010e0 <display_digit+0x140>)
 8000fda:	f003 f813 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, d == 2 ? 0 : 1);
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	bf14      	ite	ne
 8000fe4:	2301      	movne	r3, #1
 8000fe6:	2300      	moveq	r3, #0
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	461a      	mov	r2, r3
 8000fec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ff0:	483b      	ldr	r0, [pc, #236]	; (80010e0 <display_digit+0x140>)
 8000ff2:	f003 f807 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, d == 3 ? 0 : 1);
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	2b03      	cmp	r3, #3
 8000ffa:	bf14      	ite	ne
 8000ffc:	2301      	movne	r3, #1
 8000ffe:	2300      	moveq	r3, #0
 8001000:	b2db      	uxtb	r3, r3
 8001002:	461a      	mov	r2, r3
 8001004:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001008:	4835      	ldr	r0, [pc, #212]	; (80010e0 <display_digit+0x140>)
 800100a:	f002 fffb 	bl	8004004 <HAL_GPIO_WritePin>

    // ABCD BCD Output
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, (n == 1 || n == 3 || n == 5 || n == 7 || n == 9));
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d00b      	beq.n	800102c <display_digit+0x8c>
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b03      	cmp	r3, #3
 8001018:	d008      	beq.n	800102c <display_digit+0x8c>
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2b05      	cmp	r3, #5
 800101e:	d005      	beq.n	800102c <display_digit+0x8c>
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2b07      	cmp	r3, #7
 8001024:	d002      	beq.n	800102c <display_digit+0x8c>
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2b09      	cmp	r3, #9
 800102a:	d101      	bne.n	8001030 <display_digit+0x90>
 800102c:	2301      	movs	r3, #1
 800102e:	e000      	b.n	8001032 <display_digit+0x92>
 8001030:	2300      	movs	r3, #0
 8001032:	b2db      	uxtb	r3, r3
 8001034:	461a      	mov	r2, r3
 8001036:	f44f 7180 	mov.w	r1, #256	; 0x100
 800103a:	4829      	ldr	r0, [pc, #164]	; (80010e0 <display_digit+0x140>)
 800103c:	f002 ffe2 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, (n == 2 || n == 3 || n == 6 || n == 7));
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2b02      	cmp	r3, #2
 8001044:	d008      	beq.n	8001058 <display_digit+0xb8>
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d005      	beq.n	8001058 <display_digit+0xb8>
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b06      	cmp	r3, #6
 8001050:	d002      	beq.n	8001058 <display_digit+0xb8>
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2b07      	cmp	r3, #7
 8001056:	d101      	bne.n	800105c <display_digit+0xbc>
 8001058:	2301      	movs	r3, #1
 800105a:	e000      	b.n	800105e <display_digit+0xbe>
 800105c:	2300      	movs	r3, #0
 800105e:	b2db      	uxtb	r3, r3
 8001060:	461a      	mov	r2, r3
 8001062:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001066:	481e      	ldr	r0, [pc, #120]	; (80010e0 <display_digit+0x140>)
 8001068:	f002 ffcc 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, (n == 4 || n == 5 || n == 6 || n == 7));
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2b04      	cmp	r3, #4
 8001070:	d008      	beq.n	8001084 <display_digit+0xe4>
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2b05      	cmp	r3, #5
 8001076:	d005      	beq.n	8001084 <display_digit+0xe4>
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2b06      	cmp	r3, #6
 800107c:	d002      	beq.n	8001084 <display_digit+0xe4>
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	2b07      	cmp	r3, #7
 8001082:	d101      	bne.n	8001088 <display_digit+0xe8>
 8001084:	2301      	movs	r3, #1
 8001086:	e000      	b.n	800108a <display_digit+0xea>
 8001088:	2300      	movs	r3, #0
 800108a:	b2db      	uxtb	r3, r3
 800108c:	461a      	mov	r2, r3
 800108e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001092:	4813      	ldr	r0, [pc, #76]	; (80010e0 <display_digit+0x140>)
 8001094:	f002 ffb6 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, (n == 8 || n == 9));
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b08      	cmp	r3, #8
 800109c:	d002      	beq.n	80010a4 <display_digit+0x104>
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2b09      	cmp	r3, #9
 80010a2:	d101      	bne.n	80010a8 <display_digit+0x108>
 80010a4:	2301      	movs	r3, #1
 80010a6:	e000      	b.n	80010aa <display_digit+0x10a>
 80010a8:	2300      	movs	r3, #0
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	461a      	mov	r2, r3
 80010ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b2:	480b      	ldr	r0, [pc, #44]	; (80010e0 <display_digit+0x140>)
 80010b4:	f002 ffa6 	bl	8004004 <HAL_GPIO_WritePin>

    // Is decimal point on or off for digit?
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, dp == 1 ? 1 : 0);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	bf0c      	ite	eq
 80010be:	2301      	moveq	r3, #1
 80010c0:	2300      	movne	r3, #0
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	461a      	mov	r2, r3
 80010c6:	2140      	movs	r1, #64	; 0x40
 80010c8:	4806      	ldr	r0, [pc, #24]	; (80010e4 <display_digit+0x144>)
 80010ca:	f002 ff9b 	bl	8004004 <HAL_GPIO_WritePin>
    HAL_Delay(delay);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f001 f979 	bl	80023c8 <HAL_Delay>
  }
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	48000c00 	.word	0x48000c00
 80010e4:	48000800 	.word	0x48000800

080010e8 <HAL_GPIO_EXTI_Callback>:
int selected = 1;
uint32_t last_interrupt = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	80fb      	strh	r3, [r7, #6]
	if (last_interrupt == 0)
 80010f2:	4b56      	ldr	r3, [pc, #344]	; (800124c <HAL_GPIO_EXTI_Callback+0x164>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d105      	bne.n	8001106 <HAL_GPIO_EXTI_Callback+0x1e>
		last_interrupt = HAL_GetTick();
 80010fa:	f001 f959 	bl	80023b0 <HAL_GetTick>
 80010fe:	4603      	mov	r3, r0
 8001100:	4a52      	ldr	r2, [pc, #328]	; (800124c <HAL_GPIO_EXTI_Callback+0x164>)
 8001102:	6013      	str	r3, [r2, #0]
 8001104:	e00d      	b.n	8001122 <HAL_GPIO_EXTI_Callback+0x3a>
	else if (HAL_GetTick()-last_interrupt < 200){
 8001106:	f001 f953 	bl	80023b0 <HAL_GetTick>
 800110a:	4602      	mov	r2, r0
 800110c:	4b4f      	ldr	r3, [pc, #316]	; (800124c <HAL_GPIO_EXTI_Callback+0x164>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	2bc7      	cmp	r3, #199	; 0xc7
 8001114:	f240 8096 	bls.w	8001244 <HAL_GPIO_EXTI_Callback+0x15c>
		return;
	}
	else
		last_interrupt = HAL_GetTick();
 8001118:	f001 f94a 	bl	80023b0 <HAL_GetTick>
 800111c:	4603      	mov	r3, r0
 800111e:	4a4b      	ldr	r2, [pc, #300]	; (800124c <HAL_GPIO_EXTI_Callback+0x164>)
 8001120:	6013      	str	r3, [r2, #0]
	sprintf(message, "EXTI : %d\n", GPIO_Pin);
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	461a      	mov	r2, r3
 8001126:	494a      	ldr	r1, [pc, #296]	; (8001250 <HAL_GPIO_EXTI_Callback+0x168>)
 8001128:	484a      	ldr	r0, [pc, #296]	; (8001254 <HAL_GPIO_EXTI_Callback+0x16c>)
 800112a:	f007 fd4f 	bl	8008bcc <siprintf>
	HAL_UART_Transmit(&huart2, message, 9, 1000);
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	2209      	movs	r2, #9
 8001134:	4947      	ldr	r1, [pc, #284]	; (8001254 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001136:	4848      	ldr	r0, [pc, #288]	; (8001258 <HAL_GPIO_EXTI_Callback+0x170>)
 8001138:	f006 f9c0 	bl	80074bc <HAL_UART_Transmit>
	if (GPIO_Pin == GPIO_PIN_7){
 800113c:	88fb      	ldrh	r3, [r7, #6]
 800113e:	2b80      	cmp	r3, #128	; 0x80
 8001140:	d10c      	bne.n	800115c <HAL_GPIO_EXTI_Callback+0x74>
		if (selected == 1)
 8001142:	4b46      	ldr	r3, [pc, #280]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d103      	bne.n	8001152 <HAL_GPIO_EXTI_Callback+0x6a>
		  selected = 3;
 800114a:	4b44      	ldr	r3, [pc, #272]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 800114c:	2203      	movs	r2, #3
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	e004      	b.n	800115c <HAL_GPIO_EXTI_Callback+0x74>
		else
		  selected -= 1;
 8001152:	4b42      	ldr	r3, [pc, #264]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	3b01      	subs	r3, #1
 8001158:	4a40      	ldr	r2, [pc, #256]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 800115a:	6013      	str	r3, [r2, #0]
	}
	if (GPIO_Pin == GPIO_PIN_8){
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001162:	d139      	bne.n	80011d8 <HAL_GPIO_EXTI_Callback+0xf0>
		if (selected == 1){
 8001164:	4b3d      	ldr	r3, [pc, #244]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b01      	cmp	r3, #1
 800116a:	d10b      	bne.n	8001184 <HAL_GPIO_EXTI_Callback+0x9c>
			warnnum = warnnum < 3 ? warnnum + 1 : 1;
 800116c:	4b3c      	ldr	r3, [pc, #240]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2b02      	cmp	r3, #2
 8001172:	dc03      	bgt.n	800117c <HAL_GPIO_EXTI_Callback+0x94>
 8001174:	4b3a      	ldr	r3, [pc, #232]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	e000      	b.n	800117e <HAL_GPIO_EXTI_Callback+0x96>
 800117c:	2301      	movs	r3, #1
 800117e:	4a38      	ldr	r2, [pc, #224]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	e029      	b.n	80011d8 <HAL_GPIO_EXTI_Callback+0xf0>
		}
		else if (selected == 2){
 8001184:	4b35      	ldr	r3, [pc, #212]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2b02      	cmp	r3, #2
 800118a:	d110      	bne.n	80011ae <HAL_GPIO_EXTI_Callback+0xc6>
			setLights((lights + 1) % 5);
 800118c:	4b35      	ldr	r3, [pc, #212]	; (8001264 <HAL_GPIO_EXTI_Callback+0x17c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	4b35      	ldr	r3, [pc, #212]	; (8001268 <HAL_GPIO_EXTI_Callback+0x180>)
 8001194:	fb83 1302 	smull	r1, r3, r3, r2
 8001198:	1059      	asrs	r1, r3, #1
 800119a:	17d3      	asrs	r3, r2, #31
 800119c:	1ac9      	subs	r1, r1, r3
 800119e:	460b      	mov	r3, r1
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	440b      	add	r3, r1
 80011a4:	1ad1      	subs	r1, r2, r3
 80011a6:	4608      	mov	r0, r1
 80011a8:	f7ff fe64 	bl	8000e74 <setLights>
 80011ac:	e014      	b.n	80011d8 <HAL_GPIO_EXTI_Callback+0xf0>
		}
		else if (selected == 3){
 80011ae:	4b2b      	ldr	r3, [pc, #172]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	d110      	bne.n	80011d8 <HAL_GPIO_EXTI_Callback+0xf0>
			setDimstep((dimstep + 1) % 10);
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <HAL_GPIO_EXTI_Callback+0x184>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	1c5a      	adds	r2, r3, #1
 80011bc:	4b2a      	ldr	r3, [pc, #168]	; (8001268 <HAL_GPIO_EXTI_Callback+0x180>)
 80011be:	fb83 1302 	smull	r1, r3, r3, r2
 80011c2:	1099      	asrs	r1, r3, #2
 80011c4:	17d3      	asrs	r3, r2, #31
 80011c6:	1ac9      	subs	r1, r1, r3
 80011c8:	460b      	mov	r3, r1
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	1ad1      	subs	r1, r2, r3
 80011d2:	4608      	mov	r0, r1
 80011d4:	f7ff fe0c 	bl	8000df0 <setDimstep>
		}
	}
	if (GPIO_Pin == GPIO_PIN_9){
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80011de:	d132      	bne.n	8001246 <HAL_GPIO_EXTI_Callback+0x15e>
		if (selected == 1){
 80011e0:	4b1e      	ldr	r3, [pc, #120]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d10b      	bne.n	8001200 <HAL_GPIO_EXTI_Callback+0x118>
			warnnum = warnnum >  1 ? warnnum - 1 : 3;
 80011e8:	4b1d      	ldr	r3, [pc, #116]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	dd03      	ble.n	80011f8 <HAL_GPIO_EXTI_Callback+0x110>
 80011f0:	4b1b      	ldr	r3, [pc, #108]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	e000      	b.n	80011fa <HAL_GPIO_EXTI_Callback+0x112>
 80011f8:	2303      	movs	r3, #3
 80011fa:	4a19      	ldr	r2, [pc, #100]	; (8001260 <HAL_GPIO_EXTI_Callback+0x178>)
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	e022      	b.n	8001246 <HAL_GPIO_EXTI_Callback+0x15e>
		}
		else if (selected == 2){
 8001200:	4b16      	ldr	r3, [pc, #88]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2b02      	cmp	r3, #2
 8001206:	d10c      	bne.n	8001222 <HAL_GPIO_EXTI_Callback+0x13a>
			setLights(lights > 0 ? lights - 1 : 4);
 8001208:	4b16      	ldr	r3, [pc, #88]	; (8001264 <HAL_GPIO_EXTI_Callback+0x17c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	dd03      	ble.n	8001218 <HAL_GPIO_EXTI_Callback+0x130>
 8001210:	4b14      	ldr	r3, [pc, #80]	; (8001264 <HAL_GPIO_EXTI_Callback+0x17c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	3b01      	subs	r3, #1
 8001216:	e000      	b.n	800121a <HAL_GPIO_EXTI_Callback+0x132>
 8001218:	2304      	movs	r3, #4
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff fe2a 	bl	8000e74 <setLights>
 8001220:	e011      	b.n	8001246 <HAL_GPIO_EXTI_Callback+0x15e>
		}
		else if (selected == 3){
 8001222:	4b0e      	ldr	r3, [pc, #56]	; (800125c <HAL_GPIO_EXTI_Callback+0x174>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b03      	cmp	r3, #3
 8001228:	d10d      	bne.n	8001246 <HAL_GPIO_EXTI_Callback+0x15e>
			setDimstep(dimstep > 0 ? dimstep - 1 : 9);
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_GPIO_EXTI_Callback+0x184>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	dd03      	ble.n	800123a <HAL_GPIO_EXTI_Callback+0x152>
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <HAL_GPIO_EXTI_Callback+0x184>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3b01      	subs	r3, #1
 8001238:	e000      	b.n	800123c <HAL_GPIO_EXTI_Callback+0x154>
 800123a:	2309      	movs	r3, #9
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff fdd7 	bl	8000df0 <setDimstep>
 8001242:	e000      	b.n	8001246 <HAL_GPIO_EXTI_Callback+0x15e>
		return;
 8001244:	bf00      	nop
		}
	}
}
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	2000100c 	.word	0x2000100c
 8001250:	0800a604 	.word	0x0800a604
 8001254:	20000674 	.word	0x20000674
 8001258:	20000298 	.word	0x20000298
 800125c:	2000001c 	.word	0x2000001c
 8001260:	20000014 	.word	0x20000014
 8001264:	20000010 	.word	0x20000010
 8001268:	66666667 	.word	0x66666667
 800126c:	2000000c 	.word	0x2000000c

08001270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	double f = 0;
 8001276:	f04f 0200 	mov.w	r2, #0
 800127a:	f04f 0300 	mov.w	r3, #0
 800127e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for(int i = 0; i < 200; ++i) {
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	e040      	b.n	800130a <main+0x9a>
		sinusoid[i].frequency = round(sin(f) * 2000 + 2000);
 8001288:	ed97 0b04 	vldr	d0, [r7, #16]
 800128c:	f008 f954 	bl	8009538 <sin>
 8001290:	ec51 0b10 	vmov	r0, r1, d0
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	4b6e      	ldr	r3, [pc, #440]	; (8001454 <main+0x1e4>)
 800129a:	f7fe ffe9 	bl	8000270 <__aeabi_dmul>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	4b6a      	ldr	r3, [pc, #424]	; (8001454 <main+0x1e4>)
 80012ac:	f7ff f910 	bl	80004d0 <__adddf3>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	ec43 2b17 	vmov	d7, r2, r3
 80012b8:	eeb0 0a47 	vmov.f32	s0, s14
 80012bc:	eef0 0a67 	vmov.f32	s1, s15
 80012c0:	f008 f8f2 	bl	80094a8 <round>
 80012c4:	ec53 2b10 	vmov	r2, r3, d0
 80012c8:	4610      	mov	r0, r2
 80012ca:	4619      	mov	r1, r3
 80012cc:	f7ff fb66 	bl	800099c <__aeabi_d2uiz>
 80012d0:	4603      	mov	r3, r0
 80012d2:	b299      	uxth	r1, r3
 80012d4:	4a60      	ldr	r2, [pc, #384]	; (8001458 <main+0x1e8>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		sinusoid[i].duration = 5;
 80012dc:	4a5e      	ldr	r2, [pc, #376]	; (8001458 <main+0x1e8>)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4413      	add	r3, r2
 80012e4:	2205      	movs	r2, #5
 80012e6:	805a      	strh	r2, [r3, #2]
		f += step;
 80012e8:	4b5c      	ldr	r3, [pc, #368]	; (800145c <main+0x1ec>)
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fa4e 	bl	800078c <__aeabi_f2d>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80012f8:	f7ff f8ea 	bl	80004d0 <__adddf3>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for(int i = 0; i < 200; ++i) {
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	3301      	adds	r3, #1
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2bc7      	cmp	r3, #199	; 0xc7
 800130e:	ddbb      	ble.n	8001288 <main+0x18>
	}

	for(int i = 0; i < 200; ++i) {
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
 8001314:	e013      	b.n	800133e <main+0xce>
		ramp[i].frequency = i * 20;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	b29b      	uxth	r3, r3
 800131a:	461a      	mov	r2, r3
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	4413      	add	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	b299      	uxth	r1, r3
 8001324:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <main+0x1f0>)
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		ramp[i].duration = 5;
 800132c:	4a4c      	ldr	r2, [pc, #304]	; (8001460 <main+0x1f0>)
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	2205      	movs	r2, #5
 8001336:	805a      	strh	r2, [r3, #2]
	for(int i = 0; i < 200; ++i) {
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	3301      	adds	r3, #1
 800133c:	60bb      	str	r3, [r7, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	2bc7      	cmp	r3, #199	; 0xc7
 8001342:	dde8      	ble.n	8001316 <main+0xa6>
	}

	for(int i = 0; i < 200; ++i) {
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	e013      	b.n	8001372 <main+0x102>
		ustep[i].frequency = (i < 100) ? 10 : 4000;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2b63      	cmp	r3, #99	; 0x63
 800134e:	dc01      	bgt.n	8001354 <main+0xe4>
 8001350:	210a      	movs	r1, #10
 8001352:	e001      	b.n	8001358 <main+0xe8>
 8001354:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8001358:	4a42      	ldr	r2, [pc, #264]	; (8001464 <main+0x1f4>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
		ustep[i].duration = 5;
 8001360:	4a40      	ldr	r2, [pc, #256]	; (8001464 <main+0x1f4>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	2205      	movs	r2, #5
 800136a:	805a      	strh	r2, [r3, #2]
	for(int i = 0; i < 200; ++i) {
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3301      	adds	r3, #1
 8001370:	607b      	str	r3, [r7, #4]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2bc7      	cmp	r3, #199	; 0xc7
 8001376:	dde8      	ble.n	800134a <main+0xda>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001378:	f000 ffc0 	bl	80022fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137c:	f000 f888 	bl	8001490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001380:	f000 fba6 	bl	8001ad0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001384:	f000 f95c 	bl	8001640 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001388:	f000 f99a 	bl	80016c0 <MX_SPI1_Init>
  MX_USB_PCD_Init();
 800138c:	f000 fb7e 	bl	8001a8c <MX_USB_PCD_Init>
  MX_ADC1_Init();
 8001390:	f000 f8e6 	bl	8001560 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001394:	f000 fb4a 	bl	8001a2c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001398:	f000 f9d0 	bl	800173c <MX_TIM1_Init>
  MX_TIM2_Init();
 800139c:	f000 fa9e 	bl	80018dc <MX_TIM2_Init>
  MX_TIM3_Init();
 80013a0:	f000 faf6 	bl	8001990 <MX_TIM3_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013a4:	2100      	movs	r1, #0
 80013a6:	4830      	ldr	r0, [pc, #192]	; (8001468 <main+0x1f8>)
 80013a8:	f004 fe3c 	bl	8006024 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80013ac:	2104      	movs	r1, #4
 80013ae:	482e      	ldr	r0, [pc, #184]	; (8001468 <main+0x1f8>)
 80013b0:	f004 fe38 	bl	8006024 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80013b4:	2108      	movs	r1, #8
 80013b6:	482c      	ldr	r0, [pc, #176]	; (8001468 <main+0x1f8>)
 80013b8:	f004 fe34 	bl	8006024 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80013bc:	210c      	movs	r1, #12
 80013be:	482a      	ldr	r0, [pc, #168]	; (8001468 <main+0x1f8>)
 80013c0:	f004 fe30 	bl	8006024 <HAL_TIM_PWM_Start>

  HAL_ADC_Start_IT(&hadc1);
 80013c4:	4829      	ldr	r0, [pc, #164]	; (800146c <main+0x1fc>)
 80013c6:	f001 fa17 	bl	80027f8 <HAL_ADC_Start_IT>
//  HAL_ADC_Start_IT(&hadc2);
  HAL_UART_Receive_IT(&huart2, in_data, 8);
 80013ca:	2208      	movs	r2, #8
 80013cc:	4928      	ldr	r1, [pc, #160]	; (8001470 <main+0x200>)
 80013ce:	4829      	ldr	r0, [pc, #164]	; (8001474 <main+0x204>)
 80013d0:	f006 f9b4 	bl	800773c <HAL_UART_Receive_IT>
  setDimstep(dimstep);
 80013d4:	4b28      	ldr	r3, [pc, #160]	; (8001478 <main+0x208>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff fd09 	bl	8000df0 <setDimstep>
  HAL_TIM_Base_Start_IT(&htim3);
 80013de:	4827      	ldr	r0, [pc, #156]	; (800147c <main+0x20c>)
 80013e0:	f004 fd5e 	bl	8005ea0 <HAL_TIM_Base_Start_IT>
  PWM_Start();
 80013e4:	f7ff fb6c 	bl	8000ac0 <PWM_Start>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  display_digit(warncount, 0, 2, selected == 0);
 80013e8:	4b25      	ldr	r3, [pc, #148]	; (8001480 <main+0x210>)
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	4b25      	ldr	r3, [pc, #148]	; (8001484 <main+0x214>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	bf0c      	ite	eq
 80013f4:	2301      	moveq	r3, #1
 80013f6:	2300      	movne	r3, #0
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	2202      	movs	r2, #2
 80013fc:	2100      	movs	r1, #0
 80013fe:	f7ff fdcf 	bl	8000fa0 <display_digit>
	  display_digit(warnnum, 1, 2, selected == 1);
 8001402:	4b21      	ldr	r3, [pc, #132]	; (8001488 <main+0x218>)
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <main+0x214>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b01      	cmp	r3, #1
 800140c:	bf0c      	ite	eq
 800140e:	2301      	moveq	r3, #1
 8001410:	2300      	movne	r3, #0
 8001412:	b2db      	uxtb	r3, r3
 8001414:	2202      	movs	r2, #2
 8001416:	2101      	movs	r1, #1
 8001418:	f7ff fdc2 	bl	8000fa0 <display_digit>
	  display_digit(lights, 2, 2, selected == 2);
 800141c:	4b1b      	ldr	r3, [pc, #108]	; (800148c <main+0x21c>)
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	4b18      	ldr	r3, [pc, #96]	; (8001484 <main+0x214>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b02      	cmp	r3, #2
 8001426:	bf0c      	ite	eq
 8001428:	2301      	moveq	r3, #1
 800142a:	2300      	movne	r3, #0
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2202      	movs	r2, #2
 8001430:	2102      	movs	r1, #2
 8001432:	f7ff fdb5 	bl	8000fa0 <display_digit>
	  display_digit(dimstep, 3, 2, selected == 3);
 8001436:	4b10      	ldr	r3, [pc, #64]	; (8001478 <main+0x208>)
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	4b12      	ldr	r3, [pc, #72]	; (8001484 <main+0x214>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b03      	cmp	r3, #3
 8001440:	bf0c      	ite	eq
 8001442:	2301      	moveq	r3, #1
 8001444:	2300      	movne	r3, #0
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2202      	movs	r2, #2
 800144a:	2103      	movs	r1, #3
 800144c:	f7ff fda8 	bl	8000fa0 <display_digit>
	  display_digit(warncount, 0, 2, selected == 0);
 8001450:	e7ca      	b.n	80013e8 <main+0x178>
 8001452:	bf00      	nop
 8001454:	409f4000 	.word	0x409f4000
 8001458:	200006ac 	.word	0x200006ac
 800145c:	3d00ad04 	.word	0x3d00ad04
 8001460:	200009cc 	.word	0x200009cc
 8001464:	20000cec 	.word	0x20000cec
 8001468:	200001b4 	.word	0x200001b4
 800146c:	200000ac 	.word	0x200000ac
 8001470:	20000610 	.word	0x20000610
 8001474:	20000298 	.word	0x20000298
 8001478:	2000000c 	.word	0x2000000c
 800147c:	2000024c 	.word	0x2000024c
 8001480:	2000060c 	.word	0x2000060c
 8001484:	2000001c 	.word	0x2000001c
 8001488:	20000014 	.word	0x20000014
 800148c:	20000010 	.word	0x20000010

08001490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b09e      	sub	sp, #120	; 0x78
 8001494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001496:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800149a:	2228      	movs	r2, #40	; 0x28
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f007 fb8c 	bl	8008bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b4:	463b      	mov	r3, r7
 80014b6:	223c      	movs	r2, #60	; 0x3c
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f007 fb7e 	bl	8008bbc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80014c0:	2303      	movs	r3, #3
 80014c2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80014c4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80014c8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014ce:	2301      	movs	r3, #1
 80014d0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014d2:	2310      	movs	r3, #16
 80014d4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014d6:	2302      	movs	r3, #2
 80014d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014de:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80014e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80014e4:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014ea:	4618      	mov	r0, r3
 80014ec:	f002 ffb2 	bl	8004454 <HAL_RCC_OscConfig>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80014f6:	f000 fbb7 	bl	8001c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fa:	230f      	movs	r3, #15
 80014fc:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014fe:	2302      	movs	r3, #2
 8001500:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001502:	2300      	movs	r3, #0
 8001504:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001506:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800150a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001510:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001514:	2101      	movs	r1, #1
 8001516:	4618      	mov	r0, r3
 8001518:	f003 ffda 	bl	80054d0 <HAL_RCC_ClockConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001522:	f000 fba1 	bl	8001c68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 8001526:	4b0d      	ldr	r3, [pc, #52]	; (800155c <SystemClock_Config+0xcc>)
 8001528:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800152e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8001538:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800153c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800153e:	2300      	movs	r3, #0
 8001540:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	4618      	mov	r0, r3
 8001546:	f004 f9f9 	bl	800593c <HAL_RCCEx_PeriphCLKConfig>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001550:	f000 fb8a 	bl	8001c68 <Error_Handler>
  }
}
 8001554:	bf00      	nop
 8001556:	3778      	adds	r7, #120	; 0x78
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	000210a2 	.word	0x000210a2

08001560 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001566:	f107 031c 	add.w	r3, r7, #28
 800156a:	2200      	movs	r2, #0
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	605a      	str	r2, [r3, #4]
 8001570:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001572:	1d3b      	adds	r3, r7, #4
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
 800157e:	611a      	str	r2, [r3, #16]
 8001580:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001582:	4b2e      	ldr	r3, [pc, #184]	; (800163c <MX_ADC1_Init+0xdc>)
 8001584:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001588:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800158a:	4b2c      	ldr	r3, [pc, #176]	; (800163c <MX_ADC1_Init+0xdc>)
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001590:	4b2a      	ldr	r3, [pc, #168]	; (800163c <MX_ADC1_Init+0xdc>)
 8001592:	2200      	movs	r2, #0
 8001594:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001596:	4b29      	ldr	r3, [pc, #164]	; (800163c <MX_ADC1_Init+0xdc>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <MX_ADC1_Init+0xdc>)
 800159e:	2200      	movs	r2, #0
 80015a0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015a2:	4b26      	ldr	r3, [pc, #152]	; (800163c <MX_ADC1_Init+0xdc>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015aa:	4b24      	ldr	r3, [pc, #144]	; (800163c <MX_ADC1_Init+0xdc>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015b0:	4b22      	ldr	r3, [pc, #136]	; (800163c <MX_ADC1_Init+0xdc>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015b6:	4b21      	ldr	r3, [pc, #132]	; (800163c <MX_ADC1_Init+0xdc>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	; (800163c <MX_ADC1_Init+0xdc>)
 80015be:	2201      	movs	r2, #1
 80015c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	; (800163c <MX_ADC1_Init+0xdc>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <MX_ADC1_Init+0xdc>)
 80015cc:	2204      	movs	r2, #4
 80015ce:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <MX_ADC1_Init+0xdc>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <MX_ADC1_Init+0xdc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015dc:	4817      	ldr	r0, [pc, #92]	; (800163c <MX_ADC1_Init+0xdc>)
 80015de:	f000 ff2b 	bl	8002438 <HAL_ADC_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80015e8:	f000 fb3e 	bl	8001c68 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80015ec:	2300      	movs	r3, #0
 80015ee:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80015f0:	f107 031c 	add.w	r3, r7, #28
 80015f4:	4619      	mov	r1, r3
 80015f6:	4811      	ldr	r0, [pc, #68]	; (800163c <MX_ADC1_Init+0xdc>)
 80015f8:	f002 f846 	bl	8003688 <HAL_ADCEx_MultiModeConfigChannel>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001602:	f000 fb31 	bl	8001c68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001606:	2302      	movs	r3, #2
 8001608:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800160a:	2301      	movs	r3, #1
 800160c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8001612:	2307      	movs	r3, #7
 8001614:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	; (800163c <MX_ADC1_Init+0xdc>)
 8001624:	f001 fd44 	bl	80030b0 <HAL_ADC_ConfigChannel>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800162e:	f000 fb1b 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	; 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200000ac 	.word	0x200000ac

08001640 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001644:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001646:	4a1c      	ldr	r2, [pc, #112]	; (80016b8 <MX_I2C1_Init+0x78>)
 8001648:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800164a:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <MX_I2C1_Init+0x74>)
 800164c:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <MX_I2C1_Init+0x7c>)
 800164e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001650:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001652:	2200      	movs	r2, #0
 8001654:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001656:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001658:	2201      	movs	r2, #1
 800165a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800165c:	4b15      	ldr	r3, [pc, #84]	; (80016b4 <MX_I2C1_Init+0x74>)
 800165e:	2200      	movs	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001664:	2200      	movs	r2, #0
 8001666:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <MX_I2C1_Init+0x74>)
 800166a:	2200      	movs	r2, #0
 800166c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001670:	2200      	movs	r2, #0
 8001672:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_I2C1_Init+0x74>)
 8001676:	2200      	movs	r2, #0
 8001678:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800167a:	480e      	ldr	r0, [pc, #56]	; (80016b4 <MX_I2C1_Init+0x74>)
 800167c:	f002 fcf2 	bl	8004064 <HAL_I2C_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001686:	f000 faef 	bl	8001c68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800168a:	2100      	movs	r1, #0
 800168c:	4809      	ldr	r0, [pc, #36]	; (80016b4 <MX_I2C1_Init+0x74>)
 800168e:	f002 fd78 	bl	8004182 <HAL_I2CEx_ConfigAnalogFilter>
 8001692:	4603      	mov	r3, r0
 8001694:	2b00      	cmp	r3, #0
 8001696:	d001      	beq.n	800169c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001698:	f000 fae6 	bl	8001c68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800169c:	2100      	movs	r1, #0
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_I2C1_Init+0x74>)
 80016a0:	f002 fdba 	bl	8004218 <HAL_I2CEx_ConfigDigitalFilter>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016aa:	f000 fadd 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200000fc 	.word	0x200000fc
 80016b8:	40005400 	.word	0x40005400
 80016bc:	2000090e 	.word	0x2000090e

080016c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016c4:	4b1b      	ldr	r3, [pc, #108]	; (8001734 <MX_SPI1_Init+0x74>)
 80016c6:	4a1c      	ldr	r2, [pc, #112]	; (8001738 <MX_SPI1_Init+0x78>)
 80016c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016ca:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <MX_SPI1_Init+0x74>)
 80016cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016d2:	4b18      	ldr	r3, [pc, #96]	; (8001734 <MX_SPI1_Init+0x74>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80016d8:	4b16      	ldr	r3, [pc, #88]	; (8001734 <MX_SPI1_Init+0x74>)
 80016da:	f44f 7240 	mov.w	r2, #768	; 0x300
 80016de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <MX_SPI1_Init+0x74>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e6:	4b13      	ldr	r3, [pc, #76]	; (8001734 <MX_SPI1_Init+0x74>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016ec:	4b11      	ldr	r3, [pc, #68]	; (8001734 <MX_SPI1_Init+0x74>)
 80016ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80016f4:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <MX_SPI1_Init+0x74>)
 80016f6:	2208      	movs	r2, #8
 80016f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016fa:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <MX_SPI1_Init+0x74>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001700:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <MX_SPI1_Init+0x74>)
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001706:	4b0b      	ldr	r3, [pc, #44]	; (8001734 <MX_SPI1_Init+0x74>)
 8001708:	2200      	movs	r2, #0
 800170a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800170c:	4b09      	ldr	r3, [pc, #36]	; (8001734 <MX_SPI1_Init+0x74>)
 800170e:	2207      	movs	r2, #7
 8001710:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <MX_SPI1_Init+0x74>)
 8001714:	2200      	movs	r2, #0
 8001716:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <MX_SPI1_Init+0x74>)
 800171a:	2208      	movs	r2, #8
 800171c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800171e:	4805      	ldr	r0, [pc, #20]	; (8001734 <MX_SPI1_Init+0x74>)
 8001720:	f004 fabc 	bl	8005c9c <HAL_SPI_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800172a:	f000 fa9d 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	20000150 	.word	0x20000150
 8001738:	40013000 	.word	0x40013000

0800173c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b09a      	sub	sp, #104	; 0x68
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001742:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001750:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800175c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	60da      	str	r2, [r3, #12]
 800176a:	611a      	str	r2, [r3, #16]
 800176c:	615a      	str	r2, [r3, #20]
 800176e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	222c      	movs	r2, #44	; 0x2c
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f007 fa20 	bl	8008bbc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800177c:	4b55      	ldr	r3, [pc, #340]	; (80018d4 <MX_TIM1_Init+0x198>)
 800177e:	4a56      	ldr	r2, [pc, #344]	; (80018d8 <MX_TIM1_Init+0x19c>)
 8001780:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4799;
 8001782:	4b54      	ldr	r3, [pc, #336]	; (80018d4 <MX_TIM1_Init+0x198>)
 8001784:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8001788:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b52      	ldr	r3, [pc, #328]	; (80018d4 <MX_TIM1_Init+0x198>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001790:	4b50      	ldr	r3, [pc, #320]	; (80018d4 <MX_TIM1_Init+0x198>)
 8001792:	2209      	movs	r2, #9
 8001794:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001796:	4b4f      	ldr	r3, [pc, #316]	; (80018d4 <MX_TIM1_Init+0x198>)
 8001798:	2200      	movs	r2, #0
 800179a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800179c:	4b4d      	ldr	r3, [pc, #308]	; (80018d4 <MX_TIM1_Init+0x198>)
 800179e:	2200      	movs	r2, #0
 80017a0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a2:	4b4c      	ldr	r3, [pc, #304]	; (80018d4 <MX_TIM1_Init+0x198>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017a8:	484a      	ldr	r0, [pc, #296]	; (80018d4 <MX_TIM1_Init+0x198>)
 80017aa:	f004 fb22 	bl	8005df2 <HAL_TIM_Base_Init>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80017b4:	f000 fa58 	bl	8001c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017bc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017be:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017c2:	4619      	mov	r1, r3
 80017c4:	4843      	ldr	r0, [pc, #268]	; (80018d4 <MX_TIM1_Init+0x198>)
 80017c6:	f004 fff7 	bl	80067b8 <HAL_TIM_ConfigClockSource>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80017d0:	f000 fa4a 	bl	8001c68 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80017d4:	483f      	ldr	r0, [pc, #252]	; (80018d4 <MX_TIM1_Init+0x198>)
 80017d6:	f004 fbcd 	bl	8005f74 <HAL_TIM_PWM_Init>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80017e0:	f000 fa42 	bl	8001c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e4:	2300      	movs	r3, #0
 80017e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017e8:	2300      	movs	r3, #0
 80017ea:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017f0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80017f4:	4619      	mov	r1, r3
 80017f6:	4837      	ldr	r0, [pc, #220]	; (80018d4 <MX_TIM1_Init+0x198>)
 80017f8:	f005 fcf6 	bl	80071e8 <HAL_TIMEx_MasterConfigSynchronization>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001802:	f000 fa31 	bl	8001c68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001806:	2360      	movs	r3, #96	; 0x60
 8001808:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800180a:	2300      	movs	r3, #0
 800180c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800180e:	2300      	movs	r3, #0
 8001810:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001812:	2300      	movs	r3, #0
 8001814:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001816:	2300      	movs	r3, #0
 8001818:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800181a:	2300      	movs	r3, #0
 800181c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800181e:	2300      	movs	r3, #0
 8001820:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001822:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001826:	2200      	movs	r2, #0
 8001828:	4619      	mov	r1, r3
 800182a:	482a      	ldr	r0, [pc, #168]	; (80018d4 <MX_TIM1_Init+0x198>)
 800182c:	f004 feb0 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001836:	f000 fa17 	bl	8001c68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800183a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800183e:	2204      	movs	r2, #4
 8001840:	4619      	mov	r1, r3
 8001842:	4824      	ldr	r0, [pc, #144]	; (80018d4 <MX_TIM1_Init+0x198>)
 8001844:	f004 fea4 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800184e:	f000 fa0b 	bl	8001c68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001852:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001856:	2208      	movs	r2, #8
 8001858:	4619      	mov	r1, r3
 800185a:	481e      	ldr	r0, [pc, #120]	; (80018d4 <MX_TIM1_Init+0x198>)
 800185c:	f004 fe98 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001866:	f000 f9ff 	bl	8001c68 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800186a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800186e:	220c      	movs	r2, #12
 8001870:	4619      	mov	r1, r3
 8001872:	4818      	ldr	r0, [pc, #96]	; (80018d4 <MX_TIM1_Init+0x198>)
 8001874:	f004 fe8c 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800187e:	f000 f9f3 	bl	8001c68 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001886:	2300      	movs	r3, #0
 8001888:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800188e:	2300      	movs	r3, #0
 8001890:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001896:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800189a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80018a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ae:	2300      	movs	r3, #0
 80018b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018b2:	1d3b      	adds	r3, r7, #4
 80018b4:	4619      	mov	r1, r3
 80018b6:	4807      	ldr	r0, [pc, #28]	; (80018d4 <MX_TIM1_Init+0x198>)
 80018b8:	f005 fd16 	bl	80072e8 <HAL_TIMEx_ConfigBreakDeadTime>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 80018c2:	f000 f9d1 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018c6:	4803      	ldr	r0, [pc, #12]	; (80018d4 <MX_TIM1_Init+0x198>)
 80018c8:	f000 fb3a 	bl	8001f40 <HAL_TIM_MspPostInit>

}
 80018cc:	bf00      	nop
 80018ce:	3768      	adds	r7, #104	; 0x68
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200001b4 	.word	0x200001b4
 80018d8:	40012c00 	.word	0x40012c00

080018dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	; 0x28
 80018e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ee:	463b      	mov	r3, r7
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
 80018fc:	615a      	str	r2, [r3, #20]
 80018fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001900:	4b22      	ldr	r3, [pc, #136]	; (800198c <MX_TIM2_Init+0xb0>)
 8001902:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001906:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001908:	4b20      	ldr	r3, [pc, #128]	; (800198c <MX_TIM2_Init+0xb0>)
 800190a:	2200      	movs	r2, #0
 800190c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190e:	4b1f      	ldr	r3, [pc, #124]	; (800198c <MX_TIM2_Init+0xb0>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001914:	4b1d      	ldr	r3, [pc, #116]	; (800198c <MX_TIM2_Init+0xb0>)
 8001916:	f04f 32ff 	mov.w	r2, #4294967295
 800191a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191c:	4b1b      	ldr	r3, [pc, #108]	; (800198c <MX_TIM2_Init+0xb0>)
 800191e:	2200      	movs	r2, #0
 8001920:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001922:	4b1a      	ldr	r3, [pc, #104]	; (800198c <MX_TIM2_Init+0xb0>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001928:	4818      	ldr	r0, [pc, #96]	; (800198c <MX_TIM2_Init+0xb0>)
 800192a:	f004 fb23 	bl	8005f74 <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001934:	f000 f998 	bl	8001c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001940:	f107 031c 	add.w	r3, r7, #28
 8001944:	4619      	mov	r1, r3
 8001946:	4811      	ldr	r0, [pc, #68]	; (800198c <MX_TIM2_Init+0xb0>)
 8001948:	f005 fc4e 	bl	80071e8 <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001952:	f000 f989 	bl	8001c68 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001956:	2360      	movs	r3, #96	; 0x60
 8001958:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001966:	463b      	mov	r3, r7
 8001968:	220c      	movs	r2, #12
 800196a:	4619      	mov	r1, r3
 800196c:	4807      	ldr	r0, [pc, #28]	; (800198c <MX_TIM2_Init+0xb0>)
 800196e:	f004 fe0f 	bl	8006590 <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001978:	f000 f976 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800197c:	4803      	ldr	r0, [pc, #12]	; (800198c <MX_TIM2_Init+0xb0>)
 800197e:	f000 fadf 	bl	8001f40 <HAL_TIM_MspPostInit>

}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	; 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000200 	.word	0x20000200

08001990 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001996:	f107 0310 	add.w	r3, r7, #16
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019a4:	1d3b      	adds	r3, r7, #4
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019ae:	4b1d      	ldr	r3, [pc, #116]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019b0:	4a1d      	ldr	r2, [pc, #116]	; (8001a28 <MX_TIM3_Init+0x98>)
 80019b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 47;
 80019b4:	4b1b      	ldr	r3, [pc, #108]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019b6:	222f      	movs	r2, #47	; 0x2f
 80019b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ba:	4b1a      	ldr	r3, [pc, #104]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019bc:	2200      	movs	r2, #0
 80019be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80019c0:	4b18      	ldr	r3, [pc, #96]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c8:	4b16      	ldr	r3, [pc, #88]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ce:	4b15      	ldr	r3, [pc, #84]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019d4:	4813      	ldr	r0, [pc, #76]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019d6:	f004 fa0c 	bl	8005df2 <HAL_TIM_Base_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80019e0:	f000 f942 	bl	8001c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	4619      	mov	r1, r3
 80019f0:	480c      	ldr	r0, [pc, #48]	; (8001a24 <MX_TIM3_Init+0x94>)
 80019f2:	f004 fee1 	bl	80067b8 <HAL_TIM_ConfigClockSource>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80019fc:	f000 f934 	bl	8001c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a00:	2300      	movs	r3, #0
 8001a02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a08:	1d3b      	adds	r3, r7, #4
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4805      	ldr	r0, [pc, #20]	; (8001a24 <MX_TIM3_Init+0x94>)
 8001a0e:	f005 fbeb 	bl	80071e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a18:	f000 f926 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a1c:	bf00      	nop
 8001a1e:	3720      	adds	r7, #32
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	2000024c 	.word	0x2000024c
 8001a28:	40000400 	.word	0x40000400

08001a2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a30:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a32:	4a15      	ldr	r2, [pc, #84]	; (8001a88 <MX_USART2_UART_Init+0x5c>)
 8001a34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001a36:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a3e:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a50:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a52:	220c      	movs	r2, #12
 8001a54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a5c:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a62:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a6e:	4805      	ldr	r0, [pc, #20]	; (8001a84 <MX_USART2_UART_Init+0x58>)
 8001a70:	f005 fcd6 	bl	8007420 <HAL_UART_Init>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a7a:	f000 f8f5 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000298 	.word	0x20000298
 8001a88:	40004400 	.word	0x40004400

08001a8c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001a90:	4b0d      	ldr	r3, [pc, #52]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001a92:	4a0e      	ldr	r2, [pc, #56]	; (8001acc <MX_USB_PCD_Init+0x40>)
 8001a94:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001a96:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001a98:	2208      	movs	r2, #8
 8001a9a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001a9c:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001aa2:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001aa8:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001aae:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001ab4:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <MX_USB_PCD_Init+0x3c>)
 8001ab6:	f002 fbfb 	bl	80042b0 <HAL_PCD_Init>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8001ac0:	f000 f8d2 	bl	8001c68 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	20000320 	.word	0x20000320
 8001acc:	40005c00 	.word	0x40005c00

08001ad0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b08c      	sub	sp, #48	; 0x30
 8001ad4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ae6:	4b5c      	ldr	r3, [pc, #368]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	4a5b      	ldr	r2, [pc, #364]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001aec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001af0:	6153      	str	r3, [r2, #20]
 8001af2:	4b59      	ldr	r3, [pc, #356]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afa:	61bb      	str	r3, [r7, #24]
 8001afc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001afe:	4b56      	ldr	r3, [pc, #344]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	4a55      	ldr	r2, [pc, #340]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001b08:	6153      	str	r3, [r2, #20]
 8001b0a:	4b53      	ldr	r3, [pc, #332]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b16:	4b50      	ldr	r3, [pc, #320]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b18:	695b      	ldr	r3, [r3, #20]
 8001b1a:	4a4f      	ldr	r2, [pc, #316]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b20:	6153      	str	r3, [r2, #20]
 8001b22:	4b4d      	ldr	r3, [pc, #308]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2e:	4b4a      	ldr	r3, [pc, #296]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b30:	695b      	ldr	r3, [r3, #20]
 8001b32:	4a49      	ldr	r2, [pc, #292]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b38:	6153      	str	r3, [r2, #20]
 8001b3a:	4b47      	ldr	r3, [pc, #284]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b46:	4b44      	ldr	r3, [pc, #272]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b48:	695b      	ldr	r3, [r3, #20]
 8001b4a:	4a43      	ldr	r2, [pc, #268]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b50:	6153      	str	r3, [r2, #20]
 8001b52:	4b41      	ldr	r3, [pc, #260]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b5a:	60bb      	str	r3, [r7, #8]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b5e:	4b3e      	ldr	r3, [pc, #248]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	4a3d      	ldr	r2, [pc, #244]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b68:	6153      	str	r3, [r2, #20]
 8001b6a:	4b3b      	ldr	r3, [pc, #236]	; (8001c58 <MX_GPIO_Init+0x188>)
 8001b6c:	695b      	ldr	r3, [r3, #20]
 8001b6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b72:	607b      	str	r3, [r7, #4]
 8001b74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|GPIO_PIN_10|LD9_Pin
 8001b76:	2200      	movs	r2, #0
 8001b78:	f249 5108 	movw	r1, #38152	; 0x9508
 8001b7c:	4837      	ldr	r0, [pc, #220]	; (8001c5c <MX_GPIO_Init+0x18c>)
 8001b7e:	f002 fa41 	bl	8004004 <HAL_GPIO_WritePin>
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001b82:	2200      	movs	r2, #0
 8001b84:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8001b88:	4835      	ldr	r0, [pc, #212]	; (8001c60 <MX_GPIO_Init+0x190>)
 8001b8a:	f002 fa3b 	bl	8004004 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2140      	movs	r1, #64	; 0x40
 8001b92:	4834      	ldr	r0, [pc, #208]	; (8001c64 <MX_GPIO_Init+0x194>)
 8001b94:	f002 fa36 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 8001b98:	2337      	movs	r3, #55	; 0x37
 8001b9a:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b9c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	4619      	mov	r1, r3
 8001bac:	482b      	ldr	r0, [pc, #172]	; (8001c5c <MX_GPIO_Init+0x18c>)
 8001bae:	f002 f8af 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin PE10 LD9_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|GPIO_PIN_10|LD9_Pin
 8001bb2:	f249 5308 	movw	r3, #38152	; 0x9508
 8001bb6:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bc4:	f107 031c 	add.w	r3, r7, #28
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4824      	ldr	r0, [pc, #144]	; (8001c5c <MX_GPIO_Init+0x18c>)
 8001bcc:	f002 f8a0 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001be6:	f002 f893 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001bea:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001bee:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	4619      	mov	r1, r3
 8001c02:	4817      	ldr	r0, [pc, #92]	; (8001c60 <MX_GPIO_Init+0x190>)
 8001c04:	f002 f884 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c08:	2340      	movs	r3, #64	; 0x40
 8001c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c14:	2300      	movs	r3, #0
 8001c16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c18:	f107 031c 	add.w	r3, r7, #28
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4811      	ldr	r0, [pc, #68]	; (8001c64 <MX_GPIO_Init+0x194>)
 8001c20:	f002 f876 	bl	8003d10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c24:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001c28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c2a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c30:	2301      	movs	r3, #1
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480a      	ldr	r0, [pc, #40]	; (8001c64 <MX_GPIO_Init+0x194>)
 8001c3c:	f002 f868 	bl	8003d10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2017      	movs	r0, #23
 8001c46:	f001 ffb6 	bl	8003bb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c4a:	2017      	movs	r0, #23
 8001c4c:	f001 ffcf 	bl	8003bee <HAL_NVIC_EnableIRQ>

}
 8001c50:	bf00      	nop
 8001c52:	3730      	adds	r7, #48	; 0x30
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	48001000 	.word	0x48001000
 8001c60:	48000c00 	.word	0x48000c00
 8001c64:	48000800 	.word	0x48000800

08001c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c6c:	b672      	cpsid	i
}
 8001c6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <Error_Handler+0x8>
	...

08001c74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6193      	str	r3, [r2, #24]
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c92:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	4a08      	ldr	r2, [pc, #32]	; (8001cb8 <HAL_MspInit+0x44>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c9c:	61d3      	str	r3, [r2, #28]
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <HAL_MspInit+0x44>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001caa:	2005      	movs	r0, #5
 8001cac:	f001 ff78 	bl	8003ba0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40021000 	.word	0x40021000

08001cbc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08a      	sub	sp, #40	; 0x28
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001cdc:	d12c      	bne.n	8001d38 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001cde:	4b18      	ldr	r3, [pc, #96]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	4a17      	ldr	r2, [pc, #92]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce8:	6153      	str	r3, [r2, #20]
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf6:	4b12      	ldr	r3, [pc, #72]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	4a11      	ldr	r2, [pc, #68]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d00:	6153      	str	r3, [r2, #20]
 8001d02:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <HAL_ADC_MspInit+0x84>)
 8001d04:	695b      	ldr	r3, [r3, #20]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d12:	2303      	movs	r3, #3
 8001d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d16:	2300      	movs	r3, #0
 8001d18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d24:	f001 fff4 	bl	8003d10 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	2012      	movs	r0, #18
 8001d2e:	f001 ff42 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001d32:	2012      	movs	r0, #18
 8001d34:	f001 ff5b 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	; 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40021000 	.word	0x40021000

08001d44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a17      	ldr	r2, [pc, #92]	; (8001dc0 <HAL_I2C_MspInit+0x7c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d127      	bne.n	8001db6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	4a16      	ldr	r2, [pc, #88]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d70:	6153      	str	r3, [r2, #20]
 8001d72:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001d7e:	23c0      	movs	r3, #192	; 0xc0
 8001d80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d82:	2312      	movs	r3, #18
 8001d84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d86:	2301      	movs	r3, #1
 8001d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	4619      	mov	r1, r3
 8001d98:	480b      	ldr	r0, [pc, #44]	; (8001dc8 <HAL_I2C_MspInit+0x84>)
 8001d9a:	f001 ffb9 	bl	8003d10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	4a08      	ldr	r2, [pc, #32]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001da4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001da8:	61d3      	str	r3, [r2, #28]
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <HAL_I2C_MspInit+0x80>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	; 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	48000400 	.word	0x48000400

08001dcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08a      	sub	sp, #40	; 0x28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a17      	ldr	r2, [pc, #92]	; (8001e48 <HAL_SPI_MspInit+0x7c>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d128      	bne.n	8001e40 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dee:	4b17      	ldr	r3, [pc, #92]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001df0:	699b      	ldr	r3, [r3, #24]
 8001df2:	4a16      	ldr	r2, [pc, #88]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001df4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001df8:	6193      	str	r3, [r2, #24]
 8001dfa:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e02:	613b      	str	r3, [r7, #16]
 8001e04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	4a10      	ldr	r2, [pc, #64]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e10:	6153      	str	r3, [r2, #20]
 8001e12:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <HAL_SPI_MspInit+0x80>)
 8001e14:	695b      	ldr	r3, [r3, #20]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8001e1e:	23e0      	movs	r3, #224	; 0xe0
 8001e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e22:	2302      	movs	r3, #2
 8001e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e2e:	2305      	movs	r3, #5
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e32:	f107 0314 	add.w	r3, r7, #20
 8001e36:	4619      	mov	r1, r3
 8001e38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e3c:	f001 ff68 	bl	8003d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e40:	bf00      	nop
 8001e42:	3728      	adds	r7, #40	; 0x28
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40013000 	.word	0x40013000
 8001e4c:	40021000 	.word	0x40021000

08001e50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a26      	ldr	r2, [pc, #152]	; (8001ef8 <HAL_TIM_Base_MspInit+0xa8>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d12c      	bne.n	8001ebc <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e62:	4b26      	ldr	r3, [pc, #152]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	4a25      	ldr	r2, [pc, #148]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001e68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e6c:	6193      	str	r3, [r2, #24]
 8001e6e:	4b23      	ldr	r3, [pc, #140]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	2018      	movs	r0, #24
 8001e80:	f001 fe99 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001e84:	2018      	movs	r0, #24
 8001e86:	f001 feb2 	bl	8003bee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f001 fe91 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001e94:	2019      	movs	r0, #25
 8001e96:	f001 feaa 	bl	8003bee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	201a      	movs	r0, #26
 8001ea0:	f001 fe89 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001ea4:	201a      	movs	r0, #26
 8001ea6:	f001 fea2 	bl	8003bee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	201b      	movs	r0, #27
 8001eb0:	f001 fe81 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001eb4:	201b      	movs	r0, #27
 8001eb6:	f001 fe9a 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001eba:	e018      	b.n	8001eee <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0f      	ldr	r2, [pc, #60]	; (8001f00 <HAL_TIM_Base_MspInit+0xb0>)
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d113      	bne.n	8001eee <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	4a0c      	ldr	r2, [pc, #48]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001ecc:	f043 0302 	orr.w	r3, r3, #2
 8001ed0:	61d3      	str	r3, [r2, #28]
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	; (8001efc <HAL_TIM_Base_MspInit+0xac>)
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	201d      	movs	r0, #29
 8001ee4:	f001 fe67 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ee8:	201d      	movs	r0, #29
 8001eea:	f001 fe80 	bl	8003bee <HAL_NVIC_EnableIRQ>
}
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40012c00 	.word	0x40012c00
 8001efc:	40021000 	.word	0x40021000
 8001f00:	40000400 	.word	0x40000400

08001f04 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f04:	b480      	push	{r7}
 8001f06:	b085      	sub	sp, #20
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f14:	d10b      	bne.n	8001f2e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f16:	4b09      	ldr	r3, [pc, #36]	; (8001f3c <HAL_TIM_PWM_MspInit+0x38>)
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	4a08      	ldr	r2, [pc, #32]	; (8001f3c <HAL_TIM_PWM_MspInit+0x38>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	61d3      	str	r3, [r2, #28]
 8001f22:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <HAL_TIM_PWM_MspInit+0x38>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001f2e:	bf00      	nop
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	40021000 	.word	0x40021000

08001f40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	; 0x28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a23      	ldr	r2, [pc, #140]	; (8001fec <HAL_TIM_MspPostInit+0xac>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d11d      	bne.n	8001f9e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f62:	4b23      	ldr	r3, [pc, #140]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	4a22      	ldr	r2, [pc, #136]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001f68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f6c:	6153      	str	r3, [r2, #20]
 8001f6e:	4b20      	ldr	r3, [pc, #128]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 8001f7a:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8001f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f80:	2302      	movs	r3, #2
 8001f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	4619      	mov	r1, r3
 8001f96:	4817      	ldr	r0, [pc, #92]	; (8001ff4 <HAL_TIM_MspPostInit+0xb4>)
 8001f98:	f001 feba 	bl	8003d10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f9c:	e021      	b.n	8001fe2 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM2)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fa6:	d11c      	bne.n	8001fe2 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa8:	4b11      	ldr	r3, [pc, #68]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	4a10      	ldr	r2, [pc, #64]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001fae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb2:	6153      	str	r3, [r2, #20]
 8001fb4:	4b0e      	ldr	r3, [pc, #56]	; (8001ff0 <HAL_TIM_MspPostInit+0xb0>)
 8001fb6:	695b      	ldr	r3, [r3, #20]
 8001fb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001fc0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001fc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	4619      	mov	r1, r3
 8001fdc:	4806      	ldr	r0, [pc, #24]	; (8001ff8 <HAL_TIM_MspPostInit+0xb8>)
 8001fde:	f001 fe97 	bl	8003d10 <HAL_GPIO_Init>
}
 8001fe2:	bf00      	nop
 8001fe4:	3728      	adds	r7, #40	; 0x28
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40012c00 	.word	0x40012c00
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	48001000 	.word	0x48001000
 8001ff8:	48000400 	.word	0x48000400

08001ffc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	; 0x28
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	f107 0314 	add.w	r3, r7, #20
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a1b      	ldr	r2, [pc, #108]	; (8002088 <HAL_UART_MspInit+0x8c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d130      	bne.n	8002080 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800201e:	4b1b      	ldr	r3, [pc, #108]	; (800208c <HAL_UART_MspInit+0x90>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a1a      	ldr	r2, [pc, #104]	; (800208c <HAL_UART_MspInit+0x90>)
 8002024:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b18      	ldr	r3, [pc, #96]	; (800208c <HAL_UART_MspInit+0x90>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	613b      	str	r3, [r7, #16]
 8002034:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002036:	4b15      	ldr	r3, [pc, #84]	; (800208c <HAL_UART_MspInit+0x90>)
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	4a14      	ldr	r2, [pc, #80]	; (800208c <HAL_UART_MspInit+0x90>)
 800203c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002040:	6153      	str	r3, [r2, #20]
 8002042:	4b12      	ldr	r3, [pc, #72]	; (800208c <HAL_UART_MspInit+0x90>)
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800204a:	60fb      	str	r3, [r7, #12]
 800204c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800204e:	230c      	movs	r3, #12
 8002050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002052:	2302      	movs	r3, #2
 8002054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800205a:	2303      	movs	r3, #3
 800205c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800205e:	2307      	movs	r3, #7
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002062:	f107 0314 	add.w	r3, r7, #20
 8002066:	4619      	mov	r1, r3
 8002068:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800206c:	f001 fe50 	bl	8003d10 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002070:	2200      	movs	r2, #0
 8002072:	2100      	movs	r1, #0
 8002074:	2026      	movs	r0, #38	; 0x26
 8002076:	f001 fd9e 	bl	8003bb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800207a:	2026      	movs	r0, #38	; 0x26
 800207c:	f001 fdb7 	bl	8003bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002080:	bf00      	nop
 8002082:	3728      	adds	r7, #40	; 0x28
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40004400 	.word	0x40004400
 800208c:	40021000 	.word	0x40021000

08002090 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08a      	sub	sp, #40	; 0x28
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002098:	f107 0314 	add.w	r3, r7, #20
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]
 80020a6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a18      	ldr	r2, [pc, #96]	; (8002110 <HAL_PCD_MspInit+0x80>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d129      	bne.n	8002106 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	4b18      	ldr	r3, [pc, #96]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020b4:	695b      	ldr	r3, [r3, #20]
 80020b6:	4a17      	ldr	r2, [pc, #92]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020bc:	6153      	str	r3, [r2, #20]
 80020be:	4b15      	ldr	r3, [pc, #84]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020c0:	695b      	ldr	r3, [r3, #20]
 80020c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 80020ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80020ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d0:	2302      	movs	r3, #2
 80020d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d4:	2300      	movs	r3, #0
 80020d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020d8:	2303      	movs	r3, #3
 80020da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80020dc:	230e      	movs	r3, #14
 80020de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	4619      	mov	r1, r3
 80020e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020ea:	f001 fe11 	bl	8003d10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80020ee:	4b09      	ldr	r3, [pc, #36]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	4a08      	ldr	r2, [pc, #32]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020f8:	61d3      	str	r3, [r2, #28]
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_PCD_MspInit+0x84>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002106:	bf00      	nop
 8002108:	3728      	adds	r7, #40	; 0x28
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40005c00 	.word	0x40005c00
 8002114:	40021000 	.word	0x40021000

08002118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800211c:	e7fe      	b.n	800211c <NMI_Handler+0x4>

0800211e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002122:	e7fe      	b.n	8002122 <HardFault_Handler+0x4>

08002124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <MemManage_Handler+0x4>

0800212a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800212e:	e7fe      	b.n	800212e <BusFault_Handler+0x4>

08002130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002134:	e7fe      	b.n	8002134 <UsageFault_Handler+0x4>

08002136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr

08002152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002152:	b480      	push	{r7}
 8002154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002164:	f000 f910 	bl	8002388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	bd80      	pop	{r7, pc}

0800216c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002170:	4802      	ldr	r0, [pc, #8]	; (800217c <ADC1_2_IRQHandler+0x10>)
 8002172:	f000 fc8f 	bl	8002a94 <HAL_ADC_IRQHandler>
//  HAL_Delay(500);
//  HAL_ADC_Start_IT(&hadc1);
//

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200000ac 	.word	0x200000ac

08002180 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002184:	2080      	movs	r0, #128	; 0x80
 8002186:	f001 ff55 	bl	8004034 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800218a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800218e:	f001 ff51 	bl	8004034 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002192:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002196:	f001 ff4d 	bl	8004034 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021a4:	4802      	ldr	r0, [pc, #8]	; (80021b0 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 80021a6:	f004 f8d3 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	200001b4 	.word	0x200001b4

080021b4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021b8:	4802      	ldr	r0, [pc, #8]	; (80021c4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80021ba:	f004 f8c9 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200001b4 	.word	0x200001b4

080021c8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021cc:	4802      	ldr	r0, [pc, #8]	; (80021d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80021ce:	f004 f8bf 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	200001b4 	.word	0x200001b4

080021dc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021e0:	4802      	ldr	r0, [pc, #8]	; (80021ec <TIM1_CC_IRQHandler+0x10>)
 80021e2:	f004 f8b5 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	200001b4 	.word	0x200001b4

080021f0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80021f4:	4802      	ldr	r0, [pc, #8]	; (8002200 <TIM3_IRQHandler+0x10>)
 80021f6:	f004 f8ab 	bl	8006350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	2000024c 	.word	0x2000024c

08002204 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002208:	4802      	ldr	r0, [pc, #8]	; (8002214 <USART2_IRQHandler+0x10>)
 800220a:	f005 fadb 	bl	80077c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000298 	.word	0x20000298

08002218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <_sbrk+0x5c>)
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <_sbrk+0x60>)
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <_sbrk+0x64>)
 8002236:	4a12      	ldr	r2, [pc, #72]	; (8002280 <_sbrk+0x68>)
 8002238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	429a      	cmp	r2, r3
 8002246:	d207      	bcs.n	8002258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002248:	f006 fc8e 	bl	8008b68 <__errno>
 800224c:	4603      	mov	r3, r0
 800224e:	220c      	movs	r2, #12
 8002250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	e009      	b.n	800226c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <_sbrk+0x64>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	4a05      	ldr	r2, [pc, #20]	; (800227c <_sbrk+0x64>)
 8002268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3718      	adds	r7, #24
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	2000a000 	.word	0x2000a000
 8002278:	00000400 	.word	0x00000400
 800227c:	20001048 	.word	0x20001048
 8002280:	20001060 	.word	0x20001060

08002284 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002288:	4b06      	ldr	r3, [pc, #24]	; (80022a4 <SystemInit+0x20>)
 800228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228e:	4a05      	ldr	r2, [pc, #20]	; (80022a4 <SystemInit+0x20>)
 8002290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80022ac:	f7ff ffea 	bl	8002284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022b0:	480c      	ldr	r0, [pc, #48]	; (80022e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80022b2:	490d      	ldr	r1, [pc, #52]	; (80022e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022b4:	4a0d      	ldr	r2, [pc, #52]	; (80022ec <LoopForever+0xe>)
  movs r3, #0
 80022b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022b8:	e002      	b.n	80022c0 <LoopCopyDataInit>

080022ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022be:	3304      	adds	r3, #4

080022c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022c4:	d3f9      	bcc.n	80022ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022c8:	4c0a      	ldr	r4, [pc, #40]	; (80022f4 <LoopForever+0x16>)
  movs r3, #0
 80022ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022cc:	e001      	b.n	80022d2 <LoopFillZerobss>

080022ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022d0:	3204      	adds	r2, #4

080022d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022d4:	d3fb      	bcc.n	80022ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022d6:	f006 fc4d 	bl	8008b74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022da:	f7fe ffc9 	bl	8001270 <main>

080022de <LoopForever>:

LoopForever:
    b LoopForever
 80022de:	e7fe      	b.n	80022de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80022e0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80022e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022e8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80022ec:	0800a860 	.word	0x0800a860
  ldr r2, =_sbss
 80022f0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80022f4:	20001060 	.word	0x20001060

080022f8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022f8:	e7fe      	b.n	80022f8 <ADC3_IRQHandler>
	...

080022fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002300:	4b08      	ldr	r3, [pc, #32]	; (8002324 <HAL_Init+0x28>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a07      	ldr	r2, [pc, #28]	; (8002324 <HAL_Init+0x28>)
 8002306:	f043 0310 	orr.w	r3, r3, #16
 800230a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800230c:	2003      	movs	r0, #3
 800230e:	f001 fc47 	bl	8003ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002312:	2000      	movs	r0, #0
 8002314:	f000 f808 	bl	8002328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002318:	f7ff fcac 	bl	8001c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	40022000 	.word	0x40022000

08002328 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002330:	4b12      	ldr	r3, [pc, #72]	; (800237c <HAL_InitTick+0x54>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_InitTick+0x58>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	4619      	mov	r1, r3
 800233a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800233e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002342:	fbb2 f3f3 	udiv	r3, r2, r3
 8002346:	4618      	mov	r0, r3
 8002348:	f001 fc5f 	bl	8003c0a <HAL_SYSTICK_Config>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e00e      	b.n	8002374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b0f      	cmp	r3, #15
 800235a:	d80a      	bhi.n	8002372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235c:	2200      	movs	r2, #0
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	f04f 30ff 	mov.w	r0, #4294967295
 8002364:	f001 fc27 	bl	8003bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002368:	4a06      	ldr	r2, [pc, #24]	; (8002384 <HAL_InitTick+0x5c>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	e000      	b.n	8002374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
}
 8002374:	4618      	mov	r0, r3
 8002376:	3708      	adds	r7, #8
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	20000020 	.word	0x20000020
 8002380:	20000028 	.word	0x20000028
 8002384:	20000024 	.word	0x20000024

08002388 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <HAL_IncTick+0x20>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	4b06      	ldr	r3, [pc, #24]	; (80023ac <HAL_IncTick+0x24>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4413      	add	r3, r2
 8002398:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_IncTick+0x24>)
 800239a:	6013      	str	r3, [r2, #0]
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000028 	.word	0x20000028
 80023ac:	2000104c 	.word	0x2000104c

080023b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80023b4:	4b03      	ldr	r3, [pc, #12]	; (80023c4 <HAL_GetTick+0x14>)
 80023b6:	681b      	ldr	r3, [r3, #0]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	2000104c 	.word	0x2000104c

080023c8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff ffee 	bl	80023b0 <HAL_GetTick>
 80023d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e0:	d005      	beq.n	80023ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e2:	4b0a      	ldr	r3, [pc, #40]	; (800240c <HAL_Delay+0x44>)
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	461a      	mov	r2, r3
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	4413      	add	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80023ee:	bf00      	nop
 80023f0:	f7ff ffde 	bl	80023b0 <HAL_GetTick>
 80023f4:	4602      	mov	r2, r0
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d8f7      	bhi.n	80023f0 <HAL_Delay+0x28>
  {
  }
}
 8002400:	bf00      	nop
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	20000028 	.word	0x20000028

08002410 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b09a      	sub	sp, #104	; 0x68
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800244a:	2300      	movs	r3, #0
 800244c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e1c9      	b.n	80027ec <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f003 0310 	and.w	r3, r3, #16
 8002466:	2b00      	cmp	r3, #0
 8002468:	d176      	bne.n	8002558 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	2b00      	cmp	r3, #0
 8002470:	d152      	bne.n	8002518 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2200      	movs	r2, #0
 800247c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7ff fc15 	bl	8001cbc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d13b      	bne.n	8002518 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f001 fa47 	bl	8003934 <ADC_Disable>
 80024a6:	4603      	mov	r3, r0
 80024a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b0:	f003 0310 	and.w	r3, r3, #16
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d12f      	bne.n	8002518 <HAL_ADC_Init+0xe0>
 80024b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d12b      	bne.n	8002518 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024c8:	f023 0302 	bic.w	r3, r3, #2
 80024cc:	f043 0202 	orr.w	r2, r3, #2
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80024e2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80024f2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024f4:	4b86      	ldr	r3, [pc, #536]	; (8002710 <HAL_ADC_Init+0x2d8>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a86      	ldr	r2, [pc, #536]	; (8002714 <HAL_ADC_Init+0x2dc>)
 80024fa:	fba2 2303 	umull	r2, r3, r2, r3
 80024fe:	0c9a      	lsrs	r2, r3, #18
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800250a:	e002      	b.n	8002512 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	3b01      	subs	r3, #1
 8002510:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f9      	bne.n	800250c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002530:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002534:	d110      	bne.n	8002558 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f023 0312 	bic.w	r3, r3, #18
 800253e:	f043 0210 	orr.w	r2, r3, #16
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	f043 0201 	orr.w	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f003 0310 	and.w	r3, r3, #16
 8002560:	2b00      	cmp	r3, #0
 8002562:	f040 8136 	bne.w	80027d2 <HAL_ADC_Init+0x39a>
 8002566:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800256a:	2b00      	cmp	r3, #0
 800256c:	f040 8131 	bne.w	80027d2 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800257a:	2b00      	cmp	r3, #0
 800257c:	f040 8129 	bne.w	80027d2 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002584:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002588:	f043 0202 	orr.w	r2, r3, #2
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002598:	d004      	beq.n	80025a4 <HAL_ADC_Init+0x16c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a5e      	ldr	r2, [pc, #376]	; (8002718 <HAL_ADC_Init+0x2e0>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d101      	bne.n	80025a8 <HAL_ADC_Init+0x170>
 80025a4:	4b5d      	ldr	r3, [pc, #372]	; (800271c <HAL_ADC_Init+0x2e4>)
 80025a6:	e000      	b.n	80025aa <HAL_ADC_Init+0x172>
 80025a8:	4b5d      	ldr	r3, [pc, #372]	; (8002720 <HAL_ADC_Init+0x2e8>)
 80025aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025b4:	d102      	bne.n	80025bc <HAL_ADC_Init+0x184>
 80025b6:	4b58      	ldr	r3, [pc, #352]	; (8002718 <HAL_ADC_Init+0x2e0>)
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	e01a      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a55      	ldr	r2, [pc, #340]	; (8002718 <HAL_ADC_Init+0x2e0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d103      	bne.n	80025ce <HAL_ADC_Init+0x196>
 80025c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	e011      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a54      	ldr	r2, [pc, #336]	; (8002724 <HAL_ADC_Init+0x2ec>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d102      	bne.n	80025de <HAL_ADC_Init+0x1a6>
 80025d8:	4b53      	ldr	r3, [pc, #332]	; (8002728 <HAL_ADC_Init+0x2f0>)
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	e009      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a51      	ldr	r2, [pc, #324]	; (8002728 <HAL_ADC_Init+0x2f0>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d102      	bne.n	80025ee <HAL_ADC_Init+0x1b6>
 80025e8:	4b4e      	ldr	r3, [pc, #312]	; (8002724 <HAL_ADC_Init+0x2ec>)
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	e001      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d108      	bne.n	8002612 <HAL_ADC_Init+0x1da>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <HAL_ADC_Init+0x1da>
 800260e:	2301      	movs	r3, #1
 8002610:	e000      	b.n	8002614 <HAL_ADC_Init+0x1dc>
 8002612:	2300      	movs	r3, #0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d11c      	bne.n	8002652 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002618:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800261a:	2b00      	cmp	r3, #0
 800261c:	d010      	beq.n	8002640 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d107      	bne.n	800263a <HAL_ADC_Init+0x202>
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0301 	and.w	r3, r3, #1
 8002632:	2b01      	cmp	r3, #1
 8002634:	d101      	bne.n	800263a <HAL_ADC_Init+0x202>
 8002636:	2301      	movs	r3, #1
 8002638:	e000      	b.n	800263c <HAL_ADC_Init+0x204>
 800263a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800263c:	2b00      	cmp	r3, #0
 800263e:	d108      	bne.n	8002652 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002640:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002642:	689b      	ldr	r3, [r3, #8]
 8002644:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	431a      	orrs	r2, r3
 800264e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002650:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	7e5b      	ldrb	r3, [r3, #25]
 8002656:	035b      	lsls	r3, r3, #13
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800265c:	2a01      	cmp	r2, #1
 800265e:	d002      	beq.n	8002666 <HAL_ADC_Init+0x22e>
 8002660:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002664:	e000      	b.n	8002668 <HAL_ADC_Init+0x230>
 8002666:	2200      	movs	r2, #0
 8002668:	431a      	orrs	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	4313      	orrs	r3, r2
 8002676:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002678:	4313      	orrs	r3, r2
 800267a:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d11b      	bne.n	80026be <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	7e5b      	ldrb	r3, [r3, #25]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d109      	bne.n	80026a2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	3b01      	subs	r3, #1
 8002694:	045a      	lsls	r2, r3, #17
 8002696:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002698:	4313      	orrs	r3, r2
 800269a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800269e:	663b      	str	r3, [r7, #96]	; 0x60
 80026a0:	e00d      	b.n	80026be <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80026aa:	f043 0220 	orr.w	r2, r3, #32
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b6:	f043 0201 	orr.w	r2, r3, #1
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d03a      	beq.n	800273c <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a16      	ldr	r2, [pc, #88]	; (8002724 <HAL_ADC_Init+0x2ec>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d004      	beq.n	80026da <HAL_ADC_Init+0x2a2>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a14      	ldr	r2, [pc, #80]	; (8002728 <HAL_ADC_Init+0x2f0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d128      	bne.n	800272c <HAL_ADC_Init+0x2f4>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026de:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80026e2:	d012      	beq.n	800270a <HAL_ADC_Init+0x2d2>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026ec:	d00a      	beq.n	8002704 <HAL_ADC_Init+0x2cc>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80026f6:	d002      	beq.n	80026fe <HAL_ADC_Init+0x2c6>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fc:	e018      	b.n	8002730 <HAL_ADC_Init+0x2f8>
 80026fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002702:	e015      	b.n	8002730 <HAL_ADC_Init+0x2f8>
 8002704:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002708:	e012      	b.n	8002730 <HAL_ADC_Init+0x2f8>
 800270a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800270e:	e00f      	b.n	8002730 <HAL_ADC_Init+0x2f8>
 8002710:	20000020 	.word	0x20000020
 8002714:	431bde83 	.word	0x431bde83
 8002718:	50000100 	.word	0x50000100
 800271c:	50000300 	.word	0x50000300
 8002720:	50000700 	.word	0x50000700
 8002724:	50000400 	.word	0x50000400
 8002728:	50000500 	.word	0x50000500
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002734:	4313      	orrs	r3, r2
 8002736:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002738:	4313      	orrs	r3, r2
 800273a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f003 030c 	and.w	r3, r3, #12
 8002746:	2b00      	cmp	r3, #0
 8002748:	d114      	bne.n	8002774 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002758:	f023 0302 	bic.w	r3, r3, #2
 800275c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	7e1b      	ldrb	r3, [r3, #24]
 8002762:	039a      	lsls	r2, r3, #14
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	4313      	orrs	r3, r2
 800276e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002770:	4313      	orrs	r3, r2
 8002772:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68da      	ldr	r2, [r3, #12]
 800277a:	4b1e      	ldr	r3, [pc, #120]	; (80027f4 <HAL_ADC_Init+0x3bc>)
 800277c:	4013      	ands	r3, r2
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	6812      	ldr	r2, [r2, #0]
 8002782:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002784:	430b      	orrs	r3, r1
 8002786:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b01      	cmp	r3, #1
 800278e:	d10c      	bne.n	80027aa <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f023 010f 	bic.w	r1, r3, #15
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	1e5a      	subs	r2, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	631a      	str	r2, [r3, #48]	; 0x30
 80027a8:	e007      	b.n	80027ba <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 020f 	bic.w	r2, r2, #15
 80027b8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f023 0303 	bic.w	r3, r3, #3
 80027c8:	f043 0201 	orr.w	r2, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	641a      	str	r2, [r3, #64]	; 0x40
 80027d0:	e00a      	b.n	80027e8 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f023 0312 	bic.w	r3, r3, #18
 80027da:	f043 0210 	orr.w	r2, r3, #16
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80027e2:	2301      	movs	r3, #1
 80027e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80027e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3768      	adds	r7, #104	; 0x68
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	fff0c007 	.word	0xfff0c007

080027f8 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f003 0304 	and.w	r3, r3, #4
 800280e:	2b00      	cmp	r3, #0
 8002810:	f040 8123 	bne.w	8002a5a <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_ADC_Start_IT+0x2a>
 800281e:	2302      	movs	r3, #2
 8002820:	e11e      	b.n	8002a60 <HAL_ADC_Start_IT+0x268>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f001 f81e 	bl	800386c <ADC_Enable>
 8002830:	4603      	mov	r3, r0
 8002832:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002834:	7bfb      	ldrb	r3, [r7, #15]
 8002836:	2b00      	cmp	r3, #0
 8002838:	f040 810a 	bne.w	8002a50 <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002840:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002844:	f023 0301 	bic.w	r3, r3, #1
 8002848:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002858:	d004      	beq.n	8002864 <HAL_ADC_Start_IT+0x6c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a82      	ldr	r2, [pc, #520]	; (8002a68 <HAL_ADC_Start_IT+0x270>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d106      	bne.n	8002872 <HAL_ADC_Start_IT+0x7a>
 8002864:	4b81      	ldr	r3, [pc, #516]	; (8002a6c <HAL_ADC_Start_IT+0x274>)
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2b00      	cmp	r3, #0
 800286e:	d010      	beq.n	8002892 <HAL_ADC_Start_IT+0x9a>
 8002870:	e005      	b.n	800287e <HAL_ADC_Start_IT+0x86>
 8002872:	4b7f      	ldr	r3, [pc, #508]	; (8002a70 <HAL_ADC_Start_IT+0x278>)
 8002874:	689b      	ldr	r3, [r3, #8]
 8002876:	f003 031f 	and.w	r3, r3, #31
 800287a:	2b00      	cmp	r3, #0
 800287c:	d009      	beq.n	8002892 <HAL_ADC_Start_IT+0x9a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002886:	d004      	beq.n	8002892 <HAL_ADC_Start_IT+0x9a>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a79      	ldr	r2, [pc, #484]	; (8002a74 <HAL_ADC_Start_IT+0x27c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d115      	bne.n	80028be <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d036      	beq.n	800291a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028b4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028bc:	e02d      	b.n	800291a <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028d2:	d004      	beq.n	80028de <HAL_ADC_Start_IT+0xe6>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a63      	ldr	r2, [pc, #396]	; (8002a68 <HAL_ADC_Start_IT+0x270>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d10a      	bne.n	80028f4 <HAL_ADC_Start_IT+0xfc>
 80028de:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf14      	ite	ne
 80028ec:	2301      	movne	r3, #1
 80028ee:	2300      	moveq	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	e008      	b.n	8002906 <HAL_ADC_Start_IT+0x10e>
 80028f4:	4b5f      	ldr	r3, [pc, #380]	; (8002a74 <HAL_ADC_Start_IT+0x27c>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	bf14      	ite	ne
 8002900:	2301      	movne	r3, #1
 8002902:	2300      	moveq	r3, #0
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d007      	beq.n	800291a <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002912:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002922:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002926:	d106      	bne.n	8002936 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	f023 0206 	bic.w	r2, r3, #6
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	645a      	str	r2, [r3, #68]	; 0x44
 8002934:	e002      	b.n	800293c <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	221c      	movs	r2, #28
 800294a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	2b08      	cmp	r3, #8
 8002952:	d110      	bne.n	8002976 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685a      	ldr	r2, [r3, #4]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f022 0204 	bic.w	r2, r2, #4
 8002962:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0208 	orr.w	r2, r2, #8
 8002972:	605a      	str	r2, [r3, #4]
          break;
 8002974:	e008      	b.n	8002988 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f042 020c 	orr.w	r2, r2, #12
 8002984:	605a      	str	r2, [r3, #4]
          break;
 8002986:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800298c:	2b01      	cmp	r3, #1
 800298e:	d107      	bne.n	80029a0 <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0210 	bic.w	r2, r2, #16
 800299e:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029a8:	d004      	beq.n	80029b4 <HAL_ADC_Start_IT+0x1bc>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a2e      	ldr	r2, [pc, #184]	; (8002a68 <HAL_ADC_Start_IT+0x270>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d106      	bne.n	80029c2 <HAL_ADC_Start_IT+0x1ca>
 80029b4:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <HAL_ADC_Start_IT+0x274>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 031f 	and.w	r3, r3, #31
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d03e      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 80029c0:	e005      	b.n	80029ce <HAL_ADC_Start_IT+0x1d6>
 80029c2:	4b2b      	ldr	r3, [pc, #172]	; (8002a70 <HAL_ADC_Start_IT+0x278>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f003 031f 	and.w	r3, r3, #31
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d037      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029d6:	d004      	beq.n	80029e2 <HAL_ADC_Start_IT+0x1ea>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a22      	ldr	r2, [pc, #136]	; (8002a68 <HAL_ADC_Start_IT+0x270>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d106      	bne.n	80029f0 <HAL_ADC_Start_IT+0x1f8>
 80029e2:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <HAL_ADC_Start_IT+0x274>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 031f 	and.w	r3, r3, #31
 80029ea:	2b05      	cmp	r3, #5
 80029ec:	d027      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 80029ee:	e005      	b.n	80029fc <HAL_ADC_Start_IT+0x204>
 80029f0:	4b1f      	ldr	r3, [pc, #124]	; (8002a70 <HAL_ADC_Start_IT+0x278>)
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f003 031f 	and.w	r3, r3, #31
 80029f8:	2b05      	cmp	r3, #5
 80029fa:	d020      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a04:	d004      	beq.n	8002a10 <HAL_ADC_Start_IT+0x218>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a17      	ldr	r2, [pc, #92]	; (8002a68 <HAL_ADC_Start_IT+0x270>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d106      	bne.n	8002a1e <HAL_ADC_Start_IT+0x226>
 8002a10:	4b16      	ldr	r3, [pc, #88]	; (8002a6c <HAL_ADC_Start_IT+0x274>)
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 031f 	and.w	r3, r3, #31
 8002a18:	2b09      	cmp	r3, #9
 8002a1a:	d010      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 8002a1c:	e005      	b.n	8002a2a <HAL_ADC_Start_IT+0x232>
 8002a1e:	4b14      	ldr	r3, [pc, #80]	; (8002a70 <HAL_ADC_Start_IT+0x278>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 031f 	and.w	r3, r3, #31
 8002a26:	2b09      	cmp	r3, #9
 8002a28:	d009      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a32:	d004      	beq.n	8002a3e <HAL_ADC_Start_IT+0x246>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a0e      	ldr	r2, [pc, #56]	; (8002a74 <HAL_ADC_Start_IT+0x27c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d10f      	bne.n	8002a5e <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f042 0204 	orr.w	r2, r2, #4
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	e006      	b.n	8002a5e <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002a58:	e001      	b.n	8002a5e <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002a5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3710      	adds	r7, #16
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	50000100 	.word	0x50000100
 8002a6c:	50000300 	.word	0x50000300
 8002a70:	50000700 	.word	0x50000700
 8002a74:	50000400 	.word	0x50000400

08002a78 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
	...

08002a94 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	f003 0304 	and.w	r3, r3, #4
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d004      	beq.n	8002acc <HAL_ADC_IRQHandler+0x38>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10b      	bne.n	8002ae4 <HAL_ADC_IRQHandler+0x50>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 80bc 	beq.w	8002c50 <HAL_ADC_IRQHandler+0x1bc>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f003 0308 	and.w	r3, r3, #8
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 80b6 	beq.w	8002c50 <HAL_ADC_IRQHandler+0x1bc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 0310 	and.w	r3, r3, #16
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d105      	bne.n	8002afc <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b04:	d004      	beq.n	8002b10 <HAL_ADC_IRQHandler+0x7c>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a90      	ldr	r2, [pc, #576]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d106      	bne.n	8002b1e <HAL_ADC_IRQHandler+0x8a>
 8002b10:	4b8f      	ldr	r3, [pc, #572]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 031f 	and.w	r3, r3, #31
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d03e      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b1c:	e005      	b.n	8002b2a <HAL_ADC_IRQHandler+0x96>
 8002b1e:	4b8d      	ldr	r3, [pc, #564]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 031f 	and.w	r3, r3, #31
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d037      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b32:	d004      	beq.n	8002b3e <HAL_ADC_IRQHandler+0xaa>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a84      	ldr	r2, [pc, #528]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d106      	bne.n	8002b4c <HAL_ADC_IRQHandler+0xb8>
 8002b3e:	4b84      	ldr	r3, [pc, #528]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 031f 	and.w	r3, r3, #31
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d027      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b4a:	e005      	b.n	8002b58 <HAL_ADC_IRQHandler+0xc4>
 8002b4c:	4b81      	ldr	r3, [pc, #516]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2b05      	cmp	r3, #5
 8002b56:	d020      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b60:	d004      	beq.n	8002b6c <HAL_ADC_IRQHandler+0xd8>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a79      	ldr	r2, [pc, #484]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d106      	bne.n	8002b7a <HAL_ADC_IRQHandler+0xe6>
 8002b6c:	4b78      	ldr	r3, [pc, #480]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	2b09      	cmp	r3, #9
 8002b76:	d010      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b78:	e005      	b.n	8002b86 <HAL_ADC_IRQHandler+0xf2>
 8002b7a:	4b76      	ldr	r3, [pc, #472]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f003 031f 	and.w	r3, r3, #31
 8002b82:	2b09      	cmp	r3, #9
 8002b84:	d009      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b8e:	d004      	beq.n	8002b9a <HAL_ADC_IRQHandler+0x106>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a70      	ldr	r2, [pc, #448]	; (8002d58 <HAL_ADC_IRQHandler+0x2c4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d104      	bne.n	8002ba4 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	61bb      	str	r3, [r7, #24]
 8002ba2:	e00f      	b.n	8002bc4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bac:	d004      	beq.n	8002bb8 <HAL_ADC_IRQHandler+0x124>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a66      	ldr	r2, [pc, #408]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d102      	bne.n	8002bbe <HAL_ADC_IRQHandler+0x12a>
 8002bb8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bbc:	e000      	b.n	8002bc0 <HAL_ADC_IRQHandler+0x12c>
 8002bbe:	4b66      	ldr	r3, [pc, #408]	; (8002d58 <HAL_ADC_IRQHandler+0x2c4>)
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d137      	bne.n	8002c42 <HAL_ADC_IRQHandler+0x1ae>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d132      	bne.n	8002c42 <HAL_ADC_IRQHandler+0x1ae>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d02d      	beq.n	8002c42 <HAL_ADC_IRQHandler+0x1ae>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d11a      	bne.n	8002c2a <HAL_ADC_IRQHandler+0x196>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685a      	ldr	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 020c 	bic.w	r2, r2, #12
 8002c02:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c08:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d112      	bne.n	8002c42 <HAL_ADC_IRQHandler+0x1ae>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	f043 0201 	orr.w	r2, r3, #1
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40
 8002c28:	e00b      	b.n	8002c42 <HAL_ADC_IRQHandler+0x1ae>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f043 0210 	orr.w	r2, r3, #16
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c3a:	f043 0201 	orr.w	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f7fe f872 	bl	8000d2c <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	220c      	movs	r2, #12
 8002c4e:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f003 0320 	and.w	r3, r3, #32
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d004      	beq.n	8002c64 <HAL_ADC_IRQHandler+0x1d0>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f003 0320 	and.w	r3, r3, #32
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10b      	bne.n	8002c7c <HAL_ADC_IRQHandler+0x1e8>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 8138 	beq.w	8002ee0 <HAL_ADC_IRQHandler+0x44c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 8132 	beq.w	8002ee0 <HAL_ADC_IRQHandler+0x44c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c90:	d004      	beq.n	8002c9c <HAL_ADC_IRQHandler+0x208>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a2d      	ldr	r2, [pc, #180]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d106      	bne.n	8002caa <HAL_ADC_IRQHandler+0x216>
 8002c9c:	4b2c      	ldr	r3, [pc, #176]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d03e      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002ca8:	e005      	b.n	8002cb6 <HAL_ADC_IRQHandler+0x222>
 8002caa:	4b2a      	ldr	r3, [pc, #168]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 031f 	and.w	r3, r3, #31
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d037      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cbe:	d004      	beq.n	8002cca <HAL_ADC_IRQHandler+0x236>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a21      	ldr	r2, [pc, #132]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d106      	bne.n	8002cd8 <HAL_ADC_IRQHandler+0x244>
 8002cca:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 031f 	and.w	r3, r3, #31
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d027      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002cd6:	e005      	b.n	8002ce4 <HAL_ADC_IRQHandler+0x250>
 8002cd8:	4b1e      	ldr	r3, [pc, #120]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 031f 	and.w	r3, r3, #31
 8002ce0:	2b05      	cmp	r3, #5
 8002ce2:	d020      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cec:	d004      	beq.n	8002cf8 <HAL_ADC_IRQHandler+0x264>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a16      	ldr	r2, [pc, #88]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d106      	bne.n	8002d06 <HAL_ADC_IRQHandler+0x272>
 8002cf8:	4b15      	ldr	r3, [pc, #84]	; (8002d50 <HAL_ADC_IRQHandler+0x2bc>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	2b09      	cmp	r3, #9
 8002d02:	d010      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002d04:	e005      	b.n	8002d12 <HAL_ADC_IRQHandler+0x27e>
 8002d06:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <HAL_ADC_IRQHandler+0x2c0>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 031f 	and.w	r3, r3, #31
 8002d0e:	2b09      	cmp	r3, #9
 8002d10:	d009      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d1a:	d004      	beq.n	8002d26 <HAL_ADC_IRQHandler+0x292>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a0d      	ldr	r2, [pc, #52]	; (8002d58 <HAL_ADC_IRQHandler+0x2c4>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d104      	bne.n	8002d30 <HAL_ADC_IRQHandler+0x29c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61bb      	str	r3, [r7, #24]
 8002d2e:	e018      	b.n	8002d62 <HAL_ADC_IRQHandler+0x2ce>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d38:	d004      	beq.n	8002d44 <HAL_ADC_IRQHandler+0x2b0>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a03      	ldr	r2, [pc, #12]	; (8002d4c <HAL_ADC_IRQHandler+0x2b8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d10b      	bne.n	8002d5c <HAL_ADC_IRQHandler+0x2c8>
 8002d44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d48:	e009      	b.n	8002d5e <HAL_ADC_IRQHandler+0x2ca>
 8002d4a:	bf00      	nop
 8002d4c:	50000100 	.word	0x50000100
 8002d50:	50000300 	.word	0x50000300
 8002d54:	50000700 	.word	0x50000700
 8002d58:	50000400 	.word	0x50000400
 8002d5c:	4b92      	ldr	r3, [pc, #584]	; (8002fa8 <HAL_ADC_IRQHandler+0x514>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d68:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f040 80b0 	bne.w	8002ed2 <HAL_ADC_IRQHandler+0x43e>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00d      	beq.n	8002d98 <HAL_ADC_IRQHandler+0x304>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 80a3 	bne.w	8002ed2 <HAL_ADC_IRQHandler+0x43e>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f040 809d 	bne.w	8002ed2 <HAL_ADC_IRQHandler+0x43e>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8097 	beq.w	8002ed2 <HAL_ADC_IRQHandler+0x43e>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dac:	d004      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x324>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a7e      	ldr	r2, [pc, #504]	; (8002fac <HAL_ADC_IRQHandler+0x518>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d106      	bne.n	8002dc6 <HAL_ADC_IRQHandler+0x332>
 8002db8:	4b7d      	ldr	r3, [pc, #500]	; (8002fb0 <HAL_ADC_IRQHandler+0x51c>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f003 031f 	and.w	r3, r3, #31
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d03e      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002dc4:	e005      	b.n	8002dd2 <HAL_ADC_IRQHandler+0x33e>
 8002dc6:	4b7b      	ldr	r3, [pc, #492]	; (8002fb4 <HAL_ADC_IRQHandler+0x520>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 031f 	and.w	r3, r3, #31
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d037      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dda:	d004      	beq.n	8002de6 <HAL_ADC_IRQHandler+0x352>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a72      	ldr	r2, [pc, #456]	; (8002fac <HAL_ADC_IRQHandler+0x518>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d106      	bne.n	8002df4 <HAL_ADC_IRQHandler+0x360>
 8002de6:	4b72      	ldr	r3, [pc, #456]	; (8002fb0 <HAL_ADC_IRQHandler+0x51c>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d027      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002df2:	e005      	b.n	8002e00 <HAL_ADC_IRQHandler+0x36c>
 8002df4:	4b6f      	ldr	r3, [pc, #444]	; (8002fb4 <HAL_ADC_IRQHandler+0x520>)
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 031f 	and.w	r3, r3, #31
 8002dfc:	2b06      	cmp	r3, #6
 8002dfe:	d020      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e08:	d004      	beq.n	8002e14 <HAL_ADC_IRQHandler+0x380>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a67      	ldr	r2, [pc, #412]	; (8002fac <HAL_ADC_IRQHandler+0x518>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d106      	bne.n	8002e22 <HAL_ADC_IRQHandler+0x38e>
 8002e14:	4b66      	ldr	r3, [pc, #408]	; (8002fb0 <HAL_ADC_IRQHandler+0x51c>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	f003 031f 	and.w	r3, r3, #31
 8002e1c:	2b07      	cmp	r3, #7
 8002e1e:	d010      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002e20:	e005      	b.n	8002e2e <HAL_ADC_IRQHandler+0x39a>
 8002e22:	4b64      	ldr	r3, [pc, #400]	; (8002fb4 <HAL_ADC_IRQHandler+0x520>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 031f 	and.w	r3, r3, #31
 8002e2a:	2b07      	cmp	r3, #7
 8002e2c:	d009      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e36:	d004      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x3ae>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a5a      	ldr	r2, [pc, #360]	; (8002fa8 <HAL_ADC_IRQHandler+0x514>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d104      	bne.n	8002e4c <HAL_ADC_IRQHandler+0x3b8>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	617b      	str	r3, [r7, #20]
 8002e4a:	e00f      	b.n	8002e6c <HAL_ADC_IRQHandler+0x3d8>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e54:	d004      	beq.n	8002e60 <HAL_ADC_IRQHandler+0x3cc>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a54      	ldr	r2, [pc, #336]	; (8002fac <HAL_ADC_IRQHandler+0x518>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d102      	bne.n	8002e66 <HAL_ADC_IRQHandler+0x3d2>
 8002e60:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e64:	e000      	b.n	8002e68 <HAL_ADC_IRQHandler+0x3d4>
 8002e66:	4b50      	ldr	r3, [pc, #320]	; (8002fa8 <HAL_ADC_IRQHandler+0x514>)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d12d      	bne.n	8002ed2 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	f003 0308 	and.w	r3, r3, #8
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d11a      	bne.n	8002eba <HAL_ADC_IRQHandler+0x426>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685a      	ldr	r2, [r3, #4]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e92:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d112      	bne.n	8002ed2 <HAL_ADC_IRQHandler+0x43e>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40
 8002eb8:	e00b      	b.n	8002ed2 <HAL_ADC_IRQHandler+0x43e>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	f043 0210 	orr.w	r2, r3, #16
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eca:	f043 0201 	orr.w	r2, r3, #1
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f8c4 	bl	8003060 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2260      	movs	r2, #96	; 0x60
 8002ede:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d011      	beq.n	8002f0e <HAL_ADC_IRQHandler+0x47a>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00c      	beq.n	8002f0e <HAL_ADC_IRQHandler+0x47a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f7ff fa85 	bl	8002410 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	2280      	movs	r2, #128	; 0x80
 8002f0c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d012      	beq.n	8002f3e <HAL_ADC_IRQHandler+0x4aa>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00d      	beq.n	8002f3e <HAL_ADC_IRQHandler+0x4aa>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f8aa 	bl	8003088 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f3c:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d012      	beq.n	8002f6e <HAL_ADC_IRQHandler+0x4da>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00d      	beq.n	8002f6e <HAL_ADC_IRQHandler+0x4da>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f56:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f89c 	bl	800309c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f6c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d04f      	beq.n	8003018 <HAL_ADC_IRQHandler+0x584>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 0310 	and.w	r3, r3, #16
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d04a      	beq.n	8003018 <HAL_ADC_IRQHandler+0x584>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d102      	bne.n	8002f90 <HAL_ADC_IRQHandler+0x4fc>
    {
      overrun_error = 1U;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	61fb      	str	r3, [r7, #28]
 8002f8e:	e02d      	b.n	8002fec <HAL_ADC_IRQHandler+0x558>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f98:	d004      	beq.n	8002fa4 <HAL_ADC_IRQHandler+0x510>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a03      	ldr	r2, [pc, #12]	; (8002fac <HAL_ADC_IRQHandler+0x518>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d109      	bne.n	8002fb8 <HAL_ADC_IRQHandler+0x524>
 8002fa4:	4b02      	ldr	r3, [pc, #8]	; (8002fb0 <HAL_ADC_IRQHandler+0x51c>)
 8002fa6:	e008      	b.n	8002fba <HAL_ADC_IRQHandler+0x526>
 8002fa8:	50000400 	.word	0x50000400
 8002fac:	50000100 	.word	0x50000100
 8002fb0:	50000300 	.word	0x50000300
 8002fb4:	50000700 	.word	0x50000700
 8002fb8:	4b28      	ldr	r3, [pc, #160]	; (800305c <HAL_ADC_IRQHandler+0x5c8>)
 8002fba:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d109      	bne.n	8002fdc <HAL_ADC_IRQHandler+0x548>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d10a      	bne.n	8002fec <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	61fb      	str	r3, [r7, #28]
 8002fda:	e007      	b.n	8002fec <HAL_ADC_IRQHandler+0x558>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_ADC_IRQHandler+0x558>
        {
          overrun_error = 1U;  
 8002fe8:	2301      	movs	r3, #1
 8002fea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d10e      	bne.n	8003010 <HAL_ADC_IRQHandler+0x57c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f043 0202 	orr.w	r2, r3, #2
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff fa0a 	bl	8002424 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2210      	movs	r2, #16
 8003016:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800301e:	2b00      	cmp	r3, #0
 8003020:	d018      	beq.n	8003054 <HAL_ADC_IRQHandler+0x5c0>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d013      	beq.n	8003054 <HAL_ADC_IRQHandler+0x5c0>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003030:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303c:	f043 0208 	orr.w	r2, r3, #8
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800304c:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f810 	bl	8003074 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8003054:	bf00      	nop
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	50000700 	.word	0x50000700

08003060 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003090:	bf00      	nop
 8003092:	370c      	adds	r7, #12
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b09b      	sub	sp, #108	; 0x6c
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80030c0:	2300      	movs	r3, #0
 80030c2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x22>
 80030ce:	2302      	movs	r3, #2
 80030d0:	e2ca      	b.n	8003668 <HAL_ADC_ConfigChannel+0x5b8>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f040 82ae 	bne.w	8003646 <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d81c      	bhi.n	800312c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	4413      	add	r3, r2
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	461a      	mov	r2, r3
 8003106:	231f      	movs	r3, #31
 8003108:	4093      	lsls	r3, r2
 800310a:	43db      	mvns	r3, r3
 800310c:	4019      	ands	r1, r3
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6818      	ldr	r0, [r3, #0]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	4613      	mov	r3, r2
 8003118:	005b      	lsls	r3, r3, #1
 800311a:	4413      	add	r3, r2
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	fa00 f203 	lsl.w	r2, r0, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	631a      	str	r2, [r3, #48]	; 0x30
 800312a:	e063      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b09      	cmp	r3, #9
 8003132:	d81e      	bhi.n	8003172 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	4613      	mov	r3, r2
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	4413      	add	r3, r2
 8003144:	005b      	lsls	r3, r3, #1
 8003146:	3b1e      	subs	r3, #30
 8003148:	221f      	movs	r2, #31
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	43db      	mvns	r3, r3
 8003150:	4019      	ands	r1, r3
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	685a      	ldr	r2, [r3, #4]
 800315a:	4613      	mov	r3, r2
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	4413      	add	r3, r2
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	3b1e      	subs	r3, #30
 8003164:	fa00 f203 	lsl.w	r2, r0, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	635a      	str	r2, [r3, #52]	; 0x34
 8003170:	e040      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b0e      	cmp	r3, #14
 8003178:	d81e      	bhi.n	80031b8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	4613      	mov	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	4413      	add	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	3b3c      	subs	r3, #60	; 0x3c
 800318e:	221f      	movs	r2, #31
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	4019      	ands	r1, r3
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	6818      	ldr	r0, [r3, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	4413      	add	r3, r2
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	3b3c      	subs	r3, #60	; 0x3c
 80031aa:	fa00 f203 	lsl.w	r2, r0, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	430a      	orrs	r2, r1
 80031b4:	639a      	str	r2, [r3, #56]	; 0x38
 80031b6:	e01d      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	4413      	add	r3, r2
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	3b5a      	subs	r3, #90	; 0x5a
 80031cc:	221f      	movs	r2, #31
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	4019      	ands	r1, r3
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	6818      	ldr	r0, [r3, #0]
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	4413      	add	r3, r2
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	3b5a      	subs	r3, #90	; 0x5a
 80031e8:	fa00 f203 	lsl.w	r2, r0, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 030c 	and.w	r3, r3, #12
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f040 80e5 	bne.w	80033ce <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b09      	cmp	r3, #9
 800320a:	d91c      	bls.n	8003246 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	6999      	ldr	r1, [r3, #24]
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	4613      	mov	r3, r2
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	4413      	add	r3, r2
 800321c:	3b1e      	subs	r3, #30
 800321e:	2207      	movs	r2, #7
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	4019      	ands	r1, r3
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	6898      	ldr	r0, [r3, #8]
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	4613      	mov	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4413      	add	r3, r2
 8003236:	3b1e      	subs	r3, #30
 8003238:	fa00 f203 	lsl.w	r2, r0, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	619a      	str	r2, [r3, #24]
 8003244:	e019      	b.n	800327a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6959      	ldr	r1, [r3, #20]
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	4613      	mov	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4413      	add	r3, r2
 8003256:	2207      	movs	r2, #7
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	43db      	mvns	r3, r3
 800325e:	4019      	ands	r1, r3
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	6898      	ldr	r0, [r3, #8]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	4613      	mov	r3, r2
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	4413      	add	r3, r2
 800326e:	fa00 f203 	lsl.w	r2, r0, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	430a      	orrs	r2, r1
 8003278:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	695a      	ldr	r2, [r3, #20]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	08db      	lsrs	r3, r3, #3
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	005b      	lsls	r3, r3, #1
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	3b01      	subs	r3, #1
 8003298:	2b03      	cmp	r3, #3
 800329a:	d84f      	bhi.n	800333c <HAL_ADC_ConfigChannel+0x28c>
 800329c:	a201      	add	r2, pc, #4	; (adr r2, 80032a4 <HAL_ADC_ConfigChannel+0x1f4>)
 800329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a2:	bf00      	nop
 80032a4:	080032b5 	.word	0x080032b5
 80032a8:	080032d7 	.word	0x080032d7
 80032ac:	080032f9 	.word	0x080032f9
 80032b0:	0800331b 	.word	0x0800331b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032ba:	4b9a      	ldr	r3, [pc, #616]	; (8003524 <HAL_ADC_ConfigChannel+0x474>)
 80032bc:	4013      	ands	r3, r2
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	0691      	lsls	r1, r2, #26
 80032c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032c6:	430a      	orrs	r2, r1
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80032d2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80032d4:	e07e      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80032dc:	4b91      	ldr	r3, [pc, #580]	; (8003524 <HAL_ADC_ConfigChannel+0x474>)
 80032de:	4013      	ands	r3, r2
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	0691      	lsls	r1, r2, #26
 80032e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032e8:	430a      	orrs	r2, r1
 80032ea:	431a      	orrs	r2, r3
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80032f4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80032f6:	e06d      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80032fe:	4b89      	ldr	r3, [pc, #548]	; (8003524 <HAL_ADC_ConfigChannel+0x474>)
 8003300:	4013      	ands	r3, r2
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	6812      	ldr	r2, [r2, #0]
 8003306:	0691      	lsls	r1, r2, #26
 8003308:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800330a:	430a      	orrs	r2, r1
 800330c:	431a      	orrs	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003316:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003318:	e05c      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003320:	4b80      	ldr	r3, [pc, #512]	; (8003524 <HAL_ADC_ConfigChannel+0x474>)
 8003322:	4013      	ands	r3, r2
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	6812      	ldr	r2, [r2, #0]
 8003328:	0691      	lsls	r1, r2, #26
 800332a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800332c:	430a      	orrs	r2, r1
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003338:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800333a:	e04b      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003342:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	069b      	lsls	r3, r3, #26
 800334c:	429a      	cmp	r2, r3
 800334e:	d107      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800335e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003366:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	069b      	lsls	r3, r3, #26
 8003370:	429a      	cmp	r2, r3
 8003372:	d107      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003382:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800338a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	069b      	lsls	r3, r3, #26
 8003394:	429a      	cmp	r2, r3
 8003396:	d107      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033a6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	069b      	lsls	r3, r3, #26
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d10a      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80033ca:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80033cc:	e001      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80033ce:	bf00      	nop
 80033d0:	e000      	b.n	80033d4 <HAL_ADC_ConfigChannel+0x324>
      break;
 80033d2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d108      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x344>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <HAL_ADC_ConfigChannel+0x344>
 80033f0:	2301      	movs	r3, #1
 80033f2:	e000      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x346>
 80033f4:	2300      	movs	r3, #0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f040 8130 	bne.w	800365c <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d00f      	beq.n	8003424 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2201      	movs	r2, #1
 8003412:	fa02 f303 	lsl.w	r3, r2, r3
 8003416:	43da      	mvns	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	400a      	ands	r2, r1
 800341e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003422:	e049      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2201      	movs	r2, #1
 8003432:	409a      	lsls	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b09      	cmp	r3, #9
 8003444:	d91c      	bls.n	8003480 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6999      	ldr	r1, [r3, #24]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	4613      	mov	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	4413      	add	r3, r2
 8003456:	3b1b      	subs	r3, #27
 8003458:	2207      	movs	r2, #7
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43db      	mvns	r3, r3
 8003460:	4019      	ands	r1, r3
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	6898      	ldr	r0, [r3, #8]
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	3b1b      	subs	r3, #27
 8003472:	fa00 f203 	lsl.w	r2, r0, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	619a      	str	r2, [r3, #24]
 800347e:	e01b      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6959      	ldr	r1, [r3, #20]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	1c5a      	adds	r2, r3, #1
 800348c:	4613      	mov	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	4413      	add	r3, r2
 8003492:	2207      	movs	r2, #7
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	43db      	mvns	r3, r3
 800349a:	4019      	ands	r1, r3
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	6898      	ldr	r0, [r3, #8]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	4613      	mov	r3, r2
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	4413      	add	r3, r2
 80034ac:	fa00 f203 	lsl.w	r2, r0, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034c0:	d004      	beq.n	80034cc <HAL_ADC_ConfigChannel+0x41c>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a18      	ldr	r2, [pc, #96]	; (8003528 <HAL_ADC_ConfigChannel+0x478>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d101      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x420>
 80034cc:	4b17      	ldr	r3, [pc, #92]	; (800352c <HAL_ADC_ConfigChannel+0x47c>)
 80034ce:	e000      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x422>
 80034d0:	4b17      	ldr	r3, [pc, #92]	; (8003530 <HAL_ADC_ConfigChannel+0x480>)
 80034d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b10      	cmp	r3, #16
 80034da:	d105      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80034dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d015      	beq.n	8003514 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80034ec:	2b11      	cmp	r3, #17
 80034ee:	d105      	bne.n	80034fc <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80034f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00b      	beq.n	8003514 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003500:	2b12      	cmp	r3, #18
 8003502:	f040 80ab 	bne.w	800365c <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800350e:	2b00      	cmp	r3, #0
 8003510:	f040 80a4 	bne.w	800365c <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800351c:	d10a      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x484>
 800351e:	4b02      	ldr	r3, [pc, #8]	; (8003528 <HAL_ADC_ConfigChannel+0x478>)
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	e022      	b.n	800356a <HAL_ADC_ConfigChannel+0x4ba>
 8003524:	83fff000 	.word	0x83fff000
 8003528:	50000100 	.word	0x50000100
 800352c:	50000300 	.word	0x50000300
 8003530:	50000700 	.word	0x50000700
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a4e      	ldr	r2, [pc, #312]	; (8003674 <HAL_ADC_ConfigChannel+0x5c4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d103      	bne.n	8003546 <HAL_ADC_ConfigChannel+0x496>
 800353e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003542:	60fb      	str	r3, [r7, #12]
 8003544:	e011      	b.n	800356a <HAL_ADC_ConfigChannel+0x4ba>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a4b      	ldr	r2, [pc, #300]	; (8003678 <HAL_ADC_ConfigChannel+0x5c8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d102      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x4a6>
 8003550:	4b4a      	ldr	r3, [pc, #296]	; (800367c <HAL_ADC_ConfigChannel+0x5cc>)
 8003552:	60fb      	str	r3, [r7, #12]
 8003554:	e009      	b.n	800356a <HAL_ADC_ConfigChannel+0x4ba>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a48      	ldr	r2, [pc, #288]	; (800367c <HAL_ADC_ConfigChannel+0x5cc>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d102      	bne.n	8003566 <HAL_ADC_ConfigChannel+0x4b6>
 8003560:	4b45      	ldr	r3, [pc, #276]	; (8003678 <HAL_ADC_ConfigChannel+0x5c8>)
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e001      	b.n	800356a <HAL_ADC_ConfigChannel+0x4ba>
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 0303 	and.w	r3, r3, #3
 8003574:	2b01      	cmp	r3, #1
 8003576:	d108      	bne.n	800358a <HAL_ADC_ConfigChannel+0x4da>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_ADC_ConfigChannel+0x4da>
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <HAL_ADC_ConfigChannel+0x4dc>
 800358a:	2300      	movs	r3, #0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d150      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003590:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003592:	2b00      	cmp	r3, #0
 8003594:	d010      	beq.n	80035b8 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0303 	and.w	r3, r3, #3
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d107      	bne.n	80035b2 <HAL_ADC_ConfigChannel+0x502>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0301 	and.w	r3, r3, #1
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_ADC_ConfigChannel+0x502>
 80035ae:	2301      	movs	r3, #1
 80035b0:	e000      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x504>
 80035b2:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d13c      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2b10      	cmp	r3, #16
 80035be:	d11d      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x54c>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035c8:	d118      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80035ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035d4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80035d6:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <HAL_ADC_ConfigChannel+0x5d0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a2a      	ldr	r2, [pc, #168]	; (8003684 <HAL_ADC_ConfigChannel+0x5d4>)
 80035dc:	fba2 2303 	umull	r2, r3, r2, r3
 80035e0:	0c9a      	lsrs	r2, r3, #18
 80035e2:	4613      	mov	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	4413      	add	r3, r2
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035ec:	e002      	b.n	80035f4 <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	3b01      	subs	r3, #1
 80035f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1f9      	bne.n	80035ee <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80035fa:	e02e      	b.n	800365a <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	2b11      	cmp	r3, #17
 8003602:	d10b      	bne.n	800361c <HAL_ADC_ConfigChannel+0x56c>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800360c:	d106      	bne.n	800361c <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800360e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003616:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003618:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800361a:	e01e      	b.n	800365a <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2b12      	cmp	r3, #18
 8003622:	d11a      	bne.n	800365a <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003624:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800362c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800362e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003630:	e013      	b.n	800365a <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f043 0220 	orr.w	r2, r3, #32
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003644:	e00a      	b.n	800365c <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f043 0220 	orr.w	r2, r3, #32
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003658:	e000      	b.n	800365c <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800365a:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003664:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003668:	4618      	mov	r0, r3
 800366a:	376c      	adds	r7, #108	; 0x6c
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	50000100 	.word	0x50000100
 8003678:	50000400 	.word	0x50000400
 800367c:	50000500 	.word	0x50000500
 8003680:	20000020 	.word	0x20000020
 8003684:	431bde83 	.word	0x431bde83

08003688 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003688:	b480      	push	{r7}
 800368a:	b099      	sub	sp, #100	; 0x64
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036a0:	d102      	bne.n	80036a8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80036a2:	4b6d      	ldr	r3, [pc, #436]	; (8003858 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80036a4:	60bb      	str	r3, [r7, #8]
 80036a6:	e01a      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a6a      	ldr	r2, [pc, #424]	; (8003858 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d103      	bne.n	80036ba <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80036b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80036b6:	60bb      	str	r3, [r7, #8]
 80036b8:	e011      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a67      	ldr	r2, [pc, #412]	; (800385c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d102      	bne.n	80036ca <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80036c4:	4b66      	ldr	r3, [pc, #408]	; (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80036c6:	60bb      	str	r3, [r7, #8]
 80036c8:	e009      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a64      	ldr	r2, [pc, #400]	; (8003860 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d102      	bne.n	80036da <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80036d4:	4b61      	ldr	r3, [pc, #388]	; (800385c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80036d6:	60bb      	str	r3, [r7, #8]
 80036d8:	e001      	b.n	80036de <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80036da:	2300      	movs	r3, #0
 80036dc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d101      	bne.n	80036e8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e0b0      	b.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d101      	bne.n	80036f6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80036f2:	2302      	movs	r3, #2
 80036f4:	e0a9      	b.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2201      	movs	r2, #1
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	f040 808d 	bne.w	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	f040 8086 	bne.w	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003724:	d004      	beq.n	8003730 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a4b      	ldr	r2, [pc, #300]	; (8003858 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d101      	bne.n	8003734 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003730:	4b4c      	ldr	r3, [pc, #304]	; (8003864 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003732:	e000      	b.n	8003736 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003734:	4b4c      	ldr	r3, [pc, #304]	; (8003868 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003736:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d040      	beq.n	80037c2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003740:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	6859      	ldr	r1, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003752:	035b      	lsls	r3, r3, #13
 8003754:	430b      	orrs	r3, r1
 8003756:	431a      	orrs	r2, r3
 8003758:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800375a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	2b01      	cmp	r3, #1
 8003768:	d108      	bne.n	800377c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0301 	and.w	r3, r3, #1
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003778:	2301      	movs	r3, #1
 800377a:	e000      	b.n	800377e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800377c:	2300      	movs	r3, #0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d15c      	bne.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	2b01      	cmp	r3, #1
 800378c:	d107      	bne.n	800379e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b01      	cmp	r3, #1
 8003798:	d101      	bne.n	800379e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800379a:	2301      	movs	r3, #1
 800379c:	e000      	b.n	80037a0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800379e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d14b      	bne.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80037a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80037ac:	f023 030f 	bic.w	r3, r3, #15
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	6811      	ldr	r1, [r2, #0]
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	6892      	ldr	r2, [r2, #8]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	431a      	orrs	r2, r3
 80037bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037be:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80037c0:	e03c      	b.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80037c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037cc:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f003 0303 	and.w	r3, r3, #3
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d108      	bne.n	80037ee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80037ee:	2300      	movs	r3, #0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d123      	bne.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f003 0303 	and.w	r3, r3, #3
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d107      	bne.n	8003810 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0301 	and.w	r3, r3, #1
 8003808:	2b01      	cmp	r3, #1
 800380a:	d101      	bne.n	8003810 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800380c:	2301      	movs	r3, #1
 800380e:	e000      	b.n	8003812 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003810:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003812:	2b00      	cmp	r3, #0
 8003814:	d112      	bne.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003816:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800381e:	f023 030f 	bic.w	r3, r3, #15
 8003822:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003824:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003826:	e009      	b.n	800383c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382c:	f043 0220 	orr.w	r2, r3, #32
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800383a:	e000      	b.n	800383e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800383c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003846:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 800384a:	4618      	mov	r0, r3
 800384c:	3764      	adds	r7, #100	; 0x64
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	50000100 	.word	0x50000100
 800385c:	50000400 	.word	0x50000400
 8003860:	50000500 	.word	0x50000500
 8003864:	50000300 	.word	0x50000300
 8003868:	50000700 	.word	0x50000700

0800386c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b01      	cmp	r3, #1
 8003884:	d108      	bne.n	8003898 <ADC_Enable+0x2c>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	2b01      	cmp	r3, #1
 8003892:	d101      	bne.n	8003898 <ADC_Enable+0x2c>
 8003894:	2301      	movs	r3, #1
 8003896:	e000      	b.n	800389a <ADC_Enable+0x2e>
 8003898:	2300      	movs	r3, #0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d143      	bne.n	8003926 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	4b22      	ldr	r3, [pc, #136]	; (8003930 <ADC_Enable+0xc4>)
 80038a6:	4013      	ands	r3, r2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d00d      	beq.n	80038c8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b0:	f043 0210 	orr.w	r2, r3, #16
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038bc:	f043 0201 	orr.w	r2, r3, #1
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e02f      	b.n	8003928 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689a      	ldr	r2, [r3, #8]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80038d8:	f7fe fd6a 	bl	80023b0 <HAL_GetTick>
 80038dc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038de:	e01b      	b.n	8003918 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038e0:	f7fe fd66 	bl	80023b0 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d914      	bls.n	8003918 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d00d      	beq.n	8003918 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003900:	f043 0210 	orr.w	r2, r3, #16
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	f043 0201 	orr.w	r2, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e007      	b.n	8003928 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b01      	cmp	r3, #1
 8003924:	d1dc      	bne.n	80038e0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3710      	adds	r7, #16
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}
 8003930:	8000003f 	.word	0x8000003f

08003934 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800393c:	2300      	movs	r3, #0
 800393e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 0303 	and.w	r3, r3, #3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d108      	bne.n	8003960 <ADC_Disable+0x2c>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b01      	cmp	r3, #1
 800395a:	d101      	bne.n	8003960 <ADC_Disable+0x2c>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <ADC_Disable+0x2e>
 8003960:	2300      	movs	r3, #0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d047      	beq.n	80039f6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f003 030d 	and.w	r3, r3, #13
 8003970:	2b01      	cmp	r3, #1
 8003972:	d10f      	bne.n	8003994 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f042 0202 	orr.w	r2, r2, #2
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2203      	movs	r2, #3
 800398a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800398c:	f7fe fd10 	bl	80023b0 <HAL_GetTick>
 8003990:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003992:	e029      	b.n	80039e8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	f043 0210 	orr.w	r2, r3, #16
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a4:	f043 0201 	orr.w	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e023      	b.n	80039f8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039b0:	f7fe fcfe 	bl	80023b0 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d914      	bls.n	80039e8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 0301 	and.w	r3, r3, #1
 80039c8:	2b01      	cmp	r3, #1
 80039ca:	d10d      	bne.n	80039e8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d0:	f043 0210 	orr.w	r2, r3, #16
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039dc:	f043 0201 	orr.w	r2, r3, #1
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	e007      	b.n	80039f8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d0dc      	beq.n	80039b0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a10:	4b0c      	ldr	r3, [pc, #48]	; (8003a44 <__NVIC_SetPriorityGrouping+0x44>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a1c:	4013      	ands	r3, r2
 8003a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a32:	4a04      	ldr	r2, [pc, #16]	; (8003a44 <__NVIC_SetPriorityGrouping+0x44>)
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	60d3      	str	r3, [r2, #12]
}
 8003a38:	bf00      	nop
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a4c:	4b04      	ldr	r3, [pc, #16]	; (8003a60 <__NVIC_GetPriorityGrouping+0x18>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	0a1b      	lsrs	r3, r3, #8
 8003a52:	f003 0307 	and.w	r3, r3, #7
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	e000ed00 	.word	0xe000ed00

08003a64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	db0b      	blt.n	8003a8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	f003 021f 	and.w	r2, r3, #31
 8003a7c:	4907      	ldr	r1, [pc, #28]	; (8003a9c <__NVIC_EnableIRQ+0x38>)
 8003a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	2001      	movs	r0, #1
 8003a86:	fa00 f202 	lsl.w	r2, r0, r2
 8003a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a8e:	bf00      	nop
 8003a90:	370c      	adds	r7, #12
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	e000e100 	.word	0xe000e100

08003aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	6039      	str	r1, [r7, #0]
 8003aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	db0a      	blt.n	8003aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	490c      	ldr	r1, [pc, #48]	; (8003aec <__NVIC_SetPriority+0x4c>)
 8003aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abe:	0112      	lsls	r2, r2, #4
 8003ac0:	b2d2      	uxtb	r2, r2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ac8:	e00a      	b.n	8003ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	b2da      	uxtb	r2, r3
 8003ace:	4908      	ldr	r1, [pc, #32]	; (8003af0 <__NVIC_SetPriority+0x50>)
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	f003 030f 	and.w	r3, r3, #15
 8003ad6:	3b04      	subs	r3, #4
 8003ad8:	0112      	lsls	r2, r2, #4
 8003ada:	b2d2      	uxtb	r2, r2
 8003adc:	440b      	add	r3, r1
 8003ade:	761a      	strb	r2, [r3, #24]
}
 8003ae0:	bf00      	nop
 8003ae2:	370c      	adds	r7, #12
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr
 8003aec:	e000e100 	.word	0xe000e100
 8003af0:	e000ed00 	.word	0xe000ed00

08003af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b089      	sub	sp, #36	; 0x24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f1c3 0307 	rsb	r3, r3, #7
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	bf28      	it	cs
 8003b12:	2304      	movcs	r3, #4
 8003b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	2b06      	cmp	r3, #6
 8003b1c:	d902      	bls.n	8003b24 <NVIC_EncodePriority+0x30>
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	3b03      	subs	r3, #3
 8003b22:	e000      	b.n	8003b26 <NVIC_EncodePriority+0x32>
 8003b24:	2300      	movs	r3, #0
 8003b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b28:	f04f 32ff 	mov.w	r2, #4294967295
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b32:	43da      	mvns	r2, r3
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	401a      	ands	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	fa01 f303 	lsl.w	r3, r1, r3
 8003b46:	43d9      	mvns	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b4c:	4313      	orrs	r3, r2
         );
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3724      	adds	r7, #36	; 0x24
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
	...

08003b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b6c:	d301      	bcc.n	8003b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e00f      	b.n	8003b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b72:	4a0a      	ldr	r2, [pc, #40]	; (8003b9c <SysTick_Config+0x40>)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	3b01      	subs	r3, #1
 8003b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b7a:	210f      	movs	r1, #15
 8003b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b80:	f7ff ff8e 	bl	8003aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b84:	4b05      	ldr	r3, [pc, #20]	; (8003b9c <SysTick_Config+0x40>)
 8003b86:	2200      	movs	r2, #0
 8003b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b8a:	4b04      	ldr	r3, [pc, #16]	; (8003b9c <SysTick_Config+0x40>)
 8003b8c:	2207      	movs	r2, #7
 8003b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b90:	2300      	movs	r3, #0
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	e000e010 	.word	0xe000e010

08003ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff ff29 	bl	8003a00 <__NVIC_SetPriorityGrouping>
}
 8003bae:	bf00      	nop
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b086      	sub	sp, #24
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	607a      	str	r2, [r7, #4]
 8003bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bc8:	f7ff ff3e 	bl	8003a48 <__NVIC_GetPriorityGrouping>
 8003bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	68b9      	ldr	r1, [r7, #8]
 8003bd2:	6978      	ldr	r0, [r7, #20]
 8003bd4:	f7ff ff8e 	bl	8003af4 <NVIC_EncodePriority>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bde:	4611      	mov	r1, r2
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff ff5d 	bl	8003aa0 <__NVIC_SetPriority>
}
 8003be6:	bf00      	nop
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b082      	sub	sp, #8
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f7ff ff31 	bl	8003a64 <__NVIC_EnableIRQ>
}
 8003c02:	bf00      	nop
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b082      	sub	sp, #8
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f7ff ffa2 	bl	8003b5c <SysTick_Config>
 8003c18:	4603      	mov	r3, r0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c22:	b480      	push	{r7}
 8003c24:	b083      	sub	sp, #12
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d008      	beq.n	8003c46 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2204      	movs	r2, #4
 8003c38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e020      	b.n	8003c88 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f022 020e 	bic.w	r2, r2, #14
 8003c54:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0201 	bic.w	r2, r2, #1
 8003c64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c6e:	2101      	movs	r1, #1
 8003c70:	fa01 f202 	lsl.w	r2, r1, r2
 8003c74:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d005      	beq.n	8003cb6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2204      	movs	r2, #4
 8003cae:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	73fb      	strb	r3, [r7, #15]
 8003cb4:	e027      	b.n	8003d06 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 020e 	bic.w	r2, r2, #14
 8003cc4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0201 	bic.w	r2, r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cde:	2101      	movs	r1, #1
 8003ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	4798      	blx	r3
    } 
  }
  return status;
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b087      	sub	sp, #28
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d1e:	e154      	b.n	8003fca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	2101      	movs	r1, #1
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 8146 	beq.w	8003fc4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d005      	beq.n	8003d50 <HAL_GPIO_Init+0x40>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f003 0303 	and.w	r3, r3, #3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d130      	bne.n	8003db2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	005b      	lsls	r3, r3, #1
 8003d5a:	2203      	movs	r2, #3
 8003d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d60:	43db      	mvns	r3, r3
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	4013      	ands	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	fa02 f303 	lsl.w	r3, r2, r3
 8003d74:	693a      	ldr	r2, [r7, #16]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d86:	2201      	movs	r2, #1
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4013      	ands	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	091b      	lsrs	r3, r3, #4
 8003d9c:	f003 0201 	and.w	r2, r3, #1
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d017      	beq.n	8003dee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68db      	ldr	r3, [r3, #12]
 8003dc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	2203      	movs	r2, #3
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3
 8003dce:	43db      	mvns	r3, r3
 8003dd0:	693a      	ldr	r2, [r7, #16]
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	005b      	lsls	r3, r3, #1
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d123      	bne.n	8003e42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	08da      	lsrs	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	3208      	adds	r2, #8
 8003e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	220f      	movs	r2, #15
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	43db      	mvns	r3, r3
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4013      	ands	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	691a      	ldr	r2, [r3, #16]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	693a      	ldr	r2, [r7, #16]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	08da      	lsrs	r2, r3, #3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	3208      	adds	r2, #8
 8003e3c:	6939      	ldr	r1, [r7, #16]
 8003e3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4013      	ands	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f003 0203 	and.w	r2, r3, #3
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	f000 80a0 	beq.w	8003fc4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e84:	4b58      	ldr	r3, [pc, #352]	; (8003fe8 <HAL_GPIO_Init+0x2d8>)
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	4a57      	ldr	r2, [pc, #348]	; (8003fe8 <HAL_GPIO_Init+0x2d8>)
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	6193      	str	r3, [r2, #24]
 8003e90:	4b55      	ldr	r3, [pc, #340]	; (8003fe8 <HAL_GPIO_Init+0x2d8>)
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	60bb      	str	r3, [r7, #8]
 8003e9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e9c:	4a53      	ldr	r2, [pc, #332]	; (8003fec <HAL_GPIO_Init+0x2dc>)
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	089b      	lsrs	r3, r3, #2
 8003ea2:	3302      	adds	r3, #2
 8003ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f003 0303 	and.w	r3, r3, #3
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	220f      	movs	r2, #15
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003ec6:	d019      	beq.n	8003efc <HAL_GPIO_Init+0x1ec>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	4a49      	ldr	r2, [pc, #292]	; (8003ff0 <HAL_GPIO_Init+0x2e0>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d013      	beq.n	8003ef8 <HAL_GPIO_Init+0x1e8>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a48      	ldr	r2, [pc, #288]	; (8003ff4 <HAL_GPIO_Init+0x2e4>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_GPIO_Init+0x1e4>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	4a47      	ldr	r2, [pc, #284]	; (8003ff8 <HAL_GPIO_Init+0x2e8>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d007      	beq.n	8003ef0 <HAL_GPIO_Init+0x1e0>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a46      	ldr	r2, [pc, #280]	; (8003ffc <HAL_GPIO_Init+0x2ec>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d101      	bne.n	8003eec <HAL_GPIO_Init+0x1dc>
 8003ee8:	2304      	movs	r3, #4
 8003eea:	e008      	b.n	8003efe <HAL_GPIO_Init+0x1ee>
 8003eec:	2305      	movs	r3, #5
 8003eee:	e006      	b.n	8003efe <HAL_GPIO_Init+0x1ee>
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e004      	b.n	8003efe <HAL_GPIO_Init+0x1ee>
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	e002      	b.n	8003efe <HAL_GPIO_Init+0x1ee>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <HAL_GPIO_Init+0x1ee>
 8003efc:	2300      	movs	r3, #0
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	f002 0203 	and.w	r2, r2, #3
 8003f04:	0092      	lsls	r2, r2, #2
 8003f06:	4093      	lsls	r3, r2
 8003f08:	693a      	ldr	r2, [r7, #16]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f0e:	4937      	ldr	r1, [pc, #220]	; (8003fec <HAL_GPIO_Init+0x2dc>)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	089b      	lsrs	r3, r3, #2
 8003f14:	3302      	adds	r3, #2
 8003f16:	693a      	ldr	r2, [r7, #16]
 8003f18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f1c:	4b38      	ldr	r3, [pc, #224]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	43db      	mvns	r3, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003f40:	4a2f      	ldr	r2, [pc, #188]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f46:	4b2e      	ldr	r3, [pc, #184]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003f6a:	4a25      	ldr	r2, [pc, #148]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f70:	4b23      	ldr	r3, [pc, #140]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003f94:	4a1a      	ldr	r2, [pc, #104]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f9a:	4b19      	ldr	r3, [pc, #100]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	43db      	mvns	r3, r3
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003fb6:	693a      	ldr	r2, [r7, #16]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003fbe:	4a10      	ldr	r2, [pc, #64]	; (8004000 <HAL_GPIO_Init+0x2f0>)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	3301      	adds	r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f47f aea3 	bne.w	8003d20 <HAL_GPIO_Init+0x10>
  }
}
 8003fda:	bf00      	nop
 8003fdc:	bf00      	nop
 8003fde:	371c      	adds	r7, #28
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40010000 	.word	0x40010000
 8003ff0:	48000400 	.word	0x48000400
 8003ff4:	48000800 	.word	0x48000800
 8003ff8:	48000c00 	.word	0x48000c00
 8003ffc:	48001000 	.word	0x48001000
 8004000:	40010400 	.word	0x40010400

08004004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	807b      	strh	r3, [r7, #2]
 8004010:	4613      	mov	r3, r2
 8004012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004014:	787b      	ldrb	r3, [r7, #1]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800401a:	887a      	ldrh	r2, [r7, #2]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004020:	e002      	b.n	8004028 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004022:	887a      	ldrh	r2, [r7, #2]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	4603      	mov	r3, r0
 800403c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800403e:	4b08      	ldr	r3, [pc, #32]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004040:	695a      	ldr	r2, [r3, #20]
 8004042:	88fb      	ldrh	r3, [r7, #6]
 8004044:	4013      	ands	r3, r2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d006      	beq.n	8004058 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800404a:	4a05      	ldr	r2, [pc, #20]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800404c:	88fb      	ldrh	r3, [r7, #6]
 800404e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004050:	88fb      	ldrh	r3, [r7, #6]
 8004052:	4618      	mov	r0, r3
 8004054:	f7fd f848 	bl	80010e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004058:	bf00      	nop
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40010400 	.word	0x40010400

08004064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e081      	b.n	800417a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d106      	bne.n	8004090 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f7fd fe5a 	bl	8001d44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2224      	movs	r2, #36	; 0x24
 8004094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	2b01      	cmp	r3, #1
 80040cc:	d107      	bne.n	80040de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040da:	609a      	str	r2, [r3, #8]
 80040dc:	e006      	b.n	80040ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	689a      	ldr	r2, [r3, #8]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80040ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d104      	bne.n	80040fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	6812      	ldr	r2, [r2, #0]
 8004108:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800410c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004110:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004120:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691a      	ldr	r2, [r3, #16]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69d9      	ldr	r1, [r3, #28]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a1a      	ldr	r2, [r3, #32]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2200      	movs	r2, #0
 8004160:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2220      	movs	r2, #32
 8004166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004182:	b480      	push	{r7}
 8004184:	b083      	sub	sp, #12
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
 800418a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b20      	cmp	r3, #32
 8004196:	d138      	bne.n	800420a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e032      	b.n	800420c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2224      	movs	r2, #36	; 0x24
 80041b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041d4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	6819      	ldr	r1, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	683a      	ldr	r2, [r7, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f042 0201 	orr.w	r2, r2, #1
 80041f4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2220      	movs	r2, #32
 80041fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004206:	2300      	movs	r3, #0
 8004208:	e000      	b.n	800420c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800420a:	2302      	movs	r3, #2
  }
}
 800420c:	4618      	mov	r0, r3
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b20      	cmp	r3, #32
 800422c:	d139      	bne.n	80042a2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004234:	2b01      	cmp	r3, #1
 8004236:	d101      	bne.n	800423c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004238:	2302      	movs	r3, #2
 800423a:	e033      	b.n	80042a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2224      	movs	r2, #36	; 0x24
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 0201 	bic.w	r2, r2, #1
 800425a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800426a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0201 	orr.w	r2, r2, #1
 800428c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800429e:	2300      	movs	r3, #0
 80042a0:	e000      	b.n	80042a4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80042a2:	2302      	movs	r3, #2
  }
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80042b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042b2:	b08b      	sub	sp, #44	; 0x2c
 80042b4:	af06      	add	r7, sp, #24
 80042b6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e0c4      	b.n	800444c <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fd feda 	bl	8002090 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2203      	movs	r2, #3
 80042e0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f004 fc01 	bl	8008af0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042ee:	2300      	movs	r3, #0
 80042f0:	73fb      	strb	r3, [r7, #15]
 80042f2:	e040      	b.n	8004376 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
 80042f6:	6879      	ldr	r1, [r7, #4]
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	4613      	mov	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	440b      	add	r3, r1
 8004304:	3301      	adds	r3, #1
 8004306:	2201      	movs	r2, #1
 8004308:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800430a:	7bfb      	ldrb	r3, [r7, #15]
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	1c5a      	adds	r2, r3, #1
 8004310:	4613      	mov	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	4413      	add	r3, r2
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	440b      	add	r3, r1
 800431a:	7bfa      	ldrb	r2, [r7, #15]
 800431c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800431e:	7bfb      	ldrb	r3, [r7, #15]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	1c5a      	adds	r2, r3, #1
 8004324:	4613      	mov	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	440b      	add	r3, r1
 800432e:	3303      	adds	r3, #3
 8004330:	2200      	movs	r2, #0
 8004332:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004334:	7bfa      	ldrb	r2, [r7, #15]
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	4613      	mov	r3, r2
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	4413      	add	r3, r2
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	440b      	add	r3, r1
 8004342:	3338      	adds	r3, #56	; 0x38
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004348:	7bfa      	ldrb	r2, [r7, #15]
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4613      	mov	r3, r2
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	4413      	add	r3, r2
 8004352:	00db      	lsls	r3, r3, #3
 8004354:	440b      	add	r3, r1
 8004356:	333c      	adds	r3, #60	; 0x3c
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800435c:	7bfa      	ldrb	r2, [r7, #15]
 800435e:	6879      	ldr	r1, [r7, #4]
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	00db      	lsls	r3, r3, #3
 8004368:	440b      	add	r3, r1
 800436a:	3340      	adds	r3, #64	; 0x40
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004370:	7bfb      	ldrb	r3, [r7, #15]
 8004372:	3301      	adds	r3, #1
 8004374:	73fb      	strb	r3, [r7, #15]
 8004376:	7bfa      	ldrb	r2, [r7, #15]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	429a      	cmp	r2, r3
 800437e:	d3b9      	bcc.n	80042f4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]
 8004384:	e044      	b.n	8004410 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004386:	7bfa      	ldrb	r2, [r7, #15]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	4613      	mov	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	440b      	add	r3, r1
 8004394:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004398:	2200      	movs	r2, #0
 800439a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800439c:	7bfa      	ldrb	r2, [r7, #15]
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	440b      	add	r3, r1
 80043aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80043ae:	7bfa      	ldrb	r2, [r7, #15]
 80043b0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043b2:	7bfa      	ldrb	r2, [r7, #15]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	440b      	add	r3, r1
 80043c0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80043c4:	2200      	movs	r2, #0
 80043c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043c8:	7bfa      	ldrb	r2, [r7, #15]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80043da:	2200      	movs	r2, #0
 80043dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043de:	7bfa      	ldrb	r2, [r7, #15]
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	440b      	add	r3, r1
 80043ec:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80043f4:	7bfa      	ldrb	r2, [r7, #15]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	440b      	add	r3, r1
 8004402:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800440a:	7bfb      	ldrb	r3, [r7, #15]
 800440c:	3301      	adds	r3, #1
 800440e:	73fb      	strb	r3, [r7, #15]
 8004410:	7bfa      	ldrb	r2, [r7, #15]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	429a      	cmp	r2, r3
 8004418:	d3b5      	bcc.n	8004386 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	603b      	str	r3, [r7, #0]
 8004420:	687e      	ldr	r6, [r7, #4]
 8004422:	466d      	mov	r5, sp
 8004424:	f106 0410 	add.w	r4, r6, #16
 8004428:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800442a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	602b      	str	r3, [r5, #0]
 8004430:	1d33      	adds	r3, r6, #4
 8004432:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004434:	6838      	ldr	r0, [r7, #0]
 8004436:	f004 fb76 	bl	8008b26 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2201      	movs	r2, #1
 8004446:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800445a:	af00      	add	r7, sp, #0
 800445c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004460:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004464:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004466:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800446a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d102      	bne.n	800447a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	f001 b823 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800447a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800447e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	2b00      	cmp	r3, #0
 800448c:	f000 817d 	beq.w	800478a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004490:	4bbc      	ldr	r3, [pc, #752]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f003 030c 	and.w	r3, r3, #12
 8004498:	2b04      	cmp	r3, #4
 800449a:	d00c      	beq.n	80044b6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800449c:	4bb9      	ldr	r3, [pc, #740]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f003 030c 	and.w	r3, r3, #12
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d15c      	bne.n	8004562 <HAL_RCC_OscConfig+0x10e>
 80044a8:	4bb6      	ldr	r3, [pc, #728]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044b4:	d155      	bne.n	8004562 <HAL_RCC_OscConfig+0x10e>
 80044b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044ba:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044be:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80044c2:	fa93 f3a3 	rbit	r3, r3
 80044c6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80044ca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044ce:	fab3 f383 	clz	r3, r3
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	095b      	lsrs	r3, r3, #5
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	f043 0301 	orr.w	r3, r3, #1
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d102      	bne.n	80044e8 <HAL_RCC_OscConfig+0x94>
 80044e2:	4ba8      	ldr	r3, [pc, #672]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	e015      	b.n	8004514 <HAL_RCC_OscConfig+0xc0>
 80044e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044ec:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80044f4:	fa93 f3a3 	rbit	r3, r3
 80044f8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80044fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004500:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004504:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004510:	4b9c      	ldr	r3, [pc, #624]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004518:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800451c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004520:	fa92 f2a2 	rbit	r2, r2
 8004524:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004528:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800452c:	fab2 f282 	clz	r2, r2
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	f042 0220 	orr.w	r2, r2, #32
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	f002 021f 	and.w	r2, r2, #31
 800453c:	2101      	movs	r1, #1
 800453e:	fa01 f202 	lsl.w	r2, r1, r2
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 811f 	beq.w	8004788 <HAL_RCC_OscConfig+0x334>
 800454a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800454e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b00      	cmp	r3, #0
 8004558:	f040 8116 	bne.w	8004788 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	f000 bfaf 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004562:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004566:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004572:	d106      	bne.n	8004582 <HAL_RCC_OscConfig+0x12e>
 8004574:	4b83      	ldr	r3, [pc, #524]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a82      	ldr	r2, [pc, #520]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 800457a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	e036      	b.n	80045f0 <HAL_RCC_OscConfig+0x19c>
 8004582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004586:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10c      	bne.n	80045ac <HAL_RCC_OscConfig+0x158>
 8004592:	4b7c      	ldr	r3, [pc, #496]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a7b      	ldr	r2, [pc, #492]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004598:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800459c:	6013      	str	r3, [r2, #0]
 800459e:	4b79      	ldr	r3, [pc, #484]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a78      	ldr	r2, [pc, #480]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	e021      	b.n	80045f0 <HAL_RCC_OscConfig+0x19c>
 80045ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045b0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x184>
 80045be:	4b71      	ldr	r3, [pc, #452]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a70      	ldr	r2, [pc, #448]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	4b6e      	ldr	r3, [pc, #440]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a6d      	ldr	r2, [pc, #436]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	e00b      	b.n	80045f0 <HAL_RCC_OscConfig+0x19c>
 80045d8:	4b6a      	ldr	r3, [pc, #424]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a69      	ldr	r2, [pc, #420]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	4b67      	ldr	r3, [pc, #412]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a66      	ldr	r2, [pc, #408]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ee:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045f0:	4b64      	ldr	r3, [pc, #400]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 80045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f4:	f023 020f 	bic.w	r2, r3, #15
 80045f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80045fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	495f      	ldr	r1, [pc, #380]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004606:	4313      	orrs	r3, r2
 8004608:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800460a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800460e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d059      	beq.n	80046ce <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800461a:	f7fd fec9 	bl	80023b0 <HAL_GetTick>
 800461e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004622:	e00a      	b.n	800463a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004624:	f7fd fec4 	bl	80023b0 <HAL_GetTick>
 8004628:	4602      	mov	r2, r0
 800462a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b64      	cmp	r3, #100	; 0x64
 8004632:	d902      	bls.n	800463a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	f000 bf43 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 800463a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800463e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004642:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004646:	fa93 f3a3 	rbit	r3, r3
 800464a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800464e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004652:	fab3 f383 	clz	r3, r3
 8004656:	b2db      	uxtb	r3, r3
 8004658:	095b      	lsrs	r3, r3, #5
 800465a:	b2db      	uxtb	r3, r3
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b01      	cmp	r3, #1
 8004664:	d102      	bne.n	800466c <HAL_RCC_OscConfig+0x218>
 8004666:	4b47      	ldr	r3, [pc, #284]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	e015      	b.n	8004698 <HAL_RCC_OscConfig+0x244>
 800466c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004670:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004674:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004678:	fa93 f3a3 	rbit	r3, r3
 800467c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004680:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004684:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004688:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800468c:	fa93 f3a3 	rbit	r3, r3
 8004690:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004694:	4b3b      	ldr	r3, [pc, #236]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 8004696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004698:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800469c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80046a0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80046a4:	fa92 f2a2 	rbit	r2, r2
 80046a8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80046ac:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80046b0:	fab2 f282 	clz	r2, r2
 80046b4:	b2d2      	uxtb	r2, r2
 80046b6:	f042 0220 	orr.w	r2, r2, #32
 80046ba:	b2d2      	uxtb	r2, r2
 80046bc:	f002 021f 	and.w	r2, r2, #31
 80046c0:	2101      	movs	r1, #1
 80046c2:	fa01 f202 	lsl.w	r2, r1, r2
 80046c6:	4013      	ands	r3, r2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0ab      	beq.n	8004624 <HAL_RCC_OscConfig+0x1d0>
 80046cc:	e05d      	b.n	800478a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046ce:	f7fd fe6f 	bl	80023b0 <HAL_GetTick>
 80046d2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046d6:	e00a      	b.n	80046ee <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046d8:	f7fd fe6a 	bl	80023b0 <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	2b64      	cmp	r3, #100	; 0x64
 80046e6:	d902      	bls.n	80046ee <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80046e8:	2303      	movs	r3, #3
 80046ea:	f000 bee9 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 80046ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80046f2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80046fa:	fa93 f3a3 	rbit	r3, r3
 80046fe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004702:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004706:	fab3 f383 	clz	r3, r3
 800470a:	b2db      	uxtb	r3, r3
 800470c:	095b      	lsrs	r3, r3, #5
 800470e:	b2db      	uxtb	r3, r3
 8004710:	f043 0301 	orr.w	r3, r3, #1
 8004714:	b2db      	uxtb	r3, r3
 8004716:	2b01      	cmp	r3, #1
 8004718:	d102      	bne.n	8004720 <HAL_RCC_OscConfig+0x2cc>
 800471a:	4b1a      	ldr	r3, [pc, #104]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	e015      	b.n	800474c <HAL_RCC_OscConfig+0x2f8>
 8004720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004724:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004728:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800472c:	fa93 f3a3 	rbit	r3, r3
 8004730:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004734:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004738:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800473c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004740:	fa93 f3a3 	rbit	r3, r3
 8004744:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004748:	4b0e      	ldr	r3, [pc, #56]	; (8004784 <HAL_RCC_OscConfig+0x330>)
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004750:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004754:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004758:	fa92 f2a2 	rbit	r2, r2
 800475c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004760:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004764:	fab2 f282 	clz	r2, r2
 8004768:	b2d2      	uxtb	r2, r2
 800476a:	f042 0220 	orr.w	r2, r2, #32
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	f002 021f 	and.w	r2, r2, #31
 8004774:	2101      	movs	r1, #1
 8004776:	fa01 f202 	lsl.w	r2, r1, r2
 800477a:	4013      	ands	r3, r2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1ab      	bne.n	80046d8 <HAL_RCC_OscConfig+0x284>
 8004780:	e003      	b.n	800478a <HAL_RCC_OscConfig+0x336>
 8004782:	bf00      	nop
 8004784:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800478a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800478e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0302 	and.w	r3, r3, #2
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 817d 	beq.w	8004a9a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80047a0:	4ba6      	ldr	r3, [pc, #664]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f003 030c 	and.w	r3, r3, #12
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00b      	beq.n	80047c4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80047ac:	4ba3      	ldr	r3, [pc, #652]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f003 030c 	and.w	r3, r3, #12
 80047b4:	2b08      	cmp	r3, #8
 80047b6:	d172      	bne.n	800489e <HAL_RCC_OscConfig+0x44a>
 80047b8:	4ba0      	ldr	r3, [pc, #640]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d16c      	bne.n	800489e <HAL_RCC_OscConfig+0x44a>
 80047c4:	2302      	movs	r3, #2
 80047c6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ca:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80047ce:	fa93 f3a3 	rbit	r3, r3
 80047d2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80047d6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047da:	fab3 f383 	clz	r3, r3
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	095b      	lsrs	r3, r3, #5
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d102      	bne.n	80047f4 <HAL_RCC_OscConfig+0x3a0>
 80047ee:	4b93      	ldr	r3, [pc, #588]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	e013      	b.n	800481c <HAL_RCC_OscConfig+0x3c8>
 80047f4:	2302      	movs	r3, #2
 80047f6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80047fe:	fa93 f3a3 	rbit	r3, r3
 8004802:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004806:	2302      	movs	r3, #2
 8004808:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800480c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004810:	fa93 f3a3 	rbit	r3, r3
 8004814:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004818:	4b88      	ldr	r3, [pc, #544]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 800481a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481c:	2202      	movs	r2, #2
 800481e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004822:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004826:	fa92 f2a2 	rbit	r2, r2
 800482a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800482e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004832:	fab2 f282 	clz	r2, r2
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	f042 0220 	orr.w	r2, r2, #32
 800483c:	b2d2      	uxtb	r2, r2
 800483e:	f002 021f 	and.w	r2, r2, #31
 8004842:	2101      	movs	r1, #1
 8004844:	fa01 f202 	lsl.w	r2, r1, r2
 8004848:	4013      	ands	r3, r2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCC_OscConfig+0x410>
 800484e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004852:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691b      	ldr	r3, [r3, #16]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d002      	beq.n	8004864 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	f000 be2e 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004864:	4b75      	ldr	r3, [pc, #468]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800486c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004870:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	21f8      	movs	r1, #248	; 0xf8
 800487a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004882:	fa91 f1a1 	rbit	r1, r1
 8004886:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800488a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800488e:	fab1 f181 	clz	r1, r1
 8004892:	b2c9      	uxtb	r1, r1
 8004894:	408b      	lsls	r3, r1
 8004896:	4969      	ldr	r1, [pc, #420]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004898:	4313      	orrs	r3, r2
 800489a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489c:	e0fd      	b.n	8004a9a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800489e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 8088 	beq.w	80049c0 <HAL_RCC_OscConfig+0x56c>
 80048b0:	2301      	movs	r3, #1
 80048b2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80048ba:	fa93 f3a3 	rbit	r3, r3
 80048be:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80048c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048c6:	fab3 f383 	clz	r3, r3
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80048d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	461a      	mov	r2, r3
 80048d8:	2301      	movs	r3, #1
 80048da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048dc:	f7fd fd68 	bl	80023b0 <HAL_GetTick>
 80048e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e4:	e00a      	b.n	80048fc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048e6:	f7fd fd63 	bl	80023b0 <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b02      	cmp	r3, #2
 80048f4:	d902      	bls.n	80048fc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	f000 bde2 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 80048fc:	2302      	movs	r3, #2
 80048fe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004902:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8004906:	fa93 f3a3 	rbit	r3, r3
 800490a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800490e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004912:	fab3 f383 	clz	r3, r3
 8004916:	b2db      	uxtb	r3, r3
 8004918:	095b      	lsrs	r3, r3, #5
 800491a:	b2db      	uxtb	r3, r3
 800491c:	f043 0301 	orr.w	r3, r3, #1
 8004920:	b2db      	uxtb	r3, r3
 8004922:	2b01      	cmp	r3, #1
 8004924:	d102      	bne.n	800492c <HAL_RCC_OscConfig+0x4d8>
 8004926:	4b45      	ldr	r3, [pc, #276]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	e013      	b.n	8004954 <HAL_RCC_OscConfig+0x500>
 800492c:	2302      	movs	r3, #2
 800492e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004932:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004936:	fa93 f3a3 	rbit	r3, r3
 800493a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800493e:	2302      	movs	r3, #2
 8004940:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004944:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004948:	fa93 f3a3 	rbit	r3, r3
 800494c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004950:	4b3a      	ldr	r3, [pc, #232]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	2202      	movs	r2, #2
 8004956:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800495a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800495e:	fa92 f2a2 	rbit	r2, r2
 8004962:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004966:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800496a:	fab2 f282 	clz	r2, r2
 800496e:	b2d2      	uxtb	r2, r2
 8004970:	f042 0220 	orr.w	r2, r2, #32
 8004974:	b2d2      	uxtb	r2, r2
 8004976:	f002 021f 	and.w	r2, r2, #31
 800497a:	2101      	movs	r1, #1
 800497c:	fa01 f202 	lsl.w	r2, r1, r2
 8004980:	4013      	ands	r3, r2
 8004982:	2b00      	cmp	r3, #0
 8004984:	d0af      	beq.n	80048e6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004986:	4b2d      	ldr	r3, [pc, #180]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800498e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004992:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	21f8      	movs	r1, #248	; 0xf8
 800499c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80049a4:	fa91 f1a1 	rbit	r1, r1
 80049a8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80049ac:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80049b0:	fab1 f181 	clz	r1, r1
 80049b4:	b2c9      	uxtb	r1, r1
 80049b6:	408b      	lsls	r3, r1
 80049b8:	4920      	ldr	r1, [pc, #128]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	600b      	str	r3, [r1, #0]
 80049be:	e06c      	b.n	8004a9a <HAL_RCC_OscConfig+0x646>
 80049c0:	2301      	movs	r3, #1
 80049c2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80049ca:	fa93 f3a3 	rbit	r3, r3
 80049ce:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80049d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049d6:	fab3 f383 	clz	r3, r3
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80049e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	461a      	mov	r2, r3
 80049e8:	2300      	movs	r3, #0
 80049ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ec:	f7fd fce0 	bl	80023b0 <HAL_GetTick>
 80049f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f4:	e00a      	b.n	8004a0c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049f6:	f7fd fcdb 	bl	80023b0 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d902      	bls.n	8004a0c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	f000 bd5a 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 8004a0c:	2302      	movs	r3, #2
 8004a0e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a12:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004a16:	fa93 f3a3 	rbit	r3, r3
 8004a1a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004a1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a22:	fab3 f383 	clz	r3, r3
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	095b      	lsrs	r3, r3, #5
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	f043 0301 	orr.w	r3, r3, #1
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d104      	bne.n	8004a40 <HAL_RCC_OscConfig+0x5ec>
 8004a36:	4b01      	ldr	r3, [pc, #4]	; (8004a3c <HAL_RCC_OscConfig+0x5e8>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	e015      	b.n	8004a68 <HAL_RCC_OscConfig+0x614>
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	2302      	movs	r3, #2
 8004a42:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a46:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004a4a:	fa93 f3a3 	rbit	r3, r3
 8004a4e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004a52:	2302      	movs	r3, #2
 8004a54:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004a58:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004a5c:	fa93 f3a3 	rbit	r3, r3
 8004a60:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004a64:	4bc8      	ldr	r3, [pc, #800]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004a6e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004a72:	fa92 f2a2 	rbit	r2, r2
 8004a76:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004a7a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004a7e:	fab2 f282 	clz	r2, r2
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	f042 0220 	orr.w	r2, r2, #32
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	f002 021f 	and.w	r2, r2, #31
 8004a8e:	2101      	movs	r1, #1
 8004a90:	fa01 f202 	lsl.w	r2, r1, r2
 8004a94:	4013      	ands	r3, r2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1ad      	bne.n	80049f6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 8110 	beq.w	8004cd0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ab4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d079      	beq.n	8004bb4 <HAL_RCC_OscConfig+0x760>
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ac6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004aca:	fa93 f3a3 	rbit	r3, r3
 8004ace:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004ad2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ad6:	fab3 f383 	clz	r3, r3
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	461a      	mov	r2, r3
 8004ade:	4bab      	ldr	r3, [pc, #684]	; (8004d8c <HAL_RCC_OscConfig+0x938>)
 8004ae0:	4413      	add	r3, r2
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aea:	f7fd fc61 	bl	80023b0 <HAL_GetTick>
 8004aee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004af2:	e00a      	b.n	8004b0a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004af4:	f7fd fc5c 	bl	80023b0 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d902      	bls.n	8004b0a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	f000 bcdb 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004b14:	fa93 f3a3 	rbit	r3, r3
 8004b18:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b20:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004b24:	2202      	movs	r2, #2
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b2c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	fa93 f2a3 	rbit	r2, r3
 8004b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004b3e:	601a      	str	r2, [r3, #0]
 8004b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b44:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b48:	2202      	movs	r2, #2
 8004b4a:	601a      	str	r2, [r3, #0]
 8004b4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	fa93 f2a3 	rbit	r2, r3
 8004b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b5e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004b62:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b64:	4b88      	ldr	r3, [pc, #544]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004b66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b6c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004b70:	2102      	movs	r1, #2
 8004b72:	6019      	str	r1, [r3, #0]
 8004b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b78:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	fa93 f1a3 	rbit	r1, r3
 8004b82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b86:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004b8a:	6019      	str	r1, [r3, #0]
  return result;
 8004b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b90:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	fab3 f383 	clz	r3, r3
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	f003 031f 	and.w	r3, r3, #31
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bac:	4013      	ands	r3, r2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d0a0      	beq.n	8004af4 <HAL_RCC_OscConfig+0x6a0>
 8004bb2:	e08d      	b.n	8004cd0 <HAL_RCC_OscConfig+0x87c>
 8004bb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bb8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bc4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	fa93 f2a3 	rbit	r2, r3
 8004bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004bd6:	601a      	str	r2, [r3, #0]
  return result;
 8004bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bdc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004be0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b68      	ldr	r3, [pc, #416]	; (8004d8c <HAL_RCC_OscConfig+0x938>)
 8004bec:	4413      	add	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf6:	f7fd fbdb 	bl	80023b0 <HAL_GetTick>
 8004bfa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bfe:	e00a      	b.n	8004c16 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c00:	f7fd fbd6 	bl	80023b0 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d902      	bls.n	8004c16 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	f000 bc55 	b.w	80054c0 <HAL_RCC_OscConfig+0x106c>
 8004c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004c1e:	2202      	movs	r2, #2
 8004c20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c26:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	fa93 f2a3 	rbit	r2, r3
 8004c30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c34:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004c38:	601a      	str	r2, [r3, #0]
 8004c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c3e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004c42:	2202      	movs	r2, #2
 8004c44:	601a      	str	r2, [r3, #0]
 8004c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c4a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	fa93 f2a3 	rbit	r2, r3
 8004c54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c58:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c62:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004c66:	2202      	movs	r2, #2
 8004c68:	601a      	str	r2, [r3, #0]
 8004c6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c6e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	fa93 f2a3 	rbit	r2, r3
 8004c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c7c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004c80:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c82:	4b41      	ldr	r3, [pc, #260]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004c84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c8a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004c8e:	2102      	movs	r1, #2
 8004c90:	6019      	str	r1, [r3, #0]
 8004c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c96:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	fa93 f1a3 	rbit	r1, r3
 8004ca0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004ca8:	6019      	str	r1, [r3, #0]
  return result;
 8004caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cae:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	fab3 f383 	clz	r3, r3
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f003 031f 	and.w	r3, r3, #31
 8004cc4:	2101      	movs	r1, #1
 8004cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d197      	bne.n	8004c00 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 81a1 	beq.w	8005028 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cec:	4b26      	ldr	r3, [pc, #152]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004cee:	69db      	ldr	r3, [r3, #28]
 8004cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d116      	bne.n	8004d26 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cf8:	4b23      	ldr	r3, [pc, #140]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	4a22      	ldr	r2, [pc, #136]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d02:	61d3      	str	r3, [r2, #28]
 8004d04:	4b20      	ldr	r3, [pc, #128]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004d06:	69db      	ldr	r3, [r3, #28]
 8004d08:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004d0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d10:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004d1e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004d20:	2301      	movs	r3, #1
 8004d22:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d26:	4b1a      	ldr	r3, [pc, #104]	; (8004d90 <HAL_RCC_OscConfig+0x93c>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d11a      	bne.n	8004d68 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d32:	4b17      	ldr	r3, [pc, #92]	; (8004d90 <HAL_RCC_OscConfig+0x93c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a16      	ldr	r2, [pc, #88]	; (8004d90 <HAL_RCC_OscConfig+0x93c>)
 8004d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d3c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d3e:	f7fd fb37 	bl	80023b0 <HAL_GetTick>
 8004d42:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d46:	e009      	b.n	8004d5c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d48:	f7fd fb32 	bl	80023b0 <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b64      	cmp	r3, #100	; 0x64
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e3b1      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5c:	4b0c      	ldr	r3, [pc, #48]	; (8004d90 <HAL_RCC_OscConfig+0x93c>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0ef      	beq.n	8004d48 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d6c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d10d      	bne.n	8004d94 <HAL_RCC_OscConfig+0x940>
 8004d78:	4b03      	ldr	r3, [pc, #12]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004d7a:	6a1b      	ldr	r3, [r3, #32]
 8004d7c:	4a02      	ldr	r2, [pc, #8]	; (8004d88 <HAL_RCC_OscConfig+0x934>)
 8004d7e:	f043 0301 	orr.w	r3, r3, #1
 8004d82:	6213      	str	r3, [r2, #32]
 8004d84:	e03c      	b.n	8004e00 <HAL_RCC_OscConfig+0x9ac>
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	10908120 	.word	0x10908120
 8004d90:	40007000 	.word	0x40007000
 8004d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10c      	bne.n	8004dbe <HAL_RCC_OscConfig+0x96a>
 8004da4:	4bc1      	ldr	r3, [pc, #772]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	4ac0      	ldr	r2, [pc, #768]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004daa:	f023 0301 	bic.w	r3, r3, #1
 8004dae:	6213      	str	r3, [r2, #32]
 8004db0:	4bbe      	ldr	r3, [pc, #760]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	4abd      	ldr	r2, [pc, #756]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004db6:	f023 0304 	bic.w	r3, r3, #4
 8004dba:	6213      	str	r3, [r2, #32]
 8004dbc:	e020      	b.n	8004e00 <HAL_RCC_OscConfig+0x9ac>
 8004dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dc2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	2b05      	cmp	r3, #5
 8004dcc:	d10c      	bne.n	8004de8 <HAL_RCC_OscConfig+0x994>
 8004dce:	4bb7      	ldr	r3, [pc, #732]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	4ab6      	ldr	r2, [pc, #728]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004dd4:	f043 0304 	orr.w	r3, r3, #4
 8004dd8:	6213      	str	r3, [r2, #32]
 8004dda:	4bb4      	ldr	r3, [pc, #720]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	4ab3      	ldr	r2, [pc, #716]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004de0:	f043 0301 	orr.w	r3, r3, #1
 8004de4:	6213      	str	r3, [r2, #32]
 8004de6:	e00b      	b.n	8004e00 <HAL_RCC_OscConfig+0x9ac>
 8004de8:	4bb0      	ldr	r3, [pc, #704]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004dea:	6a1b      	ldr	r3, [r3, #32]
 8004dec:	4aaf      	ldr	r2, [pc, #700]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004dee:	f023 0301 	bic.w	r3, r3, #1
 8004df2:	6213      	str	r3, [r2, #32]
 8004df4:	4bad      	ldr	r3, [pc, #692]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004df6:	6a1b      	ldr	r3, [r3, #32]
 8004df8:	4aac      	ldr	r2, [pc, #688]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004dfa:	f023 0304 	bic.w	r3, r3, #4
 8004dfe:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8081 	beq.w	8004f14 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e12:	f7fd facd 	bl	80023b0 <HAL_GetTick>
 8004e16:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1a:	e00b      	b.n	8004e34 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e1c:	f7fd fac8 	bl	80023b0 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d901      	bls.n	8004e34 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e345      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
 8004e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e38:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004e3c:	2202      	movs	r2, #2
 8004e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e44:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	fa93 f2a3 	rbit	r2, r3
 8004e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e52:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e5c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004e60:	2202      	movs	r2, #2
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e68:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	fa93 f2a3 	rbit	r2, r3
 8004e72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e76:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004e7a:	601a      	str	r2, [r3, #0]
  return result;
 8004e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e80:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004e84:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e86:	fab3 f383 	clz	r3, r3
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	f043 0302 	orr.w	r3, r3, #2
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d102      	bne.n	8004ea0 <HAL_RCC_OscConfig+0xa4c>
 8004e9a:	4b84      	ldr	r3, [pc, #528]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004e9c:	6a1b      	ldr	r3, [r3, #32]
 8004e9e:	e013      	b.n	8004ec8 <HAL_RCC_OscConfig+0xa74>
 8004ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eb0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	fa93 f2a3 	rbit	r2, r3
 8004eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ebe:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	4b79      	ldr	r3, [pc, #484]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ecc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	6011      	str	r1, [r2, #0]
 8004ed4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ed8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004edc:	6812      	ldr	r2, [r2, #0]
 8004ede:	fa92 f1a2 	rbit	r1, r2
 8004ee2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ee6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004eea:	6011      	str	r1, [r2, #0]
  return result;
 8004eec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ef0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004ef4:	6812      	ldr	r2, [r2, #0]
 8004ef6:	fab2 f282 	clz	r2, r2
 8004efa:	b2d2      	uxtb	r2, r2
 8004efc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	f002 021f 	and.w	r2, r2, #31
 8004f06:	2101      	movs	r1, #1
 8004f08:	fa01 f202 	lsl.w	r2, r1, r2
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d084      	beq.n	8004e1c <HAL_RCC_OscConfig+0x9c8>
 8004f12:	e07f      	b.n	8005014 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f14:	f7fd fa4c 	bl	80023b0 <HAL_GetTick>
 8004f18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f1c:	e00b      	b.n	8004f36 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f1e:	f7fd fa47 	bl	80023b0 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e2c4      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
 8004f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f3a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004f3e:	2202      	movs	r2, #2
 8004f40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f46:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	fa93 f2a3 	rbit	r2, r3
 8004f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f54:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004f62:	2202      	movs	r2, #2
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f6a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	fa93 f2a3 	rbit	r2, r3
 8004f74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f78:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004f7c:	601a      	str	r2, [r3, #0]
  return result;
 8004f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f82:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004f86:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f88:	fab3 f383 	clz	r3, r3
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	095b      	lsrs	r3, r3, #5
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	f043 0302 	orr.w	r3, r3, #2
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d102      	bne.n	8004fa2 <HAL_RCC_OscConfig+0xb4e>
 8004f9c:	4b43      	ldr	r3, [pc, #268]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	e013      	b.n	8004fca <HAL_RCC_OscConfig+0xb76>
 8004fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fa6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004faa:	2202      	movs	r2, #2
 8004fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	fa93 f2a3 	rbit	r2, r3
 8004fbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	4b39      	ldr	r3, [pc, #228]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fce:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004fd2:	2102      	movs	r1, #2
 8004fd4:	6011      	str	r1, [r2, #0]
 8004fd6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fda:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004fde:	6812      	ldr	r2, [r2, #0]
 8004fe0:	fa92 f1a2 	rbit	r1, r2
 8004fe4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fe8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004fec:	6011      	str	r1, [r2, #0]
  return result;
 8004fee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ff2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004ff6:	6812      	ldr	r2, [r2, #0]
 8004ff8:	fab2 f282 	clz	r2, r2
 8004ffc:	b2d2      	uxtb	r2, r2
 8004ffe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	f002 021f 	and.w	r2, r2, #31
 8005008:	2101      	movs	r1, #1
 800500a:	fa01 f202 	lsl.w	r2, r1, r2
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d184      	bne.n	8004f1e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005014:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005018:	2b01      	cmp	r3, #1
 800501a:	d105      	bne.n	8005028 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800501c:	4b23      	ldr	r3, [pc, #140]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	4a22      	ldr	r2, [pc, #136]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 8005022:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005026:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800502c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 8242 	beq.w	80054be <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800503a:	4b1c      	ldr	r3, [pc, #112]	; (80050ac <HAL_RCC_OscConfig+0xc58>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f003 030c 	and.w	r3, r3, #12
 8005042:	2b08      	cmp	r3, #8
 8005044:	f000 8213 	beq.w	800546e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005048:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800504c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	2b02      	cmp	r3, #2
 8005056:	f040 8162 	bne.w	800531e <HAL_RCC_OscConfig+0xeca>
 800505a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005062:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	fa93 f2a3 	rbit	r2, r3
 8005076:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800507e:	601a      	str	r2, [r3, #0]
  return result;
 8005080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005084:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005088:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800508a:	fab3 f383 	clz	r3, r3
 800508e:	b2db      	uxtb	r3, r3
 8005090:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005094:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	461a      	mov	r2, r3
 800509c:	2300      	movs	r3, #0
 800509e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a0:	f7fd f986 	bl	80023b0 <HAL_GetTick>
 80050a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050a8:	e00c      	b.n	80050c4 <HAL_RCC_OscConfig+0xc70>
 80050aa:	bf00      	nop
 80050ac:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050b0:	f7fd f97e 	bl	80023b0 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e1fd      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
 80050c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050c8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80050cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050d6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	fa93 f2a3 	rbit	r2, r3
 80050e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050e4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80050e8:	601a      	str	r2, [r3, #0]
  return result;
 80050ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ee:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80050f2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050f4:	fab3 f383 	clz	r3, r3
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	f043 0301 	orr.w	r3, r3, #1
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b01      	cmp	r3, #1
 8005106:	d102      	bne.n	800510e <HAL_RCC_OscConfig+0xcba>
 8005108:	4bb0      	ldr	r3, [pc, #704]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	e027      	b.n	800515e <HAL_RCC_OscConfig+0xd0a>
 800510e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005112:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005116:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800511a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800511c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005120:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	fa93 f2a3 	rbit	r2, r3
 800512a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005138:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800513c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005146:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	fa93 f2a3 	rbit	r2, r3
 8005150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005154:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	4b9c      	ldr	r3, [pc, #624]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005162:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005166:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800516a:	6011      	str	r1, [r2, #0]
 800516c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005170:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005174:	6812      	ldr	r2, [r2, #0]
 8005176:	fa92 f1a2 	rbit	r1, r2
 800517a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800517e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005182:	6011      	str	r1, [r2, #0]
  return result;
 8005184:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005188:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800518c:	6812      	ldr	r2, [r2, #0]
 800518e:	fab2 f282 	clz	r2, r2
 8005192:	b2d2      	uxtb	r2, r2
 8005194:	f042 0220 	orr.w	r2, r2, #32
 8005198:	b2d2      	uxtb	r2, r2
 800519a:	f002 021f 	and.w	r2, r2, #31
 800519e:	2101      	movs	r1, #1
 80051a0:	fa01 f202 	lsl.w	r2, r1, r2
 80051a4:	4013      	ands	r3, r2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d182      	bne.n	80050b0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051aa:	4b88      	ldr	r3, [pc, #544]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80051b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80051be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	430b      	orrs	r3, r1
 80051cc:	497f      	ldr	r1, [pc, #508]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	604b      	str	r3, [r1, #4]
 80051d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80051da:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80051de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f2a3 	rbit	r2, r3
 80051ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80051f6:	601a      	str	r2, [r3, #0]
  return result;
 80051f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051fc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005200:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005202:	fab3 f383 	clz	r3, r3
 8005206:	b2db      	uxtb	r3, r3
 8005208:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800520c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	461a      	mov	r2, r3
 8005214:	2301      	movs	r3, #1
 8005216:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fd f8ca 	bl	80023b0 <HAL_GetTick>
 800521c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005220:	e009      	b.n	8005236 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005222:	f7fd f8c5 	bl	80023b0 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e144      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
 8005236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800523e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005242:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005248:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	fa93 f2a3 	rbit	r2, r3
 8005252:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005256:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800525a:	601a      	str	r2, [r3, #0]
  return result;
 800525c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005260:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005264:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005266:	fab3 f383 	clz	r3, r3
 800526a:	b2db      	uxtb	r3, r3
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	b2db      	uxtb	r3, r3
 8005270:	f043 0301 	orr.w	r3, r3, #1
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b01      	cmp	r3, #1
 8005278:	d102      	bne.n	8005280 <HAL_RCC_OscConfig+0xe2c>
 800527a:	4b54      	ldr	r3, [pc, #336]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	e027      	b.n	80052d0 <HAL_RCC_OscConfig+0xe7c>
 8005280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005284:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005288:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800528c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800528e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005292:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	fa93 f2a3 	rbit	r2, r3
 800529c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052aa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80052ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052b2:	601a      	str	r2, [r3, #0]
 80052b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	fa93 f2a3 	rbit	r2, r3
 80052c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	4b3f      	ldr	r3, [pc, #252]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052d4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80052d8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80052dc:	6011      	str	r1, [r2, #0]
 80052de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052e2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80052e6:	6812      	ldr	r2, [r2, #0]
 80052e8:	fa92 f1a2 	rbit	r1, r2
 80052ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052f0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80052f4:	6011      	str	r1, [r2, #0]
  return result;
 80052f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80052fa:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80052fe:	6812      	ldr	r2, [r2, #0]
 8005300:	fab2 f282 	clz	r2, r2
 8005304:	b2d2      	uxtb	r2, r2
 8005306:	f042 0220 	orr.w	r2, r2, #32
 800530a:	b2d2      	uxtb	r2, r2
 800530c:	f002 021f 	and.w	r2, r2, #31
 8005310:	2101      	movs	r1, #1
 8005312:	fa01 f202 	lsl.w	r2, r1, r2
 8005316:	4013      	ands	r3, r2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d082      	beq.n	8005222 <HAL_RCC_OscConfig+0xdce>
 800531c:	e0cf      	b.n	80054be <HAL_RCC_OscConfig+0x106a>
 800531e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005322:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005326:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800532a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800532c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005330:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	fa93 f2a3 	rbit	r2, r3
 800533a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800533e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005342:	601a      	str	r2, [r3, #0]
  return result;
 8005344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005348:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800534c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800534e:	fab3 f383 	clz	r3, r3
 8005352:	b2db      	uxtb	r3, r3
 8005354:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005358:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	461a      	mov	r2, r3
 8005360:	2300      	movs	r3, #0
 8005362:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005364:	f7fd f824 	bl	80023b0 <HAL_GetTick>
 8005368:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800536c:	e009      	b.n	8005382 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800536e:	f7fd f81f 	bl	80023b0 <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e09e      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
 8005382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005386:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800538a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800538e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005390:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005394:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	fa93 f2a3 	rbit	r2, r3
 800539e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053a2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80053a6:	601a      	str	r2, [r3, #0]
  return result;
 80053a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053ac:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80053b0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053b2:	fab3 f383 	clz	r3, r3
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	095b      	lsrs	r3, r3, #5
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	f043 0301 	orr.w	r3, r3, #1
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d104      	bne.n	80053d0 <HAL_RCC_OscConfig+0xf7c>
 80053c6:	4b01      	ldr	r3, [pc, #4]	; (80053cc <HAL_RCC_OscConfig+0xf78>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	e029      	b.n	8005420 <HAL_RCC_OscConfig+0xfcc>
 80053cc:	40021000 	.word	0x40021000
 80053d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80053d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	fa93 f2a3 	rbit	r2, r3
 80053ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053fa:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80053fe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005402:	601a      	str	r2, [r3, #0]
 8005404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005408:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	fa93 f2a3 	rbit	r2, r3
 8005412:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005416:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	4b2b      	ldr	r3, [pc, #172]	; (80054cc <HAL_RCC_OscConfig+0x1078>)
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005424:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005428:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800542c:	6011      	str	r1, [r2, #0]
 800542e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005432:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005436:	6812      	ldr	r2, [r2, #0]
 8005438:	fa92 f1a2 	rbit	r1, r2
 800543c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005440:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005444:	6011      	str	r1, [r2, #0]
  return result;
 8005446:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800544a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800544e:	6812      	ldr	r2, [r2, #0]
 8005450:	fab2 f282 	clz	r2, r2
 8005454:	b2d2      	uxtb	r2, r2
 8005456:	f042 0220 	orr.w	r2, r2, #32
 800545a:	b2d2      	uxtb	r2, r2
 800545c:	f002 021f 	and.w	r2, r2, #31
 8005460:	2101      	movs	r1, #1
 8005462:	fa01 f202 	lsl.w	r2, r1, r2
 8005466:	4013      	ands	r3, r2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d180      	bne.n	800536e <HAL_RCC_OscConfig+0xf1a>
 800546c:	e027      	b.n	80054be <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800546e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005472:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	69db      	ldr	r3, [r3, #28]
 800547a:	2b01      	cmp	r3, #1
 800547c:	d101      	bne.n	8005482 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e01e      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005482:	4b12      	ldr	r3, [pc, #72]	; (80054cc <HAL_RCC_OscConfig+0x1078>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800548a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800548e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005492:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005496:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	6a1b      	ldr	r3, [r3, #32]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d10b      	bne.n	80054ba <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80054a2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80054a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80054aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d001      	beq.n	80054be <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e000      	b.n	80054c0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000

080054d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b09e      	sub	sp, #120	; 0x78
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80054da:	2300      	movs	r3, #0
 80054dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e162      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80054e8:	4b90      	ldr	r3, [pc, #576]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 0307 	and.w	r3, r3, #7
 80054f0:	683a      	ldr	r2, [r7, #0]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d910      	bls.n	8005518 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054f6:	4b8d      	ldr	r3, [pc, #564]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f023 0207 	bic.w	r2, r3, #7
 80054fe:	498b      	ldr	r1, [pc, #556]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	4313      	orrs	r3, r2
 8005504:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005506:	4b89      	ldr	r3, [pc, #548]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0307 	and.w	r3, r3, #7
 800550e:	683a      	ldr	r2, [r7, #0]
 8005510:	429a      	cmp	r2, r3
 8005512:	d001      	beq.n	8005518 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e14a      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d008      	beq.n	8005536 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005524:	4b82      	ldr	r3, [pc, #520]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	497f      	ldr	r1, [pc, #508]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005532:	4313      	orrs	r3, r2
 8005534:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 80dc 	beq.w	80056fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b01      	cmp	r3, #1
 800554a:	d13c      	bne.n	80055c6 <HAL_RCC_ClockConfig+0xf6>
 800554c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005550:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005552:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005554:	fa93 f3a3 	rbit	r3, r3
 8005558:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800555a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800555c:	fab3 f383 	clz	r3, r3
 8005560:	b2db      	uxtb	r3, r3
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	b2db      	uxtb	r3, r3
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	d102      	bne.n	8005576 <HAL_RCC_ClockConfig+0xa6>
 8005570:	4b6f      	ldr	r3, [pc, #444]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	e00f      	b.n	8005596 <HAL_RCC_ClockConfig+0xc6>
 8005576:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800557a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800557e:	fa93 f3a3 	rbit	r3, r3
 8005582:	667b      	str	r3, [r7, #100]	; 0x64
 8005584:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005588:	663b      	str	r3, [r7, #96]	; 0x60
 800558a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800558c:	fa93 f3a3 	rbit	r3, r3
 8005590:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005592:	4b67      	ldr	r3, [pc, #412]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005596:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800559a:	65ba      	str	r2, [r7, #88]	; 0x58
 800559c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800559e:	fa92 f2a2 	rbit	r2, r2
 80055a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80055a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80055a6:	fab2 f282 	clz	r2, r2
 80055aa:	b2d2      	uxtb	r2, r2
 80055ac:	f042 0220 	orr.w	r2, r2, #32
 80055b0:	b2d2      	uxtb	r2, r2
 80055b2:	f002 021f 	and.w	r2, r2, #31
 80055b6:	2101      	movs	r1, #1
 80055b8:	fa01 f202 	lsl.w	r2, r1, r2
 80055bc:	4013      	ands	r3, r2
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d17b      	bne.n	80056ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e0f3      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d13c      	bne.n	8005648 <HAL_RCC_ClockConfig+0x178>
 80055ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80055d6:	fa93 f3a3 	rbit	r3, r3
 80055da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80055dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055de:	fab3 f383 	clz	r3, r3
 80055e2:	b2db      	uxtb	r3, r3
 80055e4:	095b      	lsrs	r3, r3, #5
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	f043 0301 	orr.w	r3, r3, #1
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d102      	bne.n	80055f8 <HAL_RCC_ClockConfig+0x128>
 80055f2:	4b4f      	ldr	r3, [pc, #316]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	e00f      	b.n	8005618 <HAL_RCC_ClockConfig+0x148>
 80055f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005600:	fa93 f3a3 	rbit	r3, r3
 8005604:	647b      	str	r3, [r7, #68]	; 0x44
 8005606:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800560a:	643b      	str	r3, [r7, #64]	; 0x40
 800560c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800560e:	fa93 f3a3 	rbit	r3, r3
 8005612:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005614:	4b46      	ldr	r3, [pc, #280]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800561c:	63ba      	str	r2, [r7, #56]	; 0x38
 800561e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005620:	fa92 f2a2 	rbit	r2, r2
 8005624:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005626:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005628:	fab2 f282 	clz	r2, r2
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	f042 0220 	orr.w	r2, r2, #32
 8005632:	b2d2      	uxtb	r2, r2
 8005634:	f002 021f 	and.w	r2, r2, #31
 8005638:	2101      	movs	r1, #1
 800563a:	fa01 f202 	lsl.w	r2, r1, r2
 800563e:	4013      	ands	r3, r2
 8005640:	2b00      	cmp	r3, #0
 8005642:	d13a      	bne.n	80056ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0b2      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
 8005648:	2302      	movs	r3, #2
 800564a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800564c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800564e:	fa93 f3a3 	rbit	r3, r3
 8005652:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005656:	fab3 f383 	clz	r3, r3
 800565a:	b2db      	uxtb	r3, r3
 800565c:	095b      	lsrs	r3, r3, #5
 800565e:	b2db      	uxtb	r3, r3
 8005660:	f043 0301 	orr.w	r3, r3, #1
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b01      	cmp	r3, #1
 8005668:	d102      	bne.n	8005670 <HAL_RCC_ClockConfig+0x1a0>
 800566a:	4b31      	ldr	r3, [pc, #196]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	e00d      	b.n	800568c <HAL_RCC_ClockConfig+0x1bc>
 8005670:	2302      	movs	r3, #2
 8005672:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005676:	fa93 f3a3 	rbit	r3, r3
 800567a:	627b      	str	r3, [r7, #36]	; 0x24
 800567c:	2302      	movs	r3, #2
 800567e:	623b      	str	r3, [r7, #32]
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	fa93 f3a3 	rbit	r3, r3
 8005686:	61fb      	str	r3, [r7, #28]
 8005688:	4b29      	ldr	r3, [pc, #164]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 800568a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568c:	2202      	movs	r2, #2
 800568e:	61ba      	str	r2, [r7, #24]
 8005690:	69ba      	ldr	r2, [r7, #24]
 8005692:	fa92 f2a2 	rbit	r2, r2
 8005696:	617a      	str	r2, [r7, #20]
  return result;
 8005698:	697a      	ldr	r2, [r7, #20]
 800569a:	fab2 f282 	clz	r2, r2
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	f042 0220 	orr.w	r2, r2, #32
 80056a4:	b2d2      	uxtb	r2, r2
 80056a6:	f002 021f 	and.w	r2, r2, #31
 80056aa:	2101      	movs	r1, #1
 80056ac:	fa01 f202 	lsl.w	r2, r1, r2
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e079      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ba:	4b1d      	ldr	r3, [pc, #116]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	f023 0203 	bic.w	r2, r3, #3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	491a      	ldr	r1, [pc, #104]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056cc:	f7fc fe70 	bl	80023b0 <HAL_GetTick>
 80056d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d2:	e00a      	b.n	80056ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056d4:	f7fc fe6c 	bl	80023b0 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	f241 3288 	movw	r2, #5000	; 0x1388
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d901      	bls.n	80056ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80056e6:	2303      	movs	r3, #3
 80056e8:	e061      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ea:	4b11      	ldr	r3, [pc, #68]	; (8005730 <HAL_RCC_ClockConfig+0x260>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f003 020c 	and.w	r2, r3, #12
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d1eb      	bne.n	80056d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056fc:	4b0b      	ldr	r3, [pc, #44]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	683a      	ldr	r2, [r7, #0]
 8005706:	429a      	cmp	r2, r3
 8005708:	d214      	bcs.n	8005734 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800570a:	4b08      	ldr	r3, [pc, #32]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f023 0207 	bic.w	r2, r3, #7
 8005712:	4906      	ldr	r1, [pc, #24]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	4313      	orrs	r3, r2
 8005718:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800571a:	4b04      	ldr	r3, [pc, #16]	; (800572c <HAL_RCC_ClockConfig+0x25c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f003 0307 	and.w	r3, r3, #7
 8005722:	683a      	ldr	r2, [r7, #0]
 8005724:	429a      	cmp	r2, r3
 8005726:	d005      	beq.n	8005734 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e040      	b.n	80057ae <HAL_RCC_ClockConfig+0x2de>
 800572c:	40022000 	.word	0x40022000
 8005730:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	d008      	beq.n	8005752 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005740:	4b1d      	ldr	r3, [pc, #116]	; (80057b8 <HAL_RCC_ClockConfig+0x2e8>)
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	491a      	ldr	r1, [pc, #104]	; (80057b8 <HAL_RCC_ClockConfig+0x2e8>)
 800574e:	4313      	orrs	r3, r2
 8005750:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b00      	cmp	r3, #0
 800575c:	d009      	beq.n	8005772 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800575e:	4b16      	ldr	r3, [pc, #88]	; (80057b8 <HAL_RCC_ClockConfig+0x2e8>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	00db      	lsls	r3, r3, #3
 800576c:	4912      	ldr	r1, [pc, #72]	; (80057b8 <HAL_RCC_ClockConfig+0x2e8>)
 800576e:	4313      	orrs	r3, r2
 8005770:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005772:	f000 f829 	bl	80057c8 <HAL_RCC_GetSysClockFreq>
 8005776:	4601      	mov	r1, r0
 8005778:	4b0f      	ldr	r3, [pc, #60]	; (80057b8 <HAL_RCC_ClockConfig+0x2e8>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005780:	22f0      	movs	r2, #240	; 0xf0
 8005782:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005784:	693a      	ldr	r2, [r7, #16]
 8005786:	fa92 f2a2 	rbit	r2, r2
 800578a:	60fa      	str	r2, [r7, #12]
  return result;
 800578c:	68fa      	ldr	r2, [r7, #12]
 800578e:	fab2 f282 	clz	r2, r2
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	40d3      	lsrs	r3, r2
 8005796:	4a09      	ldr	r2, [pc, #36]	; (80057bc <HAL_RCC_ClockConfig+0x2ec>)
 8005798:	5cd3      	ldrb	r3, [r2, r3]
 800579a:	fa21 f303 	lsr.w	r3, r1, r3
 800579e:	4a08      	ldr	r2, [pc, #32]	; (80057c0 <HAL_RCC_ClockConfig+0x2f0>)
 80057a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80057a2:	4b08      	ldr	r3, [pc, #32]	; (80057c4 <HAL_RCC_ClockConfig+0x2f4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fc fdbe 	bl	8002328 <HAL_InitTick>
  
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3778      	adds	r7, #120	; 0x78
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}
 80057b6:	bf00      	nop
 80057b8:	40021000 	.word	0x40021000
 80057bc:	0800a610 	.word	0x0800a610
 80057c0:	20000020 	.word	0x20000020
 80057c4:	20000024 	.word	0x20000024

080057c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b08b      	sub	sp, #44	; 0x2c
 80057cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057ce:	2300      	movs	r3, #0
 80057d0:	61fb      	str	r3, [r7, #28]
 80057d2:	2300      	movs	r3, #0
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	2300      	movs	r3, #0
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057de:	2300      	movs	r3, #0
 80057e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80057e2:	4b29      	ldr	r3, [pc, #164]	; (8005888 <HAL_RCC_GetSysClockFreq+0xc0>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	2b04      	cmp	r3, #4
 80057f0:	d002      	beq.n	80057f8 <HAL_RCC_GetSysClockFreq+0x30>
 80057f2:	2b08      	cmp	r3, #8
 80057f4:	d003      	beq.n	80057fe <HAL_RCC_GetSysClockFreq+0x36>
 80057f6:	e03c      	b.n	8005872 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057f8:	4b24      	ldr	r3, [pc, #144]	; (800588c <HAL_RCC_GetSysClockFreq+0xc4>)
 80057fa:	623b      	str	r3, [r7, #32]
      break;
 80057fc:	e03c      	b.n	8005878 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005804:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005808:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800580a:	68ba      	ldr	r2, [r7, #8]
 800580c:	fa92 f2a2 	rbit	r2, r2
 8005810:	607a      	str	r2, [r7, #4]
  return result;
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	fab2 f282 	clz	r2, r2
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	40d3      	lsrs	r3, r2
 800581c:	4a1c      	ldr	r2, [pc, #112]	; (8005890 <HAL_RCC_GetSysClockFreq+0xc8>)
 800581e:	5cd3      	ldrb	r3, [r2, r3]
 8005820:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005822:	4b19      	ldr	r3, [pc, #100]	; (8005888 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005826:	f003 030f 	and.w	r3, r3, #15
 800582a:	220f      	movs	r2, #15
 800582c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800582e:	693a      	ldr	r2, [r7, #16]
 8005830:	fa92 f2a2 	rbit	r2, r2
 8005834:	60fa      	str	r2, [r7, #12]
  return result;
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	fab2 f282 	clz	r2, r2
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	40d3      	lsrs	r3, r2
 8005840:	4a14      	ldr	r2, [pc, #80]	; (8005894 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005842:	5cd3      	ldrb	r3, [r2, r3]
 8005844:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d008      	beq.n	8005862 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005850:	4a0e      	ldr	r2, [pc, #56]	; (800588c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	fbb2 f2f3 	udiv	r2, r2, r3
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	fb02 f303 	mul.w	r3, r2, r3
 800585e:	627b      	str	r3, [r7, #36]	; 0x24
 8005860:	e004      	b.n	800586c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	4a0c      	ldr	r2, [pc, #48]	; (8005898 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005866:	fb02 f303 	mul.w	r3, r2, r3
 800586a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800586c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586e:	623b      	str	r3, [r7, #32]
      break;
 8005870:	e002      	b.n	8005878 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005872:	4b06      	ldr	r3, [pc, #24]	; (800588c <HAL_RCC_GetSysClockFreq+0xc4>)
 8005874:	623b      	str	r3, [r7, #32]
      break;
 8005876:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005878:	6a3b      	ldr	r3, [r7, #32]
}
 800587a:	4618      	mov	r0, r3
 800587c:	372c      	adds	r7, #44	; 0x2c
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	40021000 	.word	0x40021000
 800588c:	007a1200 	.word	0x007a1200
 8005890:	0800a628 	.word	0x0800a628
 8005894:	0800a638 	.word	0x0800a638
 8005898:	003d0900 	.word	0x003d0900

0800589c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800589c:	b480      	push	{r7}
 800589e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80058a0:	4b03      	ldr	r3, [pc, #12]	; (80058b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80058a2:	681b      	ldr	r3, [r3, #0]
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	20000020 	.word	0x20000020

080058b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80058ba:	f7ff ffef 	bl	800589c <HAL_RCC_GetHCLKFreq>
 80058be:	4601      	mov	r1, r0
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058c8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80058cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	fa92 f2a2 	rbit	r2, r2
 80058d4:	603a      	str	r2, [r7, #0]
  return result;
 80058d6:	683a      	ldr	r2, [r7, #0]
 80058d8:	fab2 f282 	clz	r2, r2
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	40d3      	lsrs	r3, r2
 80058e0:	4a04      	ldr	r2, [pc, #16]	; (80058f4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80058e2:	5cd3      	ldrb	r3, [r2, r3]
 80058e4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80058e8:	4618      	mov	r0, r3
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40021000 	.word	0x40021000
 80058f4:	0800a620 	.word	0x0800a620

080058f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80058fe:	f7ff ffcd 	bl	800589c <HAL_RCC_GetHCLKFreq>
 8005902:	4601      	mov	r1, r0
 8005904:	4b0b      	ldr	r3, [pc, #44]	; (8005934 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800590c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8005910:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	fa92 f2a2 	rbit	r2, r2
 8005918:	603a      	str	r2, [r7, #0]
  return result;
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	fab2 f282 	clz	r2, r2
 8005920:	b2d2      	uxtb	r2, r2
 8005922:	40d3      	lsrs	r3, r2
 8005924:	4a04      	ldr	r2, [pc, #16]	; (8005938 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005926:	5cd3      	ldrb	r3, [r2, r3]
 8005928:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800592c:	4618      	mov	r0, r3
 800592e:	3708      	adds	r7, #8
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40021000 	.word	0x40021000
 8005938:	0800a620 	.word	0x0800a620

0800593c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b092      	sub	sp, #72	; 0x48
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005944:	2300      	movs	r3, #0
 8005946:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005948:	2300      	movs	r3, #0
 800594a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800594c:	2300      	movs	r3, #0
 800594e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 80d4 	beq.w	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005960:	4b4e      	ldr	r3, [pc, #312]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10e      	bne.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800596c:	4b4b      	ldr	r3, [pc, #300]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	4a4a      	ldr	r2, [pc, #296]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005972:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005976:	61d3      	str	r3, [r2, #28]
 8005978:	4b48      	ldr	r3, [pc, #288]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005980:	60bb      	str	r3, [r7, #8]
 8005982:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005984:	2301      	movs	r3, #1
 8005986:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800598a:	4b45      	ldr	r3, [pc, #276]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005992:	2b00      	cmp	r3, #0
 8005994:	d118      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005996:	4b42      	ldr	r3, [pc, #264]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a41      	ldr	r2, [pc, #260]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800599c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059a2:	f7fc fd05 	bl	80023b0 <HAL_GetTick>
 80059a6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a8:	e008      	b.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059aa:	f7fc fd01 	bl	80023b0 <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b64      	cmp	r3, #100	; 0x64
 80059b6:	d901      	bls.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e169      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059bc:	4b38      	ldr	r3, [pc, #224]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0f0      	beq.n	80059aa <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059c8:	4b34      	ldr	r3, [pc, #208]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059d0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f000 8084 	beq.w	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d07c      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059e8:	4b2c      	ldr	r3, [pc, #176]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059fa:	fa93 f3a3 	rbit	r3, r3
 80059fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a02:	fab3 f383 	clz	r3, r3
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	461a      	mov	r2, r3
 8005a0a:	4b26      	ldr	r3, [pc, #152]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	461a      	mov	r2, r3
 8005a12:	2301      	movs	r3, #1
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a1a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a1e:	fa93 f3a3 	rbit	r3, r3
 8005a22:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005a24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a26:	fab3 f383 	clz	r3, r3
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	4b1d      	ldr	r3, [pc, #116]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	461a      	mov	r2, r3
 8005a36:	2300      	movs	r3, #0
 8005a38:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a3a:	4a18      	ldr	r2, [pc, #96]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a3e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a42:	f003 0301 	and.w	r3, r3, #1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d04b      	beq.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a4a:	f7fc fcb1 	bl	80023b0 <HAL_GetTick>
 8005a4e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a50:	e00a      	b.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a52:	f7fc fcad 	bl	80023b0 <HAL_GetTick>
 8005a56:	4602      	mov	r2, r0
 8005a58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a5a:	1ad3      	subs	r3, r2, r3
 8005a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e113      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a6e:	fa93 f3a3 	rbit	r3, r3
 8005a72:	627b      	str	r3, [r7, #36]	; 0x24
 8005a74:	2302      	movs	r3, #2
 8005a76:	623b      	str	r3, [r7, #32]
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	fa93 f3a3 	rbit	r3, r3
 8005a7e:	61fb      	str	r3, [r7, #28]
  return result;
 8005a80:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a82:	fab3 f383 	clz	r3, r3
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	095b      	lsrs	r3, r3, #5
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	f043 0302 	orr.w	r3, r3, #2
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d108      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005a96:	4b01      	ldr	r3, [pc, #4]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	e00d      	b.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	40007000 	.word	0x40007000
 8005aa4:	10908100 	.word	0x10908100
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	fa93 f3a3 	rbit	r3, r3
 8005ab2:	617b      	str	r3, [r7, #20]
 8005ab4:	4b78      	ldr	r3, [pc, #480]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab8:	2202      	movs	r2, #2
 8005aba:	613a      	str	r2, [r7, #16]
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	fa92 f2a2 	rbit	r2, r2
 8005ac2:	60fa      	str	r2, [r7, #12]
  return result;
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	fab2 f282 	clz	r2, r2
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ad0:	b2d2      	uxtb	r2, r2
 8005ad2:	f002 021f 	and.w	r2, r2, #31
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8005adc:	4013      	ands	r3, r2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d0b7      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005ae2:	4b6d      	ldr	r3, [pc, #436]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	496a      	ldr	r1, [pc, #424]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005af0:	4313      	orrs	r3, r2
 8005af2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005af4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d105      	bne.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005afc:	4b66      	ldr	r3, [pc, #408]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005afe:	69db      	ldr	r3, [r3, #28]
 8005b00:	4a65      	ldr	r2, [pc, #404]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 0301 	and.w	r3, r3, #1
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d008      	beq.n	8005b26 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b14:	4b60      	ldr	r3, [pc, #384]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b18:	f023 0203 	bic.w	r2, r3, #3
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	495d      	ldr	r1, [pc, #372]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b22:	4313      	orrs	r3, r2
 8005b24:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d008      	beq.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005b32:	4b59      	ldr	r3, [pc, #356]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	4956      	ldr	r1, [pc, #344]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0304 	and.w	r3, r3, #4
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d008      	beq.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b50:	4b51      	ldr	r3, [pc, #324]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b54:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	691b      	ldr	r3, [r3, #16]
 8005b5c:	494e      	ldr	r1, [pc, #312]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d008      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b6e:	4b4a      	ldr	r3, [pc, #296]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b72:	f023 0210 	bic.w	r2, r3, #16
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	4947      	ldr	r1, [pc, #284]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005b8c:	4b42      	ldr	r3, [pc, #264]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b98:	493f      	ldr	r1, [pc, #252]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d008      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005baa:	4b3b      	ldr	r3, [pc, #236]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bae:	f023 0220 	bic.w	r2, r3, #32
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a1b      	ldr	r3, [r3, #32]
 8005bb6:	4938      	ldr	r1, [pc, #224]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d008      	beq.n	8005bda <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005bc8:	4b33      	ldr	r3, [pc, #204]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	4930      	ldr	r1, [pc, #192]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d008      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005be6:	4b2c      	ldr	r3, [pc, #176]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	4929      	ldr	r1, [pc, #164]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d008      	beq.n	8005c16 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c04:	4b24      	ldr	r3, [pc, #144]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c10:	4921      	ldr	r1, [pc, #132]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005c22:	4b1d      	ldr	r3, [pc, #116]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c26:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c2e:	491a      	ldr	r1, [pc, #104]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c30:	4313      	orrs	r3, r2
 8005c32:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005c40:	4b15      	ldr	r3, [pc, #84]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c44:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4c:	4912      	ldr	r1, [pc, #72]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d008      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005c5e:	4b0e      	ldr	r3, [pc, #56]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6a:	490b      	ldr	r1, [pc, #44]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d008      	beq.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005c7c:	4b06      	ldr	r3, [pc, #24]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c80:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c88:	4903      	ldr	r1, [pc, #12]	; (8005c98 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3748      	adds	r7, #72	; 0x48
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	40021000 	.word	0x40021000

08005c9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d101      	bne.n	8005cae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005caa:	2301      	movs	r3, #1
 8005cac:	e09d      	b.n	8005dea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d108      	bne.n	8005cc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cbe:	d009      	beq.n	8005cd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	61da      	str	r2, [r3, #28]
 8005cc6:	e005      	b.n	8005cd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d106      	bne.n	8005cf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7fc f86c 	bl	8001dcc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d0a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d14:	d902      	bls.n	8005d1c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60fb      	str	r3, [r7, #12]
 8005d1a:	e002      	b.n	8005d22 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d20:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005d2a:	d007      	beq.n	8005d3c <HAL_SPI_Init+0xa0>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d34:	d002      	beq.n	8005d3c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d4c:	431a      	orrs	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	431a      	orrs	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	431a      	orrs	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	69db      	ldr	r3, [r3, #28]
 8005d70:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d7e:	ea42 0103 	orr.w	r1, r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d86:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	0c1b      	lsrs	r3, r3, #16
 8005d98:	f003 0204 	and.w	r2, r3, #4
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da0:	f003 0310 	and.w	r3, r3, #16
 8005da4:	431a      	orrs	r2, r3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005daa:	f003 0308 	and.w	r3, r3, #8
 8005dae:	431a      	orrs	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005db8:	ea42 0103 	orr.w	r1, r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69da      	ldr	r2, [r3, #28]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b082      	sub	sp, #8
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d101      	bne.n	8005e04 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e049      	b.n	8005e98 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d106      	bne.n	8005e1e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f7fc f819 	bl	8001e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2202      	movs	r2, #2
 8005e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	3304      	adds	r3, #4
 8005e2e:	4619      	mov	r1, r3
 8005e30:	4610      	mov	r0, r2
 8005e32:	f000 fdb3 	bl	800699c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2201      	movs	r2, #1
 8005e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2201      	movs	r2, #1
 8005e52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2201      	movs	r2, #1
 8005e82:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b085      	sub	sp, #20
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d001      	beq.n	8005eb8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e04a      	b.n	8005f4e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68da      	ldr	r2, [r3, #12]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0201 	orr.w	r2, r2, #1
 8005ece:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a21      	ldr	r2, [pc, #132]	; (8005f5c <HAL_TIM_Base_Start_IT+0xbc>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d018      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x6c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ee2:	d013      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x6c>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a1d      	ldr	r2, [pc, #116]	; (8005f60 <HAL_TIM_Base_Start_IT+0xc0>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d00e      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x6c>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1c      	ldr	r2, [pc, #112]	; (8005f64 <HAL_TIM_Base_Start_IT+0xc4>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d009      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x6c>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a1a      	ldr	r2, [pc, #104]	; (8005f68 <HAL_TIM_Base_Start_IT+0xc8>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d004      	beq.n	8005f0c <HAL_TIM_Base_Start_IT+0x6c>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a19      	ldr	r2, [pc, #100]	; (8005f6c <HAL_TIM_Base_Start_IT+0xcc>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d115      	bne.n	8005f38 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	4b17      	ldr	r3, [pc, #92]	; (8005f70 <HAL_TIM_Base_Start_IT+0xd0>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2b06      	cmp	r3, #6
 8005f1c:	d015      	beq.n	8005f4a <HAL_TIM_Base_Start_IT+0xaa>
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f24:	d011      	beq.n	8005f4a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 0201 	orr.w	r2, r2, #1
 8005f34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f36:	e008      	b.n	8005f4a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f042 0201 	orr.w	r2, r2, #1
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	e000      	b.n	8005f4c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3714      	adds	r7, #20
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	40012c00 	.word	0x40012c00
 8005f60:	40000400 	.word	0x40000400
 8005f64:	40000800 	.word	0x40000800
 8005f68:	40013400 	.word	0x40013400
 8005f6c:	40014000 	.word	0x40014000
 8005f70:	00010007 	.word	0x00010007

08005f74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e049      	b.n	800601a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d106      	bne.n	8005fa0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7fb ffb2 	bl	8001f04 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2202      	movs	r2, #2
 8005fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	3304      	adds	r3, #4
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4610      	mov	r0, r2
 8005fb4:	f000 fcf2 	bl	800699c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2201      	movs	r2, #1
 8005fbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3708      	adds	r7, #8
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
	...

08006024 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d109      	bne.n	8006048 <HAL_TIM_PWM_Start+0x24>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b01      	cmp	r3, #1
 800603e:	bf14      	ite	ne
 8006040:	2301      	movne	r3, #1
 8006042:	2300      	moveq	r3, #0
 8006044:	b2db      	uxtb	r3, r3
 8006046:	e03c      	b.n	80060c2 <HAL_TIM_PWM_Start+0x9e>
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	2b04      	cmp	r3, #4
 800604c:	d109      	bne.n	8006062 <HAL_TIM_PWM_Start+0x3e>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b01      	cmp	r3, #1
 8006058:	bf14      	ite	ne
 800605a:	2301      	movne	r3, #1
 800605c:	2300      	moveq	r3, #0
 800605e:	b2db      	uxtb	r3, r3
 8006060:	e02f      	b.n	80060c2 <HAL_TIM_PWM_Start+0x9e>
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	2b08      	cmp	r3, #8
 8006066:	d109      	bne.n	800607c <HAL_TIM_PWM_Start+0x58>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800606e:	b2db      	uxtb	r3, r3
 8006070:	2b01      	cmp	r3, #1
 8006072:	bf14      	ite	ne
 8006074:	2301      	movne	r3, #1
 8006076:	2300      	moveq	r3, #0
 8006078:	b2db      	uxtb	r3, r3
 800607a:	e022      	b.n	80060c2 <HAL_TIM_PWM_Start+0x9e>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b0c      	cmp	r3, #12
 8006080:	d109      	bne.n	8006096 <HAL_TIM_PWM_Start+0x72>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006088:	b2db      	uxtb	r3, r3
 800608a:	2b01      	cmp	r3, #1
 800608c:	bf14      	ite	ne
 800608e:	2301      	movne	r3, #1
 8006090:	2300      	moveq	r3, #0
 8006092:	b2db      	uxtb	r3, r3
 8006094:	e015      	b.n	80060c2 <HAL_TIM_PWM_Start+0x9e>
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b10      	cmp	r3, #16
 800609a:	d109      	bne.n	80060b0 <HAL_TIM_PWM_Start+0x8c>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	bf14      	ite	ne
 80060a8:	2301      	movne	r3, #1
 80060aa:	2300      	moveq	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	e008      	b.n	80060c2 <HAL_TIM_PWM_Start+0x9e>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	bf14      	ite	ne
 80060bc:	2301      	movne	r3, #1
 80060be:	2300      	moveq	r3, #0
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e097      	b.n	80061fa <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d104      	bne.n	80060da <HAL_TIM_PWM_Start+0xb6>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80060d8:	e023      	b.n	8006122 <HAL_TIM_PWM_Start+0xfe>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b04      	cmp	r3, #4
 80060de:	d104      	bne.n	80060ea <HAL_TIM_PWM_Start+0xc6>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80060e8:	e01b      	b.n	8006122 <HAL_TIM_PWM_Start+0xfe>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d104      	bne.n	80060fa <HAL_TIM_PWM_Start+0xd6>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2202      	movs	r2, #2
 80060f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80060f8:	e013      	b.n	8006122 <HAL_TIM_PWM_Start+0xfe>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	2b0c      	cmp	r3, #12
 80060fe:	d104      	bne.n	800610a <HAL_TIM_PWM_Start+0xe6>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2202      	movs	r2, #2
 8006104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006108:	e00b      	b.n	8006122 <HAL_TIM_PWM_Start+0xfe>
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	2b10      	cmp	r3, #16
 800610e:	d104      	bne.n	800611a <HAL_TIM_PWM_Start+0xf6>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006118:	e003      	b.n	8006122 <HAL_TIM_PWM_Start+0xfe>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2202      	movs	r2, #2
 800611e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2201      	movs	r2, #1
 8006128:	6839      	ldr	r1, [r7, #0]
 800612a:	4618      	mov	r0, r3
 800612c:	f001 f836 	bl	800719c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a33      	ldr	r2, [pc, #204]	; (8006204 <HAL_TIM_PWM_Start+0x1e0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d013      	beq.n	8006162 <HAL_TIM_PWM_Start+0x13e>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a32      	ldr	r2, [pc, #200]	; (8006208 <HAL_TIM_PWM_Start+0x1e4>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00e      	beq.n	8006162 <HAL_TIM_PWM_Start+0x13e>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4a30      	ldr	r2, [pc, #192]	; (800620c <HAL_TIM_PWM_Start+0x1e8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d009      	beq.n	8006162 <HAL_TIM_PWM_Start+0x13e>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a2f      	ldr	r2, [pc, #188]	; (8006210 <HAL_TIM_PWM_Start+0x1ec>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d004      	beq.n	8006162 <HAL_TIM_PWM_Start+0x13e>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a2d      	ldr	r2, [pc, #180]	; (8006214 <HAL_TIM_PWM_Start+0x1f0>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d101      	bne.n	8006166 <HAL_TIM_PWM_Start+0x142>
 8006162:	2301      	movs	r3, #1
 8006164:	e000      	b.n	8006168 <HAL_TIM_PWM_Start+0x144>
 8006166:	2300      	movs	r3, #0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d007      	beq.n	800617c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800617a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a20      	ldr	r2, [pc, #128]	; (8006204 <HAL_TIM_PWM_Start+0x1e0>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d018      	beq.n	80061b8 <HAL_TIM_PWM_Start+0x194>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800618e:	d013      	beq.n	80061b8 <HAL_TIM_PWM_Start+0x194>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a20      	ldr	r2, [pc, #128]	; (8006218 <HAL_TIM_PWM_Start+0x1f4>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00e      	beq.n	80061b8 <HAL_TIM_PWM_Start+0x194>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a1f      	ldr	r2, [pc, #124]	; (800621c <HAL_TIM_PWM_Start+0x1f8>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d009      	beq.n	80061b8 <HAL_TIM_PWM_Start+0x194>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a17      	ldr	r2, [pc, #92]	; (8006208 <HAL_TIM_PWM_Start+0x1e4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d004      	beq.n	80061b8 <HAL_TIM_PWM_Start+0x194>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a16      	ldr	r2, [pc, #88]	; (800620c <HAL_TIM_PWM_Start+0x1e8>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d115      	bne.n	80061e4 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	4b18      	ldr	r3, [pc, #96]	; (8006220 <HAL_TIM_PWM_Start+0x1fc>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b06      	cmp	r3, #6
 80061c8:	d015      	beq.n	80061f6 <HAL_TIM_PWM_Start+0x1d2>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d0:	d011      	beq.n	80061f6 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f042 0201 	orr.w	r2, r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e2:	e008      	b.n	80061f6 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f042 0201 	orr.w	r2, r2, #1
 80061f2:	601a      	str	r2, [r3, #0]
 80061f4:	e000      	b.n	80061f8 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}
 8006202:	bf00      	nop
 8006204:	40012c00 	.word	0x40012c00
 8006208:	40013400 	.word	0x40013400
 800620c:	40014000 	.word	0x40014000
 8006210:	40014400 	.word	0x40014400
 8006214:	40014800 	.word	0x40014800
 8006218:	40000400 	.word	0x40000400
 800621c:	40000800 	.word	0x40000800
 8006220:	00010007 	.word	0x00010007

08006224 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2200      	movs	r2, #0
 8006234:	6839      	ldr	r1, [r7, #0]
 8006236:	4618      	mov	r0, r3
 8006238:	f000 ffb0 	bl	800719c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a3e      	ldr	r2, [pc, #248]	; (800633c <HAL_TIM_PWM_Stop+0x118>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d013      	beq.n	800626e <HAL_TIM_PWM_Stop+0x4a>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a3d      	ldr	r2, [pc, #244]	; (8006340 <HAL_TIM_PWM_Stop+0x11c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00e      	beq.n	800626e <HAL_TIM_PWM_Stop+0x4a>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a3b      	ldr	r2, [pc, #236]	; (8006344 <HAL_TIM_PWM_Stop+0x120>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d009      	beq.n	800626e <HAL_TIM_PWM_Stop+0x4a>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a3a      	ldr	r2, [pc, #232]	; (8006348 <HAL_TIM_PWM_Stop+0x124>)
 8006260:	4293      	cmp	r3, r2
 8006262:	d004      	beq.n	800626e <HAL_TIM_PWM_Stop+0x4a>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a38      	ldr	r2, [pc, #224]	; (800634c <HAL_TIM_PWM_Stop+0x128>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d101      	bne.n	8006272 <HAL_TIM_PWM_Stop+0x4e>
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <HAL_TIM_PWM_Stop+0x50>
 8006272:	2300      	movs	r3, #0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d017      	beq.n	80062a8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6a1a      	ldr	r2, [r3, #32]
 800627e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006282:	4013      	ands	r3, r2
 8006284:	2b00      	cmp	r3, #0
 8006286:	d10f      	bne.n	80062a8 <HAL_TIM_PWM_Stop+0x84>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6a1a      	ldr	r2, [r3, #32]
 800628e:	f240 4344 	movw	r3, #1092	; 0x444
 8006292:	4013      	ands	r3, r2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d107      	bne.n	80062a8 <HAL_TIM_PWM_Stop+0x84>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80062a6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6a1a      	ldr	r2, [r3, #32]
 80062ae:	f241 1311 	movw	r3, #4369	; 0x1111
 80062b2:	4013      	ands	r3, r2
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10f      	bne.n	80062d8 <HAL_TIM_PWM_Stop+0xb4>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6a1a      	ldr	r2, [r3, #32]
 80062be:	f240 4344 	movw	r3, #1092	; 0x444
 80062c2:	4013      	ands	r3, r2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d107      	bne.n	80062d8 <HAL_TIM_PWM_Stop+0xb4>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	681a      	ldr	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0201 	bic.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d104      	bne.n	80062e8 <HAL_TIM_PWM_Stop+0xc4>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062e6:	e023      	b.n	8006330 <HAL_TIM_PWM_Stop+0x10c>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	2b04      	cmp	r3, #4
 80062ec:	d104      	bne.n	80062f8 <HAL_TIM_PWM_Stop+0xd4>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062f6:	e01b      	b.n	8006330 <HAL_TIM_PWM_Stop+0x10c>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2b08      	cmp	r3, #8
 80062fc:	d104      	bne.n	8006308 <HAL_TIM_PWM_Stop+0xe4>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006306:	e013      	b.n	8006330 <HAL_TIM_PWM_Stop+0x10c>
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	2b0c      	cmp	r3, #12
 800630c:	d104      	bne.n	8006318 <HAL_TIM_PWM_Stop+0xf4>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006316:	e00b      	b.n	8006330 <HAL_TIM_PWM_Stop+0x10c>
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	2b10      	cmp	r3, #16
 800631c:	d104      	bne.n	8006328 <HAL_TIM_PWM_Stop+0x104>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006326:	e003      	b.n	8006330 <HAL_TIM_PWM_Stop+0x10c>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3708      	adds	r7, #8
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	40012c00 	.word	0x40012c00
 8006340:	40013400 	.word	0x40013400
 8006344:	40014000 	.word	0x40014000
 8006348:	40014400 	.word	0x40014400
 800634c:	40014800 	.word	0x40014800

08006350 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b082      	sub	sp, #8
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	f003 0302 	and.w	r3, r3, #2
 8006362:	2b02      	cmp	r3, #2
 8006364:	d122      	bne.n	80063ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	f003 0302 	and.w	r3, r3, #2
 8006370:	2b02      	cmp	r3, #2
 8006372:	d11b      	bne.n	80063ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f06f 0202 	mvn.w	r2, #2
 800637c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d003      	beq.n	800639a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 fae3 	bl	800695e <HAL_TIM_IC_CaptureCallback>
 8006398:	e005      	b.n	80063a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fad5 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fae6 	bl	8006972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	691b      	ldr	r3, [r3, #16]
 80063b2:	f003 0304 	and.w	r3, r3, #4
 80063b6:	2b04      	cmp	r3, #4
 80063b8:	d122      	bne.n	8006400 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d11b      	bne.n	8006400 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f06f 0204 	mvn.w	r2, #4
 80063d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2202      	movs	r2, #2
 80063d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	699b      	ldr	r3, [r3, #24]
 80063de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 fab9 	bl	800695e <HAL_TIM_IC_CaptureCallback>
 80063ec:	e005      	b.n	80063fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f000 faab 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 fabc 	bl	8006972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	f003 0308 	and.w	r3, r3, #8
 800640a:	2b08      	cmp	r3, #8
 800640c:	d122      	bne.n	8006454 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f003 0308 	and.w	r3, r3, #8
 8006418:	2b08      	cmp	r3, #8
 800641a:	d11b      	bne.n	8006454 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f06f 0208 	mvn.w	r2, #8
 8006424:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2204      	movs	r2, #4
 800642a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d003      	beq.n	8006442 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 fa8f 	bl	800695e <HAL_TIM_IC_CaptureCallback>
 8006440:	e005      	b.n	800644e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fa81 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fa92 	bl	8006972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	f003 0310 	and.w	r3, r3, #16
 800645e:	2b10      	cmp	r3, #16
 8006460:	d122      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	f003 0310 	and.w	r3, r3, #16
 800646c:	2b10      	cmp	r3, #16
 800646e:	d11b      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f06f 0210 	mvn.w	r2, #16
 8006478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2208      	movs	r2, #8
 800647e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800648a:	2b00      	cmp	r3, #0
 800648c:	d003      	beq.n	8006496 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 fa65 	bl	800695e <HAL_TIM_IC_CaptureCallback>
 8006494:	e005      	b.n	80064a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 fa57 	bl	800694a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 fa68 	bl	8006972 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d10e      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d107      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0201 	mvn.w	r2, #1
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fa fa84 	bl	80009dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064de:	2b80      	cmp	r3, #128	; 0x80
 80064e0:	d10e      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064ec:	2b80      	cmp	r3, #128	; 0x80
 80064ee:	d107      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 ff7c 	bl	80073f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800650a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800650e:	d10e      	bne.n	800652e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800651a:	2b80      	cmp	r3, #128	; 0x80
 800651c:	d107      	bne.n	800652e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006526:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 ff6f 	bl	800740c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006538:	2b40      	cmp	r3, #64	; 0x40
 800653a:	d10e      	bne.n	800655a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006546:	2b40      	cmp	r3, #64	; 0x40
 8006548:	d107      	bne.n	800655a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006552:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f000 fa16 	bl	8006986 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b20      	cmp	r3, #32
 8006566:	d10e      	bne.n	8006586 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f003 0320 	and.w	r3, r3, #32
 8006572:	2b20      	cmp	r3, #32
 8006574:	d107      	bne.n	8006586 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f06f 0220 	mvn.w	r2, #32
 800657e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 ff2f 	bl	80073e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006586:	bf00      	nop
 8006588:	3708      	adds	r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b086      	sub	sp, #24
 8006594:	af00      	add	r7, sp, #0
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800659c:	2300      	movs	r3, #0
 800659e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065a6:	2b01      	cmp	r3, #1
 80065a8:	d101      	bne.n	80065ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065aa:	2302      	movs	r3, #2
 80065ac:	e0ff      	b.n	80067ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2b14      	cmp	r3, #20
 80065ba:	f200 80f0 	bhi.w	800679e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80065be:	a201      	add	r2, pc, #4	; (adr r2, 80065c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80065c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c4:	08006619 	.word	0x08006619
 80065c8:	0800679f 	.word	0x0800679f
 80065cc:	0800679f 	.word	0x0800679f
 80065d0:	0800679f 	.word	0x0800679f
 80065d4:	08006659 	.word	0x08006659
 80065d8:	0800679f 	.word	0x0800679f
 80065dc:	0800679f 	.word	0x0800679f
 80065e0:	0800679f 	.word	0x0800679f
 80065e4:	0800669b 	.word	0x0800669b
 80065e8:	0800679f 	.word	0x0800679f
 80065ec:	0800679f 	.word	0x0800679f
 80065f0:	0800679f 	.word	0x0800679f
 80065f4:	080066db 	.word	0x080066db
 80065f8:	0800679f 	.word	0x0800679f
 80065fc:	0800679f 	.word	0x0800679f
 8006600:	0800679f 	.word	0x0800679f
 8006604:	0800671d 	.word	0x0800671d
 8006608:	0800679f 	.word	0x0800679f
 800660c:	0800679f 	.word	0x0800679f
 8006610:	0800679f 	.word	0x0800679f
 8006614:	0800675d 	.word	0x0800675d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	68b9      	ldr	r1, [r7, #8]
 800661e:	4618      	mov	r0, r3
 8006620:	f000 fa4c 	bl	8006abc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	699a      	ldr	r2, [r3, #24]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f042 0208 	orr.w	r2, r2, #8
 8006632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	699a      	ldr	r2, [r3, #24]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f022 0204 	bic.w	r2, r2, #4
 8006642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6999      	ldr	r1, [r3, #24]
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	691a      	ldr	r2, [r3, #16]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	430a      	orrs	r2, r1
 8006654:	619a      	str	r2, [r3, #24]
      break;
 8006656:	e0a5      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68b9      	ldr	r1, [r7, #8]
 800665e:	4618      	mov	r0, r3
 8006660:	f000 fabc 	bl	8006bdc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	699a      	ldr	r2, [r3, #24]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699a      	ldr	r2, [r3, #24]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6999      	ldr	r1, [r3, #24]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	021a      	lsls	r2, r3, #8
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	430a      	orrs	r2, r1
 8006696:	619a      	str	r2, [r3, #24]
      break;
 8006698:	e084      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f000 fb25 	bl	8006cf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	69da      	ldr	r2, [r3, #28]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f042 0208 	orr.w	r2, r2, #8
 80066b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	69da      	ldr	r2, [r3, #28]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0204 	bic.w	r2, r2, #4
 80066c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69d9      	ldr	r1, [r3, #28]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	691a      	ldr	r2, [r3, #16]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	61da      	str	r2, [r3, #28]
      break;
 80066d8:	e064      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68b9      	ldr	r1, [r7, #8]
 80066e0:	4618      	mov	r0, r3
 80066e2:	f000 fb8d 	bl	8006e00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	69da      	ldr	r2, [r3, #28]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	69da      	ldr	r2, [r3, #28]
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69d9      	ldr	r1, [r3, #28]
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	691b      	ldr	r3, [r3, #16]
 8006710:	021a      	lsls	r2, r3, #8
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	430a      	orrs	r2, r1
 8006718:	61da      	str	r2, [r3, #28]
      break;
 800671a:	e043      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68b9      	ldr	r1, [r7, #8]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 fbd6 	bl	8006ed4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0208 	orr.w	r2, r2, #8
 8006736:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 0204 	bic.w	r2, r2, #4
 8006746:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	691a      	ldr	r2, [r3, #16]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	430a      	orrs	r2, r1
 8006758:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800675a:	e023      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68b9      	ldr	r1, [r7, #8]
 8006762:	4618      	mov	r0, r3
 8006764:	f000 fc1a 	bl	8006f9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006776:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006786:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	691b      	ldr	r3, [r3, #16]
 8006792:	021a      	lsls	r2, r3, #8
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	430a      	orrs	r2, r1
 800679a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800679c:	e002      	b.n	80067a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	75fb      	strb	r3, [r7, #23]
      break;
 80067a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop

080067b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
 80067c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d101      	bne.n	80067d4 <HAL_TIM_ConfigClockSource+0x1c>
 80067d0:	2302      	movs	r3, #2
 80067d2:	e0b6      	b.n	8006942 <HAL_TIM_ConfigClockSource+0x18a>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80067f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006810:	d03e      	beq.n	8006890 <HAL_TIM_ConfigClockSource+0xd8>
 8006812:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006816:	f200 8087 	bhi.w	8006928 <HAL_TIM_ConfigClockSource+0x170>
 800681a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800681e:	f000 8086 	beq.w	800692e <HAL_TIM_ConfigClockSource+0x176>
 8006822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006826:	d87f      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006828:	2b70      	cmp	r3, #112	; 0x70
 800682a:	d01a      	beq.n	8006862 <HAL_TIM_ConfigClockSource+0xaa>
 800682c:	2b70      	cmp	r3, #112	; 0x70
 800682e:	d87b      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006830:	2b60      	cmp	r3, #96	; 0x60
 8006832:	d050      	beq.n	80068d6 <HAL_TIM_ConfigClockSource+0x11e>
 8006834:	2b60      	cmp	r3, #96	; 0x60
 8006836:	d877      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006838:	2b50      	cmp	r3, #80	; 0x50
 800683a:	d03c      	beq.n	80068b6 <HAL_TIM_ConfigClockSource+0xfe>
 800683c:	2b50      	cmp	r3, #80	; 0x50
 800683e:	d873      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006840:	2b40      	cmp	r3, #64	; 0x40
 8006842:	d058      	beq.n	80068f6 <HAL_TIM_ConfigClockSource+0x13e>
 8006844:	2b40      	cmp	r3, #64	; 0x40
 8006846:	d86f      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006848:	2b30      	cmp	r3, #48	; 0x30
 800684a:	d064      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0x15e>
 800684c:	2b30      	cmp	r3, #48	; 0x30
 800684e:	d86b      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006850:	2b20      	cmp	r3, #32
 8006852:	d060      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0x15e>
 8006854:	2b20      	cmp	r3, #32
 8006856:	d867      	bhi.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
 8006858:	2b00      	cmp	r3, #0
 800685a:	d05c      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0x15e>
 800685c:	2b10      	cmp	r3, #16
 800685e:	d05a      	beq.n	8006916 <HAL_TIM_ConfigClockSource+0x15e>
 8006860:	e062      	b.n	8006928 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6818      	ldr	r0, [r3, #0]
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	6899      	ldr	r1, [r3, #8]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f000 fc73 	bl	800715c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006884:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	609a      	str	r2, [r3, #8]
      break;
 800688e:	e04f      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6818      	ldr	r0, [r3, #0]
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	6899      	ldr	r1, [r3, #8]
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	68db      	ldr	r3, [r3, #12]
 80068a0:	f000 fc5c 	bl	800715c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689a      	ldr	r2, [r3, #8]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068b2:	609a      	str	r2, [r3, #8]
      break;
 80068b4:	e03c      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6818      	ldr	r0, [r3, #0]
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	6859      	ldr	r1, [r3, #4]
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	461a      	mov	r2, r3
 80068c4:	f000 fbd0 	bl	8007068 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	2150      	movs	r1, #80	; 0x50
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fc29 	bl	8007126 <TIM_ITRx_SetConfig>
      break;
 80068d4:	e02c      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6818      	ldr	r0, [r3, #0]
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	6859      	ldr	r1, [r3, #4]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	461a      	mov	r2, r3
 80068e4:	f000 fbef 	bl	80070c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	2160      	movs	r1, #96	; 0x60
 80068ee:	4618      	mov	r0, r3
 80068f0:	f000 fc19 	bl	8007126 <TIM_ITRx_SetConfig>
      break;
 80068f4:	e01c      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6818      	ldr	r0, [r3, #0]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	6859      	ldr	r1, [r3, #4]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	461a      	mov	r2, r3
 8006904:	f000 fbb0 	bl	8007068 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2140      	movs	r1, #64	; 0x40
 800690e:	4618      	mov	r0, r3
 8006910:	f000 fc09 	bl	8007126 <TIM_ITRx_SetConfig>
      break;
 8006914:	e00c      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4619      	mov	r1, r3
 8006920:	4610      	mov	r0, r2
 8006922:	f000 fc00 	bl	8007126 <TIM_ITRx_SetConfig>
      break;
 8006926:	e003      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	73fb      	strb	r3, [r7, #15]
      break;
 800692c:	e000      	b.n	8006930 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800692e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2201      	movs	r2, #1
 8006934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006940:	7bfb      	ldrb	r3, [r7, #15]
}
 8006942:	4618      	mov	r0, r3
 8006944:	3710      	adds	r7, #16
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr

0800695e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800695e:	b480      	push	{r7}
 8006960:	b083      	sub	sp, #12
 8006962:	af00      	add	r7, sp, #0
 8006964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006966:	bf00      	nop
 8006968:	370c      	adds	r7, #12
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr

08006972 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800697a:	bf00      	nop
 800697c:	370c      	adds	r7, #12
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr

08006986 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800698e:	bf00      	nop
 8006990:	370c      	adds	r7, #12
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
	...

0800699c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a3c      	ldr	r2, [pc, #240]	; (8006aa0 <TIM_Base_SetConfig+0x104>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d00f      	beq.n	80069d4 <TIM_Base_SetConfig+0x38>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069ba:	d00b      	beq.n	80069d4 <TIM_Base_SetConfig+0x38>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a39      	ldr	r2, [pc, #228]	; (8006aa4 <TIM_Base_SetConfig+0x108>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d007      	beq.n	80069d4 <TIM_Base_SetConfig+0x38>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a38      	ldr	r2, [pc, #224]	; (8006aa8 <TIM_Base_SetConfig+0x10c>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_Base_SetConfig+0x38>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a37      	ldr	r2, [pc, #220]	; (8006aac <TIM_Base_SetConfig+0x110>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d108      	bne.n	80069e6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4313      	orrs	r3, r2
 80069e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a2d      	ldr	r2, [pc, #180]	; (8006aa0 <TIM_Base_SetConfig+0x104>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d01b      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f4:	d017      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	4a2a      	ldr	r2, [pc, #168]	; (8006aa4 <TIM_Base_SetConfig+0x108>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d013      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	4a29      	ldr	r2, [pc, #164]	; (8006aa8 <TIM_Base_SetConfig+0x10c>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d00f      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a28      	ldr	r2, [pc, #160]	; (8006aac <TIM_Base_SetConfig+0x110>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00b      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	4a27      	ldr	r2, [pc, #156]	; (8006ab0 <TIM_Base_SetConfig+0x114>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d007      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a26      	ldr	r2, [pc, #152]	; (8006ab4 <TIM_Base_SetConfig+0x118>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d003      	beq.n	8006a26 <TIM_Base_SetConfig+0x8a>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a25      	ldr	r2, [pc, #148]	; (8006ab8 <TIM_Base_SetConfig+0x11c>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d108      	bne.n	8006a38 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	68fa      	ldr	r2, [r7, #12]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689a      	ldr	r2, [r3, #8]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a10      	ldr	r2, [pc, #64]	; (8006aa0 <TIM_Base_SetConfig+0x104>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d00f      	beq.n	8006a84 <TIM_Base_SetConfig+0xe8>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a11      	ldr	r2, [pc, #68]	; (8006aac <TIM_Base_SetConfig+0x110>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00b      	beq.n	8006a84 <TIM_Base_SetConfig+0xe8>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a10      	ldr	r2, [pc, #64]	; (8006ab0 <TIM_Base_SetConfig+0x114>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d007      	beq.n	8006a84 <TIM_Base_SetConfig+0xe8>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a0f      	ldr	r2, [pc, #60]	; (8006ab4 <TIM_Base_SetConfig+0x118>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d003      	beq.n	8006a84 <TIM_Base_SetConfig+0xe8>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a0e      	ldr	r2, [pc, #56]	; (8006ab8 <TIM_Base_SetConfig+0x11c>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d103      	bne.n	8006a8c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	691a      	ldr	r2, [r3, #16]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	615a      	str	r2, [r3, #20]
}
 8006a92:	bf00      	nop
 8006a94:	3714      	adds	r7, #20
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	40012c00 	.word	0x40012c00
 8006aa4:	40000400 	.word	0x40000400
 8006aa8:	40000800 	.word	0x40000800
 8006aac:	40013400 	.word	0x40013400
 8006ab0:	40014000 	.word	0x40014000
 8006ab4:	40014400 	.word	0x40014400
 8006ab8:	40014800 	.word	0x40014800

08006abc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6a1b      	ldr	r3, [r3, #32]
 8006aca:	f023 0201 	bic.w	r2, r3, #1
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6a1b      	ldr	r3, [r3, #32]
 8006ad6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f023 0303 	bic.w	r3, r3, #3
 8006af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68fa      	ldr	r2, [r7, #12]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f023 0302 	bic.w	r3, r3, #2
 8006b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a2c      	ldr	r2, [pc, #176]	; (8006bc8 <TIM_OC1_SetConfig+0x10c>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d00f      	beq.n	8006b3c <TIM_OC1_SetConfig+0x80>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a2b      	ldr	r2, [pc, #172]	; (8006bcc <TIM_OC1_SetConfig+0x110>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d00b      	beq.n	8006b3c <TIM_OC1_SetConfig+0x80>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a2a      	ldr	r2, [pc, #168]	; (8006bd0 <TIM_OC1_SetConfig+0x114>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d007      	beq.n	8006b3c <TIM_OC1_SetConfig+0x80>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a29      	ldr	r2, [pc, #164]	; (8006bd4 <TIM_OC1_SetConfig+0x118>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d003      	beq.n	8006b3c <TIM_OC1_SetConfig+0x80>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a28      	ldr	r2, [pc, #160]	; (8006bd8 <TIM_OC1_SetConfig+0x11c>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d10c      	bne.n	8006b56 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f023 0308 	bic.w	r3, r3, #8
 8006b42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	697a      	ldr	r2, [r7, #20]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	f023 0304 	bic.w	r3, r3, #4
 8006b54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a1b      	ldr	r2, [pc, #108]	; (8006bc8 <TIM_OC1_SetConfig+0x10c>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d00f      	beq.n	8006b7e <TIM_OC1_SetConfig+0xc2>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a1a      	ldr	r2, [pc, #104]	; (8006bcc <TIM_OC1_SetConfig+0x110>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d00b      	beq.n	8006b7e <TIM_OC1_SetConfig+0xc2>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a19      	ldr	r2, [pc, #100]	; (8006bd0 <TIM_OC1_SetConfig+0x114>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d007      	beq.n	8006b7e <TIM_OC1_SetConfig+0xc2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a18      	ldr	r2, [pc, #96]	; (8006bd4 <TIM_OC1_SetConfig+0x118>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d003      	beq.n	8006b7e <TIM_OC1_SetConfig+0xc2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a17      	ldr	r2, [pc, #92]	; (8006bd8 <TIM_OC1_SetConfig+0x11c>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d111      	bne.n	8006ba2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	695b      	ldr	r3, [r3, #20]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	621a      	str	r2, [r3, #32]
}
 8006bbc:	bf00      	nop
 8006bbe:	371c      	adds	r7, #28
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr
 8006bc8:	40012c00 	.word	0x40012c00
 8006bcc:	40013400 	.word	0x40013400
 8006bd0:	40014000 	.word	0x40014000
 8006bd4:	40014400 	.word	0x40014400
 8006bd8:	40014800 	.word	0x40014800

08006bdc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b087      	sub	sp, #28
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	f023 0210 	bic.w	r2, r3, #16
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	021b      	lsls	r3, r3, #8
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f023 0320 	bic.w	r3, r3, #32
 8006c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	011b      	lsls	r3, r3, #4
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	4a28      	ldr	r2, [pc, #160]	; (8006cdc <TIM_OC2_SetConfig+0x100>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d003      	beq.n	8006c48 <TIM_OC2_SetConfig+0x6c>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	4a27      	ldr	r2, [pc, #156]	; (8006ce0 <TIM_OC2_SetConfig+0x104>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d10d      	bne.n	8006c64 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	68db      	ldr	r3, [r3, #12]
 8006c54:	011b      	lsls	r3, r3, #4
 8006c56:	697a      	ldr	r2, [r7, #20]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a1d      	ldr	r2, [pc, #116]	; (8006cdc <TIM_OC2_SetConfig+0x100>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d00f      	beq.n	8006c8c <TIM_OC2_SetConfig+0xb0>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a1c      	ldr	r2, [pc, #112]	; (8006ce0 <TIM_OC2_SetConfig+0x104>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d00b      	beq.n	8006c8c <TIM_OC2_SetConfig+0xb0>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a1b      	ldr	r2, [pc, #108]	; (8006ce4 <TIM_OC2_SetConfig+0x108>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d007      	beq.n	8006c8c <TIM_OC2_SetConfig+0xb0>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a1a      	ldr	r2, [pc, #104]	; (8006ce8 <TIM_OC2_SetConfig+0x10c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d003      	beq.n	8006c8c <TIM_OC2_SetConfig+0xb0>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4a19      	ldr	r2, [pc, #100]	; (8006cec <TIM_OC2_SetConfig+0x110>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d113      	bne.n	8006cb4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c92:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c9a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	699b      	ldr	r3, [r3, #24]
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	621a      	str	r2, [r3, #32]
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	40012c00 	.word	0x40012c00
 8006ce0:	40013400 	.word	0x40013400
 8006ce4:	40014000 	.word	0x40014000
 8006ce8:	40014400 	.word	0x40014400
 8006cec:	40014800 	.word	0x40014800

08006cf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b087      	sub	sp, #28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a1b      	ldr	r3, [r3, #32]
 8006d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0303 	bic.w	r3, r3, #3
 8006d2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68fa      	ldr	r2, [r7, #12]
 8006d32:	4313      	orrs	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	021b      	lsls	r3, r3, #8
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	4a27      	ldr	r2, [pc, #156]	; (8006dec <TIM_OC3_SetConfig+0xfc>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d003      	beq.n	8006d5a <TIM_OC3_SetConfig+0x6a>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	4a26      	ldr	r2, [pc, #152]	; (8006df0 <TIM_OC3_SetConfig+0x100>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d10d      	bne.n	8006d76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	021b      	lsls	r3, r3, #8
 8006d68:	697a      	ldr	r2, [r7, #20]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d74:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	4a1c      	ldr	r2, [pc, #112]	; (8006dec <TIM_OC3_SetConfig+0xfc>)
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d00f      	beq.n	8006d9e <TIM_OC3_SetConfig+0xae>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a1b      	ldr	r2, [pc, #108]	; (8006df0 <TIM_OC3_SetConfig+0x100>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d00b      	beq.n	8006d9e <TIM_OC3_SetConfig+0xae>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a1a      	ldr	r2, [pc, #104]	; (8006df4 <TIM_OC3_SetConfig+0x104>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d007      	beq.n	8006d9e <TIM_OC3_SetConfig+0xae>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	4a19      	ldr	r2, [pc, #100]	; (8006df8 <TIM_OC3_SetConfig+0x108>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d003      	beq.n	8006d9e <TIM_OC3_SetConfig+0xae>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	4a18      	ldr	r2, [pc, #96]	; (8006dfc <TIM_OC3_SetConfig+0x10c>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d113      	bne.n	8006dc6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	695b      	ldr	r3, [r3, #20]
 8006db2:	011b      	lsls	r3, r3, #4
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	693a      	ldr	r2, [r7, #16]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	40012c00 	.word	0x40012c00
 8006df0:	40013400 	.word	0x40013400
 8006df4:	40014000 	.word	0x40014000
 8006df8:	40014400 	.word	0x40014400
 8006dfc:	40014800 	.word	0x40014800

08006e00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b087      	sub	sp, #28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6a1b      	ldr	r3, [r3, #32]
 8006e1a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	021b      	lsls	r3, r3, #8
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	689b      	ldr	r3, [r3, #8]
 8006e54:	031b      	lsls	r3, r3, #12
 8006e56:	693a      	ldr	r2, [r7, #16]
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <TIM_OC4_SetConfig+0xc0>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00f      	beq.n	8006e84 <TIM_OC4_SetConfig+0x84>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a17      	ldr	r2, [pc, #92]	; (8006ec4 <TIM_OC4_SetConfig+0xc4>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d00b      	beq.n	8006e84 <TIM_OC4_SetConfig+0x84>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a16      	ldr	r2, [pc, #88]	; (8006ec8 <TIM_OC4_SetConfig+0xc8>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d007      	beq.n	8006e84 <TIM_OC4_SetConfig+0x84>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a15      	ldr	r2, [pc, #84]	; (8006ecc <TIM_OC4_SetConfig+0xcc>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d003      	beq.n	8006e84 <TIM_OC4_SetConfig+0x84>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	4a14      	ldr	r2, [pc, #80]	; (8006ed0 <TIM_OC4_SetConfig+0xd0>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d109      	bne.n	8006e98 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	019b      	lsls	r3, r3, #6
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	697a      	ldr	r2, [r7, #20]
 8006e9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68fa      	ldr	r2, [r7, #12]
 8006ea2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	685a      	ldr	r2, [r3, #4]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	693a      	ldr	r2, [r7, #16]
 8006eb0:	621a      	str	r2, [r3, #32]
}
 8006eb2:	bf00      	nop
 8006eb4:	371c      	adds	r7, #28
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	40012c00 	.word	0x40012c00
 8006ec4:	40013400 	.word	0x40013400
 8006ec8:	40014000 	.word	0x40014000
 8006ecc:	40014400 	.word	0x40014400
 8006ed0:	40014800 	.word	0x40014800

08006ed4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006f18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	041b      	lsls	r3, r3, #16
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a17      	ldr	r2, [pc, #92]	; (8006f88 <TIM_OC5_SetConfig+0xb4>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d00f      	beq.n	8006f4e <TIM_OC5_SetConfig+0x7a>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a16      	ldr	r2, [pc, #88]	; (8006f8c <TIM_OC5_SetConfig+0xb8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00b      	beq.n	8006f4e <TIM_OC5_SetConfig+0x7a>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a15      	ldr	r2, [pc, #84]	; (8006f90 <TIM_OC5_SetConfig+0xbc>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d007      	beq.n	8006f4e <TIM_OC5_SetConfig+0x7a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a14      	ldr	r2, [pc, #80]	; (8006f94 <TIM_OC5_SetConfig+0xc0>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d003      	beq.n	8006f4e <TIM_OC5_SetConfig+0x7a>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a13      	ldr	r2, [pc, #76]	; (8006f98 <TIM_OC5_SetConfig+0xc4>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d109      	bne.n	8006f62 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	695b      	ldr	r3, [r3, #20]
 8006f5a:	021b      	lsls	r3, r3, #8
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	685a      	ldr	r2, [r3, #4]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	621a      	str	r2, [r3, #32]
}
 8006f7c:	bf00      	nop
 8006f7e:	371c      	adds	r7, #28
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	40012c00 	.word	0x40012c00
 8006f8c:	40013400 	.word	0x40013400
 8006f90:	40014000 	.word	0x40014000
 8006f94:	40014400 	.word	0x40014400
 8006f98:	40014800 	.word	0x40014800

08006f9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b087      	sub	sp, #28
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a1b      	ldr	r3, [r3, #32]
 8006faa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6a1b      	ldr	r3, [r3, #32]
 8006fb6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006fe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	051b      	lsls	r3, r3, #20
 8006fea:	693a      	ldr	r2, [r7, #16]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a18      	ldr	r2, [pc, #96]	; (8007054 <TIM_OC6_SetConfig+0xb8>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d00f      	beq.n	8007018 <TIM_OC6_SetConfig+0x7c>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a17      	ldr	r2, [pc, #92]	; (8007058 <TIM_OC6_SetConfig+0xbc>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d00b      	beq.n	8007018 <TIM_OC6_SetConfig+0x7c>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a16      	ldr	r2, [pc, #88]	; (800705c <TIM_OC6_SetConfig+0xc0>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d007      	beq.n	8007018 <TIM_OC6_SetConfig+0x7c>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a15      	ldr	r2, [pc, #84]	; (8007060 <TIM_OC6_SetConfig+0xc4>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d003      	beq.n	8007018 <TIM_OC6_SetConfig+0x7c>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a14      	ldr	r2, [pc, #80]	; (8007064 <TIM_OC6_SetConfig+0xc8>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d109      	bne.n	800702c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007018:	697b      	ldr	r3, [r7, #20]
 800701a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800701e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	695b      	ldr	r3, [r3, #20]
 8007024:	029b      	lsls	r3, r3, #10
 8007026:	697a      	ldr	r2, [r7, #20]
 8007028:	4313      	orrs	r3, r2
 800702a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	697a      	ldr	r2, [r7, #20]
 8007030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68fa      	ldr	r2, [r7, #12]
 8007036:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	685a      	ldr	r2, [r3, #4]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	621a      	str	r2, [r3, #32]
}
 8007046:	bf00      	nop
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr
 8007052:	bf00      	nop
 8007054:	40012c00 	.word	0x40012c00
 8007058:	40013400 	.word	0x40013400
 800705c:	40014000 	.word	0x40014000
 8007060:	40014400 	.word	0x40014400
 8007064:	40014800 	.word	0x40014800

08007068 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007068:	b480      	push	{r7}
 800706a:	b087      	sub	sp, #28
 800706c:	af00      	add	r7, sp, #0
 800706e:	60f8      	str	r0, [r7, #12]
 8007070:	60b9      	str	r1, [r7, #8]
 8007072:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f023 0201 	bic.w	r2, r3, #1
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	699b      	ldr	r3, [r3, #24]
 800708a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007092:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	f023 030a 	bic.w	r3, r3, #10
 80070a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	697a      	ldr	r2, [r7, #20]
 80070b8:	621a      	str	r2, [r3, #32]
}
 80070ba:	bf00      	nop
 80070bc:	371c      	adds	r7, #28
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr

080070c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070c6:	b480      	push	{r7}
 80070c8:	b087      	sub	sp, #28
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	60f8      	str	r0, [r7, #12]
 80070ce:	60b9      	str	r1, [r7, #8]
 80070d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	f023 0210 	bic.w	r2, r3, #16
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	6a1b      	ldr	r3, [r3, #32]
 80070e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	031b      	lsls	r3, r3, #12
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007102:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	011b      	lsls	r3, r3, #4
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	621a      	str	r2, [r3, #32]
}
 800711a:	bf00      	nop
 800711c:	371c      	adds	r7, #28
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007126:	b480      	push	{r7}
 8007128:	b085      	sub	sp, #20
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
 800712e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800713c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	4313      	orrs	r3, r2
 8007144:	f043 0307 	orr.w	r3, r3, #7
 8007148:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	68fa      	ldr	r2, [r7, #12]
 800714e:	609a      	str	r2, [r3, #8]
}
 8007150:	bf00      	nop
 8007152:	3714      	adds	r7, #20
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr

0800715c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800715c:	b480      	push	{r7}
 800715e:	b087      	sub	sp, #28
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
 8007168:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007176:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	021a      	lsls	r2, r3, #8
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	431a      	orrs	r2, r3
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4313      	orrs	r3, r2
 8007184:	697a      	ldr	r2, [r7, #20]
 8007186:	4313      	orrs	r3, r2
 8007188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	609a      	str	r2, [r3, #8]
}
 8007190:	bf00      	nop
 8007192:	371c      	adds	r7, #28
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800719c:	b480      	push	{r7}
 800719e:	b087      	sub	sp, #28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f003 031f 	and.w	r3, r3, #31
 80071ae:	2201      	movs	r2, #1
 80071b0:	fa02 f303 	lsl.w	r3, r2, r3
 80071b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6a1a      	ldr	r2, [r3, #32]
 80071ba:	697b      	ldr	r3, [r7, #20]
 80071bc:	43db      	mvns	r3, r3
 80071be:	401a      	ands	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6a1a      	ldr	r2, [r3, #32]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	f003 031f 	and.w	r3, r3, #31
 80071ce:	6879      	ldr	r1, [r7, #4]
 80071d0:	fa01 f303 	lsl.w	r3, r1, r3
 80071d4:	431a      	orrs	r2, r3
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	621a      	str	r2, [r3, #32]
}
 80071da:	bf00      	nop
 80071dc:	371c      	adds	r7, #28
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr
	...

080071e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d101      	bne.n	8007200 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071fc:	2302      	movs	r3, #2
 80071fe:	e063      	b.n	80072c8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2202      	movs	r2, #2
 800720c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a2b      	ldr	r2, [pc, #172]	; (80072d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d004      	beq.n	8007234 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a2a      	ldr	r2, [pc, #168]	; (80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d108      	bne.n	8007246 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800723a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	68fa      	ldr	r2, [r7, #12]
 8007242:	4313      	orrs	r3, r2
 8007244:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800724c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	68fa      	ldr	r2, [r7, #12]
 8007254:	4313      	orrs	r3, r2
 8007256:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	68fa      	ldr	r2, [r7, #12]
 800725e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a1b      	ldr	r2, [pc, #108]	; (80072d4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d018      	beq.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007272:	d013      	beq.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a18      	ldr	r2, [pc, #96]	; (80072dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d00e      	beq.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	4a17      	ldr	r2, [pc, #92]	; (80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d009      	beq.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a12      	ldr	r2, [pc, #72]	; (80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d004      	beq.n	800729c <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	4a13      	ldr	r2, [pc, #76]	; (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007298:	4293      	cmp	r3, r2
 800729a:	d10c      	bne.n	80072b6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	4313      	orrs	r3, r2
 80072ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68ba      	ldr	r2, [r7, #8]
 80072b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	2201      	movs	r2, #1
 80072ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3714      	adds	r7, #20
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr
 80072d4:	40012c00 	.word	0x40012c00
 80072d8:	40013400 	.word	0x40013400
 80072dc:	40000400 	.word	0x40000400
 80072e0:	40000800 	.word	0x40000800
 80072e4:	40014000 	.word	0x40014000

080072e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b085      	sub	sp, #20
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
 80072f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80072f2:	2300      	movs	r3, #0
 80072f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072fc:	2b01      	cmp	r3, #1
 80072fe:	d101      	bne.n	8007304 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007300:	2302      	movs	r3, #2
 8007302:	e065      	b.n	80073d0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	4313      	orrs	r3, r2
 8007318:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	4313      	orrs	r3, r2
 8007326:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	4313      	orrs	r3, r2
 8007334:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	4313      	orrs	r3, r2
 8007342:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	691b      	ldr	r3, [r3, #16]
 800734e:	4313      	orrs	r3, r2
 8007350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	695b      	ldr	r3, [r3, #20]
 800735c:	4313      	orrs	r3, r2
 800735e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800736a:	4313      	orrs	r3, r2
 800736c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	699b      	ldr	r3, [r3, #24]
 8007378:	041b      	lsls	r3, r3, #16
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a16      	ldr	r2, [pc, #88]	; (80073dc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d004      	beq.n	8007392 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a14      	ldr	r2, [pc, #80]	; (80073e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d115      	bne.n	80073be <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	051b      	lsls	r3, r3, #20
 800739e:	4313      	orrs	r3, r2
 80073a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	6a1b      	ldr	r3, [r3, #32]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr
 80073dc:	40012c00 	.word	0x40012c00
 80073e0:	40013400 	.word	0x40013400

080073e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr

080073f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b083      	sub	sp, #12
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007400:	bf00      	nop
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007414:	bf00      	nop
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b082      	sub	sp, #8
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d101      	bne.n	8007432 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e040      	b.n	80074b4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007436:	2b00      	cmp	r3, #0
 8007438:	d106      	bne.n	8007448 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7fa fdda 	bl	8001ffc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2224      	movs	r2, #36	; 0x24
 800744c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0201 	bic.w	r2, r2, #1
 800745c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 fcb6 	bl	8007dd0 <UART_SetConfig>
 8007464:	4603      	mov	r3, r0
 8007466:	2b01      	cmp	r3, #1
 8007468:	d101      	bne.n	800746e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e022      	b.n	80074b4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007472:	2b00      	cmp	r3, #0
 8007474:	d002      	beq.n	800747c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f000 fe7e 	bl	8008178 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800748a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689a      	ldr	r2, [r3, #8]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800749a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f042 0201 	orr.w	r2, r2, #1
 80074aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 ff05 	bl	80082bc <UART_CheckIdleState>
 80074b2:	4603      	mov	r3, r0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3708      	adds	r7, #8
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	4613      	mov	r3, r2
 80074ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074d0:	2b20      	cmp	r3, #32
 80074d2:	d178      	bne.n	80075c6 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <HAL_UART_Transmit+0x24>
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d101      	bne.n	80074e4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80074e0:	2301      	movs	r3, #1
 80074e2:	e071      	b.n	80075c8 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2221      	movs	r2, #33	; 0x21
 80074f0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074f2:	f7fa ff5d 	bl	80023b0 <HAL_GetTick>
 80074f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	88fa      	ldrh	r2, [r7, #6]
 80074fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	88fa      	ldrh	r2, [r7, #6]
 8007504:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007510:	d108      	bne.n	8007524 <HAL_UART_Transmit+0x68>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d104      	bne.n	8007524 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800751a:	2300      	movs	r3, #0
 800751c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	61bb      	str	r3, [r7, #24]
 8007522:	e003      	b.n	800752c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007528:	2300      	movs	r3, #0
 800752a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800752c:	e030      	b.n	8007590 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	9300      	str	r3, [sp, #0]
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	2200      	movs	r2, #0
 8007536:	2180      	movs	r1, #128	; 0x80
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 ff67 	bl	800840c <UART_WaitOnFlagUntilTimeout>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d004      	beq.n	800754e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2220      	movs	r2, #32
 8007548:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800754a:	2303      	movs	r3, #3
 800754c:	e03c      	b.n	80075c8 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10b      	bne.n	800756c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	881a      	ldrh	r2, [r3, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007560:	b292      	uxth	r2, r2
 8007562:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	3302      	adds	r3, #2
 8007568:	61bb      	str	r3, [r7, #24]
 800756a:	e008      	b.n	800757e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	781a      	ldrb	r2, [r3, #0]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	b292      	uxth	r2, r2
 8007576:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	3301      	adds	r3, #1
 800757c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007596:	b29b      	uxth	r3, r3
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1c8      	bne.n	800752e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	9300      	str	r3, [sp, #0]
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	2200      	movs	r2, #0
 80075a4:	2140      	movs	r1, #64	; 0x40
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f000 ff30 	bl	800840c <UART_WaitOnFlagUntilTimeout>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d004      	beq.n	80075bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2220      	movs	r2, #32
 80075b6:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e005      	b.n	80075c8 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	2220      	movs	r2, #32
 80075c0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80075c2:	2300      	movs	r3, #0
 80075c4:	e000      	b.n	80075c8 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80075c6:	2302      	movs	r3, #2
  }
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3720      	adds	r7, #32
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08a      	sub	sp, #40	; 0x28
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	4613      	mov	r3, r2
 80075de:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80075e6:	2b20      	cmp	r3, #32
 80075e8:	f040 80a3 	bne.w	8007732 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <HAL_UART_Receive+0x28>
 80075f2:	88fb      	ldrh	r3, [r7, #6]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d101      	bne.n	80075fc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e09b      	b.n	8007734 <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2200      	movs	r2, #0
 8007600:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2222      	movs	r2, #34	; 0x22
 8007608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2200      	movs	r2, #0
 8007610:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007612:	f7fa fecd 	bl	80023b0 <HAL_GetTick>
 8007616:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	88fa      	ldrh	r2, [r7, #6]
 800761c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	88fa      	ldrh	r2, [r7, #6]
 8007624:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007630:	d10e      	bne.n	8007650 <HAL_UART_Receive+0x80>
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d105      	bne.n	8007646 <HAL_UART_Receive+0x76>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007640:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007644:	e01a      	b.n	800767c <HAL_UART_Receive+0xac>
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	22ff      	movs	r2, #255	; 0xff
 800764a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800764e:	e015      	b.n	800767c <HAL_UART_Receive+0xac>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	689b      	ldr	r3, [r3, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d10d      	bne.n	8007674 <HAL_UART_Receive+0xa4>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <HAL_UART_Receive+0x9a>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	22ff      	movs	r2, #255	; 0xff
 8007664:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007668:	e008      	b.n	800767c <HAL_UART_Receive+0xac>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	227f      	movs	r2, #127	; 0x7f
 800766e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007672:	e003      	b.n	800767c <HAL_UART_Receive+0xac>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007682:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800768c:	d108      	bne.n	80076a0 <HAL_UART_Receive+0xd0>
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d104      	bne.n	80076a0 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 8007696:	2300      	movs	r3, #0
 8007698:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	61bb      	str	r3, [r7, #24]
 800769e:	e003      	b.n	80076a8 <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80076a4:	2300      	movs	r3, #0
 80076a6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80076a8:	e037      	b.n	800771a <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	2200      	movs	r2, #0
 80076b2:	2120      	movs	r1, #32
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f000 fea9 	bl	800840c <UART_WaitOnFlagUntilTimeout>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d005      	beq.n	80076cc <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	e033      	b.n	8007734 <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d10c      	bne.n	80076ec <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80076d8:	b29a      	uxth	r2, r3
 80076da:	8a7b      	ldrh	r3, [r7, #18]
 80076dc:	4013      	ands	r3, r2
 80076de:	b29a      	uxth	r2, r3
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80076e4:	69bb      	ldr	r3, [r7, #24]
 80076e6:	3302      	adds	r3, #2
 80076e8:	61bb      	str	r3, [r7, #24]
 80076ea:	e00d      	b.n	8007708 <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	b2da      	uxtb	r2, r3
 80076f6:	8a7b      	ldrh	r3, [r7, #18]
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	4013      	ands	r3, r2
 80076fc:	b2da      	uxtb	r2, r3
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	3301      	adds	r3, #1
 8007706:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800770e:	b29b      	uxth	r3, r3
 8007710:	3b01      	subs	r3, #1
 8007712:	b29a      	uxth	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007720:	b29b      	uxth	r3, r3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1c1      	bne.n	80076aa <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2220      	movs	r2, #32
 800772a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800772e:	2300      	movs	r3, #0
 8007730:	e000      	b.n	8007734 <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 8007732:	2302      	movs	r3, #2
  }
}
 8007734:	4618      	mov	r0, r3
 8007736:	3720      	adds	r7, #32
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b08a      	sub	sp, #40	; 0x28
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	4613      	mov	r3, r2
 8007748:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007750:	2b20      	cmp	r3, #32
 8007752:	d132      	bne.n	80077ba <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d002      	beq.n	8007760 <HAL_UART_Receive_IT+0x24>
 800775a:	88fb      	ldrh	r3, [r7, #6]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d101      	bne.n	8007764 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007760:	2301      	movs	r3, #1
 8007762:	e02b      	b.n	80077bc <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007774:	2b00      	cmp	r3, #0
 8007776:	d018      	beq.n	80077aa <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	e853 3f00 	ldrex	r3, [r3]
 8007784:	613b      	str	r3, [r7, #16]
   return(result);
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800778c:	627b      	str	r3, [r7, #36]	; 0x24
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	461a      	mov	r2, r3
 8007794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007796:	623b      	str	r3, [r7, #32]
 8007798:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779a:	69f9      	ldr	r1, [r7, #28]
 800779c:	6a3a      	ldr	r2, [r7, #32]
 800779e:	e841 2300 	strex	r3, r2, [r1]
 80077a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80077a4:	69bb      	ldr	r3, [r7, #24]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d1e6      	bne.n	8007778 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80077aa:	88fb      	ldrh	r3, [r7, #6]
 80077ac:	461a      	mov	r2, r3
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	68f8      	ldr	r0, [r7, #12]
 80077b2:	f000 fe93 	bl	80084dc <UART_Start_Receive_IT>
 80077b6:	4603      	mov	r3, r0
 80077b8:	e000      	b.n	80077bc <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80077ba:	2302      	movs	r3, #2
  }
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3728      	adds	r7, #40	; 0x28
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b0ba      	sub	sp, #232	; 0xe8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80077ee:	f640 030f 	movw	r3, #2063	; 0x80f
 80077f2:	4013      	ands	r3, r2
 80077f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80077f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d115      	bne.n	800782c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007804:	f003 0320 	and.w	r3, r3, #32
 8007808:	2b00      	cmp	r3, #0
 800780a:	d00f      	beq.n	800782c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800780c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007810:	f003 0320 	and.w	r3, r3, #32
 8007814:	2b00      	cmp	r3, #0
 8007816:	d009      	beq.n	800782c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 82ab 	beq.w	8007d78 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	4798      	blx	r3
      }
      return;
 800782a:	e2a5      	b.n	8007d78 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800782c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 8117 	beq.w	8007a64 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d106      	bne.n	8007850 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007842:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007846:	4b85      	ldr	r3, [pc, #532]	; (8007a5c <HAL_UART_IRQHandler+0x298>)
 8007848:	4013      	ands	r3, r2
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 810a 	beq.w	8007a64 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d011      	beq.n	8007880 <HAL_UART_IRQHandler+0xbc>
 800785c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00b      	beq.n	8007880 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2201      	movs	r2, #1
 800786e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007876:	f043 0201 	orr.w	r2, r3, #1
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007884:	f003 0302 	and.w	r3, r3, #2
 8007888:	2b00      	cmp	r3, #0
 800788a:	d011      	beq.n	80078b0 <HAL_UART_IRQHandler+0xec>
 800788c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007890:	f003 0301 	and.w	r3, r3, #1
 8007894:	2b00      	cmp	r3, #0
 8007896:	d00b      	beq.n	80078b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2202      	movs	r2, #2
 800789e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078a6:	f043 0204 	orr.w	r2, r3, #4
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078b4:	f003 0304 	and.w	r3, r3, #4
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d011      	beq.n	80078e0 <HAL_UART_IRQHandler+0x11c>
 80078bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078c0:	f003 0301 	and.w	r3, r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00b      	beq.n	80078e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	2204      	movs	r2, #4
 80078ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078d6:	f043 0202 	orr.w	r2, r3, #2
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078e4:	f003 0308 	and.w	r3, r3, #8
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d017      	beq.n	800791c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80078ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078f0:	f003 0320 	and.w	r3, r3, #32
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d105      	bne.n	8007904 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80078f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007900:	2b00      	cmp	r3, #0
 8007902:	d00b      	beq.n	800791c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2208      	movs	r2, #8
 800790a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007912:	f043 0208 	orr.w	r2, r3, #8
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800791c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007920:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007924:	2b00      	cmp	r3, #0
 8007926:	d012      	beq.n	800794e <HAL_UART_IRQHandler+0x18a>
 8007928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800792c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00c      	beq.n	800794e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800793c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007944:	f043 0220 	orr.w	r2, r3, #32
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 8211 	beq.w	8007d7c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800795a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800795e:	f003 0320 	and.w	r3, r3, #32
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00d      	beq.n	8007982 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800796a:	f003 0320 	and.w	r3, r3, #32
 800796e:	2b00      	cmp	r3, #0
 8007970:	d007      	beq.n	8007982 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007976:	2b00      	cmp	r3, #0
 8007978:	d003      	beq.n	8007982 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007988:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	689b      	ldr	r3, [r3, #8]
 8007992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007996:	2b40      	cmp	r3, #64	; 0x40
 8007998:	d005      	beq.n	80079a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800799a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800799e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d04f      	beq.n	8007a46 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 fe4c 	bl	8008644 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079b6:	2b40      	cmp	r3, #64	; 0x40
 80079b8:	d141      	bne.n	8007a3e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3308      	adds	r3, #8
 80079c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80079c8:	e853 3f00 	ldrex	r3, [r3]
 80079cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80079d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80079d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	3308      	adds	r3, #8
 80079e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80079e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80079ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1d9      	bne.n	80079ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d013      	beq.n	8007a36 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a12:	4a13      	ldr	r2, [pc, #76]	; (8007a60 <HAL_UART_IRQHandler+0x29c>)
 8007a14:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7fc f93a 	bl	8003c94 <HAL_DMA_Abort_IT>
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d017      	beq.n	8007a56 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007a30:	4610      	mov	r0, r2
 8007a32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a34:	e00f      	b.n	8007a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f000 f9b4 	bl	8007da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a3c:	e00b      	b.n	8007a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 f9b0 	bl	8007da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a44:	e007      	b.n	8007a56 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a46:	6878      	ldr	r0, [r7, #4]
 8007a48:	f000 f9ac 	bl	8007da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007a54:	e192      	b.n	8007d7c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a56:	bf00      	nop
    return;
 8007a58:	e190      	b.n	8007d7c <HAL_UART_IRQHandler+0x5b8>
 8007a5a:	bf00      	nop
 8007a5c:	04000120 	.word	0x04000120
 8007a60:	0800870d 	.word	0x0800870d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	f040 814b 	bne.w	8007d04 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a72:	f003 0310 	and.w	r3, r3, #16
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 8144 	beq.w	8007d04 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a80:	f003 0310 	and.w	r3, r3, #16
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	f000 813d 	beq.w	8007d04 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	2210      	movs	r2, #16
 8007a90:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a9c:	2b40      	cmp	r3, #64	; 0x40
 8007a9e:	f040 80b5 	bne.w	8007c0c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007aae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 8164 	beq.w	8007d80 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007abe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	f080 815c 	bcs.w	8007d80 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007ace:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	2b20      	cmp	r3, #32
 8007ada:	f000 8086 	beq.w	8007bea <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007aea:	e853 3f00 	ldrex	r3, [r3]
 8007aee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007af2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007af6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007afa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	461a      	mov	r2, r3
 8007b04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b0c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b10:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b14:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b18:	e841 2300 	strex	r3, r2, [r1]
 8007b1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d1da      	bne.n	8007ade <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	3308      	adds	r3, #8
 8007b2e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b32:	e853 3f00 	ldrex	r3, [r3]
 8007b36:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007b38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b3a:	f023 0301 	bic.w	r3, r3, #1
 8007b3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	3308      	adds	r3, #8
 8007b48:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b4c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007b50:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b52:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007b54:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007b58:	e841 2300 	strex	r3, r2, [r1]
 8007b5c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d1e1      	bne.n	8007b28 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3308      	adds	r3, #8
 8007b6a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3308      	adds	r3, #8
 8007b84:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b88:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b8e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e3      	bne.n	8007b64 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2220      	movs	r2, #32
 8007ba0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bb2:	e853 3f00 	ldrex	r3, [r3]
 8007bb6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007bba:	f023 0310 	bic.w	r3, r3, #16
 8007bbe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	461a      	mov	r2, r3
 8007bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007bcc:	65bb      	str	r3, [r7, #88]	; 0x58
 8007bce:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007bd2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007bd4:	e841 2300 	strex	r3, r2, [r1]
 8007bd8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007bda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1e4      	bne.n	8007baa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fc f81c 	bl	8003c22 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2202      	movs	r2, #2
 8007bee:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	4619      	mov	r1, r3
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f8d7 	bl	8007db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c0a:	e0b9      	b.n	8007d80 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	f000 80ab 	beq.w	8007d84 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8007c2e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	f000 80a6 	beq.w	8007d84 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c4c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	461a      	mov	r2, r3
 8007c56:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8007c5c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c62:	e841 2300 	strex	r3, r2, [r1]
 8007c66:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1e4      	bne.n	8007c38 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3308      	adds	r3, #8
 8007c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c78:	e853 3f00 	ldrex	r3, [r3]
 8007c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007c7e:	6a3b      	ldr	r3, [r7, #32]
 8007c80:	f023 0301 	bic.w	r3, r3, #1
 8007c84:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c92:	633a      	str	r2, [r7, #48]	; 0x30
 8007c94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c9a:	e841 2300 	strex	r3, r2, [r1]
 8007c9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d1e3      	bne.n	8007c6e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2220      	movs	r2, #32
 8007caa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	e853 3f00 	ldrex	r3, [r3]
 8007cc6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f023 0310 	bic.w	r3, r3, #16
 8007cce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007cdc:	61fb      	str	r3, [r7, #28]
 8007cde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	69b9      	ldr	r1, [r7, #24]
 8007ce2:	69fa      	ldr	r2, [r7, #28]
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	617b      	str	r3, [r7, #20]
   return(result);
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e4      	bne.n	8007cba <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007cf6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 f85b 	bl	8007db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d02:	e03f      	b.n	8007d84 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00e      	beq.n	8007d2e <HAL_UART_IRQHandler+0x56a>
 8007d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d008      	beq.n	8007d2e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007d24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f000 fed8 	bl	8008adc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007d2c:	e02d      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00e      	beq.n	8007d58 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d008      	beq.n	8007d58 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d01c      	beq.n	8007d88 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	4798      	blx	r3
    }
    return;
 8007d56:	e017      	b.n	8007d88 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007d58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d012      	beq.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
 8007d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00c      	beq.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f000 fce1 	bl	8008738 <UART_EndTransmit_IT>
    return;
 8007d76:	e008      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d78:	bf00      	nop
 8007d7a:	e006      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d7c:	bf00      	nop
 8007d7e:	e004      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d80:	bf00      	nop
 8007d82:	e002      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007d84:	bf00      	nop
 8007d86:	e000      	b.n	8007d8a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007d88:	bf00      	nop
  }

}
 8007d8a:	37e8      	adds	r7, #232	; 0xe8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b088      	sub	sp, #32
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	689a      	ldr	r2, [r3, #8]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	431a      	orrs	r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	695b      	ldr	r3, [r3, #20]
 8007dea:	431a      	orrs	r2, r3
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	69db      	ldr	r3, [r3, #28]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007dfe:	f023 030c 	bic.w	r3, r3, #12
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	6812      	ldr	r2, [r2, #0]
 8007e06:	6979      	ldr	r1, [r7, #20]
 8007e08:	430b      	orrs	r3, r1
 8007e0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	68da      	ldr	r2, [r3, #12]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6a1b      	ldr	r3, [r3, #32]
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	430a      	orrs	r2, r1
 8007e44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4aa7      	ldr	r2, [pc, #668]	; (80080e8 <UART_SetConfig+0x318>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d120      	bne.n	8007e92 <UART_SetConfig+0xc2>
 8007e50:	4ba6      	ldr	r3, [pc, #664]	; (80080ec <UART_SetConfig+0x31c>)
 8007e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e54:	f003 0303 	and.w	r3, r3, #3
 8007e58:	2b03      	cmp	r3, #3
 8007e5a:	d817      	bhi.n	8007e8c <UART_SetConfig+0xbc>
 8007e5c:	a201      	add	r2, pc, #4	; (adr r2, 8007e64 <UART_SetConfig+0x94>)
 8007e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e62:	bf00      	nop
 8007e64:	08007e75 	.word	0x08007e75
 8007e68:	08007e81 	.word	0x08007e81
 8007e6c:	08007e87 	.word	0x08007e87
 8007e70:	08007e7b 	.word	0x08007e7b
 8007e74:	2301      	movs	r3, #1
 8007e76:	77fb      	strb	r3, [r7, #31]
 8007e78:	e0b5      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007e7a:	2302      	movs	r3, #2
 8007e7c:	77fb      	strb	r3, [r7, #31]
 8007e7e:	e0b2      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007e80:	2304      	movs	r3, #4
 8007e82:	77fb      	strb	r3, [r7, #31]
 8007e84:	e0af      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007e86:	2308      	movs	r3, #8
 8007e88:	77fb      	strb	r3, [r7, #31]
 8007e8a:	e0ac      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007e8c:	2310      	movs	r3, #16
 8007e8e:	77fb      	strb	r3, [r7, #31]
 8007e90:	e0a9      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a96      	ldr	r2, [pc, #600]	; (80080f0 <UART_SetConfig+0x320>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d124      	bne.n	8007ee6 <UART_SetConfig+0x116>
 8007e9c:	4b93      	ldr	r3, [pc, #588]	; (80080ec <UART_SetConfig+0x31c>)
 8007e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ea0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ea4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007ea8:	d011      	beq.n	8007ece <UART_SetConfig+0xfe>
 8007eaa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007eae:	d817      	bhi.n	8007ee0 <UART_SetConfig+0x110>
 8007eb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007eb4:	d011      	beq.n	8007eda <UART_SetConfig+0x10a>
 8007eb6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007eba:	d811      	bhi.n	8007ee0 <UART_SetConfig+0x110>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d003      	beq.n	8007ec8 <UART_SetConfig+0xf8>
 8007ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ec4:	d006      	beq.n	8007ed4 <UART_SetConfig+0x104>
 8007ec6:	e00b      	b.n	8007ee0 <UART_SetConfig+0x110>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	77fb      	strb	r3, [r7, #31]
 8007ecc:	e08b      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007ece:	2302      	movs	r3, #2
 8007ed0:	77fb      	strb	r3, [r7, #31]
 8007ed2:	e088      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007ed4:	2304      	movs	r3, #4
 8007ed6:	77fb      	strb	r3, [r7, #31]
 8007ed8:	e085      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007eda:	2308      	movs	r3, #8
 8007edc:	77fb      	strb	r3, [r7, #31]
 8007ede:	e082      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007ee0:	2310      	movs	r3, #16
 8007ee2:	77fb      	strb	r3, [r7, #31]
 8007ee4:	e07f      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a82      	ldr	r2, [pc, #520]	; (80080f4 <UART_SetConfig+0x324>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d124      	bne.n	8007f3a <UART_SetConfig+0x16a>
 8007ef0:	4b7e      	ldr	r3, [pc, #504]	; (80080ec <UART_SetConfig+0x31c>)
 8007ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8007ef8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007efc:	d011      	beq.n	8007f22 <UART_SetConfig+0x152>
 8007efe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007f02:	d817      	bhi.n	8007f34 <UART_SetConfig+0x164>
 8007f04:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007f08:	d011      	beq.n	8007f2e <UART_SetConfig+0x15e>
 8007f0a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007f0e:	d811      	bhi.n	8007f34 <UART_SetConfig+0x164>
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d003      	beq.n	8007f1c <UART_SetConfig+0x14c>
 8007f14:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007f18:	d006      	beq.n	8007f28 <UART_SetConfig+0x158>
 8007f1a:	e00b      	b.n	8007f34 <UART_SetConfig+0x164>
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	77fb      	strb	r3, [r7, #31]
 8007f20:	e061      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f22:	2302      	movs	r3, #2
 8007f24:	77fb      	strb	r3, [r7, #31]
 8007f26:	e05e      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f28:	2304      	movs	r3, #4
 8007f2a:	77fb      	strb	r3, [r7, #31]
 8007f2c:	e05b      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f2e:	2308      	movs	r3, #8
 8007f30:	77fb      	strb	r3, [r7, #31]
 8007f32:	e058      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f34:	2310      	movs	r3, #16
 8007f36:	77fb      	strb	r3, [r7, #31]
 8007f38:	e055      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a6e      	ldr	r2, [pc, #440]	; (80080f8 <UART_SetConfig+0x328>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d124      	bne.n	8007f8e <UART_SetConfig+0x1be>
 8007f44:	4b69      	ldr	r3, [pc, #420]	; (80080ec <UART_SetConfig+0x31c>)
 8007f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f48:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8007f4c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007f50:	d011      	beq.n	8007f76 <UART_SetConfig+0x1a6>
 8007f52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007f56:	d817      	bhi.n	8007f88 <UART_SetConfig+0x1b8>
 8007f58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f5c:	d011      	beq.n	8007f82 <UART_SetConfig+0x1b2>
 8007f5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f62:	d811      	bhi.n	8007f88 <UART_SetConfig+0x1b8>
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d003      	beq.n	8007f70 <UART_SetConfig+0x1a0>
 8007f68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f6c:	d006      	beq.n	8007f7c <UART_SetConfig+0x1ac>
 8007f6e:	e00b      	b.n	8007f88 <UART_SetConfig+0x1b8>
 8007f70:	2300      	movs	r3, #0
 8007f72:	77fb      	strb	r3, [r7, #31]
 8007f74:	e037      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f76:	2302      	movs	r3, #2
 8007f78:	77fb      	strb	r3, [r7, #31]
 8007f7a:	e034      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f7c:	2304      	movs	r3, #4
 8007f7e:	77fb      	strb	r3, [r7, #31]
 8007f80:	e031      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f82:	2308      	movs	r3, #8
 8007f84:	77fb      	strb	r3, [r7, #31]
 8007f86:	e02e      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f88:	2310      	movs	r3, #16
 8007f8a:	77fb      	strb	r3, [r7, #31]
 8007f8c:	e02b      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a5a      	ldr	r2, [pc, #360]	; (80080fc <UART_SetConfig+0x32c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d124      	bne.n	8007fe2 <UART_SetConfig+0x212>
 8007f98:	4b54      	ldr	r3, [pc, #336]	; (80080ec <UART_SetConfig+0x31c>)
 8007f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f9c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8007fa0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007fa4:	d011      	beq.n	8007fca <UART_SetConfig+0x1fa>
 8007fa6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007faa:	d817      	bhi.n	8007fdc <UART_SetConfig+0x20c>
 8007fac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007fb0:	d011      	beq.n	8007fd6 <UART_SetConfig+0x206>
 8007fb2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007fb6:	d811      	bhi.n	8007fdc <UART_SetConfig+0x20c>
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d003      	beq.n	8007fc4 <UART_SetConfig+0x1f4>
 8007fbc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007fc0:	d006      	beq.n	8007fd0 <UART_SetConfig+0x200>
 8007fc2:	e00b      	b.n	8007fdc <UART_SetConfig+0x20c>
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	77fb      	strb	r3, [r7, #31]
 8007fc8:	e00d      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007fca:	2302      	movs	r3, #2
 8007fcc:	77fb      	strb	r3, [r7, #31]
 8007fce:	e00a      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007fd0:	2304      	movs	r3, #4
 8007fd2:	77fb      	strb	r3, [r7, #31]
 8007fd4:	e007      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007fd6:	2308      	movs	r3, #8
 8007fd8:	77fb      	strb	r3, [r7, #31]
 8007fda:	e004      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007fdc:	2310      	movs	r3, #16
 8007fde:	77fb      	strb	r3, [r7, #31]
 8007fe0:	e001      	b.n	8007fe6 <UART_SetConfig+0x216>
 8007fe2:	2310      	movs	r3, #16
 8007fe4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	69db      	ldr	r3, [r3, #28]
 8007fea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fee:	d15b      	bne.n	80080a8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8007ff0:	7ffb      	ldrb	r3, [r7, #31]
 8007ff2:	2b08      	cmp	r3, #8
 8007ff4:	d827      	bhi.n	8008046 <UART_SetConfig+0x276>
 8007ff6:	a201      	add	r2, pc, #4	; (adr r2, 8007ffc <UART_SetConfig+0x22c>)
 8007ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ffc:	08008021 	.word	0x08008021
 8008000:	08008029 	.word	0x08008029
 8008004:	08008031 	.word	0x08008031
 8008008:	08008047 	.word	0x08008047
 800800c:	08008037 	.word	0x08008037
 8008010:	08008047 	.word	0x08008047
 8008014:	08008047 	.word	0x08008047
 8008018:	08008047 	.word	0x08008047
 800801c:	0800803f 	.word	0x0800803f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008020:	f7fd fc48 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 8008024:	61b8      	str	r0, [r7, #24]
        break;
 8008026:	e013      	b.n	8008050 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008028:	f7fd fc66 	bl	80058f8 <HAL_RCC_GetPCLK2Freq>
 800802c:	61b8      	str	r0, [r7, #24]
        break;
 800802e:	e00f      	b.n	8008050 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008030:	4b33      	ldr	r3, [pc, #204]	; (8008100 <UART_SetConfig+0x330>)
 8008032:	61bb      	str	r3, [r7, #24]
        break;
 8008034:	e00c      	b.n	8008050 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008036:	f7fd fbc7 	bl	80057c8 <HAL_RCC_GetSysClockFreq>
 800803a:	61b8      	str	r0, [r7, #24]
        break;
 800803c:	e008      	b.n	8008050 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800803e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008042:	61bb      	str	r3, [r7, #24]
        break;
 8008044:	e004      	b.n	8008050 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8008046:	2300      	movs	r3, #0
 8008048:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	77bb      	strb	r3, [r7, #30]
        break;
 800804e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	2b00      	cmp	r3, #0
 8008054:	f000 8082 	beq.w	800815c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	005a      	lsls	r2, r3, #1
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	085b      	lsrs	r3, r3, #1
 8008062:	441a      	add	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	fbb2 f3f3 	udiv	r3, r2, r3
 800806c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	2b0f      	cmp	r3, #15
 8008072:	d916      	bls.n	80080a2 <UART_SetConfig+0x2d2>
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800807a:	d212      	bcs.n	80080a2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	b29b      	uxth	r3, r3
 8008080:	f023 030f 	bic.w	r3, r3, #15
 8008084:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	085b      	lsrs	r3, r3, #1
 800808a:	b29b      	uxth	r3, r3
 800808c:	f003 0307 	and.w	r3, r3, #7
 8008090:	b29a      	uxth	r2, r3
 8008092:	89fb      	ldrh	r3, [r7, #14]
 8008094:	4313      	orrs	r3, r2
 8008096:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	89fa      	ldrh	r2, [r7, #14]
 800809e:	60da      	str	r2, [r3, #12]
 80080a0:	e05c      	b.n	800815c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	77bb      	strb	r3, [r7, #30]
 80080a6:	e059      	b.n	800815c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80080a8:	7ffb      	ldrb	r3, [r7, #31]
 80080aa:	2b08      	cmp	r3, #8
 80080ac:	d835      	bhi.n	800811a <UART_SetConfig+0x34a>
 80080ae:	a201      	add	r2, pc, #4	; (adr r2, 80080b4 <UART_SetConfig+0x2e4>)
 80080b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b4:	080080d9 	.word	0x080080d9
 80080b8:	080080e1 	.word	0x080080e1
 80080bc:	08008105 	.word	0x08008105
 80080c0:	0800811b 	.word	0x0800811b
 80080c4:	0800810b 	.word	0x0800810b
 80080c8:	0800811b 	.word	0x0800811b
 80080cc:	0800811b 	.word	0x0800811b
 80080d0:	0800811b 	.word	0x0800811b
 80080d4:	08008113 	.word	0x08008113
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080d8:	f7fd fbec 	bl	80058b4 <HAL_RCC_GetPCLK1Freq>
 80080dc:	61b8      	str	r0, [r7, #24]
        break;
 80080de:	e021      	b.n	8008124 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080e0:	f7fd fc0a 	bl	80058f8 <HAL_RCC_GetPCLK2Freq>
 80080e4:	61b8      	str	r0, [r7, #24]
        break;
 80080e6:	e01d      	b.n	8008124 <UART_SetConfig+0x354>
 80080e8:	40013800 	.word	0x40013800
 80080ec:	40021000 	.word	0x40021000
 80080f0:	40004400 	.word	0x40004400
 80080f4:	40004800 	.word	0x40004800
 80080f8:	40004c00 	.word	0x40004c00
 80080fc:	40005000 	.word	0x40005000
 8008100:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008104:	4b1b      	ldr	r3, [pc, #108]	; (8008174 <UART_SetConfig+0x3a4>)
 8008106:	61bb      	str	r3, [r7, #24]
        break;
 8008108:	e00c      	b.n	8008124 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800810a:	f7fd fb5d 	bl	80057c8 <HAL_RCC_GetSysClockFreq>
 800810e:	61b8      	str	r0, [r7, #24]
        break;
 8008110:	e008      	b.n	8008124 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008116:	61bb      	str	r3, [r7, #24]
        break;
 8008118:	e004      	b.n	8008124 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800811a:	2300      	movs	r3, #0
 800811c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	77bb      	strb	r3, [r7, #30]
        break;
 8008122:	bf00      	nop
    }

    if (pclk != 0U)
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d018      	beq.n	800815c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	085a      	lsrs	r2, r3, #1
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	441a      	add	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	fbb2 f3f3 	udiv	r3, r2, r3
 800813c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	2b0f      	cmp	r3, #15
 8008142:	d909      	bls.n	8008158 <UART_SetConfig+0x388>
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800814a:	d205      	bcs.n	8008158 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	b29a      	uxth	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	60da      	str	r2, [r3, #12]
 8008156:	e001      	b.n	800815c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2200      	movs	r2, #0
 8008160:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008168:	7fbb      	ldrb	r3, [r7, #30]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3720      	adds	r7, #32
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	007a1200 	.word	0x007a1200

08008178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00a      	beq.n	80081a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a6:	f003 0302 	and.w	r3, r3, #2
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00a      	beq.n	80081c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	f003 0304 	and.w	r3, r3, #4
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00a      	beq.n	80081e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	430a      	orrs	r2, r1
 80081e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ea:	f003 0308 	and.w	r3, r3, #8
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00a      	beq.n	8008208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	430a      	orrs	r2, r1
 8008206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820c:	f003 0310 	and.w	r3, r3, #16
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00a      	beq.n	800822a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800822e:	f003 0320 	and.w	r3, r3, #32
 8008232:	2b00      	cmp	r3, #0
 8008234:	d00a      	beq.n	800824c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008254:	2b00      	cmp	r3, #0
 8008256:	d01a      	beq.n	800828e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685b      	ldr	r3, [r3, #4]
 800825e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	430a      	orrs	r2, r1
 800826c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008276:	d10a      	bne.n	800828e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	430a      	orrs	r2, r1
 80082ae:	605a      	str	r2, [r3, #4]
  }
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b098      	sub	sp, #96	; 0x60
 80082c0:	af02      	add	r7, sp, #8
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80082cc:	f7fa f870 	bl	80023b0 <HAL_GetTick>
 80082d0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f003 0308 	and.w	r3, r3, #8
 80082dc:	2b08      	cmp	r3, #8
 80082de:	d12e      	bne.n	800833e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082e4:	9300      	str	r3, [sp, #0]
 80082e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082e8:	2200      	movs	r2, #0
 80082ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f88c 	bl	800840c <UART_WaitOnFlagUntilTimeout>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d021      	beq.n	800833e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008302:	e853 3f00 	ldrex	r3, [r3]
 8008306:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800830a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800830e:	653b      	str	r3, [r7, #80]	; 0x50
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	461a      	mov	r2, r3
 8008316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008318:	647b      	str	r3, [r7, #68]	; 0x44
 800831a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800831e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008320:	e841 2300 	strex	r3, r2, [r1]
 8008324:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008328:	2b00      	cmp	r3, #0
 800832a:	d1e6      	bne.n	80082fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2220      	movs	r2, #32
 8008330:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800833a:	2303      	movs	r3, #3
 800833c:	e062      	b.n	8008404 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f003 0304 	and.w	r3, r3, #4
 8008348:	2b04      	cmp	r3, #4
 800834a:	d149      	bne.n	80083e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800834c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008354:	2200      	movs	r2, #0
 8008356:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f856 	bl	800840c <UART_WaitOnFlagUntilTimeout>
 8008360:	4603      	mov	r3, r0
 8008362:	2b00      	cmp	r3, #0
 8008364:	d03c      	beq.n	80083e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836e:	e853 3f00 	ldrex	r3, [r3]
 8008372:	623b      	str	r3, [r7, #32]
   return(result);
 8008374:	6a3b      	ldr	r3, [r7, #32]
 8008376:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800837a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	461a      	mov	r2, r3
 8008382:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008384:	633b      	str	r3, [r7, #48]	; 0x30
 8008386:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008388:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800838a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800838c:	e841 2300 	strex	r3, r2, [r1]
 8008390:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1e6      	bne.n	8008366 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	3308      	adds	r3, #8
 800839e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f023 0301 	bic.w	r3, r3, #1
 80083ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	3308      	adds	r3, #8
 80083b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083b8:	61fa      	str	r2, [r7, #28]
 80083ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	69b9      	ldr	r1, [r7, #24]
 80083be:	69fa      	ldr	r2, [r7, #28]
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	617b      	str	r3, [r7, #20]
   return(result);
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e5      	bne.n	8008398 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083dc:	2303      	movs	r3, #3
 80083de:	e011      	b.n	8008404 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2220      	movs	r2, #32
 80083e4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2220      	movs	r2, #32
 80083ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008402:	2300      	movs	r3, #0
}
 8008404:	4618      	mov	r0, r3
 8008406:	3758      	adds	r7, #88	; 0x58
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	603b      	str	r3, [r7, #0]
 8008418:	4613      	mov	r3, r2
 800841a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800841c:	e049      	b.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800841e:	69bb      	ldr	r3, [r7, #24]
 8008420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008424:	d045      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008426:	f7f9 ffc3 	bl	80023b0 <HAL_GetTick>
 800842a:	4602      	mov	r2, r0
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	1ad3      	subs	r3, r2, r3
 8008430:	69ba      	ldr	r2, [r7, #24]
 8008432:	429a      	cmp	r2, r3
 8008434:	d302      	bcc.n	800843c <UART_WaitOnFlagUntilTimeout+0x30>
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800843c:	2303      	movs	r3, #3
 800843e:	e048      	b.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0304 	and.w	r3, r3, #4
 800844a:	2b00      	cmp	r3, #0
 800844c:	d031      	beq.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	69db      	ldr	r3, [r3, #28]
 8008454:	f003 0308 	and.w	r3, r3, #8
 8008458:	2b08      	cmp	r3, #8
 800845a:	d110      	bne.n	800847e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2208      	movs	r2, #8
 8008462:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f000 f8ed 	bl	8008644 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2208      	movs	r2, #8
 800846e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	e029      	b.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	69db      	ldr	r3, [r3, #28]
 8008484:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008488:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800848c:	d111      	bne.n	80084b2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008496:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f000 f8d3 	bl	8008644 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2220      	movs	r2, #32
 80084a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e00f      	b.n	80084d2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	69da      	ldr	r2, [r3, #28]
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	4013      	ands	r3, r2
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	429a      	cmp	r2, r3
 80084c0:	bf0c      	ite	eq
 80084c2:	2301      	moveq	r3, #1
 80084c4:	2300      	movne	r3, #0
 80084c6:	b2db      	uxtb	r3, r3
 80084c8:	461a      	mov	r2, r3
 80084ca:	79fb      	ldrb	r3, [r7, #7]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d0a6      	beq.n	800841e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
	...

080084dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80084dc:	b480      	push	{r7}
 80084de:	b097      	sub	sp, #92	; 0x5c
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	60f8      	str	r0, [r7, #12]
 80084e4:	60b9      	str	r1, [r7, #8]
 80084e6:	4613      	mov	r3, r2
 80084e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	68ba      	ldr	r2, [r7, #8]
 80084ee:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	88fa      	ldrh	r2, [r7, #6]
 80084f4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	88fa      	ldrh	r2, [r7, #6]
 80084fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800850e:	d10e      	bne.n	800852e <UART_Start_Receive_IT+0x52>
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	691b      	ldr	r3, [r3, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d105      	bne.n	8008524 <UART_Start_Receive_IT+0x48>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800851e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008522:	e01a      	b.n	800855a <UART_Start_Receive_IT+0x7e>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	22ff      	movs	r2, #255	; 0xff
 8008528:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800852c:	e015      	b.n	800855a <UART_Start_Receive_IT+0x7e>
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10d      	bne.n	8008552 <UART_Start_Receive_IT+0x76>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d104      	bne.n	8008548 <UART_Start_Receive_IT+0x6c>
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	22ff      	movs	r2, #255	; 0xff
 8008542:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008546:	e008      	b.n	800855a <UART_Start_Receive_IT+0x7e>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	227f      	movs	r2, #127	; 0x7f
 800854c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008550:	e003      	b.n	800855a <UART_Start_Receive_IT+0x7e>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2222      	movs	r2, #34	; 0x22
 8008566:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	3308      	adds	r3, #8
 8008570:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008572:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008574:	e853 3f00 	ldrex	r3, [r3]
 8008578:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800857a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800857c:	f043 0301 	orr.w	r3, r3, #1
 8008580:	657b      	str	r3, [r7, #84]	; 0x54
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	3308      	adds	r3, #8
 8008588:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800858a:	64ba      	str	r2, [r7, #72]	; 0x48
 800858c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008590:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008598:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e5      	bne.n	800856a <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085a6:	d107      	bne.n	80085b8 <UART_Start_Receive_IT+0xdc>
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d103      	bne.n	80085b8 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	4a22      	ldr	r2, [pc, #136]	; (800863c <UART_Start_Receive_IT+0x160>)
 80085b4:	669a      	str	r2, [r3, #104]	; 0x68
 80085b6:	e002      	b.n	80085be <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4a21      	ldr	r2, [pc, #132]	; (8008640 <UART_Start_Receive_IT+0x164>)
 80085bc:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	691b      	ldr	r3, [r3, #16]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d019      	beq.n	80085fa <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	e853 3f00 	ldrex	r3, [r3]
 80085d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d6:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80085da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	461a      	mov	r2, r3
 80085e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085e4:	637b      	str	r3, [r7, #52]	; 0x34
 80085e6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80085ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80085ec:	e841 2300 	strex	r3, r2, [r1]
 80085f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80085f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e6      	bne.n	80085c6 <UART_Start_Receive_IT+0xea>
 80085f8:	e018      	b.n	800862c <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	e853 3f00 	ldrex	r3, [r3]
 8008606:	613b      	str	r3, [r7, #16]
   return(result);
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	f043 0320 	orr.w	r3, r3, #32
 800860e:	653b      	str	r3, [r7, #80]	; 0x50
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	461a      	mov	r2, r3
 8008616:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008618:	623b      	str	r3, [r7, #32]
 800861a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861c:	69f9      	ldr	r1, [r7, #28]
 800861e:	6a3a      	ldr	r2, [r7, #32]
 8008620:	e841 2300 	strex	r3, r2, [r1]
 8008624:	61bb      	str	r3, [r7, #24]
   return(result);
 8008626:	69bb      	ldr	r3, [r7, #24]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1e6      	bne.n	80085fa <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 800862c:	2300      	movs	r3, #0
}
 800862e:	4618      	mov	r0, r3
 8008630:	375c      	adds	r7, #92	; 0x5c
 8008632:	46bd      	mov	sp, r7
 8008634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008638:	4770      	bx	lr
 800863a:	bf00      	nop
 800863c:	08008935 	.word	0x08008935
 8008640:	0800878d 	.word	0x0800878d

08008644 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008644:	b480      	push	{r7}
 8008646:	b095      	sub	sp, #84	; 0x54
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008654:	e853 3f00 	ldrex	r3, [r3]
 8008658:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800865a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800865c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008660:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800866a:	643b      	str	r3, [r7, #64]	; 0x40
 800866c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008670:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008672:	e841 2300 	strex	r3, r2, [r1]
 8008676:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1e6      	bne.n	800864c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	3308      	adds	r3, #8
 8008684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	e853 3f00 	ldrex	r3, [r3]
 800868c:	61fb      	str	r3, [r7, #28]
   return(result);
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	f023 0301 	bic.w	r3, r3, #1
 8008694:	64bb      	str	r3, [r7, #72]	; 0x48
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	3308      	adds	r3, #8
 800869c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800869e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80086a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80086a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086a6:	e841 2300 	strex	r3, r2, [r1]
 80086aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80086ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1e5      	bne.n	800867e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d118      	bne.n	80086ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	e853 3f00 	ldrex	r3, [r3]
 80086c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f023 0310 	bic.w	r3, r3, #16
 80086ce:	647b      	str	r3, [r7, #68]	; 0x44
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	461a      	mov	r2, r3
 80086d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086d8:	61bb      	str	r3, [r7, #24]
 80086da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086dc:	6979      	ldr	r1, [r7, #20]
 80086de:	69ba      	ldr	r2, [r7, #24]
 80086e0:	e841 2300 	strex	r3, r2, [r1]
 80086e4:	613b      	str	r3, [r7, #16]
   return(result);
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e6      	bne.n	80086ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2220      	movs	r2, #32
 80086f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008700:	bf00      	nop
 8008702:	3754      	adds	r7, #84	; 0x54
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008718:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2200      	movs	r2, #0
 800871e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	2200      	movs	r2, #0
 8008726:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f7ff fb3a 	bl	8007da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008730:	bf00      	nop
 8008732:	3710      	adds	r7, #16
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b088      	sub	sp, #32
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	e853 3f00 	ldrex	r3, [r3]
 800874c:	60bb      	str	r3, [r7, #8]
   return(result);
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008754:	61fb      	str	r3, [r7, #28]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	61bb      	str	r3, [r7, #24]
 8008760:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008762:	6979      	ldr	r1, [r7, #20]
 8008764:	69ba      	ldr	r2, [r7, #24]
 8008766:	e841 2300 	strex	r3, r2, [r1]
 800876a:	613b      	str	r3, [r7, #16]
   return(result);
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1e6      	bne.n	8008740 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2220      	movs	r2, #32
 8008776:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff fb06 	bl	8007d90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008784:	bf00      	nop
 8008786:	3720      	adds	r7, #32
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b09c      	sub	sp, #112	; 0x70
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800879a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80087a4:	2b22      	cmp	r3, #34	; 0x22
 80087a6:	f040 80b9 	bne.w	800891c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80087b0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80087b4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 80087b8:	b2d9      	uxtb	r1, r3
 80087ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087c4:	400a      	ands	r2, r1
 80087c6:	b2d2      	uxtb	r2, r2
 80087c8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ce:	1c5a      	adds	r2, r3, #1
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087da:	b29b      	uxth	r3, r3
 80087dc:	3b01      	subs	r3, #1
 80087de:	b29a      	uxth	r2, r3
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	f040 809c 	bne.w	800892c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008802:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008804:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008808:	66bb      	str	r3, [r7, #104]	; 0x68
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	461a      	mov	r2, r3
 8008810:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008812:	65bb      	str	r3, [r7, #88]	; 0x58
 8008814:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008818:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e6      	bne.n	80087f4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3308      	adds	r3, #8
 800882c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800882e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008830:	e853 3f00 	ldrex	r3, [r3]
 8008834:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008838:	f023 0301 	bic.w	r3, r3, #1
 800883c:	667b      	str	r3, [r7, #100]	; 0x64
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	3308      	adds	r3, #8
 8008844:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008846:	647a      	str	r2, [r7, #68]	; 0x44
 8008848:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800884c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800884e:	e841 2300 	strex	r3, r2, [r1]
 8008852:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1e5      	bne.n	8008826 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2220      	movs	r2, #32
 800885e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2200      	movs	r2, #0
 800886c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008878:	2b00      	cmp	r3, #0
 800887a:	d018      	beq.n	80088ae <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	623b      	str	r3, [r7, #32]
   return(result);
 800888a:	6a3b      	ldr	r3, [r7, #32]
 800888c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008890:	663b      	str	r3, [r7, #96]	; 0x60
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	461a      	mov	r2, r3
 8008898:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800889a:	633b      	str	r3, [r7, #48]	; 0x30
 800889c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800889e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088a2:	e841 2300 	strex	r3, r2, [r1]
 80088a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1e6      	bne.n	800887c <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d12e      	bne.n	8008914 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2200      	movs	r2, #0
 80088ba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	e853 3f00 	ldrex	r3, [r3]
 80088c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f023 0310 	bic.w	r3, r3, #16
 80088d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80088da:	61fb      	str	r3, [r7, #28]
 80088dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088de:	69b9      	ldr	r1, [r7, #24]
 80088e0:	69fa      	ldr	r2, [r7, #28]
 80088e2:	e841 2300 	strex	r3, r2, [r1]
 80088e6:	617b      	str	r3, [r7, #20]
   return(result);
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1e6      	bne.n	80088bc <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	69db      	ldr	r3, [r3, #28]
 80088f4:	f003 0310 	and.w	r3, r3, #16
 80088f8:	2b10      	cmp	r3, #16
 80088fa:	d103      	bne.n	8008904 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2210      	movs	r2, #16
 8008902:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800890a:	4619      	mov	r1, r3
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f7ff fa53 	bl	8007db8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008912:	e00b      	b.n	800892c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	f7f8 fadd 	bl	8000ed4 <HAL_UART_RxCpltCallback>
}
 800891a:	e007      	b.n	800892c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	699a      	ldr	r2, [r3, #24]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f042 0208 	orr.w	r2, r2, #8
 800892a:	619a      	str	r2, [r3, #24]
}
 800892c:	bf00      	nop
 800892e:	3770      	adds	r7, #112	; 0x70
 8008930:	46bd      	mov	sp, r7
 8008932:	bd80      	pop	{r7, pc}

08008934 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b09c      	sub	sp, #112	; 0x70
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008942:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800894c:	2b22      	cmp	r3, #34	; 0x22
 800894e:	f040 80b9 	bne.w	8008ac4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008958:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008960:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008962:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8008966:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800896a:	4013      	ands	r3, r2
 800896c:	b29a      	uxth	r2, r3
 800896e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008970:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008976:	1c9a      	adds	r2, r3, #2
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008982:	b29b      	uxth	r3, r3
 8008984:	3b01      	subs	r3, #1
 8008986:	b29a      	uxth	r2, r3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008994:	b29b      	uxth	r3, r3
 8008996:	2b00      	cmp	r3, #0
 8008998:	f040 809c 	bne.w	8008ad4 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80089a4:	e853 3f00 	ldrex	r3, [r3]
 80089a8:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80089aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80089b0:	667b      	str	r3, [r7, #100]	; 0x64
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	461a      	mov	r2, r3
 80089b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80089ba:	657b      	str	r3, [r7, #84]	; 0x54
 80089bc:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80089c0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80089c2:	e841 2300 	strex	r3, r2, [r1]
 80089c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80089c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1e6      	bne.n	800899c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	3308      	adds	r3, #8
 80089d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089d8:	e853 3f00 	ldrex	r3, [r3]
 80089dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80089de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e0:	f023 0301 	bic.w	r3, r3, #1
 80089e4:	663b      	str	r3, [r7, #96]	; 0x60
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	3308      	adds	r3, #8
 80089ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80089ee:	643a      	str	r2, [r7, #64]	; 0x40
 80089f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80089f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80089fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e5      	bne.n	80089ce <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2220      	movs	r2, #32
 8008a06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2200      	movs	r2, #0
 8008a14:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d018      	beq.n	8008a56 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	e853 3f00 	ldrex	r3, [r3]
 8008a30:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a32:	69fb      	ldr	r3, [r7, #28]
 8008a34:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008a38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a44:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e6      	bne.n	8008a24 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d12e      	bne.n	8008abc <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	e853 3f00 	ldrex	r3, [r3]
 8008a70:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	f023 0310 	bic.w	r3, r3, #16
 8008a78:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008a82:	61bb      	str	r3, [r7, #24]
 8008a84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a86:	6979      	ldr	r1, [r7, #20]
 8008a88:	69ba      	ldr	r2, [r7, #24]
 8008a8a:	e841 2300 	strex	r3, r2, [r1]
 8008a8e:	613b      	str	r3, [r7, #16]
   return(result);
 8008a90:	693b      	ldr	r3, [r7, #16]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d1e6      	bne.n	8008a64 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	f003 0310 	and.w	r3, r3, #16
 8008aa0:	2b10      	cmp	r3, #16
 8008aa2:	d103      	bne.n	8008aac <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	2210      	movs	r2, #16
 8008aaa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f7ff f97f 	bl	8007db8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008aba:	e00b      	b.n	8008ad4 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f7f8 fa09 	bl	8000ed4 <HAL_UART_RxCpltCallback>
}
 8008ac2:	e007      	b.n	8008ad4 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	699a      	ldr	r2, [r3, #24]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f042 0208 	orr.w	r2, r2, #8
 8008ad2:	619a      	str	r2, [r3, #24]
}
 8008ad4:	bf00      	nop
 8008ad6:	3770      	adds	r7, #112	; 0x70
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}

08008adc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b085      	sub	sp, #20
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008af8:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8008afc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	43db      	mvns	r3, r3
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	4013      	ands	r3, r2
 8008b10:	b29a      	uxth	r2, r3
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr

08008b26 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008b26:	b084      	sub	sp, #16
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
 8008b30:	f107 0014 	add.w	r0, r7, #20
 8008b34:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008b58:	2300      	movs	r3, #0
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	370c      	adds	r7, #12
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	b004      	add	sp, #16
 8008b66:	4770      	bx	lr

08008b68 <__errno>:
 8008b68:	4b01      	ldr	r3, [pc, #4]	; (8008b70 <__errno+0x8>)
 8008b6a:	6818      	ldr	r0, [r3, #0]
 8008b6c:	4770      	bx	lr
 8008b6e:	bf00      	nop
 8008b70:	2000002c 	.word	0x2000002c

08008b74 <__libc_init_array>:
 8008b74:	b570      	push	{r4, r5, r6, lr}
 8008b76:	4d0d      	ldr	r5, [pc, #52]	; (8008bac <__libc_init_array+0x38>)
 8008b78:	4c0d      	ldr	r4, [pc, #52]	; (8008bb0 <__libc_init_array+0x3c>)
 8008b7a:	1b64      	subs	r4, r4, r5
 8008b7c:	10a4      	asrs	r4, r4, #2
 8008b7e:	2600      	movs	r6, #0
 8008b80:	42a6      	cmp	r6, r4
 8008b82:	d109      	bne.n	8008b98 <__libc_init_array+0x24>
 8008b84:	4d0b      	ldr	r5, [pc, #44]	; (8008bb4 <__libc_init_array+0x40>)
 8008b86:	4c0c      	ldr	r4, [pc, #48]	; (8008bb8 <__libc_init_array+0x44>)
 8008b88:	f001 fd20 	bl	800a5cc <_init>
 8008b8c:	1b64      	subs	r4, r4, r5
 8008b8e:	10a4      	asrs	r4, r4, #2
 8008b90:	2600      	movs	r6, #0
 8008b92:	42a6      	cmp	r6, r4
 8008b94:	d105      	bne.n	8008ba2 <__libc_init_array+0x2e>
 8008b96:	bd70      	pop	{r4, r5, r6, pc}
 8008b98:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b9c:	4798      	blx	r3
 8008b9e:	3601      	adds	r6, #1
 8008ba0:	e7ee      	b.n	8008b80 <__libc_init_array+0xc>
 8008ba2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ba6:	4798      	blx	r3
 8008ba8:	3601      	adds	r6, #1
 8008baa:	e7f2      	b.n	8008b92 <__libc_init_array+0x1e>
 8008bac:	0800a858 	.word	0x0800a858
 8008bb0:	0800a858 	.word	0x0800a858
 8008bb4:	0800a858 	.word	0x0800a858
 8008bb8:	0800a85c 	.word	0x0800a85c

08008bbc <memset>:
 8008bbc:	4402      	add	r2, r0
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d100      	bne.n	8008bc6 <memset+0xa>
 8008bc4:	4770      	bx	lr
 8008bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8008bca:	e7f9      	b.n	8008bc0 <memset+0x4>

08008bcc <siprintf>:
 8008bcc:	b40e      	push	{r1, r2, r3}
 8008bce:	b500      	push	{lr}
 8008bd0:	b09c      	sub	sp, #112	; 0x70
 8008bd2:	ab1d      	add	r3, sp, #116	; 0x74
 8008bd4:	9002      	str	r0, [sp, #8]
 8008bd6:	9006      	str	r0, [sp, #24]
 8008bd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008bdc:	4809      	ldr	r0, [pc, #36]	; (8008c04 <siprintf+0x38>)
 8008bde:	9107      	str	r1, [sp, #28]
 8008be0:	9104      	str	r1, [sp, #16]
 8008be2:	4909      	ldr	r1, [pc, #36]	; (8008c08 <siprintf+0x3c>)
 8008be4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008be8:	9105      	str	r1, [sp, #20]
 8008bea:	6800      	ldr	r0, [r0, #0]
 8008bec:	9301      	str	r3, [sp, #4]
 8008bee:	a902      	add	r1, sp, #8
 8008bf0:	f000 f868 	bl	8008cc4 <_svfiprintf_r>
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	701a      	strb	r2, [r3, #0]
 8008bfa:	b01c      	add	sp, #112	; 0x70
 8008bfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c00:	b003      	add	sp, #12
 8008c02:	4770      	bx	lr
 8008c04:	2000002c 	.word	0x2000002c
 8008c08:	ffff0208 	.word	0xffff0208

08008c0c <__ssputs_r>:
 8008c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c10:	688e      	ldr	r6, [r1, #8]
 8008c12:	429e      	cmp	r6, r3
 8008c14:	4682      	mov	sl, r0
 8008c16:	460c      	mov	r4, r1
 8008c18:	4690      	mov	r8, r2
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	d838      	bhi.n	8008c90 <__ssputs_r+0x84>
 8008c1e:	898a      	ldrh	r2, [r1, #12]
 8008c20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c24:	d032      	beq.n	8008c8c <__ssputs_r+0x80>
 8008c26:	6825      	ldr	r5, [r4, #0]
 8008c28:	6909      	ldr	r1, [r1, #16]
 8008c2a:	eba5 0901 	sub.w	r9, r5, r1
 8008c2e:	6965      	ldr	r5, [r4, #20]
 8008c30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c38:	3301      	adds	r3, #1
 8008c3a:	444b      	add	r3, r9
 8008c3c:	106d      	asrs	r5, r5, #1
 8008c3e:	429d      	cmp	r5, r3
 8008c40:	bf38      	it	cc
 8008c42:	461d      	movcc	r5, r3
 8008c44:	0553      	lsls	r3, r2, #21
 8008c46:	d531      	bpl.n	8008cac <__ssputs_r+0xa0>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	f000 fb63 	bl	8009314 <_malloc_r>
 8008c4e:	4606      	mov	r6, r0
 8008c50:	b950      	cbnz	r0, 8008c68 <__ssputs_r+0x5c>
 8008c52:	230c      	movs	r3, #12
 8008c54:	f8ca 3000 	str.w	r3, [sl]
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c5e:	81a3      	strh	r3, [r4, #12]
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c68:	6921      	ldr	r1, [r4, #16]
 8008c6a:	464a      	mov	r2, r9
 8008c6c:	f000 fabe 	bl	80091ec <memcpy>
 8008c70:	89a3      	ldrh	r3, [r4, #12]
 8008c72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7a:	81a3      	strh	r3, [r4, #12]
 8008c7c:	6126      	str	r6, [r4, #16]
 8008c7e:	6165      	str	r5, [r4, #20]
 8008c80:	444e      	add	r6, r9
 8008c82:	eba5 0509 	sub.w	r5, r5, r9
 8008c86:	6026      	str	r6, [r4, #0]
 8008c88:	60a5      	str	r5, [r4, #8]
 8008c8a:	463e      	mov	r6, r7
 8008c8c:	42be      	cmp	r6, r7
 8008c8e:	d900      	bls.n	8008c92 <__ssputs_r+0x86>
 8008c90:	463e      	mov	r6, r7
 8008c92:	6820      	ldr	r0, [r4, #0]
 8008c94:	4632      	mov	r2, r6
 8008c96:	4641      	mov	r1, r8
 8008c98:	f000 fab6 	bl	8009208 <memmove>
 8008c9c:	68a3      	ldr	r3, [r4, #8]
 8008c9e:	1b9b      	subs	r3, r3, r6
 8008ca0:	60a3      	str	r3, [r4, #8]
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	4433      	add	r3, r6
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	2000      	movs	r0, #0
 8008caa:	e7db      	b.n	8008c64 <__ssputs_r+0x58>
 8008cac:	462a      	mov	r2, r5
 8008cae:	f000 fba5 	bl	80093fc <_realloc_r>
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d1e1      	bne.n	8008c7c <__ssputs_r+0x70>
 8008cb8:	6921      	ldr	r1, [r4, #16]
 8008cba:	4650      	mov	r0, sl
 8008cbc:	f000 fabe 	bl	800923c <_free_r>
 8008cc0:	e7c7      	b.n	8008c52 <__ssputs_r+0x46>
	...

08008cc4 <_svfiprintf_r>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	4698      	mov	r8, r3
 8008cca:	898b      	ldrh	r3, [r1, #12]
 8008ccc:	061b      	lsls	r3, r3, #24
 8008cce:	b09d      	sub	sp, #116	; 0x74
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	460d      	mov	r5, r1
 8008cd4:	4614      	mov	r4, r2
 8008cd6:	d50e      	bpl.n	8008cf6 <_svfiprintf_r+0x32>
 8008cd8:	690b      	ldr	r3, [r1, #16]
 8008cda:	b963      	cbnz	r3, 8008cf6 <_svfiprintf_r+0x32>
 8008cdc:	2140      	movs	r1, #64	; 0x40
 8008cde:	f000 fb19 	bl	8009314 <_malloc_r>
 8008ce2:	6028      	str	r0, [r5, #0]
 8008ce4:	6128      	str	r0, [r5, #16]
 8008ce6:	b920      	cbnz	r0, 8008cf2 <_svfiprintf_r+0x2e>
 8008ce8:	230c      	movs	r3, #12
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf0:	e0d1      	b.n	8008e96 <_svfiprintf_r+0x1d2>
 8008cf2:	2340      	movs	r3, #64	; 0x40
 8008cf4:	616b      	str	r3, [r5, #20]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8008cfa:	2320      	movs	r3, #32
 8008cfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d00:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d04:	2330      	movs	r3, #48	; 0x30
 8008d06:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008eb0 <_svfiprintf_r+0x1ec>
 8008d0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d0e:	f04f 0901 	mov.w	r9, #1
 8008d12:	4623      	mov	r3, r4
 8008d14:	469a      	mov	sl, r3
 8008d16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d1a:	b10a      	cbz	r2, 8008d20 <_svfiprintf_r+0x5c>
 8008d1c:	2a25      	cmp	r2, #37	; 0x25
 8008d1e:	d1f9      	bne.n	8008d14 <_svfiprintf_r+0x50>
 8008d20:	ebba 0b04 	subs.w	fp, sl, r4
 8008d24:	d00b      	beq.n	8008d3e <_svfiprintf_r+0x7a>
 8008d26:	465b      	mov	r3, fp
 8008d28:	4622      	mov	r2, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	4638      	mov	r0, r7
 8008d2e:	f7ff ff6d 	bl	8008c0c <__ssputs_r>
 8008d32:	3001      	adds	r0, #1
 8008d34:	f000 80aa 	beq.w	8008e8c <_svfiprintf_r+0x1c8>
 8008d38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d3a:	445a      	add	r2, fp
 8008d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d3e:	f89a 3000 	ldrb.w	r3, [sl]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f000 80a2 	beq.w	8008e8c <_svfiprintf_r+0x1c8>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d52:	f10a 0a01 	add.w	sl, sl, #1
 8008d56:	9304      	str	r3, [sp, #16]
 8008d58:	9307      	str	r3, [sp, #28]
 8008d5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d5e:	931a      	str	r3, [sp, #104]	; 0x68
 8008d60:	4654      	mov	r4, sl
 8008d62:	2205      	movs	r2, #5
 8008d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d68:	4851      	ldr	r0, [pc, #324]	; (8008eb0 <_svfiprintf_r+0x1ec>)
 8008d6a:	f7f7 fa31 	bl	80001d0 <memchr>
 8008d6e:	9a04      	ldr	r2, [sp, #16]
 8008d70:	b9d8      	cbnz	r0, 8008daa <_svfiprintf_r+0xe6>
 8008d72:	06d0      	lsls	r0, r2, #27
 8008d74:	bf44      	itt	mi
 8008d76:	2320      	movmi	r3, #32
 8008d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d7c:	0711      	lsls	r1, r2, #28
 8008d7e:	bf44      	itt	mi
 8008d80:	232b      	movmi	r3, #43	; 0x2b
 8008d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d86:	f89a 3000 	ldrb.w	r3, [sl]
 8008d8a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d8c:	d015      	beq.n	8008dba <_svfiprintf_r+0xf6>
 8008d8e:	9a07      	ldr	r2, [sp, #28]
 8008d90:	4654      	mov	r4, sl
 8008d92:	2000      	movs	r0, #0
 8008d94:	f04f 0c0a 	mov.w	ip, #10
 8008d98:	4621      	mov	r1, r4
 8008d9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d9e:	3b30      	subs	r3, #48	; 0x30
 8008da0:	2b09      	cmp	r3, #9
 8008da2:	d94e      	bls.n	8008e42 <_svfiprintf_r+0x17e>
 8008da4:	b1b0      	cbz	r0, 8008dd4 <_svfiprintf_r+0x110>
 8008da6:	9207      	str	r2, [sp, #28]
 8008da8:	e014      	b.n	8008dd4 <_svfiprintf_r+0x110>
 8008daa:	eba0 0308 	sub.w	r3, r0, r8
 8008dae:	fa09 f303 	lsl.w	r3, r9, r3
 8008db2:	4313      	orrs	r3, r2
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	46a2      	mov	sl, r4
 8008db8:	e7d2      	b.n	8008d60 <_svfiprintf_r+0x9c>
 8008dba:	9b03      	ldr	r3, [sp, #12]
 8008dbc:	1d19      	adds	r1, r3, #4
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	9103      	str	r1, [sp, #12]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bfbb      	ittet	lt
 8008dc6:	425b      	neglt	r3, r3
 8008dc8:	f042 0202 	orrlt.w	r2, r2, #2
 8008dcc:	9307      	strge	r3, [sp, #28]
 8008dce:	9307      	strlt	r3, [sp, #28]
 8008dd0:	bfb8      	it	lt
 8008dd2:	9204      	strlt	r2, [sp, #16]
 8008dd4:	7823      	ldrb	r3, [r4, #0]
 8008dd6:	2b2e      	cmp	r3, #46	; 0x2e
 8008dd8:	d10c      	bne.n	8008df4 <_svfiprintf_r+0x130>
 8008dda:	7863      	ldrb	r3, [r4, #1]
 8008ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8008dde:	d135      	bne.n	8008e4c <_svfiprintf_r+0x188>
 8008de0:	9b03      	ldr	r3, [sp, #12]
 8008de2:	1d1a      	adds	r2, r3, #4
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	9203      	str	r2, [sp, #12]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bfb8      	it	lt
 8008dec:	f04f 33ff 	movlt.w	r3, #4294967295
 8008df0:	3402      	adds	r4, #2
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ec0 <_svfiprintf_r+0x1fc>
 8008df8:	7821      	ldrb	r1, [r4, #0]
 8008dfa:	2203      	movs	r2, #3
 8008dfc:	4650      	mov	r0, sl
 8008dfe:	f7f7 f9e7 	bl	80001d0 <memchr>
 8008e02:	b140      	cbz	r0, 8008e16 <_svfiprintf_r+0x152>
 8008e04:	2340      	movs	r3, #64	; 0x40
 8008e06:	eba0 000a 	sub.w	r0, r0, sl
 8008e0a:	fa03 f000 	lsl.w	r0, r3, r0
 8008e0e:	9b04      	ldr	r3, [sp, #16]
 8008e10:	4303      	orrs	r3, r0
 8008e12:	3401      	adds	r4, #1
 8008e14:	9304      	str	r3, [sp, #16]
 8008e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e1a:	4826      	ldr	r0, [pc, #152]	; (8008eb4 <_svfiprintf_r+0x1f0>)
 8008e1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e20:	2206      	movs	r2, #6
 8008e22:	f7f7 f9d5 	bl	80001d0 <memchr>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d038      	beq.n	8008e9c <_svfiprintf_r+0x1d8>
 8008e2a:	4b23      	ldr	r3, [pc, #140]	; (8008eb8 <_svfiprintf_r+0x1f4>)
 8008e2c:	bb1b      	cbnz	r3, 8008e76 <_svfiprintf_r+0x1b2>
 8008e2e:	9b03      	ldr	r3, [sp, #12]
 8008e30:	3307      	adds	r3, #7
 8008e32:	f023 0307 	bic.w	r3, r3, #7
 8008e36:	3308      	adds	r3, #8
 8008e38:	9303      	str	r3, [sp, #12]
 8008e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e3c:	4433      	add	r3, r6
 8008e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e40:	e767      	b.n	8008d12 <_svfiprintf_r+0x4e>
 8008e42:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e46:	460c      	mov	r4, r1
 8008e48:	2001      	movs	r0, #1
 8008e4a:	e7a5      	b.n	8008d98 <_svfiprintf_r+0xd4>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	3401      	adds	r4, #1
 8008e50:	9305      	str	r3, [sp, #20]
 8008e52:	4619      	mov	r1, r3
 8008e54:	f04f 0c0a 	mov.w	ip, #10
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e5e:	3a30      	subs	r2, #48	; 0x30
 8008e60:	2a09      	cmp	r2, #9
 8008e62:	d903      	bls.n	8008e6c <_svfiprintf_r+0x1a8>
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d0c5      	beq.n	8008df4 <_svfiprintf_r+0x130>
 8008e68:	9105      	str	r1, [sp, #20]
 8008e6a:	e7c3      	b.n	8008df4 <_svfiprintf_r+0x130>
 8008e6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e70:	4604      	mov	r4, r0
 8008e72:	2301      	movs	r3, #1
 8008e74:	e7f0      	b.n	8008e58 <_svfiprintf_r+0x194>
 8008e76:	ab03      	add	r3, sp, #12
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	462a      	mov	r2, r5
 8008e7c:	4b0f      	ldr	r3, [pc, #60]	; (8008ebc <_svfiprintf_r+0x1f8>)
 8008e7e:	a904      	add	r1, sp, #16
 8008e80:	4638      	mov	r0, r7
 8008e82:	f3af 8000 	nop.w
 8008e86:	1c42      	adds	r2, r0, #1
 8008e88:	4606      	mov	r6, r0
 8008e8a:	d1d6      	bne.n	8008e3a <_svfiprintf_r+0x176>
 8008e8c:	89ab      	ldrh	r3, [r5, #12]
 8008e8e:	065b      	lsls	r3, r3, #25
 8008e90:	f53f af2c 	bmi.w	8008cec <_svfiprintf_r+0x28>
 8008e94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e96:	b01d      	add	sp, #116	; 0x74
 8008e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9c:	ab03      	add	r3, sp, #12
 8008e9e:	9300      	str	r3, [sp, #0]
 8008ea0:	462a      	mov	r2, r5
 8008ea2:	4b06      	ldr	r3, [pc, #24]	; (8008ebc <_svfiprintf_r+0x1f8>)
 8008ea4:	a904      	add	r1, sp, #16
 8008ea6:	4638      	mov	r0, r7
 8008ea8:	f000 f87a 	bl	8008fa0 <_printf_i>
 8008eac:	e7eb      	b.n	8008e86 <_svfiprintf_r+0x1c2>
 8008eae:	bf00      	nop
 8008eb0:	0800a648 	.word	0x0800a648
 8008eb4:	0800a652 	.word	0x0800a652
 8008eb8:	00000000 	.word	0x00000000
 8008ebc:	08008c0d 	.word	0x08008c0d
 8008ec0:	0800a64e 	.word	0x0800a64e

08008ec4 <_printf_common>:
 8008ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ec8:	4616      	mov	r6, r2
 8008eca:	4699      	mov	r9, r3
 8008ecc:	688a      	ldr	r2, [r1, #8]
 8008ece:	690b      	ldr	r3, [r1, #16]
 8008ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	bfb8      	it	lt
 8008ed8:	4613      	movlt	r3, r2
 8008eda:	6033      	str	r3, [r6, #0]
 8008edc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	460c      	mov	r4, r1
 8008ee4:	b10a      	cbz	r2, 8008eea <_printf_common+0x26>
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	6033      	str	r3, [r6, #0]
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	0699      	lsls	r1, r3, #26
 8008eee:	bf42      	ittt	mi
 8008ef0:	6833      	ldrmi	r3, [r6, #0]
 8008ef2:	3302      	addmi	r3, #2
 8008ef4:	6033      	strmi	r3, [r6, #0]
 8008ef6:	6825      	ldr	r5, [r4, #0]
 8008ef8:	f015 0506 	ands.w	r5, r5, #6
 8008efc:	d106      	bne.n	8008f0c <_printf_common+0x48>
 8008efe:	f104 0a19 	add.w	sl, r4, #25
 8008f02:	68e3      	ldr	r3, [r4, #12]
 8008f04:	6832      	ldr	r2, [r6, #0]
 8008f06:	1a9b      	subs	r3, r3, r2
 8008f08:	42ab      	cmp	r3, r5
 8008f0a:	dc26      	bgt.n	8008f5a <_printf_common+0x96>
 8008f0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f10:	1e13      	subs	r3, r2, #0
 8008f12:	6822      	ldr	r2, [r4, #0]
 8008f14:	bf18      	it	ne
 8008f16:	2301      	movne	r3, #1
 8008f18:	0692      	lsls	r2, r2, #26
 8008f1a:	d42b      	bmi.n	8008f74 <_printf_common+0xb0>
 8008f1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f20:	4649      	mov	r1, r9
 8008f22:	4638      	mov	r0, r7
 8008f24:	47c0      	blx	r8
 8008f26:	3001      	adds	r0, #1
 8008f28:	d01e      	beq.n	8008f68 <_printf_common+0xa4>
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	68e5      	ldr	r5, [r4, #12]
 8008f2e:	6832      	ldr	r2, [r6, #0]
 8008f30:	f003 0306 	and.w	r3, r3, #6
 8008f34:	2b04      	cmp	r3, #4
 8008f36:	bf08      	it	eq
 8008f38:	1aad      	subeq	r5, r5, r2
 8008f3a:	68a3      	ldr	r3, [r4, #8]
 8008f3c:	6922      	ldr	r2, [r4, #16]
 8008f3e:	bf0c      	ite	eq
 8008f40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f44:	2500      	movne	r5, #0
 8008f46:	4293      	cmp	r3, r2
 8008f48:	bfc4      	itt	gt
 8008f4a:	1a9b      	subgt	r3, r3, r2
 8008f4c:	18ed      	addgt	r5, r5, r3
 8008f4e:	2600      	movs	r6, #0
 8008f50:	341a      	adds	r4, #26
 8008f52:	42b5      	cmp	r5, r6
 8008f54:	d11a      	bne.n	8008f8c <_printf_common+0xc8>
 8008f56:	2000      	movs	r0, #0
 8008f58:	e008      	b.n	8008f6c <_printf_common+0xa8>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	4652      	mov	r2, sl
 8008f5e:	4649      	mov	r1, r9
 8008f60:	4638      	mov	r0, r7
 8008f62:	47c0      	blx	r8
 8008f64:	3001      	adds	r0, #1
 8008f66:	d103      	bne.n	8008f70 <_printf_common+0xac>
 8008f68:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f70:	3501      	adds	r5, #1
 8008f72:	e7c6      	b.n	8008f02 <_printf_common+0x3e>
 8008f74:	18e1      	adds	r1, r4, r3
 8008f76:	1c5a      	adds	r2, r3, #1
 8008f78:	2030      	movs	r0, #48	; 0x30
 8008f7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f7e:	4422      	add	r2, r4
 8008f80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f88:	3302      	adds	r3, #2
 8008f8a:	e7c7      	b.n	8008f1c <_printf_common+0x58>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	4622      	mov	r2, r4
 8008f90:	4649      	mov	r1, r9
 8008f92:	4638      	mov	r0, r7
 8008f94:	47c0      	blx	r8
 8008f96:	3001      	adds	r0, #1
 8008f98:	d0e6      	beq.n	8008f68 <_printf_common+0xa4>
 8008f9a:	3601      	adds	r6, #1
 8008f9c:	e7d9      	b.n	8008f52 <_printf_common+0x8e>
	...

08008fa0 <_printf_i>:
 8008fa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fa4:	7e0f      	ldrb	r7, [r1, #24]
 8008fa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008fa8:	2f78      	cmp	r7, #120	; 0x78
 8008faa:	4691      	mov	r9, r2
 8008fac:	4680      	mov	r8, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	469a      	mov	sl, r3
 8008fb2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008fb6:	d807      	bhi.n	8008fc8 <_printf_i+0x28>
 8008fb8:	2f62      	cmp	r7, #98	; 0x62
 8008fba:	d80a      	bhi.n	8008fd2 <_printf_i+0x32>
 8008fbc:	2f00      	cmp	r7, #0
 8008fbe:	f000 80d8 	beq.w	8009172 <_printf_i+0x1d2>
 8008fc2:	2f58      	cmp	r7, #88	; 0x58
 8008fc4:	f000 80a3 	beq.w	800910e <_printf_i+0x16e>
 8008fc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008fcc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008fd0:	e03a      	b.n	8009048 <_printf_i+0xa8>
 8008fd2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fd6:	2b15      	cmp	r3, #21
 8008fd8:	d8f6      	bhi.n	8008fc8 <_printf_i+0x28>
 8008fda:	a101      	add	r1, pc, #4	; (adr r1, 8008fe0 <_printf_i+0x40>)
 8008fdc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fe0:	08009039 	.word	0x08009039
 8008fe4:	0800904d 	.word	0x0800904d
 8008fe8:	08008fc9 	.word	0x08008fc9
 8008fec:	08008fc9 	.word	0x08008fc9
 8008ff0:	08008fc9 	.word	0x08008fc9
 8008ff4:	08008fc9 	.word	0x08008fc9
 8008ff8:	0800904d 	.word	0x0800904d
 8008ffc:	08008fc9 	.word	0x08008fc9
 8009000:	08008fc9 	.word	0x08008fc9
 8009004:	08008fc9 	.word	0x08008fc9
 8009008:	08008fc9 	.word	0x08008fc9
 800900c:	08009159 	.word	0x08009159
 8009010:	0800907d 	.word	0x0800907d
 8009014:	0800913b 	.word	0x0800913b
 8009018:	08008fc9 	.word	0x08008fc9
 800901c:	08008fc9 	.word	0x08008fc9
 8009020:	0800917b 	.word	0x0800917b
 8009024:	08008fc9 	.word	0x08008fc9
 8009028:	0800907d 	.word	0x0800907d
 800902c:	08008fc9 	.word	0x08008fc9
 8009030:	08008fc9 	.word	0x08008fc9
 8009034:	08009143 	.word	0x08009143
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	1d1a      	adds	r2, r3, #4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	602a      	str	r2, [r5, #0]
 8009040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009048:	2301      	movs	r3, #1
 800904a:	e0a3      	b.n	8009194 <_printf_i+0x1f4>
 800904c:	6820      	ldr	r0, [r4, #0]
 800904e:	6829      	ldr	r1, [r5, #0]
 8009050:	0606      	lsls	r6, r0, #24
 8009052:	f101 0304 	add.w	r3, r1, #4
 8009056:	d50a      	bpl.n	800906e <_printf_i+0xce>
 8009058:	680e      	ldr	r6, [r1, #0]
 800905a:	602b      	str	r3, [r5, #0]
 800905c:	2e00      	cmp	r6, #0
 800905e:	da03      	bge.n	8009068 <_printf_i+0xc8>
 8009060:	232d      	movs	r3, #45	; 0x2d
 8009062:	4276      	negs	r6, r6
 8009064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009068:	485e      	ldr	r0, [pc, #376]	; (80091e4 <_printf_i+0x244>)
 800906a:	230a      	movs	r3, #10
 800906c:	e019      	b.n	80090a2 <_printf_i+0x102>
 800906e:	680e      	ldr	r6, [r1, #0]
 8009070:	602b      	str	r3, [r5, #0]
 8009072:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009076:	bf18      	it	ne
 8009078:	b236      	sxthne	r6, r6
 800907a:	e7ef      	b.n	800905c <_printf_i+0xbc>
 800907c:	682b      	ldr	r3, [r5, #0]
 800907e:	6820      	ldr	r0, [r4, #0]
 8009080:	1d19      	adds	r1, r3, #4
 8009082:	6029      	str	r1, [r5, #0]
 8009084:	0601      	lsls	r1, r0, #24
 8009086:	d501      	bpl.n	800908c <_printf_i+0xec>
 8009088:	681e      	ldr	r6, [r3, #0]
 800908a:	e002      	b.n	8009092 <_printf_i+0xf2>
 800908c:	0646      	lsls	r6, r0, #25
 800908e:	d5fb      	bpl.n	8009088 <_printf_i+0xe8>
 8009090:	881e      	ldrh	r6, [r3, #0]
 8009092:	4854      	ldr	r0, [pc, #336]	; (80091e4 <_printf_i+0x244>)
 8009094:	2f6f      	cmp	r7, #111	; 0x6f
 8009096:	bf0c      	ite	eq
 8009098:	2308      	moveq	r3, #8
 800909a:	230a      	movne	r3, #10
 800909c:	2100      	movs	r1, #0
 800909e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090a2:	6865      	ldr	r5, [r4, #4]
 80090a4:	60a5      	str	r5, [r4, #8]
 80090a6:	2d00      	cmp	r5, #0
 80090a8:	bfa2      	ittt	ge
 80090aa:	6821      	ldrge	r1, [r4, #0]
 80090ac:	f021 0104 	bicge.w	r1, r1, #4
 80090b0:	6021      	strge	r1, [r4, #0]
 80090b2:	b90e      	cbnz	r6, 80090b8 <_printf_i+0x118>
 80090b4:	2d00      	cmp	r5, #0
 80090b6:	d04d      	beq.n	8009154 <_printf_i+0x1b4>
 80090b8:	4615      	mov	r5, r2
 80090ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80090be:	fb03 6711 	mls	r7, r3, r1, r6
 80090c2:	5dc7      	ldrb	r7, [r0, r7]
 80090c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80090c8:	4637      	mov	r7, r6
 80090ca:	42bb      	cmp	r3, r7
 80090cc:	460e      	mov	r6, r1
 80090ce:	d9f4      	bls.n	80090ba <_printf_i+0x11a>
 80090d0:	2b08      	cmp	r3, #8
 80090d2:	d10b      	bne.n	80090ec <_printf_i+0x14c>
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	07de      	lsls	r6, r3, #31
 80090d8:	d508      	bpl.n	80090ec <_printf_i+0x14c>
 80090da:	6923      	ldr	r3, [r4, #16]
 80090dc:	6861      	ldr	r1, [r4, #4]
 80090de:	4299      	cmp	r1, r3
 80090e0:	bfde      	ittt	le
 80090e2:	2330      	movle	r3, #48	; 0x30
 80090e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80090ec:	1b52      	subs	r2, r2, r5
 80090ee:	6122      	str	r2, [r4, #16]
 80090f0:	f8cd a000 	str.w	sl, [sp]
 80090f4:	464b      	mov	r3, r9
 80090f6:	aa03      	add	r2, sp, #12
 80090f8:	4621      	mov	r1, r4
 80090fa:	4640      	mov	r0, r8
 80090fc:	f7ff fee2 	bl	8008ec4 <_printf_common>
 8009100:	3001      	adds	r0, #1
 8009102:	d14c      	bne.n	800919e <_printf_i+0x1fe>
 8009104:	f04f 30ff 	mov.w	r0, #4294967295
 8009108:	b004      	add	sp, #16
 800910a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800910e:	4835      	ldr	r0, [pc, #212]	; (80091e4 <_printf_i+0x244>)
 8009110:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009114:	6829      	ldr	r1, [r5, #0]
 8009116:	6823      	ldr	r3, [r4, #0]
 8009118:	f851 6b04 	ldr.w	r6, [r1], #4
 800911c:	6029      	str	r1, [r5, #0]
 800911e:	061d      	lsls	r5, r3, #24
 8009120:	d514      	bpl.n	800914c <_printf_i+0x1ac>
 8009122:	07df      	lsls	r7, r3, #31
 8009124:	bf44      	itt	mi
 8009126:	f043 0320 	orrmi.w	r3, r3, #32
 800912a:	6023      	strmi	r3, [r4, #0]
 800912c:	b91e      	cbnz	r6, 8009136 <_printf_i+0x196>
 800912e:	6823      	ldr	r3, [r4, #0]
 8009130:	f023 0320 	bic.w	r3, r3, #32
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	2310      	movs	r3, #16
 8009138:	e7b0      	b.n	800909c <_printf_i+0xfc>
 800913a:	6823      	ldr	r3, [r4, #0]
 800913c:	f043 0320 	orr.w	r3, r3, #32
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	2378      	movs	r3, #120	; 0x78
 8009144:	4828      	ldr	r0, [pc, #160]	; (80091e8 <_printf_i+0x248>)
 8009146:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800914a:	e7e3      	b.n	8009114 <_printf_i+0x174>
 800914c:	0659      	lsls	r1, r3, #25
 800914e:	bf48      	it	mi
 8009150:	b2b6      	uxthmi	r6, r6
 8009152:	e7e6      	b.n	8009122 <_printf_i+0x182>
 8009154:	4615      	mov	r5, r2
 8009156:	e7bb      	b.n	80090d0 <_printf_i+0x130>
 8009158:	682b      	ldr	r3, [r5, #0]
 800915a:	6826      	ldr	r6, [r4, #0]
 800915c:	6961      	ldr	r1, [r4, #20]
 800915e:	1d18      	adds	r0, r3, #4
 8009160:	6028      	str	r0, [r5, #0]
 8009162:	0635      	lsls	r5, r6, #24
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	d501      	bpl.n	800916c <_printf_i+0x1cc>
 8009168:	6019      	str	r1, [r3, #0]
 800916a:	e002      	b.n	8009172 <_printf_i+0x1d2>
 800916c:	0670      	lsls	r0, r6, #25
 800916e:	d5fb      	bpl.n	8009168 <_printf_i+0x1c8>
 8009170:	8019      	strh	r1, [r3, #0]
 8009172:	2300      	movs	r3, #0
 8009174:	6123      	str	r3, [r4, #16]
 8009176:	4615      	mov	r5, r2
 8009178:	e7ba      	b.n	80090f0 <_printf_i+0x150>
 800917a:	682b      	ldr	r3, [r5, #0]
 800917c:	1d1a      	adds	r2, r3, #4
 800917e:	602a      	str	r2, [r5, #0]
 8009180:	681d      	ldr	r5, [r3, #0]
 8009182:	6862      	ldr	r2, [r4, #4]
 8009184:	2100      	movs	r1, #0
 8009186:	4628      	mov	r0, r5
 8009188:	f7f7 f822 	bl	80001d0 <memchr>
 800918c:	b108      	cbz	r0, 8009192 <_printf_i+0x1f2>
 800918e:	1b40      	subs	r0, r0, r5
 8009190:	6060      	str	r0, [r4, #4]
 8009192:	6863      	ldr	r3, [r4, #4]
 8009194:	6123      	str	r3, [r4, #16]
 8009196:	2300      	movs	r3, #0
 8009198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800919c:	e7a8      	b.n	80090f0 <_printf_i+0x150>
 800919e:	6923      	ldr	r3, [r4, #16]
 80091a0:	462a      	mov	r2, r5
 80091a2:	4649      	mov	r1, r9
 80091a4:	4640      	mov	r0, r8
 80091a6:	47d0      	blx	sl
 80091a8:	3001      	adds	r0, #1
 80091aa:	d0ab      	beq.n	8009104 <_printf_i+0x164>
 80091ac:	6823      	ldr	r3, [r4, #0]
 80091ae:	079b      	lsls	r3, r3, #30
 80091b0:	d413      	bmi.n	80091da <_printf_i+0x23a>
 80091b2:	68e0      	ldr	r0, [r4, #12]
 80091b4:	9b03      	ldr	r3, [sp, #12]
 80091b6:	4298      	cmp	r0, r3
 80091b8:	bfb8      	it	lt
 80091ba:	4618      	movlt	r0, r3
 80091bc:	e7a4      	b.n	8009108 <_printf_i+0x168>
 80091be:	2301      	movs	r3, #1
 80091c0:	4632      	mov	r2, r6
 80091c2:	4649      	mov	r1, r9
 80091c4:	4640      	mov	r0, r8
 80091c6:	47d0      	blx	sl
 80091c8:	3001      	adds	r0, #1
 80091ca:	d09b      	beq.n	8009104 <_printf_i+0x164>
 80091cc:	3501      	adds	r5, #1
 80091ce:	68e3      	ldr	r3, [r4, #12]
 80091d0:	9903      	ldr	r1, [sp, #12]
 80091d2:	1a5b      	subs	r3, r3, r1
 80091d4:	42ab      	cmp	r3, r5
 80091d6:	dcf2      	bgt.n	80091be <_printf_i+0x21e>
 80091d8:	e7eb      	b.n	80091b2 <_printf_i+0x212>
 80091da:	2500      	movs	r5, #0
 80091dc:	f104 0619 	add.w	r6, r4, #25
 80091e0:	e7f5      	b.n	80091ce <_printf_i+0x22e>
 80091e2:	bf00      	nop
 80091e4:	0800a659 	.word	0x0800a659
 80091e8:	0800a66a 	.word	0x0800a66a

080091ec <memcpy>:
 80091ec:	440a      	add	r2, r1
 80091ee:	4291      	cmp	r1, r2
 80091f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091f4:	d100      	bne.n	80091f8 <memcpy+0xc>
 80091f6:	4770      	bx	lr
 80091f8:	b510      	push	{r4, lr}
 80091fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009202:	4291      	cmp	r1, r2
 8009204:	d1f9      	bne.n	80091fa <memcpy+0xe>
 8009206:	bd10      	pop	{r4, pc}

08009208 <memmove>:
 8009208:	4288      	cmp	r0, r1
 800920a:	b510      	push	{r4, lr}
 800920c:	eb01 0402 	add.w	r4, r1, r2
 8009210:	d902      	bls.n	8009218 <memmove+0x10>
 8009212:	4284      	cmp	r4, r0
 8009214:	4623      	mov	r3, r4
 8009216:	d807      	bhi.n	8009228 <memmove+0x20>
 8009218:	1e43      	subs	r3, r0, #1
 800921a:	42a1      	cmp	r1, r4
 800921c:	d008      	beq.n	8009230 <memmove+0x28>
 800921e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009222:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009226:	e7f8      	b.n	800921a <memmove+0x12>
 8009228:	4402      	add	r2, r0
 800922a:	4601      	mov	r1, r0
 800922c:	428a      	cmp	r2, r1
 800922e:	d100      	bne.n	8009232 <memmove+0x2a>
 8009230:	bd10      	pop	{r4, pc}
 8009232:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009236:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800923a:	e7f7      	b.n	800922c <memmove+0x24>

0800923c <_free_r>:
 800923c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800923e:	2900      	cmp	r1, #0
 8009240:	d044      	beq.n	80092cc <_free_r+0x90>
 8009242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009246:	9001      	str	r0, [sp, #4]
 8009248:	2b00      	cmp	r3, #0
 800924a:	f1a1 0404 	sub.w	r4, r1, #4
 800924e:	bfb8      	it	lt
 8009250:	18e4      	addlt	r4, r4, r3
 8009252:	f000 f913 	bl	800947c <__malloc_lock>
 8009256:	4a1e      	ldr	r2, [pc, #120]	; (80092d0 <_free_r+0x94>)
 8009258:	9801      	ldr	r0, [sp, #4]
 800925a:	6813      	ldr	r3, [r2, #0]
 800925c:	b933      	cbnz	r3, 800926c <_free_r+0x30>
 800925e:	6063      	str	r3, [r4, #4]
 8009260:	6014      	str	r4, [r2, #0]
 8009262:	b003      	add	sp, #12
 8009264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009268:	f000 b90e 	b.w	8009488 <__malloc_unlock>
 800926c:	42a3      	cmp	r3, r4
 800926e:	d908      	bls.n	8009282 <_free_r+0x46>
 8009270:	6825      	ldr	r5, [r4, #0]
 8009272:	1961      	adds	r1, r4, r5
 8009274:	428b      	cmp	r3, r1
 8009276:	bf01      	itttt	eq
 8009278:	6819      	ldreq	r1, [r3, #0]
 800927a:	685b      	ldreq	r3, [r3, #4]
 800927c:	1949      	addeq	r1, r1, r5
 800927e:	6021      	streq	r1, [r4, #0]
 8009280:	e7ed      	b.n	800925e <_free_r+0x22>
 8009282:	461a      	mov	r2, r3
 8009284:	685b      	ldr	r3, [r3, #4]
 8009286:	b10b      	cbz	r3, 800928c <_free_r+0x50>
 8009288:	42a3      	cmp	r3, r4
 800928a:	d9fa      	bls.n	8009282 <_free_r+0x46>
 800928c:	6811      	ldr	r1, [r2, #0]
 800928e:	1855      	adds	r5, r2, r1
 8009290:	42a5      	cmp	r5, r4
 8009292:	d10b      	bne.n	80092ac <_free_r+0x70>
 8009294:	6824      	ldr	r4, [r4, #0]
 8009296:	4421      	add	r1, r4
 8009298:	1854      	adds	r4, r2, r1
 800929a:	42a3      	cmp	r3, r4
 800929c:	6011      	str	r1, [r2, #0]
 800929e:	d1e0      	bne.n	8009262 <_free_r+0x26>
 80092a0:	681c      	ldr	r4, [r3, #0]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	6053      	str	r3, [r2, #4]
 80092a6:	4421      	add	r1, r4
 80092a8:	6011      	str	r1, [r2, #0]
 80092aa:	e7da      	b.n	8009262 <_free_r+0x26>
 80092ac:	d902      	bls.n	80092b4 <_free_r+0x78>
 80092ae:	230c      	movs	r3, #12
 80092b0:	6003      	str	r3, [r0, #0]
 80092b2:	e7d6      	b.n	8009262 <_free_r+0x26>
 80092b4:	6825      	ldr	r5, [r4, #0]
 80092b6:	1961      	adds	r1, r4, r5
 80092b8:	428b      	cmp	r3, r1
 80092ba:	bf04      	itt	eq
 80092bc:	6819      	ldreq	r1, [r3, #0]
 80092be:	685b      	ldreq	r3, [r3, #4]
 80092c0:	6063      	str	r3, [r4, #4]
 80092c2:	bf04      	itt	eq
 80092c4:	1949      	addeq	r1, r1, r5
 80092c6:	6021      	streq	r1, [r4, #0]
 80092c8:	6054      	str	r4, [r2, #4]
 80092ca:	e7ca      	b.n	8009262 <_free_r+0x26>
 80092cc:	b003      	add	sp, #12
 80092ce:	bd30      	pop	{r4, r5, pc}
 80092d0:	20001050 	.word	0x20001050

080092d4 <sbrk_aligned>:
 80092d4:	b570      	push	{r4, r5, r6, lr}
 80092d6:	4e0e      	ldr	r6, [pc, #56]	; (8009310 <sbrk_aligned+0x3c>)
 80092d8:	460c      	mov	r4, r1
 80092da:	6831      	ldr	r1, [r6, #0]
 80092dc:	4605      	mov	r5, r0
 80092de:	b911      	cbnz	r1, 80092e6 <sbrk_aligned+0x12>
 80092e0:	f000 f8bc 	bl	800945c <_sbrk_r>
 80092e4:	6030      	str	r0, [r6, #0]
 80092e6:	4621      	mov	r1, r4
 80092e8:	4628      	mov	r0, r5
 80092ea:	f000 f8b7 	bl	800945c <_sbrk_r>
 80092ee:	1c43      	adds	r3, r0, #1
 80092f0:	d00a      	beq.n	8009308 <sbrk_aligned+0x34>
 80092f2:	1cc4      	adds	r4, r0, #3
 80092f4:	f024 0403 	bic.w	r4, r4, #3
 80092f8:	42a0      	cmp	r0, r4
 80092fa:	d007      	beq.n	800930c <sbrk_aligned+0x38>
 80092fc:	1a21      	subs	r1, r4, r0
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 f8ac 	bl	800945c <_sbrk_r>
 8009304:	3001      	adds	r0, #1
 8009306:	d101      	bne.n	800930c <sbrk_aligned+0x38>
 8009308:	f04f 34ff 	mov.w	r4, #4294967295
 800930c:	4620      	mov	r0, r4
 800930e:	bd70      	pop	{r4, r5, r6, pc}
 8009310:	20001054 	.word	0x20001054

08009314 <_malloc_r>:
 8009314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009318:	1ccd      	adds	r5, r1, #3
 800931a:	f025 0503 	bic.w	r5, r5, #3
 800931e:	3508      	adds	r5, #8
 8009320:	2d0c      	cmp	r5, #12
 8009322:	bf38      	it	cc
 8009324:	250c      	movcc	r5, #12
 8009326:	2d00      	cmp	r5, #0
 8009328:	4607      	mov	r7, r0
 800932a:	db01      	blt.n	8009330 <_malloc_r+0x1c>
 800932c:	42a9      	cmp	r1, r5
 800932e:	d905      	bls.n	800933c <_malloc_r+0x28>
 8009330:	230c      	movs	r3, #12
 8009332:	603b      	str	r3, [r7, #0]
 8009334:	2600      	movs	r6, #0
 8009336:	4630      	mov	r0, r6
 8009338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800933c:	4e2e      	ldr	r6, [pc, #184]	; (80093f8 <_malloc_r+0xe4>)
 800933e:	f000 f89d 	bl	800947c <__malloc_lock>
 8009342:	6833      	ldr	r3, [r6, #0]
 8009344:	461c      	mov	r4, r3
 8009346:	bb34      	cbnz	r4, 8009396 <_malloc_r+0x82>
 8009348:	4629      	mov	r1, r5
 800934a:	4638      	mov	r0, r7
 800934c:	f7ff ffc2 	bl	80092d4 <sbrk_aligned>
 8009350:	1c43      	adds	r3, r0, #1
 8009352:	4604      	mov	r4, r0
 8009354:	d14d      	bne.n	80093f2 <_malloc_r+0xde>
 8009356:	6834      	ldr	r4, [r6, #0]
 8009358:	4626      	mov	r6, r4
 800935a:	2e00      	cmp	r6, #0
 800935c:	d140      	bne.n	80093e0 <_malloc_r+0xcc>
 800935e:	6823      	ldr	r3, [r4, #0]
 8009360:	4631      	mov	r1, r6
 8009362:	4638      	mov	r0, r7
 8009364:	eb04 0803 	add.w	r8, r4, r3
 8009368:	f000 f878 	bl	800945c <_sbrk_r>
 800936c:	4580      	cmp	r8, r0
 800936e:	d13a      	bne.n	80093e6 <_malloc_r+0xd2>
 8009370:	6821      	ldr	r1, [r4, #0]
 8009372:	3503      	adds	r5, #3
 8009374:	1a6d      	subs	r5, r5, r1
 8009376:	f025 0503 	bic.w	r5, r5, #3
 800937a:	3508      	adds	r5, #8
 800937c:	2d0c      	cmp	r5, #12
 800937e:	bf38      	it	cc
 8009380:	250c      	movcc	r5, #12
 8009382:	4629      	mov	r1, r5
 8009384:	4638      	mov	r0, r7
 8009386:	f7ff ffa5 	bl	80092d4 <sbrk_aligned>
 800938a:	3001      	adds	r0, #1
 800938c:	d02b      	beq.n	80093e6 <_malloc_r+0xd2>
 800938e:	6823      	ldr	r3, [r4, #0]
 8009390:	442b      	add	r3, r5
 8009392:	6023      	str	r3, [r4, #0]
 8009394:	e00e      	b.n	80093b4 <_malloc_r+0xa0>
 8009396:	6822      	ldr	r2, [r4, #0]
 8009398:	1b52      	subs	r2, r2, r5
 800939a:	d41e      	bmi.n	80093da <_malloc_r+0xc6>
 800939c:	2a0b      	cmp	r2, #11
 800939e:	d916      	bls.n	80093ce <_malloc_r+0xba>
 80093a0:	1961      	adds	r1, r4, r5
 80093a2:	42a3      	cmp	r3, r4
 80093a4:	6025      	str	r5, [r4, #0]
 80093a6:	bf18      	it	ne
 80093a8:	6059      	strne	r1, [r3, #4]
 80093aa:	6863      	ldr	r3, [r4, #4]
 80093ac:	bf08      	it	eq
 80093ae:	6031      	streq	r1, [r6, #0]
 80093b0:	5162      	str	r2, [r4, r5]
 80093b2:	604b      	str	r3, [r1, #4]
 80093b4:	4638      	mov	r0, r7
 80093b6:	f104 060b 	add.w	r6, r4, #11
 80093ba:	f000 f865 	bl	8009488 <__malloc_unlock>
 80093be:	f026 0607 	bic.w	r6, r6, #7
 80093c2:	1d23      	adds	r3, r4, #4
 80093c4:	1af2      	subs	r2, r6, r3
 80093c6:	d0b6      	beq.n	8009336 <_malloc_r+0x22>
 80093c8:	1b9b      	subs	r3, r3, r6
 80093ca:	50a3      	str	r3, [r4, r2]
 80093cc:	e7b3      	b.n	8009336 <_malloc_r+0x22>
 80093ce:	6862      	ldr	r2, [r4, #4]
 80093d0:	42a3      	cmp	r3, r4
 80093d2:	bf0c      	ite	eq
 80093d4:	6032      	streq	r2, [r6, #0]
 80093d6:	605a      	strne	r2, [r3, #4]
 80093d8:	e7ec      	b.n	80093b4 <_malloc_r+0xa0>
 80093da:	4623      	mov	r3, r4
 80093dc:	6864      	ldr	r4, [r4, #4]
 80093de:	e7b2      	b.n	8009346 <_malloc_r+0x32>
 80093e0:	4634      	mov	r4, r6
 80093e2:	6876      	ldr	r6, [r6, #4]
 80093e4:	e7b9      	b.n	800935a <_malloc_r+0x46>
 80093e6:	230c      	movs	r3, #12
 80093e8:	603b      	str	r3, [r7, #0]
 80093ea:	4638      	mov	r0, r7
 80093ec:	f000 f84c 	bl	8009488 <__malloc_unlock>
 80093f0:	e7a1      	b.n	8009336 <_malloc_r+0x22>
 80093f2:	6025      	str	r5, [r4, #0]
 80093f4:	e7de      	b.n	80093b4 <_malloc_r+0xa0>
 80093f6:	bf00      	nop
 80093f8:	20001050 	.word	0x20001050

080093fc <_realloc_r>:
 80093fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009400:	4680      	mov	r8, r0
 8009402:	4614      	mov	r4, r2
 8009404:	460e      	mov	r6, r1
 8009406:	b921      	cbnz	r1, 8009412 <_realloc_r+0x16>
 8009408:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800940c:	4611      	mov	r1, r2
 800940e:	f7ff bf81 	b.w	8009314 <_malloc_r>
 8009412:	b92a      	cbnz	r2, 8009420 <_realloc_r+0x24>
 8009414:	f7ff ff12 	bl	800923c <_free_r>
 8009418:	4625      	mov	r5, r4
 800941a:	4628      	mov	r0, r5
 800941c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009420:	f000 f838 	bl	8009494 <_malloc_usable_size_r>
 8009424:	4284      	cmp	r4, r0
 8009426:	4607      	mov	r7, r0
 8009428:	d802      	bhi.n	8009430 <_realloc_r+0x34>
 800942a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800942e:	d812      	bhi.n	8009456 <_realloc_r+0x5a>
 8009430:	4621      	mov	r1, r4
 8009432:	4640      	mov	r0, r8
 8009434:	f7ff ff6e 	bl	8009314 <_malloc_r>
 8009438:	4605      	mov	r5, r0
 800943a:	2800      	cmp	r0, #0
 800943c:	d0ed      	beq.n	800941a <_realloc_r+0x1e>
 800943e:	42bc      	cmp	r4, r7
 8009440:	4622      	mov	r2, r4
 8009442:	4631      	mov	r1, r6
 8009444:	bf28      	it	cs
 8009446:	463a      	movcs	r2, r7
 8009448:	f7ff fed0 	bl	80091ec <memcpy>
 800944c:	4631      	mov	r1, r6
 800944e:	4640      	mov	r0, r8
 8009450:	f7ff fef4 	bl	800923c <_free_r>
 8009454:	e7e1      	b.n	800941a <_realloc_r+0x1e>
 8009456:	4635      	mov	r5, r6
 8009458:	e7df      	b.n	800941a <_realloc_r+0x1e>
	...

0800945c <_sbrk_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4d06      	ldr	r5, [pc, #24]	; (8009478 <_sbrk_r+0x1c>)
 8009460:	2300      	movs	r3, #0
 8009462:	4604      	mov	r4, r0
 8009464:	4608      	mov	r0, r1
 8009466:	602b      	str	r3, [r5, #0]
 8009468:	f7f8 fed6 	bl	8002218 <_sbrk>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d102      	bne.n	8009476 <_sbrk_r+0x1a>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	b103      	cbz	r3, 8009476 <_sbrk_r+0x1a>
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	20001058 	.word	0x20001058

0800947c <__malloc_lock>:
 800947c:	4801      	ldr	r0, [pc, #4]	; (8009484 <__malloc_lock+0x8>)
 800947e:	f000 b811 	b.w	80094a4 <__retarget_lock_acquire_recursive>
 8009482:	bf00      	nop
 8009484:	2000105c 	.word	0x2000105c

08009488 <__malloc_unlock>:
 8009488:	4801      	ldr	r0, [pc, #4]	; (8009490 <__malloc_unlock+0x8>)
 800948a:	f000 b80c 	b.w	80094a6 <__retarget_lock_release_recursive>
 800948e:	bf00      	nop
 8009490:	2000105c 	.word	0x2000105c

08009494 <_malloc_usable_size_r>:
 8009494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009498:	1f18      	subs	r0, r3, #4
 800949a:	2b00      	cmp	r3, #0
 800949c:	bfbc      	itt	lt
 800949e:	580b      	ldrlt	r3, [r1, r0]
 80094a0:	18c0      	addlt	r0, r0, r3
 80094a2:	4770      	bx	lr

080094a4 <__retarget_lock_acquire_recursive>:
 80094a4:	4770      	bx	lr

080094a6 <__retarget_lock_release_recursive>:
 80094a6:	4770      	bx	lr

080094a8 <round>:
 80094a8:	ec51 0b10 	vmov	r0, r1, d0
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80094b2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 80094b6:	2c13      	cmp	r4, #19
 80094b8:	ee10 2a10 	vmov	r2, s0
 80094bc:	460b      	mov	r3, r1
 80094be:	dc19      	bgt.n	80094f4 <round+0x4c>
 80094c0:	2c00      	cmp	r4, #0
 80094c2:	da09      	bge.n	80094d8 <round+0x30>
 80094c4:	3401      	adds	r4, #1
 80094c6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80094ca:	d103      	bne.n	80094d4 <round+0x2c>
 80094cc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80094d0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80094d4:	2200      	movs	r2, #0
 80094d6:	e028      	b.n	800952a <round+0x82>
 80094d8:	4d15      	ldr	r5, [pc, #84]	; (8009530 <round+0x88>)
 80094da:	4125      	asrs	r5, r4
 80094dc:	ea01 0605 	and.w	r6, r1, r5
 80094e0:	4332      	orrs	r2, r6
 80094e2:	d00e      	beq.n	8009502 <round+0x5a>
 80094e4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80094e8:	fa42 f404 	asr.w	r4, r2, r4
 80094ec:	4423      	add	r3, r4
 80094ee:	ea23 0305 	bic.w	r3, r3, r5
 80094f2:	e7ef      	b.n	80094d4 <round+0x2c>
 80094f4:	2c33      	cmp	r4, #51	; 0x33
 80094f6:	dd07      	ble.n	8009508 <round+0x60>
 80094f8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80094fc:	d101      	bne.n	8009502 <round+0x5a>
 80094fe:	f7f6 ffe7 	bl	80004d0 <__adddf3>
 8009502:	ec41 0b10 	vmov	d0, r0, r1
 8009506:	bd70      	pop	{r4, r5, r6, pc}
 8009508:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800950c:	f04f 35ff 	mov.w	r5, #4294967295
 8009510:	40f5      	lsrs	r5, r6
 8009512:	4228      	tst	r0, r5
 8009514:	d0f5      	beq.n	8009502 <round+0x5a>
 8009516:	2101      	movs	r1, #1
 8009518:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800951c:	fa01 f404 	lsl.w	r4, r1, r4
 8009520:	1912      	adds	r2, r2, r4
 8009522:	bf28      	it	cs
 8009524:	185b      	addcs	r3, r3, r1
 8009526:	ea22 0205 	bic.w	r2, r2, r5
 800952a:	4619      	mov	r1, r3
 800952c:	4610      	mov	r0, r2
 800952e:	e7e8      	b.n	8009502 <round+0x5a>
 8009530:	000fffff 	.word	0x000fffff
 8009534:	00000000 	.word	0x00000000

08009538 <sin>:
 8009538:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800953a:	ec53 2b10 	vmov	r2, r3, d0
 800953e:	4828      	ldr	r0, [pc, #160]	; (80095e0 <sin+0xa8>)
 8009540:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009544:	4281      	cmp	r1, r0
 8009546:	dc07      	bgt.n	8009558 <sin+0x20>
 8009548:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80095d8 <sin+0xa0>
 800954c:	2000      	movs	r0, #0
 800954e:	b005      	add	sp, #20
 8009550:	f85d eb04 	ldr.w	lr, [sp], #4
 8009554:	f000 be6c 	b.w	800a230 <__kernel_sin>
 8009558:	4822      	ldr	r0, [pc, #136]	; (80095e4 <sin+0xac>)
 800955a:	4281      	cmp	r1, r0
 800955c:	dd09      	ble.n	8009572 <sin+0x3a>
 800955e:	ee10 0a10 	vmov	r0, s0
 8009562:	4619      	mov	r1, r3
 8009564:	f7f6 ffb2 	bl	80004cc <__aeabi_dsub>
 8009568:	ec41 0b10 	vmov	d0, r0, r1
 800956c:	b005      	add	sp, #20
 800956e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009572:	4668      	mov	r0, sp
 8009574:	f000 f838 	bl	80095e8 <__ieee754_rem_pio2>
 8009578:	f000 0003 	and.w	r0, r0, #3
 800957c:	2801      	cmp	r0, #1
 800957e:	d00c      	beq.n	800959a <sin+0x62>
 8009580:	2802      	cmp	r0, #2
 8009582:	d011      	beq.n	80095a8 <sin+0x70>
 8009584:	b9f0      	cbnz	r0, 80095c4 <sin+0x8c>
 8009586:	ed9d 1b02 	vldr	d1, [sp, #8]
 800958a:	ed9d 0b00 	vldr	d0, [sp]
 800958e:	2001      	movs	r0, #1
 8009590:	f000 fe4e 	bl	800a230 <__kernel_sin>
 8009594:	ec51 0b10 	vmov	r0, r1, d0
 8009598:	e7e6      	b.n	8009568 <sin+0x30>
 800959a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800959e:	ed9d 0b00 	vldr	d0, [sp]
 80095a2:	f000 fa2d 	bl	8009a00 <__kernel_cos>
 80095a6:	e7f5      	b.n	8009594 <sin+0x5c>
 80095a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095ac:	ed9d 0b00 	vldr	d0, [sp]
 80095b0:	2001      	movs	r0, #1
 80095b2:	f000 fe3d 	bl	800a230 <__kernel_sin>
 80095b6:	ec53 2b10 	vmov	r2, r3, d0
 80095ba:	ee10 0a10 	vmov	r0, s0
 80095be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80095c2:	e7d1      	b.n	8009568 <sin+0x30>
 80095c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095c8:	ed9d 0b00 	vldr	d0, [sp]
 80095cc:	f000 fa18 	bl	8009a00 <__kernel_cos>
 80095d0:	e7f1      	b.n	80095b6 <sin+0x7e>
 80095d2:	bf00      	nop
 80095d4:	f3af 8000 	nop.w
	...
 80095e0:	3fe921fb 	.word	0x3fe921fb
 80095e4:	7fefffff 	.word	0x7fefffff

080095e8 <__ieee754_rem_pio2>:
 80095e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ec:	ed2d 8b02 	vpush	{d8}
 80095f0:	ec55 4b10 	vmov	r4, r5, d0
 80095f4:	4bca      	ldr	r3, [pc, #808]	; (8009920 <__ieee754_rem_pio2+0x338>)
 80095f6:	b08b      	sub	sp, #44	; 0x2c
 80095f8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80095fc:	4598      	cmp	r8, r3
 80095fe:	4682      	mov	sl, r0
 8009600:	9502      	str	r5, [sp, #8]
 8009602:	dc08      	bgt.n	8009616 <__ieee754_rem_pio2+0x2e>
 8009604:	2200      	movs	r2, #0
 8009606:	2300      	movs	r3, #0
 8009608:	ed80 0b00 	vstr	d0, [r0]
 800960c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009610:	f04f 0b00 	mov.w	fp, #0
 8009614:	e028      	b.n	8009668 <__ieee754_rem_pio2+0x80>
 8009616:	4bc3      	ldr	r3, [pc, #780]	; (8009924 <__ieee754_rem_pio2+0x33c>)
 8009618:	4598      	cmp	r8, r3
 800961a:	dc78      	bgt.n	800970e <__ieee754_rem_pio2+0x126>
 800961c:	9b02      	ldr	r3, [sp, #8]
 800961e:	4ec2      	ldr	r6, [pc, #776]	; (8009928 <__ieee754_rem_pio2+0x340>)
 8009620:	2b00      	cmp	r3, #0
 8009622:	ee10 0a10 	vmov	r0, s0
 8009626:	a3b0      	add	r3, pc, #704	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x300>)
 8009628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962c:	4629      	mov	r1, r5
 800962e:	dd39      	ble.n	80096a4 <__ieee754_rem_pio2+0xbc>
 8009630:	f7f6 ff4c 	bl	80004cc <__aeabi_dsub>
 8009634:	45b0      	cmp	r8, r6
 8009636:	4604      	mov	r4, r0
 8009638:	460d      	mov	r5, r1
 800963a:	d01b      	beq.n	8009674 <__ieee754_rem_pio2+0x8c>
 800963c:	a3ac      	add	r3, pc, #688	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x308>)
 800963e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009642:	f7f6 ff43 	bl	80004cc <__aeabi_dsub>
 8009646:	4602      	mov	r2, r0
 8009648:	460b      	mov	r3, r1
 800964a:	e9ca 2300 	strd	r2, r3, [sl]
 800964e:	4620      	mov	r0, r4
 8009650:	4629      	mov	r1, r5
 8009652:	f7f6 ff3b 	bl	80004cc <__aeabi_dsub>
 8009656:	a3a6      	add	r3, pc, #664	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x308>)
 8009658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800965c:	f7f6 ff36 	bl	80004cc <__aeabi_dsub>
 8009660:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009664:	f04f 0b01 	mov.w	fp, #1
 8009668:	4658      	mov	r0, fp
 800966a:	b00b      	add	sp, #44	; 0x2c
 800966c:	ecbd 8b02 	vpop	{d8}
 8009670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009674:	a3a0      	add	r3, pc, #640	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x310>)
 8009676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967a:	f7f6 ff27 	bl	80004cc <__aeabi_dsub>
 800967e:	a3a0      	add	r3, pc, #640	; (adr r3, 8009900 <__ieee754_rem_pio2+0x318>)
 8009680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009684:	4604      	mov	r4, r0
 8009686:	460d      	mov	r5, r1
 8009688:	f7f6 ff20 	bl	80004cc <__aeabi_dsub>
 800968c:	4602      	mov	r2, r0
 800968e:	460b      	mov	r3, r1
 8009690:	e9ca 2300 	strd	r2, r3, [sl]
 8009694:	4620      	mov	r0, r4
 8009696:	4629      	mov	r1, r5
 8009698:	f7f6 ff18 	bl	80004cc <__aeabi_dsub>
 800969c:	a398      	add	r3, pc, #608	; (adr r3, 8009900 <__ieee754_rem_pio2+0x318>)
 800969e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096a2:	e7db      	b.n	800965c <__ieee754_rem_pio2+0x74>
 80096a4:	f7f6 ff14 	bl	80004d0 <__adddf3>
 80096a8:	45b0      	cmp	r8, r6
 80096aa:	4604      	mov	r4, r0
 80096ac:	460d      	mov	r5, r1
 80096ae:	d016      	beq.n	80096de <__ieee754_rem_pio2+0xf6>
 80096b0:	a38f      	add	r3, pc, #572	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x308>)
 80096b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b6:	f7f6 ff0b 	bl	80004d0 <__adddf3>
 80096ba:	4602      	mov	r2, r0
 80096bc:	460b      	mov	r3, r1
 80096be:	e9ca 2300 	strd	r2, r3, [sl]
 80096c2:	4620      	mov	r0, r4
 80096c4:	4629      	mov	r1, r5
 80096c6:	f7f6 ff01 	bl	80004cc <__aeabi_dsub>
 80096ca:	a389      	add	r3, pc, #548	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x308>)
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	f7f6 fefe 	bl	80004d0 <__adddf3>
 80096d4:	f04f 3bff 	mov.w	fp, #4294967295
 80096d8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80096dc:	e7c4      	b.n	8009668 <__ieee754_rem_pio2+0x80>
 80096de:	a386      	add	r3, pc, #536	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x310>)
 80096e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e4:	f7f6 fef4 	bl	80004d0 <__adddf3>
 80096e8:	a385      	add	r3, pc, #532	; (adr r3, 8009900 <__ieee754_rem_pio2+0x318>)
 80096ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ee:	4604      	mov	r4, r0
 80096f0:	460d      	mov	r5, r1
 80096f2:	f7f6 feed 	bl	80004d0 <__adddf3>
 80096f6:	4602      	mov	r2, r0
 80096f8:	460b      	mov	r3, r1
 80096fa:	e9ca 2300 	strd	r2, r3, [sl]
 80096fe:	4620      	mov	r0, r4
 8009700:	4629      	mov	r1, r5
 8009702:	f7f6 fee3 	bl	80004cc <__aeabi_dsub>
 8009706:	a37e      	add	r3, pc, #504	; (adr r3, 8009900 <__ieee754_rem_pio2+0x318>)
 8009708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970c:	e7e0      	b.n	80096d0 <__ieee754_rem_pio2+0xe8>
 800970e:	4b87      	ldr	r3, [pc, #540]	; (800992c <__ieee754_rem_pio2+0x344>)
 8009710:	4598      	cmp	r8, r3
 8009712:	f300 80d9 	bgt.w	80098c8 <__ieee754_rem_pio2+0x2e0>
 8009716:	f000 fe49 	bl	800a3ac <fabs>
 800971a:	ec55 4b10 	vmov	r4, r5, d0
 800971e:	ee10 0a10 	vmov	r0, s0
 8009722:	a379      	add	r3, pc, #484	; (adr r3, 8009908 <__ieee754_rem_pio2+0x320>)
 8009724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009728:	4629      	mov	r1, r5
 800972a:	f7f6 fda1 	bl	8000270 <__aeabi_dmul>
 800972e:	4b80      	ldr	r3, [pc, #512]	; (8009930 <__ieee754_rem_pio2+0x348>)
 8009730:	2200      	movs	r2, #0
 8009732:	f7f6 fecd 	bl	80004d0 <__adddf3>
 8009736:	f7f7 f909 	bl	800094c <__aeabi_d2iz>
 800973a:	4683      	mov	fp, r0
 800973c:	f7f7 f814 	bl	8000768 <__aeabi_i2d>
 8009740:	4602      	mov	r2, r0
 8009742:	460b      	mov	r3, r1
 8009744:	ec43 2b18 	vmov	d8, r2, r3
 8009748:	a367      	add	r3, pc, #412	; (adr r3, 80098e8 <__ieee754_rem_pio2+0x300>)
 800974a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974e:	f7f6 fd8f 	bl	8000270 <__aeabi_dmul>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	4620      	mov	r0, r4
 8009758:	4629      	mov	r1, r5
 800975a:	f7f6 feb7 	bl	80004cc <__aeabi_dsub>
 800975e:	a364      	add	r3, pc, #400	; (adr r3, 80098f0 <__ieee754_rem_pio2+0x308>)
 8009760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009764:	4606      	mov	r6, r0
 8009766:	460f      	mov	r7, r1
 8009768:	ec51 0b18 	vmov	r0, r1, d8
 800976c:	f7f6 fd80 	bl	8000270 <__aeabi_dmul>
 8009770:	f1bb 0f1f 	cmp.w	fp, #31
 8009774:	4604      	mov	r4, r0
 8009776:	460d      	mov	r5, r1
 8009778:	dc0d      	bgt.n	8009796 <__ieee754_rem_pio2+0x1ae>
 800977a:	4b6e      	ldr	r3, [pc, #440]	; (8009934 <__ieee754_rem_pio2+0x34c>)
 800977c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8009780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009784:	4543      	cmp	r3, r8
 8009786:	d006      	beq.n	8009796 <__ieee754_rem_pio2+0x1ae>
 8009788:	4622      	mov	r2, r4
 800978a:	462b      	mov	r3, r5
 800978c:	4630      	mov	r0, r6
 800978e:	4639      	mov	r1, r7
 8009790:	f7f6 fe9c 	bl	80004cc <__aeabi_dsub>
 8009794:	e00f      	b.n	80097b6 <__ieee754_rem_pio2+0x1ce>
 8009796:	462b      	mov	r3, r5
 8009798:	4622      	mov	r2, r4
 800979a:	4630      	mov	r0, r6
 800979c:	4639      	mov	r1, r7
 800979e:	f7f6 fe95 	bl	80004cc <__aeabi_dsub>
 80097a2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80097a6:	9303      	str	r3, [sp, #12]
 80097a8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80097ac:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80097b0:	f1b8 0f10 	cmp.w	r8, #16
 80097b4:	dc02      	bgt.n	80097bc <__ieee754_rem_pio2+0x1d4>
 80097b6:	e9ca 0100 	strd	r0, r1, [sl]
 80097ba:	e039      	b.n	8009830 <__ieee754_rem_pio2+0x248>
 80097bc:	a34e      	add	r3, pc, #312	; (adr r3, 80098f8 <__ieee754_rem_pio2+0x310>)
 80097be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c2:	ec51 0b18 	vmov	r0, r1, d8
 80097c6:	f7f6 fd53 	bl	8000270 <__aeabi_dmul>
 80097ca:	4604      	mov	r4, r0
 80097cc:	460d      	mov	r5, r1
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	4630      	mov	r0, r6
 80097d4:	4639      	mov	r1, r7
 80097d6:	f7f6 fe79 	bl	80004cc <__aeabi_dsub>
 80097da:	4602      	mov	r2, r0
 80097dc:	460b      	mov	r3, r1
 80097de:	4680      	mov	r8, r0
 80097e0:	4689      	mov	r9, r1
 80097e2:	4630      	mov	r0, r6
 80097e4:	4639      	mov	r1, r7
 80097e6:	f7f6 fe71 	bl	80004cc <__aeabi_dsub>
 80097ea:	4622      	mov	r2, r4
 80097ec:	462b      	mov	r3, r5
 80097ee:	f7f6 fe6d 	bl	80004cc <__aeabi_dsub>
 80097f2:	a343      	add	r3, pc, #268	; (adr r3, 8009900 <__ieee754_rem_pio2+0x318>)
 80097f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097f8:	4604      	mov	r4, r0
 80097fa:	460d      	mov	r5, r1
 80097fc:	ec51 0b18 	vmov	r0, r1, d8
 8009800:	f7f6 fd36 	bl	8000270 <__aeabi_dmul>
 8009804:	4622      	mov	r2, r4
 8009806:	462b      	mov	r3, r5
 8009808:	f7f6 fe60 	bl	80004cc <__aeabi_dsub>
 800980c:	4602      	mov	r2, r0
 800980e:	460b      	mov	r3, r1
 8009810:	4604      	mov	r4, r0
 8009812:	460d      	mov	r5, r1
 8009814:	4640      	mov	r0, r8
 8009816:	4649      	mov	r1, r9
 8009818:	f7f6 fe58 	bl	80004cc <__aeabi_dsub>
 800981c:	9a03      	ldr	r2, [sp, #12]
 800981e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009822:	1ad3      	subs	r3, r2, r3
 8009824:	2b31      	cmp	r3, #49	; 0x31
 8009826:	dc24      	bgt.n	8009872 <__ieee754_rem_pio2+0x28a>
 8009828:	e9ca 0100 	strd	r0, r1, [sl]
 800982c:	4646      	mov	r6, r8
 800982e:	464f      	mov	r7, r9
 8009830:	e9da 8900 	ldrd	r8, r9, [sl]
 8009834:	4630      	mov	r0, r6
 8009836:	4642      	mov	r2, r8
 8009838:	464b      	mov	r3, r9
 800983a:	4639      	mov	r1, r7
 800983c:	f7f6 fe46 	bl	80004cc <__aeabi_dsub>
 8009840:	462b      	mov	r3, r5
 8009842:	4622      	mov	r2, r4
 8009844:	f7f6 fe42 	bl	80004cc <__aeabi_dsub>
 8009848:	9b02      	ldr	r3, [sp, #8]
 800984a:	2b00      	cmp	r3, #0
 800984c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009850:	f6bf af0a 	bge.w	8009668 <__ieee754_rem_pio2+0x80>
 8009854:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009858:	f8ca 3004 	str.w	r3, [sl, #4]
 800985c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009860:	f8ca 8000 	str.w	r8, [sl]
 8009864:	f8ca 0008 	str.w	r0, [sl, #8]
 8009868:	f8ca 300c 	str.w	r3, [sl, #12]
 800986c:	f1cb 0b00 	rsb	fp, fp, #0
 8009870:	e6fa      	b.n	8009668 <__ieee754_rem_pio2+0x80>
 8009872:	a327      	add	r3, pc, #156	; (adr r3, 8009910 <__ieee754_rem_pio2+0x328>)
 8009874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009878:	ec51 0b18 	vmov	r0, r1, d8
 800987c:	f7f6 fcf8 	bl	8000270 <__aeabi_dmul>
 8009880:	4604      	mov	r4, r0
 8009882:	460d      	mov	r5, r1
 8009884:	4602      	mov	r2, r0
 8009886:	460b      	mov	r3, r1
 8009888:	4640      	mov	r0, r8
 800988a:	4649      	mov	r1, r9
 800988c:	f7f6 fe1e 	bl	80004cc <__aeabi_dsub>
 8009890:	4602      	mov	r2, r0
 8009892:	460b      	mov	r3, r1
 8009894:	4606      	mov	r6, r0
 8009896:	460f      	mov	r7, r1
 8009898:	4640      	mov	r0, r8
 800989a:	4649      	mov	r1, r9
 800989c:	f7f6 fe16 	bl	80004cc <__aeabi_dsub>
 80098a0:	4622      	mov	r2, r4
 80098a2:	462b      	mov	r3, r5
 80098a4:	f7f6 fe12 	bl	80004cc <__aeabi_dsub>
 80098a8:	a31b      	add	r3, pc, #108	; (adr r3, 8009918 <__ieee754_rem_pio2+0x330>)
 80098aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ae:	4604      	mov	r4, r0
 80098b0:	460d      	mov	r5, r1
 80098b2:	ec51 0b18 	vmov	r0, r1, d8
 80098b6:	f7f6 fcdb 	bl	8000270 <__aeabi_dmul>
 80098ba:	4622      	mov	r2, r4
 80098bc:	462b      	mov	r3, r5
 80098be:	f7f6 fe05 	bl	80004cc <__aeabi_dsub>
 80098c2:	4604      	mov	r4, r0
 80098c4:	460d      	mov	r5, r1
 80098c6:	e75f      	b.n	8009788 <__ieee754_rem_pio2+0x1a0>
 80098c8:	4b1b      	ldr	r3, [pc, #108]	; (8009938 <__ieee754_rem_pio2+0x350>)
 80098ca:	4598      	cmp	r8, r3
 80098cc:	dd36      	ble.n	800993c <__ieee754_rem_pio2+0x354>
 80098ce:	ee10 2a10 	vmov	r2, s0
 80098d2:	462b      	mov	r3, r5
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f6 fdf8 	bl	80004cc <__aeabi_dsub>
 80098dc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80098e0:	e9ca 0100 	strd	r0, r1, [sl]
 80098e4:	e694      	b.n	8009610 <__ieee754_rem_pio2+0x28>
 80098e6:	bf00      	nop
 80098e8:	54400000 	.word	0x54400000
 80098ec:	3ff921fb 	.word	0x3ff921fb
 80098f0:	1a626331 	.word	0x1a626331
 80098f4:	3dd0b461 	.word	0x3dd0b461
 80098f8:	1a600000 	.word	0x1a600000
 80098fc:	3dd0b461 	.word	0x3dd0b461
 8009900:	2e037073 	.word	0x2e037073
 8009904:	3ba3198a 	.word	0x3ba3198a
 8009908:	6dc9c883 	.word	0x6dc9c883
 800990c:	3fe45f30 	.word	0x3fe45f30
 8009910:	2e000000 	.word	0x2e000000
 8009914:	3ba3198a 	.word	0x3ba3198a
 8009918:	252049c1 	.word	0x252049c1
 800991c:	397b839a 	.word	0x397b839a
 8009920:	3fe921fb 	.word	0x3fe921fb
 8009924:	4002d97b 	.word	0x4002d97b
 8009928:	3ff921fb 	.word	0x3ff921fb
 800992c:	413921fb 	.word	0x413921fb
 8009930:	3fe00000 	.word	0x3fe00000
 8009934:	0800a67c 	.word	0x0800a67c
 8009938:	7fefffff 	.word	0x7fefffff
 800993c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8009940:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8009944:	ee10 0a10 	vmov	r0, s0
 8009948:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800994c:	ee10 6a10 	vmov	r6, s0
 8009950:	460f      	mov	r7, r1
 8009952:	f7f6 fffb 	bl	800094c <__aeabi_d2iz>
 8009956:	f7f6 ff07 	bl	8000768 <__aeabi_i2d>
 800995a:	4602      	mov	r2, r0
 800995c:	460b      	mov	r3, r1
 800995e:	4630      	mov	r0, r6
 8009960:	4639      	mov	r1, r7
 8009962:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009966:	f7f6 fdb1 	bl	80004cc <__aeabi_dsub>
 800996a:	4b23      	ldr	r3, [pc, #140]	; (80099f8 <__ieee754_rem_pio2+0x410>)
 800996c:	2200      	movs	r2, #0
 800996e:	f7f6 fc7f 	bl	8000270 <__aeabi_dmul>
 8009972:	460f      	mov	r7, r1
 8009974:	4606      	mov	r6, r0
 8009976:	f7f6 ffe9 	bl	800094c <__aeabi_d2iz>
 800997a:	f7f6 fef5 	bl	8000768 <__aeabi_i2d>
 800997e:	4602      	mov	r2, r0
 8009980:	460b      	mov	r3, r1
 8009982:	4630      	mov	r0, r6
 8009984:	4639      	mov	r1, r7
 8009986:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800998a:	f7f6 fd9f 	bl	80004cc <__aeabi_dsub>
 800998e:	4b1a      	ldr	r3, [pc, #104]	; (80099f8 <__ieee754_rem_pio2+0x410>)
 8009990:	2200      	movs	r2, #0
 8009992:	f7f6 fc6d 	bl	8000270 <__aeabi_dmul>
 8009996:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800999a:	ad04      	add	r5, sp, #16
 800999c:	f04f 0803 	mov.w	r8, #3
 80099a0:	46a9      	mov	r9, r5
 80099a2:	2600      	movs	r6, #0
 80099a4:	2700      	movs	r7, #0
 80099a6:	4632      	mov	r2, r6
 80099a8:	463b      	mov	r3, r7
 80099aa:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80099ae:	46c3      	mov	fp, r8
 80099b0:	3d08      	subs	r5, #8
 80099b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80099b6:	f7f6 ff97 	bl	80008e8 <__aeabi_dcmpeq>
 80099ba:	2800      	cmp	r0, #0
 80099bc:	d1f3      	bne.n	80099a6 <__ieee754_rem_pio2+0x3be>
 80099be:	4b0f      	ldr	r3, [pc, #60]	; (80099fc <__ieee754_rem_pio2+0x414>)
 80099c0:	9301      	str	r3, [sp, #4]
 80099c2:	2302      	movs	r3, #2
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	4622      	mov	r2, r4
 80099c8:	465b      	mov	r3, fp
 80099ca:	4651      	mov	r1, sl
 80099cc:	4648      	mov	r0, r9
 80099ce:	f000 f8df 	bl	8009b90 <__kernel_rem_pio2>
 80099d2:	9b02      	ldr	r3, [sp, #8]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	4683      	mov	fp, r0
 80099d8:	f6bf ae46 	bge.w	8009668 <__ieee754_rem_pio2+0x80>
 80099dc:	e9da 2100 	ldrd	r2, r1, [sl]
 80099e0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099e4:	e9ca 2300 	strd	r2, r3, [sl]
 80099e8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80099ec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099f0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80099f4:	e73a      	b.n	800986c <__ieee754_rem_pio2+0x284>
 80099f6:	bf00      	nop
 80099f8:	41700000 	.word	0x41700000
 80099fc:	0800a6fc 	.word	0x0800a6fc

08009a00 <__kernel_cos>:
 8009a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a04:	ec57 6b10 	vmov	r6, r7, d0
 8009a08:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009a0c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8009a10:	ed8d 1b00 	vstr	d1, [sp]
 8009a14:	da07      	bge.n	8009a26 <__kernel_cos+0x26>
 8009a16:	ee10 0a10 	vmov	r0, s0
 8009a1a:	4639      	mov	r1, r7
 8009a1c:	f7f6 ff96 	bl	800094c <__aeabi_d2iz>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	f000 8088 	beq.w	8009b36 <__kernel_cos+0x136>
 8009a26:	4632      	mov	r2, r6
 8009a28:	463b      	mov	r3, r7
 8009a2a:	4630      	mov	r0, r6
 8009a2c:	4639      	mov	r1, r7
 8009a2e:	f7f6 fc1f 	bl	8000270 <__aeabi_dmul>
 8009a32:	4b51      	ldr	r3, [pc, #324]	; (8009b78 <__kernel_cos+0x178>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	4604      	mov	r4, r0
 8009a38:	460d      	mov	r5, r1
 8009a3a:	f7f6 fc19 	bl	8000270 <__aeabi_dmul>
 8009a3e:	a340      	add	r3, pc, #256	; (adr r3, 8009b40 <__kernel_cos+0x140>)
 8009a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a44:	4682      	mov	sl, r0
 8009a46:	468b      	mov	fp, r1
 8009a48:	4620      	mov	r0, r4
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	f7f6 fc10 	bl	8000270 <__aeabi_dmul>
 8009a50:	a33d      	add	r3, pc, #244	; (adr r3, 8009b48 <__kernel_cos+0x148>)
 8009a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a56:	f7f6 fd3b 	bl	80004d0 <__adddf3>
 8009a5a:	4622      	mov	r2, r4
 8009a5c:	462b      	mov	r3, r5
 8009a5e:	f7f6 fc07 	bl	8000270 <__aeabi_dmul>
 8009a62:	a33b      	add	r3, pc, #236	; (adr r3, 8009b50 <__kernel_cos+0x150>)
 8009a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a68:	f7f6 fd30 	bl	80004cc <__aeabi_dsub>
 8009a6c:	4622      	mov	r2, r4
 8009a6e:	462b      	mov	r3, r5
 8009a70:	f7f6 fbfe 	bl	8000270 <__aeabi_dmul>
 8009a74:	a338      	add	r3, pc, #224	; (adr r3, 8009b58 <__kernel_cos+0x158>)
 8009a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7a:	f7f6 fd29 	bl	80004d0 <__adddf3>
 8009a7e:	4622      	mov	r2, r4
 8009a80:	462b      	mov	r3, r5
 8009a82:	f7f6 fbf5 	bl	8000270 <__aeabi_dmul>
 8009a86:	a336      	add	r3, pc, #216	; (adr r3, 8009b60 <__kernel_cos+0x160>)
 8009a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8c:	f7f6 fd1e 	bl	80004cc <__aeabi_dsub>
 8009a90:	4622      	mov	r2, r4
 8009a92:	462b      	mov	r3, r5
 8009a94:	f7f6 fbec 	bl	8000270 <__aeabi_dmul>
 8009a98:	a333      	add	r3, pc, #204	; (adr r3, 8009b68 <__kernel_cos+0x168>)
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	f7f6 fd17 	bl	80004d0 <__adddf3>
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	462b      	mov	r3, r5
 8009aa6:	f7f6 fbe3 	bl	8000270 <__aeabi_dmul>
 8009aaa:	4622      	mov	r2, r4
 8009aac:	462b      	mov	r3, r5
 8009aae:	f7f6 fbdf 	bl	8000270 <__aeabi_dmul>
 8009ab2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	460d      	mov	r5, r1
 8009aba:	4630      	mov	r0, r6
 8009abc:	4639      	mov	r1, r7
 8009abe:	f7f6 fbd7 	bl	8000270 <__aeabi_dmul>
 8009ac2:	460b      	mov	r3, r1
 8009ac4:	4602      	mov	r2, r0
 8009ac6:	4629      	mov	r1, r5
 8009ac8:	4620      	mov	r0, r4
 8009aca:	f7f6 fcff 	bl	80004cc <__aeabi_dsub>
 8009ace:	4b2b      	ldr	r3, [pc, #172]	; (8009b7c <__kernel_cos+0x17c>)
 8009ad0:	4598      	cmp	r8, r3
 8009ad2:	4606      	mov	r6, r0
 8009ad4:	460f      	mov	r7, r1
 8009ad6:	dc10      	bgt.n	8009afa <__kernel_cos+0xfa>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	460b      	mov	r3, r1
 8009adc:	4650      	mov	r0, sl
 8009ade:	4659      	mov	r1, fp
 8009ae0:	f7f6 fcf4 	bl	80004cc <__aeabi_dsub>
 8009ae4:	460b      	mov	r3, r1
 8009ae6:	4926      	ldr	r1, [pc, #152]	; (8009b80 <__kernel_cos+0x180>)
 8009ae8:	4602      	mov	r2, r0
 8009aea:	2000      	movs	r0, #0
 8009aec:	f7f6 fcee 	bl	80004cc <__aeabi_dsub>
 8009af0:	ec41 0b10 	vmov	d0, r0, r1
 8009af4:	b003      	add	sp, #12
 8009af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009afa:	4b22      	ldr	r3, [pc, #136]	; (8009b84 <__kernel_cos+0x184>)
 8009afc:	4920      	ldr	r1, [pc, #128]	; (8009b80 <__kernel_cos+0x180>)
 8009afe:	4598      	cmp	r8, r3
 8009b00:	bfcc      	ite	gt
 8009b02:	4d21      	ldrgt	r5, [pc, #132]	; (8009b88 <__kernel_cos+0x188>)
 8009b04:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8009b08:	2400      	movs	r4, #0
 8009b0a:	4622      	mov	r2, r4
 8009b0c:	462b      	mov	r3, r5
 8009b0e:	2000      	movs	r0, #0
 8009b10:	f7f6 fcdc 	bl	80004cc <__aeabi_dsub>
 8009b14:	4622      	mov	r2, r4
 8009b16:	4680      	mov	r8, r0
 8009b18:	4689      	mov	r9, r1
 8009b1a:	462b      	mov	r3, r5
 8009b1c:	4650      	mov	r0, sl
 8009b1e:	4659      	mov	r1, fp
 8009b20:	f7f6 fcd4 	bl	80004cc <__aeabi_dsub>
 8009b24:	4632      	mov	r2, r6
 8009b26:	463b      	mov	r3, r7
 8009b28:	f7f6 fcd0 	bl	80004cc <__aeabi_dsub>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4640      	mov	r0, r8
 8009b32:	4649      	mov	r1, r9
 8009b34:	e7da      	b.n	8009aec <__kernel_cos+0xec>
 8009b36:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8009b70 <__kernel_cos+0x170>
 8009b3a:	e7db      	b.n	8009af4 <__kernel_cos+0xf4>
 8009b3c:	f3af 8000 	nop.w
 8009b40:	be8838d4 	.word	0xbe8838d4
 8009b44:	bda8fae9 	.word	0xbda8fae9
 8009b48:	bdb4b1c4 	.word	0xbdb4b1c4
 8009b4c:	3e21ee9e 	.word	0x3e21ee9e
 8009b50:	809c52ad 	.word	0x809c52ad
 8009b54:	3e927e4f 	.word	0x3e927e4f
 8009b58:	19cb1590 	.word	0x19cb1590
 8009b5c:	3efa01a0 	.word	0x3efa01a0
 8009b60:	16c15177 	.word	0x16c15177
 8009b64:	3f56c16c 	.word	0x3f56c16c
 8009b68:	5555554c 	.word	0x5555554c
 8009b6c:	3fa55555 	.word	0x3fa55555
 8009b70:	00000000 	.word	0x00000000
 8009b74:	3ff00000 	.word	0x3ff00000
 8009b78:	3fe00000 	.word	0x3fe00000
 8009b7c:	3fd33332 	.word	0x3fd33332
 8009b80:	3ff00000 	.word	0x3ff00000
 8009b84:	3fe90000 	.word	0x3fe90000
 8009b88:	3fd20000 	.word	0x3fd20000
 8009b8c:	00000000 	.word	0x00000000

08009b90 <__kernel_rem_pio2>:
 8009b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b94:	ed2d 8b02 	vpush	{d8}
 8009b98:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009b9c:	f112 0f14 	cmn.w	r2, #20
 8009ba0:	9308      	str	r3, [sp, #32]
 8009ba2:	9101      	str	r1, [sp, #4]
 8009ba4:	4bc4      	ldr	r3, [pc, #784]	; (8009eb8 <__kernel_rem_pio2+0x328>)
 8009ba6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009ba8:	900b      	str	r0, [sp, #44]	; 0x2c
 8009baa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009bae:	9302      	str	r3, [sp, #8]
 8009bb0:	9b08      	ldr	r3, [sp, #32]
 8009bb2:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bb6:	bfa8      	it	ge
 8009bb8:	1ed4      	subge	r4, r2, #3
 8009bba:	9306      	str	r3, [sp, #24]
 8009bbc:	bfb2      	itee	lt
 8009bbe:	2400      	movlt	r4, #0
 8009bc0:	2318      	movge	r3, #24
 8009bc2:	fb94 f4f3 	sdivge	r4, r4, r3
 8009bc6:	f06f 0317 	mvn.w	r3, #23
 8009bca:	fb04 3303 	mla	r3, r4, r3, r3
 8009bce:	eb03 0a02 	add.w	sl, r3, r2
 8009bd2:	9b02      	ldr	r3, [sp, #8]
 8009bd4:	9a06      	ldr	r2, [sp, #24]
 8009bd6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8009ea8 <__kernel_rem_pio2+0x318>
 8009bda:	eb03 0802 	add.w	r8, r3, r2
 8009bde:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009be0:	1aa7      	subs	r7, r4, r2
 8009be2:	ae22      	add	r6, sp, #136	; 0x88
 8009be4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8009be8:	2500      	movs	r5, #0
 8009bea:	4545      	cmp	r5, r8
 8009bec:	dd13      	ble.n	8009c16 <__kernel_rem_pio2+0x86>
 8009bee:	9b08      	ldr	r3, [sp, #32]
 8009bf0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8009ea8 <__kernel_rem_pio2+0x318>
 8009bf4:	aa22      	add	r2, sp, #136	; 0x88
 8009bf6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8009bfa:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8009bfe:	f04f 0800 	mov.w	r8, #0
 8009c02:	9b02      	ldr	r3, [sp, #8]
 8009c04:	4598      	cmp	r8, r3
 8009c06:	dc2f      	bgt.n	8009c68 <__kernel_rem_pio2+0xd8>
 8009c08:	ed8d 8b04 	vstr	d8, [sp, #16]
 8009c0c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8009c10:	462f      	mov	r7, r5
 8009c12:	2600      	movs	r6, #0
 8009c14:	e01b      	b.n	8009c4e <__kernel_rem_pio2+0xbe>
 8009c16:	42ef      	cmn	r7, r5
 8009c18:	d407      	bmi.n	8009c2a <__kernel_rem_pio2+0x9a>
 8009c1a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8009c1e:	f7f6 fda3 	bl	8000768 <__aeabi_i2d>
 8009c22:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009c26:	3501      	adds	r5, #1
 8009c28:	e7df      	b.n	8009bea <__kernel_rem_pio2+0x5a>
 8009c2a:	ec51 0b18 	vmov	r0, r1, d8
 8009c2e:	e7f8      	b.n	8009c22 <__kernel_rem_pio2+0x92>
 8009c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009c34:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8009c38:	f7f6 fb1a 	bl	8000270 <__aeabi_dmul>
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	460b      	mov	r3, r1
 8009c40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c44:	f7f6 fc44 	bl	80004d0 <__adddf3>
 8009c48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c4c:	3601      	adds	r6, #1
 8009c4e:	9b06      	ldr	r3, [sp, #24]
 8009c50:	429e      	cmp	r6, r3
 8009c52:	f1a7 0708 	sub.w	r7, r7, #8
 8009c56:	ddeb      	ble.n	8009c30 <__kernel_rem_pio2+0xa0>
 8009c58:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009c5c:	f108 0801 	add.w	r8, r8, #1
 8009c60:	ecab 7b02 	vstmia	fp!, {d7}
 8009c64:	3508      	adds	r5, #8
 8009c66:	e7cc      	b.n	8009c02 <__kernel_rem_pio2+0x72>
 8009c68:	9b02      	ldr	r3, [sp, #8]
 8009c6a:	aa0e      	add	r2, sp, #56	; 0x38
 8009c6c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c70:	930d      	str	r3, [sp, #52]	; 0x34
 8009c72:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8009c74:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009c78:	9c02      	ldr	r4, [sp, #8]
 8009c7a:	930c      	str	r3, [sp, #48]	; 0x30
 8009c7c:	00e3      	lsls	r3, r4, #3
 8009c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8009c80:	ab9a      	add	r3, sp, #616	; 0x268
 8009c82:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c86:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8009c8a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8009c8e:	ab72      	add	r3, sp, #456	; 0x1c8
 8009c90:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8009c94:	46c3      	mov	fp, r8
 8009c96:	46a1      	mov	r9, r4
 8009c98:	f1b9 0f00 	cmp.w	r9, #0
 8009c9c:	f1a5 0508 	sub.w	r5, r5, #8
 8009ca0:	dc77      	bgt.n	8009d92 <__kernel_rem_pio2+0x202>
 8009ca2:	ec47 6b10 	vmov	d0, r6, r7
 8009ca6:	4650      	mov	r0, sl
 8009ca8:	f000 fc0a 	bl	800a4c0 <scalbn>
 8009cac:	ec57 6b10 	vmov	r6, r7, d0
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009cb6:	ee10 0a10 	vmov	r0, s0
 8009cba:	4639      	mov	r1, r7
 8009cbc:	f7f6 fad8 	bl	8000270 <__aeabi_dmul>
 8009cc0:	ec41 0b10 	vmov	d0, r0, r1
 8009cc4:	f000 fb7c 	bl	800a3c0 <floor>
 8009cc8:	4b7c      	ldr	r3, [pc, #496]	; (8009ebc <__kernel_rem_pio2+0x32c>)
 8009cca:	ec51 0b10 	vmov	r0, r1, d0
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f7f6 face 	bl	8000270 <__aeabi_dmul>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	460b      	mov	r3, r1
 8009cd8:	4630      	mov	r0, r6
 8009cda:	4639      	mov	r1, r7
 8009cdc:	f7f6 fbf6 	bl	80004cc <__aeabi_dsub>
 8009ce0:	460f      	mov	r7, r1
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	f7f6 fe32 	bl	800094c <__aeabi_d2iz>
 8009ce8:	9004      	str	r0, [sp, #16]
 8009cea:	f7f6 fd3d 	bl	8000768 <__aeabi_i2d>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	4639      	mov	r1, r7
 8009cf6:	f7f6 fbe9 	bl	80004cc <__aeabi_dsub>
 8009cfa:	f1ba 0f00 	cmp.w	sl, #0
 8009cfe:	4606      	mov	r6, r0
 8009d00:	460f      	mov	r7, r1
 8009d02:	dd6d      	ble.n	8009de0 <__kernel_rem_pio2+0x250>
 8009d04:	1e62      	subs	r2, r4, #1
 8009d06:	ab0e      	add	r3, sp, #56	; 0x38
 8009d08:	9d04      	ldr	r5, [sp, #16]
 8009d0a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009d0e:	f1ca 0118 	rsb	r1, sl, #24
 8009d12:	fa40 f301 	asr.w	r3, r0, r1
 8009d16:	441d      	add	r5, r3
 8009d18:	408b      	lsls	r3, r1
 8009d1a:	1ac0      	subs	r0, r0, r3
 8009d1c:	ab0e      	add	r3, sp, #56	; 0x38
 8009d1e:	9504      	str	r5, [sp, #16]
 8009d20:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8009d24:	f1ca 0317 	rsb	r3, sl, #23
 8009d28:	fa40 fb03 	asr.w	fp, r0, r3
 8009d2c:	f1bb 0f00 	cmp.w	fp, #0
 8009d30:	dd65      	ble.n	8009dfe <__kernel_rem_pio2+0x26e>
 8009d32:	9b04      	ldr	r3, [sp, #16]
 8009d34:	2200      	movs	r2, #0
 8009d36:	3301      	adds	r3, #1
 8009d38:	9304      	str	r3, [sp, #16]
 8009d3a:	4615      	mov	r5, r2
 8009d3c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8009d40:	4294      	cmp	r4, r2
 8009d42:	f300 809c 	bgt.w	8009e7e <__kernel_rem_pio2+0x2ee>
 8009d46:	f1ba 0f00 	cmp.w	sl, #0
 8009d4a:	dd07      	ble.n	8009d5c <__kernel_rem_pio2+0x1cc>
 8009d4c:	f1ba 0f01 	cmp.w	sl, #1
 8009d50:	f000 80c0 	beq.w	8009ed4 <__kernel_rem_pio2+0x344>
 8009d54:	f1ba 0f02 	cmp.w	sl, #2
 8009d58:	f000 80c6 	beq.w	8009ee8 <__kernel_rem_pio2+0x358>
 8009d5c:	f1bb 0f02 	cmp.w	fp, #2
 8009d60:	d14d      	bne.n	8009dfe <__kernel_rem_pio2+0x26e>
 8009d62:	4632      	mov	r2, r6
 8009d64:	463b      	mov	r3, r7
 8009d66:	4956      	ldr	r1, [pc, #344]	; (8009ec0 <__kernel_rem_pio2+0x330>)
 8009d68:	2000      	movs	r0, #0
 8009d6a:	f7f6 fbaf 	bl	80004cc <__aeabi_dsub>
 8009d6e:	4606      	mov	r6, r0
 8009d70:	460f      	mov	r7, r1
 8009d72:	2d00      	cmp	r5, #0
 8009d74:	d043      	beq.n	8009dfe <__kernel_rem_pio2+0x26e>
 8009d76:	4650      	mov	r0, sl
 8009d78:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8009eb0 <__kernel_rem_pio2+0x320>
 8009d7c:	f000 fba0 	bl	800a4c0 <scalbn>
 8009d80:	4630      	mov	r0, r6
 8009d82:	4639      	mov	r1, r7
 8009d84:	ec53 2b10 	vmov	r2, r3, d0
 8009d88:	f7f6 fba0 	bl	80004cc <__aeabi_dsub>
 8009d8c:	4606      	mov	r6, r0
 8009d8e:	460f      	mov	r7, r1
 8009d90:	e035      	b.n	8009dfe <__kernel_rem_pio2+0x26e>
 8009d92:	4b4c      	ldr	r3, [pc, #304]	; (8009ec4 <__kernel_rem_pio2+0x334>)
 8009d94:	2200      	movs	r2, #0
 8009d96:	4630      	mov	r0, r6
 8009d98:	4639      	mov	r1, r7
 8009d9a:	f7f6 fa69 	bl	8000270 <__aeabi_dmul>
 8009d9e:	f7f6 fdd5 	bl	800094c <__aeabi_d2iz>
 8009da2:	f7f6 fce1 	bl	8000768 <__aeabi_i2d>
 8009da6:	4602      	mov	r2, r0
 8009da8:	460b      	mov	r3, r1
 8009daa:	ec43 2b18 	vmov	d8, r2, r3
 8009dae:	4b46      	ldr	r3, [pc, #280]	; (8009ec8 <__kernel_rem_pio2+0x338>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	f7f6 fa5d 	bl	8000270 <__aeabi_dmul>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	4630      	mov	r0, r6
 8009dbc:	4639      	mov	r1, r7
 8009dbe:	f7f6 fb85 	bl	80004cc <__aeabi_dsub>
 8009dc2:	f7f6 fdc3 	bl	800094c <__aeabi_d2iz>
 8009dc6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009dca:	f84b 0b04 	str.w	r0, [fp], #4
 8009dce:	ec51 0b18 	vmov	r0, r1, d8
 8009dd2:	f7f6 fb7d 	bl	80004d0 <__adddf3>
 8009dd6:	f109 39ff 	add.w	r9, r9, #4294967295
 8009dda:	4606      	mov	r6, r0
 8009ddc:	460f      	mov	r7, r1
 8009dde:	e75b      	b.n	8009c98 <__kernel_rem_pio2+0x108>
 8009de0:	d106      	bne.n	8009df0 <__kernel_rem_pio2+0x260>
 8009de2:	1e63      	subs	r3, r4, #1
 8009de4:	aa0e      	add	r2, sp, #56	; 0x38
 8009de6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009dea:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8009dee:	e79d      	b.n	8009d2c <__kernel_rem_pio2+0x19c>
 8009df0:	4b36      	ldr	r3, [pc, #216]	; (8009ecc <__kernel_rem_pio2+0x33c>)
 8009df2:	2200      	movs	r2, #0
 8009df4:	f7f6 fd96 	bl	8000924 <__aeabi_dcmpge>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d13d      	bne.n	8009e78 <__kernel_rem_pio2+0x2e8>
 8009dfc:	4683      	mov	fp, r0
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2300      	movs	r3, #0
 8009e02:	4630      	mov	r0, r6
 8009e04:	4639      	mov	r1, r7
 8009e06:	f7f6 fd6f 	bl	80008e8 <__aeabi_dcmpeq>
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	f000 80c0 	beq.w	8009f90 <__kernel_rem_pio2+0x400>
 8009e10:	1e65      	subs	r5, r4, #1
 8009e12:	462b      	mov	r3, r5
 8009e14:	2200      	movs	r2, #0
 8009e16:	9902      	ldr	r1, [sp, #8]
 8009e18:	428b      	cmp	r3, r1
 8009e1a:	da6c      	bge.n	8009ef6 <__kernel_rem_pio2+0x366>
 8009e1c:	2a00      	cmp	r2, #0
 8009e1e:	f000 8089 	beq.w	8009f34 <__kernel_rem_pio2+0x3a4>
 8009e22:	ab0e      	add	r3, sp, #56	; 0x38
 8009e24:	f1aa 0a18 	sub.w	sl, sl, #24
 8009e28:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	f000 80ad 	beq.w	8009f8c <__kernel_rem_pio2+0x3fc>
 8009e32:	4650      	mov	r0, sl
 8009e34:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8009eb0 <__kernel_rem_pio2+0x320>
 8009e38:	f000 fb42 	bl	800a4c0 <scalbn>
 8009e3c:	ab9a      	add	r3, sp, #616	; 0x268
 8009e3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009e42:	ec57 6b10 	vmov	r6, r7, d0
 8009e46:	00ec      	lsls	r4, r5, #3
 8009e48:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8009e4c:	46aa      	mov	sl, r5
 8009e4e:	f1ba 0f00 	cmp.w	sl, #0
 8009e52:	f280 80d6 	bge.w	800a002 <__kernel_rem_pio2+0x472>
 8009e56:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8009ea8 <__kernel_rem_pio2+0x318>
 8009e5a:	462e      	mov	r6, r5
 8009e5c:	2e00      	cmp	r6, #0
 8009e5e:	f2c0 8104 	blt.w	800a06a <__kernel_rem_pio2+0x4da>
 8009e62:	ab72      	add	r3, sp, #456	; 0x1c8
 8009e64:	ed8d 8b06 	vstr	d8, [sp, #24]
 8009e68:	f8df a064 	ldr.w	sl, [pc, #100]	; 8009ed0 <__kernel_rem_pio2+0x340>
 8009e6c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8009e70:	f04f 0800 	mov.w	r8, #0
 8009e74:	1baf      	subs	r7, r5, r6
 8009e76:	e0ea      	b.n	800a04e <__kernel_rem_pio2+0x4be>
 8009e78:	f04f 0b02 	mov.w	fp, #2
 8009e7c:	e759      	b.n	8009d32 <__kernel_rem_pio2+0x1a2>
 8009e7e:	f8d8 3000 	ldr.w	r3, [r8]
 8009e82:	b955      	cbnz	r5, 8009e9a <__kernel_rem_pio2+0x30a>
 8009e84:	b123      	cbz	r3, 8009e90 <__kernel_rem_pio2+0x300>
 8009e86:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009e8a:	f8c8 3000 	str.w	r3, [r8]
 8009e8e:	2301      	movs	r3, #1
 8009e90:	3201      	adds	r2, #1
 8009e92:	f108 0804 	add.w	r8, r8, #4
 8009e96:	461d      	mov	r5, r3
 8009e98:	e752      	b.n	8009d40 <__kernel_rem_pio2+0x1b0>
 8009e9a:	1acb      	subs	r3, r1, r3
 8009e9c:	f8c8 3000 	str.w	r3, [r8]
 8009ea0:	462b      	mov	r3, r5
 8009ea2:	e7f5      	b.n	8009e90 <__kernel_rem_pio2+0x300>
 8009ea4:	f3af 8000 	nop.w
	...
 8009eb4:	3ff00000 	.word	0x3ff00000
 8009eb8:	0800a848 	.word	0x0800a848
 8009ebc:	40200000 	.word	0x40200000
 8009ec0:	3ff00000 	.word	0x3ff00000
 8009ec4:	3e700000 	.word	0x3e700000
 8009ec8:	41700000 	.word	0x41700000
 8009ecc:	3fe00000 	.word	0x3fe00000
 8009ed0:	0800a808 	.word	0x0800a808
 8009ed4:	1e62      	subs	r2, r4, #1
 8009ed6:	ab0e      	add	r3, sp, #56	; 0x38
 8009ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009edc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009ee0:	a90e      	add	r1, sp, #56	; 0x38
 8009ee2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009ee6:	e739      	b.n	8009d5c <__kernel_rem_pio2+0x1cc>
 8009ee8:	1e62      	subs	r2, r4, #1
 8009eea:	ab0e      	add	r3, sp, #56	; 0x38
 8009eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ef0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009ef4:	e7f4      	b.n	8009ee0 <__kernel_rem_pio2+0x350>
 8009ef6:	a90e      	add	r1, sp, #56	; 0x38
 8009ef8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	430a      	orrs	r2, r1
 8009f00:	e789      	b.n	8009e16 <__kernel_rem_pio2+0x286>
 8009f02:	3301      	adds	r3, #1
 8009f04:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009f08:	2900      	cmp	r1, #0
 8009f0a:	d0fa      	beq.n	8009f02 <__kernel_rem_pio2+0x372>
 8009f0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f0e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8009f12:	446a      	add	r2, sp
 8009f14:	3a98      	subs	r2, #152	; 0x98
 8009f16:	920a      	str	r2, [sp, #40]	; 0x28
 8009f18:	9a08      	ldr	r2, [sp, #32]
 8009f1a:	18e3      	adds	r3, r4, r3
 8009f1c:	18a5      	adds	r5, r4, r2
 8009f1e:	aa22      	add	r2, sp, #136	; 0x88
 8009f20:	f104 0801 	add.w	r8, r4, #1
 8009f24:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8009f28:	9304      	str	r3, [sp, #16]
 8009f2a:	9b04      	ldr	r3, [sp, #16]
 8009f2c:	4543      	cmp	r3, r8
 8009f2e:	da04      	bge.n	8009f3a <__kernel_rem_pio2+0x3aa>
 8009f30:	461c      	mov	r4, r3
 8009f32:	e6a3      	b.n	8009c7c <__kernel_rem_pio2+0xec>
 8009f34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f36:	2301      	movs	r3, #1
 8009f38:	e7e4      	b.n	8009f04 <__kernel_rem_pio2+0x374>
 8009f3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f3c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009f40:	f7f6 fc12 	bl	8000768 <__aeabi_i2d>
 8009f44:	e8e5 0102 	strd	r0, r1, [r5], #8
 8009f48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f4a:	46ab      	mov	fp, r5
 8009f4c:	461c      	mov	r4, r3
 8009f4e:	f04f 0900 	mov.w	r9, #0
 8009f52:	2600      	movs	r6, #0
 8009f54:	2700      	movs	r7, #0
 8009f56:	9b06      	ldr	r3, [sp, #24]
 8009f58:	4599      	cmp	r9, r3
 8009f5a:	dd06      	ble.n	8009f6a <__kernel_rem_pio2+0x3da>
 8009f5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f5e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8009f62:	f108 0801 	add.w	r8, r8, #1
 8009f66:	930a      	str	r3, [sp, #40]	; 0x28
 8009f68:	e7df      	b.n	8009f2a <__kernel_rem_pio2+0x39a>
 8009f6a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8009f6e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8009f72:	f7f6 f97d 	bl	8000270 <__aeabi_dmul>
 8009f76:	4602      	mov	r2, r0
 8009f78:	460b      	mov	r3, r1
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	4639      	mov	r1, r7
 8009f7e:	f7f6 faa7 	bl	80004d0 <__adddf3>
 8009f82:	f109 0901 	add.w	r9, r9, #1
 8009f86:	4606      	mov	r6, r0
 8009f88:	460f      	mov	r7, r1
 8009f8a:	e7e4      	b.n	8009f56 <__kernel_rem_pio2+0x3c6>
 8009f8c:	3d01      	subs	r5, #1
 8009f8e:	e748      	b.n	8009e22 <__kernel_rem_pio2+0x292>
 8009f90:	ec47 6b10 	vmov	d0, r6, r7
 8009f94:	f1ca 0000 	rsb	r0, sl, #0
 8009f98:	f000 fa92 	bl	800a4c0 <scalbn>
 8009f9c:	ec57 6b10 	vmov	r6, r7, d0
 8009fa0:	4ba0      	ldr	r3, [pc, #640]	; (800a224 <__kernel_rem_pio2+0x694>)
 8009fa2:	ee10 0a10 	vmov	r0, s0
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	4639      	mov	r1, r7
 8009faa:	f7f6 fcbb 	bl	8000924 <__aeabi_dcmpge>
 8009fae:	b1f8      	cbz	r0, 8009ff0 <__kernel_rem_pio2+0x460>
 8009fb0:	4b9d      	ldr	r3, [pc, #628]	; (800a228 <__kernel_rem_pio2+0x698>)
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	4639      	mov	r1, r7
 8009fb8:	f7f6 f95a 	bl	8000270 <__aeabi_dmul>
 8009fbc:	f7f6 fcc6 	bl	800094c <__aeabi_d2iz>
 8009fc0:	4680      	mov	r8, r0
 8009fc2:	f7f6 fbd1 	bl	8000768 <__aeabi_i2d>
 8009fc6:	4b97      	ldr	r3, [pc, #604]	; (800a224 <__kernel_rem_pio2+0x694>)
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f7f6 f951 	bl	8000270 <__aeabi_dmul>
 8009fce:	460b      	mov	r3, r1
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	4630      	mov	r0, r6
 8009fd6:	f7f6 fa79 	bl	80004cc <__aeabi_dsub>
 8009fda:	f7f6 fcb7 	bl	800094c <__aeabi_d2iz>
 8009fde:	1c65      	adds	r5, r4, #1
 8009fe0:	ab0e      	add	r3, sp, #56	; 0x38
 8009fe2:	f10a 0a18 	add.w	sl, sl, #24
 8009fe6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009fea:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8009fee:	e720      	b.n	8009e32 <__kernel_rem_pio2+0x2a2>
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	4639      	mov	r1, r7
 8009ff4:	f7f6 fcaa 	bl	800094c <__aeabi_d2iz>
 8009ff8:	ab0e      	add	r3, sp, #56	; 0x38
 8009ffa:	4625      	mov	r5, r4
 8009ffc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a000:	e717      	b.n	8009e32 <__kernel_rem_pio2+0x2a2>
 800a002:	ab0e      	add	r3, sp, #56	; 0x38
 800a004:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800a008:	f7f6 fbae 	bl	8000768 <__aeabi_i2d>
 800a00c:	4632      	mov	r2, r6
 800a00e:	463b      	mov	r3, r7
 800a010:	f7f6 f92e 	bl	8000270 <__aeabi_dmul>
 800a014:	4b84      	ldr	r3, [pc, #528]	; (800a228 <__kernel_rem_pio2+0x698>)
 800a016:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800a01a:	2200      	movs	r2, #0
 800a01c:	4630      	mov	r0, r6
 800a01e:	4639      	mov	r1, r7
 800a020:	f7f6 f926 	bl	8000270 <__aeabi_dmul>
 800a024:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a028:	4606      	mov	r6, r0
 800a02a:	460f      	mov	r7, r1
 800a02c:	e70f      	b.n	8009e4e <__kernel_rem_pio2+0x2be>
 800a02e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a032:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800a036:	f7f6 f91b 	bl	8000270 <__aeabi_dmul>
 800a03a:	4602      	mov	r2, r0
 800a03c:	460b      	mov	r3, r1
 800a03e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a042:	f7f6 fa45 	bl	80004d0 <__adddf3>
 800a046:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a04a:	f108 0801 	add.w	r8, r8, #1
 800a04e:	9b02      	ldr	r3, [sp, #8]
 800a050:	4598      	cmp	r8, r3
 800a052:	dc01      	bgt.n	800a058 <__kernel_rem_pio2+0x4c8>
 800a054:	45b8      	cmp	r8, r7
 800a056:	ddea      	ble.n	800a02e <__kernel_rem_pio2+0x49e>
 800a058:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a05c:	ab4a      	add	r3, sp, #296	; 0x128
 800a05e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a062:	ed87 7b00 	vstr	d7, [r7]
 800a066:	3e01      	subs	r6, #1
 800a068:	e6f8      	b.n	8009e5c <__kernel_rem_pio2+0x2cc>
 800a06a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a06c:	2b02      	cmp	r3, #2
 800a06e:	dc0b      	bgt.n	800a088 <__kernel_rem_pio2+0x4f8>
 800a070:	2b00      	cmp	r3, #0
 800a072:	dc35      	bgt.n	800a0e0 <__kernel_rem_pio2+0x550>
 800a074:	d059      	beq.n	800a12a <__kernel_rem_pio2+0x59a>
 800a076:	9b04      	ldr	r3, [sp, #16]
 800a078:	f003 0007 	and.w	r0, r3, #7
 800a07c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a080:	ecbd 8b02 	vpop	{d8}
 800a084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a088:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a08a:	2b03      	cmp	r3, #3
 800a08c:	d1f3      	bne.n	800a076 <__kernel_rem_pio2+0x4e6>
 800a08e:	ab4a      	add	r3, sp, #296	; 0x128
 800a090:	4423      	add	r3, r4
 800a092:	9306      	str	r3, [sp, #24]
 800a094:	461c      	mov	r4, r3
 800a096:	469a      	mov	sl, r3
 800a098:	9502      	str	r5, [sp, #8]
 800a09a:	9b02      	ldr	r3, [sp, #8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	f1aa 0a08 	sub.w	sl, sl, #8
 800a0a2:	dc6b      	bgt.n	800a17c <__kernel_rem_pio2+0x5ec>
 800a0a4:	46aa      	mov	sl, r5
 800a0a6:	f1ba 0f01 	cmp.w	sl, #1
 800a0aa:	f1a4 0408 	sub.w	r4, r4, #8
 800a0ae:	f300 8085 	bgt.w	800a1bc <__kernel_rem_pio2+0x62c>
 800a0b2:	9c06      	ldr	r4, [sp, #24]
 800a0b4:	2000      	movs	r0, #0
 800a0b6:	3408      	adds	r4, #8
 800a0b8:	2100      	movs	r1, #0
 800a0ba:	2d01      	cmp	r5, #1
 800a0bc:	f300 809d 	bgt.w	800a1fa <__kernel_rem_pio2+0x66a>
 800a0c0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800a0c4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800a0c8:	f1bb 0f00 	cmp.w	fp, #0
 800a0cc:	f040 809b 	bne.w	800a206 <__kernel_rem_pio2+0x676>
 800a0d0:	9b01      	ldr	r3, [sp, #4]
 800a0d2:	e9c3 5600 	strd	r5, r6, [r3]
 800a0d6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800a0da:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a0de:	e7ca      	b.n	800a076 <__kernel_rem_pio2+0x4e6>
 800a0e0:	3408      	adds	r4, #8
 800a0e2:	ab4a      	add	r3, sp, #296	; 0x128
 800a0e4:	441c      	add	r4, r3
 800a0e6:	462e      	mov	r6, r5
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	2100      	movs	r1, #0
 800a0ec:	2e00      	cmp	r6, #0
 800a0ee:	da36      	bge.n	800a15e <__kernel_rem_pio2+0x5ce>
 800a0f0:	f1bb 0f00 	cmp.w	fp, #0
 800a0f4:	d039      	beq.n	800a16a <__kernel_rem_pio2+0x5da>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a0fc:	9c01      	ldr	r4, [sp, #4]
 800a0fe:	e9c4 2300 	strd	r2, r3, [r4]
 800a102:	4602      	mov	r2, r0
 800a104:	460b      	mov	r3, r1
 800a106:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a10a:	f7f6 f9df 	bl	80004cc <__aeabi_dsub>
 800a10e:	ae4c      	add	r6, sp, #304	; 0x130
 800a110:	2401      	movs	r4, #1
 800a112:	42a5      	cmp	r5, r4
 800a114:	da2c      	bge.n	800a170 <__kernel_rem_pio2+0x5e0>
 800a116:	f1bb 0f00 	cmp.w	fp, #0
 800a11a:	d002      	beq.n	800a122 <__kernel_rem_pio2+0x592>
 800a11c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a120:	4619      	mov	r1, r3
 800a122:	9b01      	ldr	r3, [sp, #4]
 800a124:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a128:	e7a5      	b.n	800a076 <__kernel_rem_pio2+0x4e6>
 800a12a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800a12e:	eb0d 0403 	add.w	r4, sp, r3
 800a132:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a136:	2000      	movs	r0, #0
 800a138:	2100      	movs	r1, #0
 800a13a:	2d00      	cmp	r5, #0
 800a13c:	da09      	bge.n	800a152 <__kernel_rem_pio2+0x5c2>
 800a13e:	f1bb 0f00 	cmp.w	fp, #0
 800a142:	d002      	beq.n	800a14a <__kernel_rem_pio2+0x5ba>
 800a144:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a148:	4619      	mov	r1, r3
 800a14a:	9b01      	ldr	r3, [sp, #4]
 800a14c:	e9c3 0100 	strd	r0, r1, [r3]
 800a150:	e791      	b.n	800a076 <__kernel_rem_pio2+0x4e6>
 800a152:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a156:	f7f6 f9bb 	bl	80004d0 <__adddf3>
 800a15a:	3d01      	subs	r5, #1
 800a15c:	e7ed      	b.n	800a13a <__kernel_rem_pio2+0x5aa>
 800a15e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a162:	f7f6 f9b5 	bl	80004d0 <__adddf3>
 800a166:	3e01      	subs	r6, #1
 800a168:	e7c0      	b.n	800a0ec <__kernel_rem_pio2+0x55c>
 800a16a:	4602      	mov	r2, r0
 800a16c:	460b      	mov	r3, r1
 800a16e:	e7c5      	b.n	800a0fc <__kernel_rem_pio2+0x56c>
 800a170:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a174:	f7f6 f9ac 	bl	80004d0 <__adddf3>
 800a178:	3401      	adds	r4, #1
 800a17a:	e7ca      	b.n	800a112 <__kernel_rem_pio2+0x582>
 800a17c:	e9da 8900 	ldrd	r8, r9, [sl]
 800a180:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800a184:	9b02      	ldr	r3, [sp, #8]
 800a186:	3b01      	subs	r3, #1
 800a188:	9302      	str	r3, [sp, #8]
 800a18a:	4632      	mov	r2, r6
 800a18c:	463b      	mov	r3, r7
 800a18e:	4640      	mov	r0, r8
 800a190:	4649      	mov	r1, r9
 800a192:	f7f6 f99d 	bl	80004d0 <__adddf3>
 800a196:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	4640      	mov	r0, r8
 800a1a0:	4649      	mov	r1, r9
 800a1a2:	f7f6 f993 	bl	80004cc <__aeabi_dsub>
 800a1a6:	4632      	mov	r2, r6
 800a1a8:	463b      	mov	r3, r7
 800a1aa:	f7f6 f991 	bl	80004d0 <__adddf3>
 800a1ae:	ed9d 7b08 	vldr	d7, [sp, #32]
 800a1b2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a1b6:	ed8a 7b00 	vstr	d7, [sl]
 800a1ba:	e76e      	b.n	800a09a <__kernel_rem_pio2+0x50a>
 800a1bc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a1c0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800a1c4:	4640      	mov	r0, r8
 800a1c6:	4632      	mov	r2, r6
 800a1c8:	463b      	mov	r3, r7
 800a1ca:	4649      	mov	r1, r9
 800a1cc:	f7f6 f980 	bl	80004d0 <__adddf3>
 800a1d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	4640      	mov	r0, r8
 800a1da:	4649      	mov	r1, r9
 800a1dc:	f7f6 f976 	bl	80004cc <__aeabi_dsub>
 800a1e0:	4632      	mov	r2, r6
 800a1e2:	463b      	mov	r3, r7
 800a1e4:	f7f6 f974 	bl	80004d0 <__adddf3>
 800a1e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a1ec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a1f0:	ed84 7b00 	vstr	d7, [r4]
 800a1f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a1f8:	e755      	b.n	800a0a6 <__kernel_rem_pio2+0x516>
 800a1fa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a1fe:	f7f6 f967 	bl	80004d0 <__adddf3>
 800a202:	3d01      	subs	r5, #1
 800a204:	e759      	b.n	800a0ba <__kernel_rem_pio2+0x52a>
 800a206:	9b01      	ldr	r3, [sp, #4]
 800a208:	9a01      	ldr	r2, [sp, #4]
 800a20a:	601d      	str	r5, [r3, #0]
 800a20c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800a210:	605c      	str	r4, [r3, #4]
 800a212:	609f      	str	r7, [r3, #8]
 800a214:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800a218:	60d3      	str	r3, [r2, #12]
 800a21a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a21e:	6110      	str	r0, [r2, #16]
 800a220:	6153      	str	r3, [r2, #20]
 800a222:	e728      	b.n	800a076 <__kernel_rem_pio2+0x4e6>
 800a224:	41700000 	.word	0x41700000
 800a228:	3e700000 	.word	0x3e700000
 800a22c:	00000000 	.word	0x00000000

0800a230 <__kernel_sin>:
 800a230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a234:	ed2d 8b04 	vpush	{d8-d9}
 800a238:	eeb0 8a41 	vmov.f32	s16, s2
 800a23c:	eef0 8a61 	vmov.f32	s17, s3
 800a240:	ec55 4b10 	vmov	r4, r5, d0
 800a244:	b083      	sub	sp, #12
 800a246:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a24a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a24e:	9001      	str	r0, [sp, #4]
 800a250:	da06      	bge.n	800a260 <__kernel_sin+0x30>
 800a252:	ee10 0a10 	vmov	r0, s0
 800a256:	4629      	mov	r1, r5
 800a258:	f7f6 fb78 	bl	800094c <__aeabi_d2iz>
 800a25c:	2800      	cmp	r0, #0
 800a25e:	d051      	beq.n	800a304 <__kernel_sin+0xd4>
 800a260:	4622      	mov	r2, r4
 800a262:	462b      	mov	r3, r5
 800a264:	4620      	mov	r0, r4
 800a266:	4629      	mov	r1, r5
 800a268:	f7f6 f802 	bl	8000270 <__aeabi_dmul>
 800a26c:	4682      	mov	sl, r0
 800a26e:	468b      	mov	fp, r1
 800a270:	4602      	mov	r2, r0
 800a272:	460b      	mov	r3, r1
 800a274:	4620      	mov	r0, r4
 800a276:	4629      	mov	r1, r5
 800a278:	f7f5 fffa 	bl	8000270 <__aeabi_dmul>
 800a27c:	a341      	add	r3, pc, #260	; (adr r3, 800a384 <__kernel_sin+0x154>)
 800a27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a282:	4680      	mov	r8, r0
 800a284:	4689      	mov	r9, r1
 800a286:	4650      	mov	r0, sl
 800a288:	4659      	mov	r1, fp
 800a28a:	f7f5 fff1 	bl	8000270 <__aeabi_dmul>
 800a28e:	a33f      	add	r3, pc, #252	; (adr r3, 800a38c <__kernel_sin+0x15c>)
 800a290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a294:	f7f6 f91a 	bl	80004cc <__aeabi_dsub>
 800a298:	4652      	mov	r2, sl
 800a29a:	465b      	mov	r3, fp
 800a29c:	f7f5 ffe8 	bl	8000270 <__aeabi_dmul>
 800a2a0:	a33c      	add	r3, pc, #240	; (adr r3, 800a394 <__kernel_sin+0x164>)
 800a2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a6:	f7f6 f913 	bl	80004d0 <__adddf3>
 800a2aa:	4652      	mov	r2, sl
 800a2ac:	465b      	mov	r3, fp
 800a2ae:	f7f5 ffdf 	bl	8000270 <__aeabi_dmul>
 800a2b2:	a33a      	add	r3, pc, #232	; (adr r3, 800a39c <__kernel_sin+0x16c>)
 800a2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b8:	f7f6 f908 	bl	80004cc <__aeabi_dsub>
 800a2bc:	4652      	mov	r2, sl
 800a2be:	465b      	mov	r3, fp
 800a2c0:	f7f5 ffd6 	bl	8000270 <__aeabi_dmul>
 800a2c4:	a337      	add	r3, pc, #220	; (adr r3, 800a3a4 <__kernel_sin+0x174>)
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	f7f6 f901 	bl	80004d0 <__adddf3>
 800a2ce:	9b01      	ldr	r3, [sp, #4]
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	460f      	mov	r7, r1
 800a2d4:	b9eb      	cbnz	r3, 800a312 <__kernel_sin+0xe2>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	460b      	mov	r3, r1
 800a2da:	4650      	mov	r0, sl
 800a2dc:	4659      	mov	r1, fp
 800a2de:	f7f5 ffc7 	bl	8000270 <__aeabi_dmul>
 800a2e2:	a325      	add	r3, pc, #148	; (adr r3, 800a378 <__kernel_sin+0x148>)
 800a2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e8:	f7f6 f8f0 	bl	80004cc <__aeabi_dsub>
 800a2ec:	4642      	mov	r2, r8
 800a2ee:	464b      	mov	r3, r9
 800a2f0:	f7f5 ffbe 	bl	8000270 <__aeabi_dmul>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	460b      	mov	r3, r1
 800a2f8:	4620      	mov	r0, r4
 800a2fa:	4629      	mov	r1, r5
 800a2fc:	f7f6 f8e8 	bl	80004d0 <__adddf3>
 800a300:	4604      	mov	r4, r0
 800a302:	460d      	mov	r5, r1
 800a304:	ec45 4b10 	vmov	d0, r4, r5
 800a308:	b003      	add	sp, #12
 800a30a:	ecbd 8b04 	vpop	{d8-d9}
 800a30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a312:	4b1b      	ldr	r3, [pc, #108]	; (800a380 <__kernel_sin+0x150>)
 800a314:	ec51 0b18 	vmov	r0, r1, d8
 800a318:	2200      	movs	r2, #0
 800a31a:	f7f5 ffa9 	bl	8000270 <__aeabi_dmul>
 800a31e:	4632      	mov	r2, r6
 800a320:	ec41 0b19 	vmov	d9, r0, r1
 800a324:	463b      	mov	r3, r7
 800a326:	4640      	mov	r0, r8
 800a328:	4649      	mov	r1, r9
 800a32a:	f7f5 ffa1 	bl	8000270 <__aeabi_dmul>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	ec51 0b19 	vmov	r0, r1, d9
 800a336:	f7f6 f8c9 	bl	80004cc <__aeabi_dsub>
 800a33a:	4652      	mov	r2, sl
 800a33c:	465b      	mov	r3, fp
 800a33e:	f7f5 ff97 	bl	8000270 <__aeabi_dmul>
 800a342:	ec53 2b18 	vmov	r2, r3, d8
 800a346:	f7f6 f8c1 	bl	80004cc <__aeabi_dsub>
 800a34a:	a30b      	add	r3, pc, #44	; (adr r3, 800a378 <__kernel_sin+0x148>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	4606      	mov	r6, r0
 800a352:	460f      	mov	r7, r1
 800a354:	4640      	mov	r0, r8
 800a356:	4649      	mov	r1, r9
 800a358:	f7f5 ff8a 	bl	8000270 <__aeabi_dmul>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4630      	mov	r0, r6
 800a362:	4639      	mov	r1, r7
 800a364:	f7f6 f8b4 	bl	80004d0 <__adddf3>
 800a368:	4602      	mov	r2, r0
 800a36a:	460b      	mov	r3, r1
 800a36c:	4620      	mov	r0, r4
 800a36e:	4629      	mov	r1, r5
 800a370:	f7f6 f8ac 	bl	80004cc <__aeabi_dsub>
 800a374:	e7c4      	b.n	800a300 <__kernel_sin+0xd0>
 800a376:	bf00      	nop
 800a378:	55555549 	.word	0x55555549
 800a37c:	3fc55555 	.word	0x3fc55555
 800a380:	3fe00000 	.word	0x3fe00000
 800a384:	5acfd57c 	.word	0x5acfd57c
 800a388:	3de5d93a 	.word	0x3de5d93a
 800a38c:	8a2b9ceb 	.word	0x8a2b9ceb
 800a390:	3e5ae5e6 	.word	0x3e5ae5e6
 800a394:	57b1fe7d 	.word	0x57b1fe7d
 800a398:	3ec71de3 	.word	0x3ec71de3
 800a39c:	19c161d5 	.word	0x19c161d5
 800a3a0:	3f2a01a0 	.word	0x3f2a01a0
 800a3a4:	1110f8a6 	.word	0x1110f8a6
 800a3a8:	3f811111 	.word	0x3f811111

0800a3ac <fabs>:
 800a3ac:	ec51 0b10 	vmov	r0, r1, d0
 800a3b0:	ee10 2a10 	vmov	r2, s0
 800a3b4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a3b8:	ec43 2b10 	vmov	d0, r2, r3
 800a3bc:	4770      	bx	lr
	...

0800a3c0 <floor>:
 800a3c0:	ec51 0b10 	vmov	r0, r1, d0
 800a3c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3c8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a3cc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a3d0:	2e13      	cmp	r6, #19
 800a3d2:	ee10 5a10 	vmov	r5, s0
 800a3d6:	ee10 8a10 	vmov	r8, s0
 800a3da:	460c      	mov	r4, r1
 800a3dc:	dc32      	bgt.n	800a444 <floor+0x84>
 800a3de:	2e00      	cmp	r6, #0
 800a3e0:	da14      	bge.n	800a40c <floor+0x4c>
 800a3e2:	a333      	add	r3, pc, #204	; (adr r3, 800a4b0 <floor+0xf0>)
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f7f6 f872 	bl	80004d0 <__adddf3>
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	f7f6 faa2 	bl	8000938 <__aeabi_dcmpgt>
 800a3f4:	b138      	cbz	r0, 800a406 <floor+0x46>
 800a3f6:	2c00      	cmp	r4, #0
 800a3f8:	da57      	bge.n	800a4aa <floor+0xea>
 800a3fa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a3fe:	431d      	orrs	r5, r3
 800a400:	d001      	beq.n	800a406 <floor+0x46>
 800a402:	4c2d      	ldr	r4, [pc, #180]	; (800a4b8 <floor+0xf8>)
 800a404:	2500      	movs	r5, #0
 800a406:	4621      	mov	r1, r4
 800a408:	4628      	mov	r0, r5
 800a40a:	e025      	b.n	800a458 <floor+0x98>
 800a40c:	4f2b      	ldr	r7, [pc, #172]	; (800a4bc <floor+0xfc>)
 800a40e:	4137      	asrs	r7, r6
 800a410:	ea01 0307 	and.w	r3, r1, r7
 800a414:	4303      	orrs	r3, r0
 800a416:	d01f      	beq.n	800a458 <floor+0x98>
 800a418:	a325      	add	r3, pc, #148	; (adr r3, 800a4b0 <floor+0xf0>)
 800a41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41e:	f7f6 f857 	bl	80004d0 <__adddf3>
 800a422:	2200      	movs	r2, #0
 800a424:	2300      	movs	r3, #0
 800a426:	f7f6 fa87 	bl	8000938 <__aeabi_dcmpgt>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	d0eb      	beq.n	800a406 <floor+0x46>
 800a42e:	2c00      	cmp	r4, #0
 800a430:	bfbe      	ittt	lt
 800a432:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a436:	fa43 f606 	asrlt.w	r6, r3, r6
 800a43a:	19a4      	addlt	r4, r4, r6
 800a43c:	ea24 0407 	bic.w	r4, r4, r7
 800a440:	2500      	movs	r5, #0
 800a442:	e7e0      	b.n	800a406 <floor+0x46>
 800a444:	2e33      	cmp	r6, #51	; 0x33
 800a446:	dd0b      	ble.n	800a460 <floor+0xa0>
 800a448:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a44c:	d104      	bne.n	800a458 <floor+0x98>
 800a44e:	ee10 2a10 	vmov	r2, s0
 800a452:	460b      	mov	r3, r1
 800a454:	f7f6 f83c 	bl	80004d0 <__adddf3>
 800a458:	ec41 0b10 	vmov	d0, r0, r1
 800a45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a460:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a464:	f04f 33ff 	mov.w	r3, #4294967295
 800a468:	fa23 f707 	lsr.w	r7, r3, r7
 800a46c:	4207      	tst	r7, r0
 800a46e:	d0f3      	beq.n	800a458 <floor+0x98>
 800a470:	a30f      	add	r3, pc, #60	; (adr r3, 800a4b0 <floor+0xf0>)
 800a472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a476:	f7f6 f82b 	bl	80004d0 <__adddf3>
 800a47a:	2200      	movs	r2, #0
 800a47c:	2300      	movs	r3, #0
 800a47e:	f7f6 fa5b 	bl	8000938 <__aeabi_dcmpgt>
 800a482:	2800      	cmp	r0, #0
 800a484:	d0bf      	beq.n	800a406 <floor+0x46>
 800a486:	2c00      	cmp	r4, #0
 800a488:	da02      	bge.n	800a490 <floor+0xd0>
 800a48a:	2e14      	cmp	r6, #20
 800a48c:	d103      	bne.n	800a496 <floor+0xd6>
 800a48e:	3401      	adds	r4, #1
 800a490:	ea25 0507 	bic.w	r5, r5, r7
 800a494:	e7b7      	b.n	800a406 <floor+0x46>
 800a496:	2301      	movs	r3, #1
 800a498:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a49c:	fa03 f606 	lsl.w	r6, r3, r6
 800a4a0:	4435      	add	r5, r6
 800a4a2:	4545      	cmp	r5, r8
 800a4a4:	bf38      	it	cc
 800a4a6:	18e4      	addcc	r4, r4, r3
 800a4a8:	e7f2      	b.n	800a490 <floor+0xd0>
 800a4aa:	2500      	movs	r5, #0
 800a4ac:	462c      	mov	r4, r5
 800a4ae:	e7aa      	b.n	800a406 <floor+0x46>
 800a4b0:	8800759c 	.word	0x8800759c
 800a4b4:	7e37e43c 	.word	0x7e37e43c
 800a4b8:	bff00000 	.word	0xbff00000
 800a4bc:	000fffff 	.word	0x000fffff

0800a4c0 <scalbn>:
 800a4c0:	b570      	push	{r4, r5, r6, lr}
 800a4c2:	ec55 4b10 	vmov	r4, r5, d0
 800a4c6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a4ca:	4606      	mov	r6, r0
 800a4cc:	462b      	mov	r3, r5
 800a4ce:	b99a      	cbnz	r2, 800a4f8 <scalbn+0x38>
 800a4d0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a4d4:	4323      	orrs	r3, r4
 800a4d6:	d036      	beq.n	800a546 <scalbn+0x86>
 800a4d8:	4b39      	ldr	r3, [pc, #228]	; (800a5c0 <scalbn+0x100>)
 800a4da:	4629      	mov	r1, r5
 800a4dc:	ee10 0a10 	vmov	r0, s0
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f7f5 fec5 	bl	8000270 <__aeabi_dmul>
 800a4e6:	4b37      	ldr	r3, [pc, #220]	; (800a5c4 <scalbn+0x104>)
 800a4e8:	429e      	cmp	r6, r3
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	460d      	mov	r5, r1
 800a4ee:	da10      	bge.n	800a512 <scalbn+0x52>
 800a4f0:	a32b      	add	r3, pc, #172	; (adr r3, 800a5a0 <scalbn+0xe0>)
 800a4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f6:	e03a      	b.n	800a56e <scalbn+0xae>
 800a4f8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a4fc:	428a      	cmp	r2, r1
 800a4fe:	d10c      	bne.n	800a51a <scalbn+0x5a>
 800a500:	ee10 2a10 	vmov	r2, s0
 800a504:	4620      	mov	r0, r4
 800a506:	4629      	mov	r1, r5
 800a508:	f7f5 ffe2 	bl	80004d0 <__adddf3>
 800a50c:	4604      	mov	r4, r0
 800a50e:	460d      	mov	r5, r1
 800a510:	e019      	b.n	800a546 <scalbn+0x86>
 800a512:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a516:	460b      	mov	r3, r1
 800a518:	3a36      	subs	r2, #54	; 0x36
 800a51a:	4432      	add	r2, r6
 800a51c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a520:	428a      	cmp	r2, r1
 800a522:	dd08      	ble.n	800a536 <scalbn+0x76>
 800a524:	2d00      	cmp	r5, #0
 800a526:	a120      	add	r1, pc, #128	; (adr r1, 800a5a8 <scalbn+0xe8>)
 800a528:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a52c:	da1c      	bge.n	800a568 <scalbn+0xa8>
 800a52e:	a120      	add	r1, pc, #128	; (adr r1, 800a5b0 <scalbn+0xf0>)
 800a530:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a534:	e018      	b.n	800a568 <scalbn+0xa8>
 800a536:	2a00      	cmp	r2, #0
 800a538:	dd08      	ble.n	800a54c <scalbn+0x8c>
 800a53a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a53e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a542:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a546:	ec45 4b10 	vmov	d0, r4, r5
 800a54a:	bd70      	pop	{r4, r5, r6, pc}
 800a54c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a550:	da19      	bge.n	800a586 <scalbn+0xc6>
 800a552:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a556:	429e      	cmp	r6, r3
 800a558:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800a55c:	dd0a      	ble.n	800a574 <scalbn+0xb4>
 800a55e:	a112      	add	r1, pc, #72	; (adr r1, 800a5a8 <scalbn+0xe8>)
 800a560:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d1e2      	bne.n	800a52e <scalbn+0x6e>
 800a568:	a30f      	add	r3, pc, #60	; (adr r3, 800a5a8 <scalbn+0xe8>)
 800a56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a56e:	f7f5 fe7f 	bl	8000270 <__aeabi_dmul>
 800a572:	e7cb      	b.n	800a50c <scalbn+0x4c>
 800a574:	a10a      	add	r1, pc, #40	; (adr r1, 800a5a0 <scalbn+0xe0>)
 800a576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d0b8      	beq.n	800a4f0 <scalbn+0x30>
 800a57e:	a10e      	add	r1, pc, #56	; (adr r1, 800a5b8 <scalbn+0xf8>)
 800a580:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a584:	e7b4      	b.n	800a4f0 <scalbn+0x30>
 800a586:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a58a:	3236      	adds	r2, #54	; 0x36
 800a58c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a590:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a594:	4620      	mov	r0, r4
 800a596:	4b0c      	ldr	r3, [pc, #48]	; (800a5c8 <scalbn+0x108>)
 800a598:	2200      	movs	r2, #0
 800a59a:	e7e8      	b.n	800a56e <scalbn+0xae>
 800a59c:	f3af 8000 	nop.w
 800a5a0:	c2f8f359 	.word	0xc2f8f359
 800a5a4:	01a56e1f 	.word	0x01a56e1f
 800a5a8:	8800759c 	.word	0x8800759c
 800a5ac:	7e37e43c 	.word	0x7e37e43c
 800a5b0:	8800759c 	.word	0x8800759c
 800a5b4:	fe37e43c 	.word	0xfe37e43c
 800a5b8:	c2f8f359 	.word	0xc2f8f359
 800a5bc:	81a56e1f 	.word	0x81a56e1f
 800a5c0:	43500000 	.word	0x43500000
 800a5c4:	ffff3cb0 	.word	0xffff3cb0
 800a5c8:	3c900000 	.word	0x3c900000

0800a5cc <_init>:
 800a5cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ce:	bf00      	nop
 800a5d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5d2:	bc08      	pop	{r3}
 800a5d4:	469e      	mov	lr, r3
 800a5d6:	4770      	bx	lr

0800a5d8 <_fini>:
 800a5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5da:	bf00      	nop
 800a5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5de:	bc08      	pop	{r3}
 800a5e0:	469e      	mov	lr, r3
 800a5e2:	4770      	bx	lr
