digraph "CFG for '_Z17_GPU_Floyd_kerneliPiS_i' function" {
	label="CFG for '_Z17_GPU_Floyd_kerneliPiS_i' function";

	Node0x47bdc90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %43\l|{<s0>T|<s1>F}}"];
	Node0x47bdc90:s0 -> Node0x47bfba0;
	Node0x47bdc90:s1 -> Node0x47bfc30;
	Node0x47bfba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%15:\l15:                                               \l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = mul i32 %16, %3\l  %18 = add i32 %13, %17\l  %19 = icmp eq i32 %12, 0\l  br i1 %19, label %20, label %25\l|{<s0>T|<s1>F}}"];
	Node0x47bfba0:s0 -> Node0x47c0140;
	Node0x47bfba0:s1 -> Node0x47c01d0;
	Node0x47c0140 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7bca170",label="{%20:\l20:                                               \l  %21 = add i32 %17, %0\l  %22 = zext i32 %21 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %24, i32 addrspace(3)* @_ZZ17_GPU_Floyd_kerneliPiS_iE4best, align\l... 4, !tbaa !7\l  br label %25\l}"];
	Node0x47c0140 -> Node0x47c01d0;
	Node0x47c01d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%25:\l25:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %26 = load i32, i32 addrspace(3)* @_ZZ17_GPU_Floyd_kerneliPiS_iE4best, align\l... 4, !tbaa !7\l  %27 = icmp sgt i32 %26, 10\l  br i1 %27, label %43, label %28\l|{<s0>T|<s1>F}}"];
	Node0x47c01d0:s0 -> Node0x47bfc30;
	Node0x47c01d0:s1 -> Node0x47c1720;
	Node0x47c1720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%28:\l28:                                               \l  %29 = mul nsw i32 %3, %0\l  %30 = add nsw i32 %13, %29\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %31\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %34 = icmp sgt i32 %33, 10\l  br i1 %34, label %43, label %35\l|{<s0>T|<s1>F}}"];
	Node0x47c1720:s0 -> Node0x47bfc30;
	Node0x47c1720:s1 -> Node0x47c1da0;
	Node0x47c1da0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%35:\l35:                                               \l  %36 = add nsw i32 %33, %26\l  %37 = sext i32 %18 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %40 = icmp slt i32 %36, %39\l  br i1 %40, label %41, label %43\l|{<s0>T|<s1>F}}"];
	Node0x47c1da0:s0 -> Node0x47c2180;
	Node0x47c1da0:s1 -> Node0x47bfc30;
	Node0x47c2180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%41:\l41:                                               \l  store i32 %36, i32 addrspace(1)* %38, align 4, !tbaa !7\l  %42 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %37\l  store i32 %0, i32 addrspace(1)* %42, align 4, !tbaa !7\l  br label %43\l}"];
	Node0x47c2180 -> Node0x47bfc30;
	Node0x47bfc30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
