#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 27 16:35:12 2022
# Process ID: 103808
# Current directory: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado
# Command line: vivado vivado.xpr
# Log file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.log
# Journal file: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7196.750 ; gain = 56.098 ; free physical = 8044 ; free virtual = 15214
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/xsim.dir/spi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/xsim.dir/spi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 27 17:18:48 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 27 17:18:48 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7343.961 ; gain = 0.000 ; free physical = 7837 ; free virtual = 15122
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 7468.785 ; gain = 124.824 ; free physical = 7792 ; free virtual = 15087
run all
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 7468.785 ; gain = 0.000 ; free physical = 7765 ; free virtual = 15064
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7519.672 ; gain = 50.887 ; free physical = 7654 ; free virtual = 14954
run all
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7604.715 ; gain = 64.031 ; free physical = 7730 ; free virtual = 15030
run all
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7638.727 ; gain = 34.012 ; free physical = 7713 ; free virtual = 15013
run all
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_rx_counter: x
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
@slave:  setting byte: 00
SPI Send:  aa
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7723.770 ; gain = 64.031 ; free physical = 7698 ; free virtual = 14998
run all
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable '_next_rx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:21]
WARNING: [VRFC 10-2921] '_next_rx_counter' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:37]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_rx_counter: x
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
@slave:  setting byte: 00
SPI Send:  aa
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7803.809 ; gain = 80.039 ; free physical = 7686 ; free virtual = 14986
run all
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
_rx_counter: x
SPI Recv:  zz
@slave: checking byte: aa
Fatal: BAD byte: Xx
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable '_rx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:19]
WARNING: [VRFC 10-2921] '_rx_counter' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:33]
ERROR: [VRFC 10-3818] variable '_tx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable '_rx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:19]
WARNING: [VRFC 10-2921] '_rx_counter' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:33]
ERROR: [VRFC 10-3818] variable '_tx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable '_rx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:19]
WARNING: [VRFC 10-2921] '_rx_counter' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:33]
ERROR: [VRFC 10-3818] variable '_tx_counter' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:20]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7959.887 ; gain = 112.859 ; free physical = 7657 ; free virtual = 14958
run all
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
SPI Recv:  Xx
@slave: checking byte: ff
Fatal: BAD byte: aa
Time: 18511 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_rx_counter: x
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8123.965 ; gain = 58.016 ; free physical = 7649 ; free virtual = 14951
run all
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: 0
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: f
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: f
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: e
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: e
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: d
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: d
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: c
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: c
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: b
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: b
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: a
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: a
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 9
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 9
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 8
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 8
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
SPI Recv:  Xx
@slave: checking byte: ff
Fatal: BAD byte: aa
Time: 18511 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_rx_counter: x
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8158.980 ; gain = 35.016 ; free physical = 7655 ; free virtual = 14957
run all
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_rx_counter: x
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 7
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 6
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 6
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 5
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 5
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 4
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 4
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 3
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 3
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 2
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 2
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 1
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 1
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 0
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 0
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
_tx_counter: 7
_rx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_rx_counter: x
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8201.000 ; gain = 40.020 ; free physical = 7650 ; free virtual = 14952
run all
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 6
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 5
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 4
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 3
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 2
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 1
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 0
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
_rx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8246.023 ; gain = 45.023 ; free physical = 7627 ; free virtual = 14929
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8281.039 ; gain = 35.016 ; free physical = 7573 ; free virtual = 14876
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8321.059 ; gain = 40.020 ; free physical = 7576 ; free virtual = 14878
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
SPI Recv:  2a
@slave: checking byte: ff
Fatal: bad rx_data 2a
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8366.082 ; gain = 45.023 ; free physical = 7556 ; free virtual = 14858
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8401.098 ; gain = 35.016 ; free physical = 7571 ; free virtual = 14873
run all
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
SPI Recv:  2a
@slave: checking byte: ff
Fatal: bad rx_data 2a
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8446.121 ; gain = 45.023 ; free physical = 7576 ; free virtual = 14878
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/spi_tb/DUT}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8446.121 ; gain = 0.000 ; free physical = 7523 ; free virtual = 14826
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 18
add_wave {{/spi_tb/DUT}} 
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
run all
@slave:  setting byte: ff
SPI Send:  00
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  7f
@slave: checking byte: 00
Fatal: bad rx_data 7f
Time: 27331 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 106
$finish called at time : 27331 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 106
run all
@slave:  setting byte: be
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  df
@slave: checking byte: aa
Fatal: bad rx_data df
Time: 36151 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 112
$finish called at time : 36151 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 112
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/spi_tb/DUT}} 
run all
@slave:  setting byte: ff
SPI Send:  00
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  7f
@slave: checking byte: 00
Fatal: bad rx_data 7f
Time: 27331 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 106
$finish called at time : 27331 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 106
run all
@slave:  setting byte: be
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  df
@slave: checking byte: aa
Fatal: bad rx_data df
Time: 36151 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 112
$finish called at time : 36151 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 112
relaunch_sim
Command: launch_simulation -simset sim_spi -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_spi -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
_tx_counter: x
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
@slave:  setting byte: 00
SPI Send:  aa
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8484.137 ; gain = 38.016 ; free physical = 7487 ; free virtual = 14790
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/spi_tb/DUT}} 
run all
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  X0
@slave: checking byte: aa
@slave:  setting byte: aa
SPI Send:  ff
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 6
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 5
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 4
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 3
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 2
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 1
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 0
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
_tx_counter: 7
SPI Recv:  55
@slave: checking byte: ff
Fatal: bad rx_data 55
Time: 18511 ns  Iteration: 0  Process: /spi_tb/Initial78_3/Block78_4  Scope: spi_tb.Block78_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 100
$finish called at time : 18511 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'next_miso' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:23]
WARNING: [VRFC 10-2921] 'next_miso' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:41]
ERROR: [VRFC 10-3818] variable 'prev_sck' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:24]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'prev_sck' is driven by invalid combination of procedural drivers [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:24]
WARNING: [VRFC 10-2921] 'prev_sck' driven by this always_ff block should not be driven by any other process [/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8601.195 ; gain = 108.859 ; free physical = 7476 ; free virtual = 14779
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/spi_tb/DUT}} 
run all
SPI Recv:  00
@slave: checking byte: aa
Fatal: BAD byte: 00
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8646.219 ; gain = 45.023 ; free physical = 7477 ; free virtual = 14780
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/spi_tb/DUT}} 
run all
Fatal: bad done: expect:0 got: 1
Time: 5031 ns  Iteration: 0  Process: /spi_tb/sendByte/Block42_4  Scope: spi_tb.sendByte.Block42_4  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 51
$finish called at time : 5031 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8801.293 ; gain = 59.020 ; free physical = 7459 ; free virtual = 14764
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/spi_tb/DUT}} 
run all
SPI Recv:  00
@slave: checking byte: aa
Fatal: BAD byte: 2a
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8881.332 ; gain = 64.023 ; free physical = 7445 ; free virtual = 14749
current_wave_config {Untitled 24}
Untitled 24
add_wave {{/spi_tb/DUT}} 
run all
SPI Recv:  00
@slave: checking byte: aa
Fatal: BAD byte: 2a
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_spi ]
Command: launch_simulation -simset sim_spi
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_spi'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_tb' in fileset 'sim_spi'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_spi'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xvlog --incr --relax -L uvm -prj spi_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vsrc/spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 939e26257c434575b16a4fe773e6f04e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_tb_behav xil_defaultlib.spi_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi
Compiling module xil_defaultlib.spi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vivado/vivado.sim/sim_spi/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_tb_behav -key {Behavioral:sim_spi:Functional:spi_tb} -tclbatch {spi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source spi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@slave:  setting byte: 00
SPI Send:  aa
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8926.355 ; gain = 45.023 ; free physical = 7448 ; free virtual = 14752
current_wave_config {Untitled 25}
Untitled 25
add_wave {{/spi_tb/DUT}} 
run all
SPI Recv:  00
@slave: checking byte: aa
Fatal: BAD byte: 2a
Time: 9691 ns  Iteration: 0  Process: /spi_tb/checkByte  Scope: spi_tb.checkByte  File: /nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv Line: 75
$finish called at time : 9691 ns : File "/nfs/nfs7/home/zegraber/Documents/CPS-Digital-Design/Project9/P9_SPI/vtests/spi_tb.sv" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 27 19:32:54 2022...
