// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_accel_send_data_burst (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_data_AWVALID,
        m_axi_data_AWREADY,
        m_axi_data_AWADDR,
        m_axi_data_AWID,
        m_axi_data_AWLEN,
        m_axi_data_AWSIZE,
        m_axi_data_AWBURST,
        m_axi_data_AWLOCK,
        m_axi_data_AWCACHE,
        m_axi_data_AWPROT,
        m_axi_data_AWQOS,
        m_axi_data_AWREGION,
        m_axi_data_AWUSER,
        m_axi_data_WVALID,
        m_axi_data_WREADY,
        m_axi_data_WDATA,
        m_axi_data_WSTRB,
        m_axi_data_WLAST,
        m_axi_data_WID,
        m_axi_data_WUSER,
        m_axi_data_ARVALID,
        m_axi_data_ARREADY,
        m_axi_data_ARADDR,
        m_axi_data_ARID,
        m_axi_data_ARLEN,
        m_axi_data_ARSIZE,
        m_axi_data_ARBURST,
        m_axi_data_ARLOCK,
        m_axi_data_ARCACHE,
        m_axi_data_ARPROT,
        m_axi_data_ARQOS,
        m_axi_data_ARREGION,
        m_axi_data_ARUSER,
        m_axi_data_RVALID,
        m_axi_data_RREADY,
        m_axi_data_RDATA,
        m_axi_data_RLAST,
        m_axi_data_RID,
        m_axi_data_RFIFONUM,
        m_axi_data_RUSER,
        m_axi_data_RRESP,
        m_axi_data_BVALID,
        m_axi_data_BREADY,
        m_axi_data_BRESP,
        m_axi_data_BID,
        m_axi_data_BUSER,
        data_out,
        reg_file_0_0_address0,
        reg_file_0_0_ce0,
        reg_file_0_0_q0,
        reg_file_0_0_address1,
        reg_file_0_0_ce1,
        reg_file_0_0_q1,
        reg_file_0_1_address0,
        reg_file_0_1_ce0,
        reg_file_0_1_q0,
        reg_file_0_1_address1,
        reg_file_0_1_ce1,
        reg_file_0_1_q1,
        reg_file_1_0_address0,
        reg_file_1_0_ce0,
        reg_file_1_0_q0,
        reg_file_1_0_address1,
        reg_file_1_0_ce1,
        reg_file_1_0_q1,
        reg_file_1_1_address0,
        reg_file_1_1_ce0,
        reg_file_1_1_q0,
        reg_file_1_1_address1,
        reg_file_1_1_ce1,
        reg_file_1_1_q1,
        reg_file_2_0_address0,
        reg_file_2_0_ce0,
        reg_file_2_0_q0,
        reg_file_2_0_address1,
        reg_file_2_0_ce1,
        reg_file_2_0_q1,
        reg_file_2_1_address0,
        reg_file_2_1_ce0,
        reg_file_2_1_q0,
        reg_file_2_1_address1,
        reg_file_2_1_ce1,
        reg_file_2_1_q1,
        reg_file_3_0_address0,
        reg_file_3_0_ce0,
        reg_file_3_0_q0,
        reg_file_3_0_address1,
        reg_file_3_0_ce1,
        reg_file_3_0_q1,
        reg_file_3_1_address0,
        reg_file_3_1_ce0,
        reg_file_3_1_q0,
        reg_file_3_1_address1,
        reg_file_3_1_ce1,
        reg_file_3_1_q1,
        reg_file_4_0_address0,
        reg_file_4_0_ce0,
        reg_file_4_0_q0,
        reg_file_4_0_address1,
        reg_file_4_0_ce1,
        reg_file_4_0_q1,
        reg_file_4_1_address0,
        reg_file_4_1_ce0,
        reg_file_4_1_q0,
        reg_file_4_1_address1,
        reg_file_4_1_ce1,
        reg_file_4_1_q1,
        reg_file_5_0_address0,
        reg_file_5_0_ce0,
        reg_file_5_0_q0,
        reg_file_5_0_address1,
        reg_file_5_0_ce1,
        reg_file_5_0_q1,
        reg_file_5_1_address0,
        reg_file_5_1_ce0,
        reg_file_5_1_q0,
        reg_file_5_1_address1,
        reg_file_5_1_ce1,
        reg_file_5_1_q1,
        reg_file_6_0_address0,
        reg_file_6_0_ce0,
        reg_file_6_0_q0,
        reg_file_6_0_address1,
        reg_file_6_0_ce1,
        reg_file_6_0_q1,
        reg_file_6_1_address0,
        reg_file_6_1_ce0,
        reg_file_6_1_q0,
        reg_file_6_1_address1,
        reg_file_6_1_ce1,
        reg_file_6_1_q1,
        reg_file_7_0_address0,
        reg_file_7_0_ce0,
        reg_file_7_0_q0,
        reg_file_7_0_address1,
        reg_file_7_0_ce1,
        reg_file_7_0_q1,
        reg_file_7_1_address0,
        reg_file_7_1_ce0,
        reg_file_7_1_q0,
        reg_file_7_1_address1,
        reg_file_7_1_ce1,
        reg_file_7_1_q1,
        reg_file_8_0_address0,
        reg_file_8_0_ce0,
        reg_file_8_0_q0,
        reg_file_8_0_address1,
        reg_file_8_0_ce1,
        reg_file_8_0_q1,
        reg_file_8_1_address0,
        reg_file_8_1_ce0,
        reg_file_8_1_q0,
        reg_file_8_1_address1,
        reg_file_8_1_ce1,
        reg_file_8_1_q1,
        reg_file_9_0_address0,
        reg_file_9_0_ce0,
        reg_file_9_0_q0,
        reg_file_9_0_address1,
        reg_file_9_0_ce1,
        reg_file_9_0_q1,
        reg_file_9_1_address0,
        reg_file_9_1_ce0,
        reg_file_9_1_q0,
        reg_file_9_1_address1,
        reg_file_9_1_ce1,
        reg_file_9_1_q1,
        reg_file_10_0_address0,
        reg_file_10_0_ce0,
        reg_file_10_0_q0,
        reg_file_10_0_address1,
        reg_file_10_0_ce1,
        reg_file_10_0_q1,
        reg_file_10_1_address0,
        reg_file_10_1_ce0,
        reg_file_10_1_q0,
        reg_file_10_1_address1,
        reg_file_10_1_ce1,
        reg_file_10_1_q1,
        reg_file_11_0_address0,
        reg_file_11_0_ce0,
        reg_file_11_0_q0,
        reg_file_11_0_address1,
        reg_file_11_0_ce1,
        reg_file_11_0_q1,
        reg_file_11_1_address0,
        reg_file_11_1_ce0,
        reg_file_11_1_q0,
        reg_file_11_1_address1,
        reg_file_11_1_ce1,
        reg_file_11_1_q1,
        reg_file_12_0_address0,
        reg_file_12_0_ce0,
        reg_file_12_0_q0,
        reg_file_12_0_address1,
        reg_file_12_0_ce1,
        reg_file_12_0_q1,
        reg_file_12_1_address0,
        reg_file_12_1_ce0,
        reg_file_12_1_q0,
        reg_file_12_1_address1,
        reg_file_12_1_ce1,
        reg_file_12_1_q1,
        reg_file_13_0_address0,
        reg_file_13_0_ce0,
        reg_file_13_0_q0,
        reg_file_13_0_address1,
        reg_file_13_0_ce1,
        reg_file_13_0_q1,
        reg_file_13_1_address0,
        reg_file_13_1_ce0,
        reg_file_13_1_q0,
        reg_file_13_1_address1,
        reg_file_13_1_ce1,
        reg_file_13_1_q1,
        reg_file_14_0_address0,
        reg_file_14_0_ce0,
        reg_file_14_0_q0,
        reg_file_14_0_address1,
        reg_file_14_0_ce1,
        reg_file_14_0_q1,
        reg_file_14_1_address0,
        reg_file_14_1_ce0,
        reg_file_14_1_q0,
        reg_file_14_1_address1,
        reg_file_14_1_ce1,
        reg_file_14_1_q1,
        reg_file_15_0_address0,
        reg_file_15_0_ce0,
        reg_file_15_0_q0,
        reg_file_15_0_address1,
        reg_file_15_0_ce1,
        reg_file_15_0_q1,
        reg_file_15_1_address0,
        reg_file_15_1_ce0,
        reg_file_15_1_q0,
        reg_file_15_1_address1,
        reg_file_15_1_ce1,
        reg_file_15_1_q1,
        reg_file_16_0_address0,
        reg_file_16_0_ce0,
        reg_file_16_0_q0,
        reg_file_16_0_address1,
        reg_file_16_0_ce1,
        reg_file_16_0_q1,
        reg_file_16_1_address0,
        reg_file_16_1_ce0,
        reg_file_16_1_q0,
        reg_file_16_1_address1,
        reg_file_16_1_ce1,
        reg_file_16_1_q1,
        reg_file_17_0_address0,
        reg_file_17_0_ce0,
        reg_file_17_0_q0,
        reg_file_17_0_address1,
        reg_file_17_0_ce1,
        reg_file_17_0_q1,
        reg_file_17_1_address0,
        reg_file_17_1_ce0,
        reg_file_17_1_q0,
        reg_file_17_1_address1,
        reg_file_17_1_ce1,
        reg_file_17_1_q1,
        reg_file_18_0_address0,
        reg_file_18_0_ce0,
        reg_file_18_0_q0,
        reg_file_18_0_address1,
        reg_file_18_0_ce1,
        reg_file_18_0_q1,
        reg_file_18_1_address0,
        reg_file_18_1_ce0,
        reg_file_18_1_q0,
        reg_file_18_1_address1,
        reg_file_18_1_ce1,
        reg_file_18_1_q1,
        reg_file_19_0_address0,
        reg_file_19_0_ce0,
        reg_file_19_0_q0,
        reg_file_19_0_address1,
        reg_file_19_0_ce1,
        reg_file_19_0_q1,
        reg_file_19_1_address0,
        reg_file_19_1_ce0,
        reg_file_19_1_q0,
        reg_file_19_1_address1,
        reg_file_19_1_ce1,
        reg_file_19_1_q1,
        reg_file_20_0_address0,
        reg_file_20_0_ce0,
        reg_file_20_0_q0,
        reg_file_20_0_address1,
        reg_file_20_0_ce1,
        reg_file_20_0_q1,
        reg_file_20_1_address0,
        reg_file_20_1_ce0,
        reg_file_20_1_q0,
        reg_file_20_1_address1,
        reg_file_20_1_ce1,
        reg_file_20_1_q1,
        reg_file_21_0_address0,
        reg_file_21_0_ce0,
        reg_file_21_0_q0,
        reg_file_21_0_address1,
        reg_file_21_0_ce1,
        reg_file_21_0_q1,
        reg_file_21_1_address0,
        reg_file_21_1_ce0,
        reg_file_21_1_q0,
        reg_file_21_1_address1,
        reg_file_21_1_ce1,
        reg_file_21_1_q1,
        reg_file_22_0_address0,
        reg_file_22_0_ce0,
        reg_file_22_0_q0,
        reg_file_22_0_address1,
        reg_file_22_0_ce1,
        reg_file_22_0_q1,
        reg_file_22_1_address0,
        reg_file_22_1_ce0,
        reg_file_22_1_q0,
        reg_file_22_1_address1,
        reg_file_22_1_ce1,
        reg_file_22_1_q1,
        reg_file_23_0_address0,
        reg_file_23_0_ce0,
        reg_file_23_0_q0,
        reg_file_23_0_address1,
        reg_file_23_0_ce1,
        reg_file_23_0_q1,
        reg_file_23_1_address0,
        reg_file_23_1_ce0,
        reg_file_23_1_q0,
        reg_file_23_1_address1,
        reg_file_23_1_ce1,
        reg_file_23_1_q1,
        reg_file_24_0_address0,
        reg_file_24_0_ce0,
        reg_file_24_0_q0,
        reg_file_24_0_address1,
        reg_file_24_0_ce1,
        reg_file_24_0_q1,
        reg_file_24_1_address0,
        reg_file_24_1_ce0,
        reg_file_24_1_q0,
        reg_file_24_1_address1,
        reg_file_24_1_ce1,
        reg_file_24_1_q1,
        reg_file_25_0_address0,
        reg_file_25_0_ce0,
        reg_file_25_0_q0,
        reg_file_25_0_address1,
        reg_file_25_0_ce1,
        reg_file_25_0_q1,
        reg_file_25_1_address0,
        reg_file_25_1_ce0,
        reg_file_25_1_q0,
        reg_file_25_1_address1,
        reg_file_25_1_ce1,
        reg_file_25_1_q1,
        reg_file_26_0_address0,
        reg_file_26_0_ce0,
        reg_file_26_0_q0,
        reg_file_26_0_address1,
        reg_file_26_0_ce1,
        reg_file_26_0_q1,
        reg_file_26_1_address0,
        reg_file_26_1_ce0,
        reg_file_26_1_q0,
        reg_file_26_1_address1,
        reg_file_26_1_ce1,
        reg_file_26_1_q1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_data_AWVALID;
input   m_axi_data_AWREADY;
output  [63:0] m_axi_data_AWADDR;
output  [0:0] m_axi_data_AWID;
output  [31:0] m_axi_data_AWLEN;
output  [2:0] m_axi_data_AWSIZE;
output  [1:0] m_axi_data_AWBURST;
output  [1:0] m_axi_data_AWLOCK;
output  [3:0] m_axi_data_AWCACHE;
output  [2:0] m_axi_data_AWPROT;
output  [3:0] m_axi_data_AWQOS;
output  [3:0] m_axi_data_AWREGION;
output  [0:0] m_axi_data_AWUSER;
output   m_axi_data_WVALID;
input   m_axi_data_WREADY;
output  [63:0] m_axi_data_WDATA;
output  [7:0] m_axi_data_WSTRB;
output   m_axi_data_WLAST;
output  [0:0] m_axi_data_WID;
output  [0:0] m_axi_data_WUSER;
output   m_axi_data_ARVALID;
input   m_axi_data_ARREADY;
output  [63:0] m_axi_data_ARADDR;
output  [0:0] m_axi_data_ARID;
output  [31:0] m_axi_data_ARLEN;
output  [2:0] m_axi_data_ARSIZE;
output  [1:0] m_axi_data_ARBURST;
output  [1:0] m_axi_data_ARLOCK;
output  [3:0] m_axi_data_ARCACHE;
output  [2:0] m_axi_data_ARPROT;
output  [3:0] m_axi_data_ARQOS;
output  [3:0] m_axi_data_ARREGION;
output  [0:0] m_axi_data_ARUSER;
input   m_axi_data_RVALID;
output   m_axi_data_RREADY;
input  [63:0] m_axi_data_RDATA;
input   m_axi_data_RLAST;
input  [0:0] m_axi_data_RID;
input  [8:0] m_axi_data_RFIFONUM;
input  [0:0] m_axi_data_RUSER;
input  [1:0] m_axi_data_RRESP;
input   m_axi_data_BVALID;
output   m_axi_data_BREADY;
input  [1:0] m_axi_data_BRESP;
input  [0:0] m_axi_data_BID;
input  [0:0] m_axi_data_BUSER;
input  [63:0] data_out;
output  [10:0] reg_file_0_0_address0;
output   reg_file_0_0_ce0;
input  [15:0] reg_file_0_0_q0;
output  [10:0] reg_file_0_0_address1;
output   reg_file_0_0_ce1;
input  [15:0] reg_file_0_0_q1;
output  [10:0] reg_file_0_1_address0;
output   reg_file_0_1_ce0;
input  [15:0] reg_file_0_1_q0;
output  [10:0] reg_file_0_1_address1;
output   reg_file_0_1_ce1;
input  [15:0] reg_file_0_1_q1;
output  [10:0] reg_file_1_0_address0;
output   reg_file_1_0_ce0;
input  [15:0] reg_file_1_0_q0;
output  [10:0] reg_file_1_0_address1;
output   reg_file_1_0_ce1;
input  [15:0] reg_file_1_0_q1;
output  [10:0] reg_file_1_1_address0;
output   reg_file_1_1_ce0;
input  [15:0] reg_file_1_1_q0;
output  [10:0] reg_file_1_1_address1;
output   reg_file_1_1_ce1;
input  [15:0] reg_file_1_1_q1;
output  [10:0] reg_file_2_0_address0;
output   reg_file_2_0_ce0;
input  [15:0] reg_file_2_0_q0;
output  [10:0] reg_file_2_0_address1;
output   reg_file_2_0_ce1;
input  [15:0] reg_file_2_0_q1;
output  [10:0] reg_file_2_1_address0;
output   reg_file_2_1_ce0;
input  [15:0] reg_file_2_1_q0;
output  [10:0] reg_file_2_1_address1;
output   reg_file_2_1_ce1;
input  [15:0] reg_file_2_1_q1;
output  [10:0] reg_file_3_0_address0;
output   reg_file_3_0_ce0;
input  [15:0] reg_file_3_0_q0;
output  [10:0] reg_file_3_0_address1;
output   reg_file_3_0_ce1;
input  [15:0] reg_file_3_0_q1;
output  [10:0] reg_file_3_1_address0;
output   reg_file_3_1_ce0;
input  [15:0] reg_file_3_1_q0;
output  [10:0] reg_file_3_1_address1;
output   reg_file_3_1_ce1;
input  [15:0] reg_file_3_1_q1;
output  [10:0] reg_file_4_0_address0;
output   reg_file_4_0_ce0;
input  [15:0] reg_file_4_0_q0;
output  [10:0] reg_file_4_0_address1;
output   reg_file_4_0_ce1;
input  [15:0] reg_file_4_0_q1;
output  [10:0] reg_file_4_1_address0;
output   reg_file_4_1_ce0;
input  [15:0] reg_file_4_1_q0;
output  [10:0] reg_file_4_1_address1;
output   reg_file_4_1_ce1;
input  [15:0] reg_file_4_1_q1;
output  [10:0] reg_file_5_0_address0;
output   reg_file_5_0_ce0;
input  [15:0] reg_file_5_0_q0;
output  [10:0] reg_file_5_0_address1;
output   reg_file_5_0_ce1;
input  [15:0] reg_file_5_0_q1;
output  [10:0] reg_file_5_1_address0;
output   reg_file_5_1_ce0;
input  [15:0] reg_file_5_1_q0;
output  [10:0] reg_file_5_1_address1;
output   reg_file_5_1_ce1;
input  [15:0] reg_file_5_1_q1;
output  [10:0] reg_file_6_0_address0;
output   reg_file_6_0_ce0;
input  [15:0] reg_file_6_0_q0;
output  [10:0] reg_file_6_0_address1;
output   reg_file_6_0_ce1;
input  [15:0] reg_file_6_0_q1;
output  [10:0] reg_file_6_1_address0;
output   reg_file_6_1_ce0;
input  [15:0] reg_file_6_1_q0;
output  [10:0] reg_file_6_1_address1;
output   reg_file_6_1_ce1;
input  [15:0] reg_file_6_1_q1;
output  [10:0] reg_file_7_0_address0;
output   reg_file_7_0_ce0;
input  [15:0] reg_file_7_0_q0;
output  [10:0] reg_file_7_0_address1;
output   reg_file_7_0_ce1;
input  [15:0] reg_file_7_0_q1;
output  [10:0] reg_file_7_1_address0;
output   reg_file_7_1_ce0;
input  [15:0] reg_file_7_1_q0;
output  [10:0] reg_file_7_1_address1;
output   reg_file_7_1_ce1;
input  [15:0] reg_file_7_1_q1;
output  [10:0] reg_file_8_0_address0;
output   reg_file_8_0_ce0;
input  [15:0] reg_file_8_0_q0;
output  [10:0] reg_file_8_0_address1;
output   reg_file_8_0_ce1;
input  [15:0] reg_file_8_0_q1;
output  [10:0] reg_file_8_1_address0;
output   reg_file_8_1_ce0;
input  [15:0] reg_file_8_1_q0;
output  [10:0] reg_file_8_1_address1;
output   reg_file_8_1_ce1;
input  [15:0] reg_file_8_1_q1;
output  [10:0] reg_file_9_0_address0;
output   reg_file_9_0_ce0;
input  [15:0] reg_file_9_0_q0;
output  [10:0] reg_file_9_0_address1;
output   reg_file_9_0_ce1;
input  [15:0] reg_file_9_0_q1;
output  [10:0] reg_file_9_1_address0;
output   reg_file_9_1_ce0;
input  [15:0] reg_file_9_1_q0;
output  [10:0] reg_file_9_1_address1;
output   reg_file_9_1_ce1;
input  [15:0] reg_file_9_1_q1;
output  [10:0] reg_file_10_0_address0;
output   reg_file_10_0_ce0;
input  [15:0] reg_file_10_0_q0;
output  [10:0] reg_file_10_0_address1;
output   reg_file_10_0_ce1;
input  [15:0] reg_file_10_0_q1;
output  [10:0] reg_file_10_1_address0;
output   reg_file_10_1_ce0;
input  [15:0] reg_file_10_1_q0;
output  [10:0] reg_file_10_1_address1;
output   reg_file_10_1_ce1;
input  [15:0] reg_file_10_1_q1;
output  [10:0] reg_file_11_0_address0;
output   reg_file_11_0_ce0;
input  [15:0] reg_file_11_0_q0;
output  [10:0] reg_file_11_0_address1;
output   reg_file_11_0_ce1;
input  [15:0] reg_file_11_0_q1;
output  [10:0] reg_file_11_1_address0;
output   reg_file_11_1_ce0;
input  [15:0] reg_file_11_1_q0;
output  [10:0] reg_file_11_1_address1;
output   reg_file_11_1_ce1;
input  [15:0] reg_file_11_1_q1;
output  [10:0] reg_file_12_0_address0;
output   reg_file_12_0_ce0;
input  [15:0] reg_file_12_0_q0;
output  [10:0] reg_file_12_0_address1;
output   reg_file_12_0_ce1;
input  [15:0] reg_file_12_0_q1;
output  [10:0] reg_file_12_1_address0;
output   reg_file_12_1_ce0;
input  [15:0] reg_file_12_1_q0;
output  [10:0] reg_file_12_1_address1;
output   reg_file_12_1_ce1;
input  [15:0] reg_file_12_1_q1;
output  [10:0] reg_file_13_0_address0;
output   reg_file_13_0_ce0;
input  [15:0] reg_file_13_0_q0;
output  [10:0] reg_file_13_0_address1;
output   reg_file_13_0_ce1;
input  [15:0] reg_file_13_0_q1;
output  [10:0] reg_file_13_1_address0;
output   reg_file_13_1_ce0;
input  [15:0] reg_file_13_1_q0;
output  [10:0] reg_file_13_1_address1;
output   reg_file_13_1_ce1;
input  [15:0] reg_file_13_1_q1;
output  [10:0] reg_file_14_0_address0;
output   reg_file_14_0_ce0;
input  [15:0] reg_file_14_0_q0;
output  [10:0] reg_file_14_0_address1;
output   reg_file_14_0_ce1;
input  [15:0] reg_file_14_0_q1;
output  [10:0] reg_file_14_1_address0;
output   reg_file_14_1_ce0;
input  [15:0] reg_file_14_1_q0;
output  [10:0] reg_file_14_1_address1;
output   reg_file_14_1_ce1;
input  [15:0] reg_file_14_1_q1;
output  [10:0] reg_file_15_0_address0;
output   reg_file_15_0_ce0;
input  [15:0] reg_file_15_0_q0;
output  [10:0] reg_file_15_0_address1;
output   reg_file_15_0_ce1;
input  [15:0] reg_file_15_0_q1;
output  [10:0] reg_file_15_1_address0;
output   reg_file_15_1_ce0;
input  [15:0] reg_file_15_1_q0;
output  [10:0] reg_file_15_1_address1;
output   reg_file_15_1_ce1;
input  [15:0] reg_file_15_1_q1;
output  [10:0] reg_file_16_0_address0;
output   reg_file_16_0_ce0;
input  [15:0] reg_file_16_0_q0;
output  [10:0] reg_file_16_0_address1;
output   reg_file_16_0_ce1;
input  [15:0] reg_file_16_0_q1;
output  [10:0] reg_file_16_1_address0;
output   reg_file_16_1_ce0;
input  [15:0] reg_file_16_1_q0;
output  [10:0] reg_file_16_1_address1;
output   reg_file_16_1_ce1;
input  [15:0] reg_file_16_1_q1;
output  [10:0] reg_file_17_0_address0;
output   reg_file_17_0_ce0;
input  [15:0] reg_file_17_0_q0;
output  [10:0] reg_file_17_0_address1;
output   reg_file_17_0_ce1;
input  [15:0] reg_file_17_0_q1;
output  [10:0] reg_file_17_1_address0;
output   reg_file_17_1_ce0;
input  [15:0] reg_file_17_1_q0;
output  [10:0] reg_file_17_1_address1;
output   reg_file_17_1_ce1;
input  [15:0] reg_file_17_1_q1;
output  [10:0] reg_file_18_0_address0;
output   reg_file_18_0_ce0;
input  [15:0] reg_file_18_0_q0;
output  [10:0] reg_file_18_0_address1;
output   reg_file_18_0_ce1;
input  [15:0] reg_file_18_0_q1;
output  [10:0] reg_file_18_1_address0;
output   reg_file_18_1_ce0;
input  [15:0] reg_file_18_1_q0;
output  [10:0] reg_file_18_1_address1;
output   reg_file_18_1_ce1;
input  [15:0] reg_file_18_1_q1;
output  [10:0] reg_file_19_0_address0;
output   reg_file_19_0_ce0;
input  [15:0] reg_file_19_0_q0;
output  [10:0] reg_file_19_0_address1;
output   reg_file_19_0_ce1;
input  [15:0] reg_file_19_0_q1;
output  [10:0] reg_file_19_1_address0;
output   reg_file_19_1_ce0;
input  [15:0] reg_file_19_1_q0;
output  [10:0] reg_file_19_1_address1;
output   reg_file_19_1_ce1;
input  [15:0] reg_file_19_1_q1;
output  [10:0] reg_file_20_0_address0;
output   reg_file_20_0_ce0;
input  [15:0] reg_file_20_0_q0;
output  [10:0] reg_file_20_0_address1;
output   reg_file_20_0_ce1;
input  [15:0] reg_file_20_0_q1;
output  [10:0] reg_file_20_1_address0;
output   reg_file_20_1_ce0;
input  [15:0] reg_file_20_1_q0;
output  [10:0] reg_file_20_1_address1;
output   reg_file_20_1_ce1;
input  [15:0] reg_file_20_1_q1;
output  [10:0] reg_file_21_0_address0;
output   reg_file_21_0_ce0;
input  [15:0] reg_file_21_0_q0;
output  [10:0] reg_file_21_0_address1;
output   reg_file_21_0_ce1;
input  [15:0] reg_file_21_0_q1;
output  [10:0] reg_file_21_1_address0;
output   reg_file_21_1_ce0;
input  [15:0] reg_file_21_1_q0;
output  [10:0] reg_file_21_1_address1;
output   reg_file_21_1_ce1;
input  [15:0] reg_file_21_1_q1;
output  [10:0] reg_file_22_0_address0;
output   reg_file_22_0_ce0;
input  [15:0] reg_file_22_0_q0;
output  [10:0] reg_file_22_0_address1;
output   reg_file_22_0_ce1;
input  [15:0] reg_file_22_0_q1;
output  [10:0] reg_file_22_1_address0;
output   reg_file_22_1_ce0;
input  [15:0] reg_file_22_1_q0;
output  [10:0] reg_file_22_1_address1;
output   reg_file_22_1_ce1;
input  [15:0] reg_file_22_1_q1;
output  [10:0] reg_file_23_0_address0;
output   reg_file_23_0_ce0;
input  [15:0] reg_file_23_0_q0;
output  [10:0] reg_file_23_0_address1;
output   reg_file_23_0_ce1;
input  [15:0] reg_file_23_0_q1;
output  [10:0] reg_file_23_1_address0;
output   reg_file_23_1_ce0;
input  [15:0] reg_file_23_1_q0;
output  [10:0] reg_file_23_1_address1;
output   reg_file_23_1_ce1;
input  [15:0] reg_file_23_1_q1;
output  [10:0] reg_file_24_0_address0;
output   reg_file_24_0_ce0;
input  [15:0] reg_file_24_0_q0;
output  [10:0] reg_file_24_0_address1;
output   reg_file_24_0_ce1;
input  [15:0] reg_file_24_0_q1;
output  [10:0] reg_file_24_1_address0;
output   reg_file_24_1_ce0;
input  [15:0] reg_file_24_1_q0;
output  [10:0] reg_file_24_1_address1;
output   reg_file_24_1_ce1;
input  [15:0] reg_file_24_1_q1;
output  [10:0] reg_file_25_0_address0;
output   reg_file_25_0_ce0;
input  [15:0] reg_file_25_0_q0;
output  [10:0] reg_file_25_0_address1;
output   reg_file_25_0_ce1;
input  [15:0] reg_file_25_0_q1;
output  [10:0] reg_file_25_1_address0;
output   reg_file_25_1_ce0;
input  [15:0] reg_file_25_1_q0;
output  [10:0] reg_file_25_1_address1;
output   reg_file_25_1_ce1;
input  [15:0] reg_file_25_1_q1;
output  [10:0] reg_file_26_0_address0;
output   reg_file_26_0_ce0;
input  [15:0] reg_file_26_0_q0;
output  [10:0] reg_file_26_0_address1;
output   reg_file_26_0_ce1;
input  [15:0] reg_file_26_0_q1;
output  [10:0] reg_file_26_1_address0;
output   reg_file_26_1_ce0;
input  [15:0] reg_file_26_1_q0;
output  [10:0] reg_file_26_1_address1;
output   reg_file_26_1_ce1;
input  [15:0] reg_file_26_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_data_AWVALID;
reg[63:0] m_axi_data_AWADDR;
reg[0:0] m_axi_data_AWID;
reg[31:0] m_axi_data_AWLEN;
reg[2:0] m_axi_data_AWSIZE;
reg[1:0] m_axi_data_AWBURST;
reg[1:0] m_axi_data_AWLOCK;
reg[3:0] m_axi_data_AWCACHE;
reg[2:0] m_axi_data_AWPROT;
reg[3:0] m_axi_data_AWQOS;
reg[3:0] m_axi_data_AWREGION;
reg[0:0] m_axi_data_AWUSER;
reg m_axi_data_WVALID;
reg m_axi_data_BREADY;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    data_blk_n_AW;
reg    data_blk_n_B;
wire    ap_CS_fsm_state8;
wire  signed [60:0] trunc_ln_fu_281_p4;
reg   [60:0] trunc_ln_reg_302;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_done;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_idle;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_ready;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWVALID;
wire   [63:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWADDR;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWID;
wire   [31:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLEN;
wire   [2:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWSIZE;
wire   [1:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWBURST;
wire   [1:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLOCK;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWCACHE;
wire   [2:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWPROT;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWQOS;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWREGION;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWUSER;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WVALID;
wire   [63:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WDATA;
wire   [7:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WSTRB;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WLAST;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WID;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WUSER;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARVALID;
wire   [63:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARADDR;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARID;
wire   [31:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARLEN;
wire   [2:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARSIZE;
wire   [1:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARBURST;
wire   [1:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARLOCK;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARCACHE;
wire   [2:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARPROT;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARQOS;
wire   [3:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARREGION;
wire   [0:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARUSER;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_RREADY;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_BREADY;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce1;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address0;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce0;
wire   [10:0] grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address1;
wire    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce1;
reg    grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire  signed [63:0] sext_ln77_fu_291_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg = 1'b0;
end

generic_accel_send_data_burst_Pipeline_VITIS_LOOP_77_1 grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start),
    .ap_done(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_done),
    .ap_idle(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_idle),
    .ap_ready(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_ready),
    .m_axi_data_AWVALID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWVALID),
    .m_axi_data_AWREADY(m_axi_data_AWREADY),
    .m_axi_data_AWADDR(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWADDR),
    .m_axi_data_AWID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWID),
    .m_axi_data_AWLEN(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLEN),
    .m_axi_data_AWSIZE(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWSIZE),
    .m_axi_data_AWBURST(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWBURST),
    .m_axi_data_AWLOCK(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLOCK),
    .m_axi_data_AWCACHE(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWCACHE),
    .m_axi_data_AWPROT(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWPROT),
    .m_axi_data_AWQOS(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWQOS),
    .m_axi_data_AWREGION(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWREGION),
    .m_axi_data_AWUSER(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWUSER),
    .m_axi_data_WVALID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WVALID),
    .m_axi_data_WREADY(m_axi_data_WREADY),
    .m_axi_data_WDATA(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WDATA),
    .m_axi_data_WSTRB(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WSTRB),
    .m_axi_data_WLAST(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WLAST),
    .m_axi_data_WID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WID),
    .m_axi_data_WUSER(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WUSER),
    .m_axi_data_ARVALID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARVALID),
    .m_axi_data_ARREADY(1'b0),
    .m_axi_data_ARADDR(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARADDR),
    .m_axi_data_ARID(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARID),
    .m_axi_data_ARLEN(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARLEN),
    .m_axi_data_ARSIZE(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARSIZE),
    .m_axi_data_ARBURST(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARBURST),
    .m_axi_data_ARLOCK(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARLOCK),
    .m_axi_data_ARCACHE(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARCACHE),
    .m_axi_data_ARPROT(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARPROT),
    .m_axi_data_ARQOS(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARQOS),
    .m_axi_data_ARREGION(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARREGION),
    .m_axi_data_ARUSER(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_ARUSER),
    .m_axi_data_RVALID(1'b0),
    .m_axi_data_RREADY(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_RREADY),
    .m_axi_data_RDATA(64'd0),
    .m_axi_data_RLAST(1'b0),
    .m_axi_data_RID(1'd0),
    .m_axi_data_RFIFONUM(9'd0),
    .m_axi_data_RUSER(1'd0),
    .m_axi_data_RRESP(2'd0),
    .m_axi_data_BVALID(m_axi_data_BVALID),
    .m_axi_data_BREADY(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_BREADY),
    .m_axi_data_BRESP(m_axi_data_BRESP),
    .m_axi_data_BID(m_axi_data_BID),
    .m_axi_data_BUSER(m_axi_data_BUSER),
    .sext_ln77(trunc_ln_reg_302),
    .reg_file_0_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address0),
    .reg_file_0_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce0),
    .reg_file_0_0_q0(reg_file_0_0_q0),
    .reg_file_0_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address1),
    .reg_file_0_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce1),
    .reg_file_0_0_q1(reg_file_0_0_q1),
    .reg_file_0_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address0),
    .reg_file_0_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce0),
    .reg_file_0_1_q0(reg_file_0_1_q0),
    .reg_file_0_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address1),
    .reg_file_0_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce1),
    .reg_file_0_1_q1(reg_file_0_1_q1),
    .reg_file_1_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address0),
    .reg_file_1_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce0),
    .reg_file_1_0_q0(reg_file_1_0_q0),
    .reg_file_1_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address1),
    .reg_file_1_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce1),
    .reg_file_1_0_q1(reg_file_1_0_q1),
    .reg_file_1_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address0),
    .reg_file_1_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce0),
    .reg_file_1_1_q0(reg_file_1_1_q0),
    .reg_file_1_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address1),
    .reg_file_1_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce1),
    .reg_file_1_1_q1(reg_file_1_1_q1),
    .reg_file_2_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address0),
    .reg_file_2_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce0),
    .reg_file_2_0_q0(reg_file_2_0_q0),
    .reg_file_2_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address1),
    .reg_file_2_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce1),
    .reg_file_2_0_q1(reg_file_2_0_q1),
    .reg_file_2_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address0),
    .reg_file_2_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce0),
    .reg_file_2_1_q0(reg_file_2_1_q0),
    .reg_file_2_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address1),
    .reg_file_2_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce1),
    .reg_file_2_1_q1(reg_file_2_1_q1),
    .reg_file_3_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address0),
    .reg_file_3_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce0),
    .reg_file_3_0_q0(reg_file_3_0_q0),
    .reg_file_3_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address1),
    .reg_file_3_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce1),
    .reg_file_3_0_q1(reg_file_3_0_q1),
    .reg_file_3_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address0),
    .reg_file_3_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce0),
    .reg_file_3_1_q0(reg_file_3_1_q0),
    .reg_file_3_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address1),
    .reg_file_3_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce1),
    .reg_file_3_1_q1(reg_file_3_1_q1),
    .reg_file_4_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address0),
    .reg_file_4_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce0),
    .reg_file_4_0_q0(reg_file_4_0_q0),
    .reg_file_4_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address1),
    .reg_file_4_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce1),
    .reg_file_4_0_q1(reg_file_4_0_q1),
    .reg_file_4_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address0),
    .reg_file_4_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce0),
    .reg_file_4_1_q0(reg_file_4_1_q0),
    .reg_file_4_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address1),
    .reg_file_4_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce1),
    .reg_file_4_1_q1(reg_file_4_1_q1),
    .reg_file_5_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address0),
    .reg_file_5_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce0),
    .reg_file_5_0_q0(reg_file_5_0_q0),
    .reg_file_5_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address1),
    .reg_file_5_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce1),
    .reg_file_5_0_q1(reg_file_5_0_q1),
    .reg_file_5_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address0),
    .reg_file_5_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce0),
    .reg_file_5_1_q0(reg_file_5_1_q0),
    .reg_file_5_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address1),
    .reg_file_5_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce1),
    .reg_file_5_1_q1(reg_file_5_1_q1),
    .reg_file_6_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address0),
    .reg_file_6_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce0),
    .reg_file_6_0_q0(reg_file_6_0_q0),
    .reg_file_6_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address1),
    .reg_file_6_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce1),
    .reg_file_6_0_q1(reg_file_6_0_q1),
    .reg_file_6_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address0),
    .reg_file_6_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce0),
    .reg_file_6_1_q0(reg_file_6_1_q0),
    .reg_file_6_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address1),
    .reg_file_6_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce1),
    .reg_file_6_1_q1(reg_file_6_1_q1),
    .reg_file_7_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address0),
    .reg_file_7_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce0),
    .reg_file_7_0_q0(reg_file_7_0_q0),
    .reg_file_7_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address1),
    .reg_file_7_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce1),
    .reg_file_7_0_q1(reg_file_7_0_q1),
    .reg_file_7_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address0),
    .reg_file_7_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce0),
    .reg_file_7_1_q0(reg_file_7_1_q0),
    .reg_file_7_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address1),
    .reg_file_7_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce1),
    .reg_file_7_1_q1(reg_file_7_1_q1),
    .reg_file_8_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address0),
    .reg_file_8_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce0),
    .reg_file_8_0_q0(reg_file_8_0_q0),
    .reg_file_8_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address1),
    .reg_file_8_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce1),
    .reg_file_8_0_q1(reg_file_8_0_q1),
    .reg_file_8_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address0),
    .reg_file_8_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce0),
    .reg_file_8_1_q0(reg_file_8_1_q0),
    .reg_file_8_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address1),
    .reg_file_8_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce1),
    .reg_file_8_1_q1(reg_file_8_1_q1),
    .reg_file_9_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address0),
    .reg_file_9_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce0),
    .reg_file_9_0_q0(reg_file_9_0_q0),
    .reg_file_9_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address1),
    .reg_file_9_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce1),
    .reg_file_9_0_q1(reg_file_9_0_q1),
    .reg_file_9_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address0),
    .reg_file_9_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce0),
    .reg_file_9_1_q0(reg_file_9_1_q0),
    .reg_file_9_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address1),
    .reg_file_9_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce1),
    .reg_file_9_1_q1(reg_file_9_1_q1),
    .reg_file_10_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address0),
    .reg_file_10_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce0),
    .reg_file_10_0_q0(reg_file_10_0_q0),
    .reg_file_10_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address1),
    .reg_file_10_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce1),
    .reg_file_10_0_q1(reg_file_10_0_q1),
    .reg_file_10_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address0),
    .reg_file_10_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce0),
    .reg_file_10_1_q0(reg_file_10_1_q0),
    .reg_file_10_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address1),
    .reg_file_10_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce1),
    .reg_file_10_1_q1(reg_file_10_1_q1),
    .reg_file_11_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address0),
    .reg_file_11_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce0),
    .reg_file_11_0_q0(reg_file_11_0_q0),
    .reg_file_11_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address1),
    .reg_file_11_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce1),
    .reg_file_11_0_q1(reg_file_11_0_q1),
    .reg_file_11_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address0),
    .reg_file_11_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce0),
    .reg_file_11_1_q0(reg_file_11_1_q0),
    .reg_file_11_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address1),
    .reg_file_11_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce1),
    .reg_file_11_1_q1(reg_file_11_1_q1),
    .reg_file_12_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address0),
    .reg_file_12_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce0),
    .reg_file_12_0_q0(reg_file_12_0_q0),
    .reg_file_12_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address1),
    .reg_file_12_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce1),
    .reg_file_12_0_q1(reg_file_12_0_q1),
    .reg_file_12_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address0),
    .reg_file_12_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce0),
    .reg_file_12_1_q0(reg_file_12_1_q0),
    .reg_file_12_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address1),
    .reg_file_12_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce1),
    .reg_file_12_1_q1(reg_file_12_1_q1),
    .reg_file_13_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address0),
    .reg_file_13_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce0),
    .reg_file_13_0_q0(reg_file_13_0_q0),
    .reg_file_13_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address1),
    .reg_file_13_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce1),
    .reg_file_13_0_q1(reg_file_13_0_q1),
    .reg_file_13_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address0),
    .reg_file_13_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce0),
    .reg_file_13_1_q0(reg_file_13_1_q0),
    .reg_file_13_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address1),
    .reg_file_13_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce1),
    .reg_file_13_1_q1(reg_file_13_1_q1),
    .reg_file_14_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address0),
    .reg_file_14_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce0),
    .reg_file_14_0_q0(reg_file_14_0_q0),
    .reg_file_14_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address1),
    .reg_file_14_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce1),
    .reg_file_14_0_q1(reg_file_14_0_q1),
    .reg_file_14_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address0),
    .reg_file_14_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce0),
    .reg_file_14_1_q0(reg_file_14_1_q0),
    .reg_file_14_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address1),
    .reg_file_14_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce1),
    .reg_file_14_1_q1(reg_file_14_1_q1),
    .reg_file_15_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address0),
    .reg_file_15_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce0),
    .reg_file_15_0_q0(reg_file_15_0_q0),
    .reg_file_15_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address1),
    .reg_file_15_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce1),
    .reg_file_15_0_q1(reg_file_15_0_q1),
    .reg_file_15_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address0),
    .reg_file_15_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce0),
    .reg_file_15_1_q0(reg_file_15_1_q0),
    .reg_file_15_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address1),
    .reg_file_15_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce1),
    .reg_file_15_1_q1(reg_file_15_1_q1),
    .reg_file_16_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address0),
    .reg_file_16_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce0),
    .reg_file_16_0_q0(reg_file_16_0_q0),
    .reg_file_16_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address1),
    .reg_file_16_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce1),
    .reg_file_16_0_q1(reg_file_16_0_q1),
    .reg_file_16_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address0),
    .reg_file_16_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce0),
    .reg_file_16_1_q0(reg_file_16_1_q0),
    .reg_file_16_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address1),
    .reg_file_16_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce1),
    .reg_file_16_1_q1(reg_file_16_1_q1),
    .reg_file_17_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address0),
    .reg_file_17_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce0),
    .reg_file_17_0_q0(reg_file_17_0_q0),
    .reg_file_17_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address1),
    .reg_file_17_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce1),
    .reg_file_17_0_q1(reg_file_17_0_q1),
    .reg_file_17_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address0),
    .reg_file_17_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce0),
    .reg_file_17_1_q0(reg_file_17_1_q0),
    .reg_file_17_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address1),
    .reg_file_17_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce1),
    .reg_file_17_1_q1(reg_file_17_1_q1),
    .reg_file_18_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address0),
    .reg_file_18_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce0),
    .reg_file_18_0_q0(reg_file_18_0_q0),
    .reg_file_18_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address1),
    .reg_file_18_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce1),
    .reg_file_18_0_q1(reg_file_18_0_q1),
    .reg_file_18_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address0),
    .reg_file_18_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce0),
    .reg_file_18_1_q0(reg_file_18_1_q0),
    .reg_file_18_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address1),
    .reg_file_18_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce1),
    .reg_file_18_1_q1(reg_file_18_1_q1),
    .reg_file_19_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address0),
    .reg_file_19_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce0),
    .reg_file_19_0_q0(reg_file_19_0_q0),
    .reg_file_19_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address1),
    .reg_file_19_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce1),
    .reg_file_19_0_q1(reg_file_19_0_q1),
    .reg_file_19_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address0),
    .reg_file_19_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce0),
    .reg_file_19_1_q0(reg_file_19_1_q0),
    .reg_file_19_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address1),
    .reg_file_19_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce1),
    .reg_file_19_1_q1(reg_file_19_1_q1),
    .reg_file_20_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address0),
    .reg_file_20_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce0),
    .reg_file_20_0_q0(reg_file_20_0_q0),
    .reg_file_20_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address1),
    .reg_file_20_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce1),
    .reg_file_20_0_q1(reg_file_20_0_q1),
    .reg_file_20_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address0),
    .reg_file_20_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce0),
    .reg_file_20_1_q0(reg_file_20_1_q0),
    .reg_file_20_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address1),
    .reg_file_20_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce1),
    .reg_file_20_1_q1(reg_file_20_1_q1),
    .reg_file_21_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address0),
    .reg_file_21_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce0),
    .reg_file_21_0_q0(reg_file_21_0_q0),
    .reg_file_21_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address1),
    .reg_file_21_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce1),
    .reg_file_21_0_q1(reg_file_21_0_q1),
    .reg_file_21_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address0),
    .reg_file_21_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce0),
    .reg_file_21_1_q0(reg_file_21_1_q0),
    .reg_file_21_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address1),
    .reg_file_21_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce1),
    .reg_file_21_1_q1(reg_file_21_1_q1),
    .reg_file_22_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address0),
    .reg_file_22_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce0),
    .reg_file_22_0_q0(reg_file_22_0_q0),
    .reg_file_22_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address1),
    .reg_file_22_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce1),
    .reg_file_22_0_q1(reg_file_22_0_q1),
    .reg_file_22_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address0),
    .reg_file_22_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce0),
    .reg_file_22_1_q0(reg_file_22_1_q0),
    .reg_file_22_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address1),
    .reg_file_22_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce1),
    .reg_file_22_1_q1(reg_file_22_1_q1),
    .reg_file_23_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address0),
    .reg_file_23_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce0),
    .reg_file_23_0_q0(reg_file_23_0_q0),
    .reg_file_23_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address1),
    .reg_file_23_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce1),
    .reg_file_23_0_q1(reg_file_23_0_q1),
    .reg_file_23_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address0),
    .reg_file_23_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce0),
    .reg_file_23_1_q0(reg_file_23_1_q0),
    .reg_file_23_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address1),
    .reg_file_23_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce1),
    .reg_file_23_1_q1(reg_file_23_1_q1),
    .reg_file_24_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address0),
    .reg_file_24_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce0),
    .reg_file_24_0_q0(reg_file_24_0_q0),
    .reg_file_24_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address1),
    .reg_file_24_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce1),
    .reg_file_24_0_q1(reg_file_24_0_q1),
    .reg_file_24_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address0),
    .reg_file_24_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce0),
    .reg_file_24_1_q0(reg_file_24_1_q0),
    .reg_file_24_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address1),
    .reg_file_24_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce1),
    .reg_file_24_1_q1(reg_file_24_1_q1),
    .reg_file_25_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address0),
    .reg_file_25_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce0),
    .reg_file_25_0_q0(reg_file_25_0_q0),
    .reg_file_25_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address1),
    .reg_file_25_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce1),
    .reg_file_25_0_q1(reg_file_25_0_q1),
    .reg_file_25_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address0),
    .reg_file_25_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce0),
    .reg_file_25_1_q0(reg_file_25_1_q0),
    .reg_file_25_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address1),
    .reg_file_25_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce1),
    .reg_file_25_1_q1(reg_file_25_1_q1),
    .reg_file_26_0_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address0),
    .reg_file_26_0_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce0),
    .reg_file_26_0_q0(reg_file_26_0_q0),
    .reg_file_26_0_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address1),
    .reg_file_26_0_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce1),
    .reg_file_26_0_q1(reg_file_26_0_q1),
    .reg_file_26_1_address0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address0),
    .reg_file_26_1_ce0(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce0),
    .reg_file_26_1_q0(reg_file_26_1_q0),
    .reg_file_26_1_address1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address1),
    .reg_file_26_1_ce1(grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce1),
    .reg_file_26_1_q1(reg_file_26_1_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_ready == 1'b1)) begin
            grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_302 <= {{data_out[63:3]}};
    end
end

always @ (*) begin
    if (((m_axi_data_AWREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((m_axi_data_BVALID == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_data_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_data_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        data_blk_n_AW = m_axi_data_AWREADY;
    end else begin
        data_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_blk_n_B = m_axi_data_BVALID;
    end else begin
        data_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_data_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_data_AWADDR = sext_ln77_fu_291_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWADDR = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWADDR;
    end else begin
        m_axi_data_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWBURST = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWBURST;
    end else begin
        m_axi_data_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWCACHE = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWCACHE;
    end else begin
        m_axi_data_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWID = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWID;
    end else begin
        m_axi_data_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_data_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_data_AWLEN = 32'd27648;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWLEN = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLEN;
    end else begin
        m_axi_data_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWLOCK = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWLOCK;
    end else begin
        m_axi_data_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWPROT = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWPROT;
    end else begin
        m_axi_data_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWQOS = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWQOS;
    end else begin
        m_axi_data_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWREGION = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWREGION;
    end else begin
        m_axi_data_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWSIZE = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWSIZE;
    end else begin
        m_axi_data_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWUSER = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWUSER;
    end else begin
        m_axi_data_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_data_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_data_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_AWVALID = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_AWVALID;
    end else begin
        m_axi_data_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_data_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_data_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_BREADY = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_BREADY;
    end else begin
        m_axi_data_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_data_WVALID = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WVALID;
    end else begin
        m_axi_data_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_data_AWREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((m_axi_data_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_ap_start_reg;

assign m_axi_data_ARADDR = 64'd0;

assign m_axi_data_ARBURST = 2'd0;

assign m_axi_data_ARCACHE = 4'd0;

assign m_axi_data_ARID = 1'd0;

assign m_axi_data_ARLEN = 32'd0;

assign m_axi_data_ARLOCK = 2'd0;

assign m_axi_data_ARPROT = 3'd0;

assign m_axi_data_ARQOS = 4'd0;

assign m_axi_data_ARREGION = 4'd0;

assign m_axi_data_ARSIZE = 3'd0;

assign m_axi_data_ARUSER = 1'd0;

assign m_axi_data_ARVALID = 1'b0;

assign m_axi_data_RREADY = 1'b0;

assign m_axi_data_WDATA = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WDATA;

assign m_axi_data_WID = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WID;

assign m_axi_data_WLAST = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WLAST;

assign m_axi_data_WSTRB = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WSTRB;

assign m_axi_data_WUSER = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_m_axi_data_WUSER;

assign reg_file_0_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address0;

assign reg_file_0_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_address1;

assign reg_file_0_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce0;

assign reg_file_0_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_0_ce1;

assign reg_file_0_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address0;

assign reg_file_0_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_address1;

assign reg_file_0_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce0;

assign reg_file_0_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_0_1_ce1;

assign reg_file_10_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address0;

assign reg_file_10_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_address1;

assign reg_file_10_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce0;

assign reg_file_10_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_0_ce1;

assign reg_file_10_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address0;

assign reg_file_10_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_address1;

assign reg_file_10_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce0;

assign reg_file_10_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_10_1_ce1;

assign reg_file_11_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address0;

assign reg_file_11_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_address1;

assign reg_file_11_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce0;

assign reg_file_11_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_0_ce1;

assign reg_file_11_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address0;

assign reg_file_11_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_address1;

assign reg_file_11_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce0;

assign reg_file_11_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_11_1_ce1;

assign reg_file_12_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address0;

assign reg_file_12_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_address1;

assign reg_file_12_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce0;

assign reg_file_12_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_0_ce1;

assign reg_file_12_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address0;

assign reg_file_12_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_address1;

assign reg_file_12_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce0;

assign reg_file_12_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_12_1_ce1;

assign reg_file_13_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address0;

assign reg_file_13_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_address1;

assign reg_file_13_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce0;

assign reg_file_13_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_0_ce1;

assign reg_file_13_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address0;

assign reg_file_13_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_address1;

assign reg_file_13_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce0;

assign reg_file_13_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_13_1_ce1;

assign reg_file_14_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address0;

assign reg_file_14_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_address1;

assign reg_file_14_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce0;

assign reg_file_14_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_0_ce1;

assign reg_file_14_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address0;

assign reg_file_14_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_address1;

assign reg_file_14_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce0;

assign reg_file_14_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_14_1_ce1;

assign reg_file_15_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address0;

assign reg_file_15_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_address1;

assign reg_file_15_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce0;

assign reg_file_15_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_0_ce1;

assign reg_file_15_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address0;

assign reg_file_15_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_address1;

assign reg_file_15_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce0;

assign reg_file_15_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_15_1_ce1;

assign reg_file_16_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address0;

assign reg_file_16_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_address1;

assign reg_file_16_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce0;

assign reg_file_16_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_0_ce1;

assign reg_file_16_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address0;

assign reg_file_16_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_address1;

assign reg_file_16_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce0;

assign reg_file_16_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_16_1_ce1;

assign reg_file_17_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address0;

assign reg_file_17_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_address1;

assign reg_file_17_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce0;

assign reg_file_17_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_0_ce1;

assign reg_file_17_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address0;

assign reg_file_17_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_address1;

assign reg_file_17_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce0;

assign reg_file_17_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_17_1_ce1;

assign reg_file_18_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address0;

assign reg_file_18_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_address1;

assign reg_file_18_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce0;

assign reg_file_18_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_0_ce1;

assign reg_file_18_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address0;

assign reg_file_18_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_address1;

assign reg_file_18_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce0;

assign reg_file_18_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_18_1_ce1;

assign reg_file_19_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address0;

assign reg_file_19_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_address1;

assign reg_file_19_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce0;

assign reg_file_19_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_0_ce1;

assign reg_file_19_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address0;

assign reg_file_19_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_address1;

assign reg_file_19_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce0;

assign reg_file_19_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_19_1_ce1;

assign reg_file_1_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address0;

assign reg_file_1_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_address1;

assign reg_file_1_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce0;

assign reg_file_1_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_0_ce1;

assign reg_file_1_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address0;

assign reg_file_1_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_address1;

assign reg_file_1_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce0;

assign reg_file_1_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_1_1_ce1;

assign reg_file_20_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address0;

assign reg_file_20_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_address1;

assign reg_file_20_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce0;

assign reg_file_20_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_0_ce1;

assign reg_file_20_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address0;

assign reg_file_20_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_address1;

assign reg_file_20_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce0;

assign reg_file_20_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_20_1_ce1;

assign reg_file_21_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address0;

assign reg_file_21_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_address1;

assign reg_file_21_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce0;

assign reg_file_21_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_0_ce1;

assign reg_file_21_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address0;

assign reg_file_21_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_address1;

assign reg_file_21_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce0;

assign reg_file_21_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_21_1_ce1;

assign reg_file_22_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address0;

assign reg_file_22_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_address1;

assign reg_file_22_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce0;

assign reg_file_22_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_0_ce1;

assign reg_file_22_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address0;

assign reg_file_22_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_address1;

assign reg_file_22_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce0;

assign reg_file_22_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_22_1_ce1;

assign reg_file_23_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address0;

assign reg_file_23_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_address1;

assign reg_file_23_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce0;

assign reg_file_23_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_0_ce1;

assign reg_file_23_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address0;

assign reg_file_23_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_address1;

assign reg_file_23_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce0;

assign reg_file_23_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_23_1_ce1;

assign reg_file_24_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address0;

assign reg_file_24_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_address1;

assign reg_file_24_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce0;

assign reg_file_24_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_0_ce1;

assign reg_file_24_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address0;

assign reg_file_24_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_address1;

assign reg_file_24_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce0;

assign reg_file_24_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_24_1_ce1;

assign reg_file_25_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address0;

assign reg_file_25_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_address1;

assign reg_file_25_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce0;

assign reg_file_25_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_0_ce1;

assign reg_file_25_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address0;

assign reg_file_25_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_address1;

assign reg_file_25_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce0;

assign reg_file_25_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_25_1_ce1;

assign reg_file_26_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address0;

assign reg_file_26_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_address1;

assign reg_file_26_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce0;

assign reg_file_26_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_0_ce1;

assign reg_file_26_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address0;

assign reg_file_26_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_address1;

assign reg_file_26_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce0;

assign reg_file_26_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_26_1_ce1;

assign reg_file_2_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address0;

assign reg_file_2_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_address1;

assign reg_file_2_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce0;

assign reg_file_2_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_0_ce1;

assign reg_file_2_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address0;

assign reg_file_2_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_address1;

assign reg_file_2_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce0;

assign reg_file_2_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_2_1_ce1;

assign reg_file_3_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address0;

assign reg_file_3_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_address1;

assign reg_file_3_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce0;

assign reg_file_3_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_0_ce1;

assign reg_file_3_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address0;

assign reg_file_3_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_address1;

assign reg_file_3_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce0;

assign reg_file_3_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_3_1_ce1;

assign reg_file_4_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address0;

assign reg_file_4_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_address1;

assign reg_file_4_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce0;

assign reg_file_4_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_0_ce1;

assign reg_file_4_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address0;

assign reg_file_4_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_address1;

assign reg_file_4_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce0;

assign reg_file_4_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_4_1_ce1;

assign reg_file_5_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address0;

assign reg_file_5_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_address1;

assign reg_file_5_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce0;

assign reg_file_5_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_0_ce1;

assign reg_file_5_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address0;

assign reg_file_5_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_address1;

assign reg_file_5_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce0;

assign reg_file_5_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_5_1_ce1;

assign reg_file_6_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address0;

assign reg_file_6_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_address1;

assign reg_file_6_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce0;

assign reg_file_6_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_0_ce1;

assign reg_file_6_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address0;

assign reg_file_6_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_address1;

assign reg_file_6_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce0;

assign reg_file_6_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_6_1_ce1;

assign reg_file_7_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address0;

assign reg_file_7_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_address1;

assign reg_file_7_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce0;

assign reg_file_7_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_0_ce1;

assign reg_file_7_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address0;

assign reg_file_7_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_address1;

assign reg_file_7_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce0;

assign reg_file_7_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_7_1_ce1;

assign reg_file_8_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address0;

assign reg_file_8_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_address1;

assign reg_file_8_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce0;

assign reg_file_8_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_0_ce1;

assign reg_file_8_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address0;

assign reg_file_8_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_address1;

assign reg_file_8_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce0;

assign reg_file_8_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_8_1_ce1;

assign reg_file_9_0_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address0;

assign reg_file_9_0_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_address1;

assign reg_file_9_0_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce0;

assign reg_file_9_0_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_0_ce1;

assign reg_file_9_1_address0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address0;

assign reg_file_9_1_address1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_address1;

assign reg_file_9_1_ce0 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce0;

assign reg_file_9_1_ce1 = grp_send_data_burst_Pipeline_VITIS_LOOP_77_1_fu_166_reg_file_9_1_ce1;

assign sext_ln77_fu_291_p1 = trunc_ln_fu_281_p4;

assign trunc_ln_fu_281_p4 = {{data_out[63:3]}};

endmodule //generic_accel_send_data_burst
