strict digraph "" {
	node [label="\N"];
	"344:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882385150>",
		fillcolor=springgreen,
		label="344:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"347:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882385190>",
		fillcolor=springgreen,
		label="347:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"344:IF" -> "347:IF"	 [cond="['LoadRxStatus']",
		label="!(LoadRxStatus)",
		lineno=344];
	"345:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882385590>",
		fillcolor=firebrick,
		label="345:NS
RxLateCollision <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882385590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"344:IF" -> "345:NS"	 [cond="['LoadRxStatus']",
		label=LoadRxStatus,
		lineno=344];
	"341:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882385790>",
		fillcolor=springgreen,
		label="341:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"341:IF" -> "344:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=341];
	"342:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78823857d0>",
		fillcolor=firebrick,
		label="342:NS
RxLateCollision <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78823857d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"341:IF" -> "342:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=341];
	"348:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78823851d0>",
		fillcolor=firebrick,
		label="348:NS
RxLateCollision <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f78823851d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_339:AL"	 [def_var="['RxLateCollision']",
		label="Leaf_339:AL"];
	"348:NS" -> "Leaf_339:AL"	 [cond="[]",
		lineno=None];
	"347:IF" -> "348:NS"	 [cond="['Collision', 'r_FullD', 'RxColWindow', 'r_RecSmall']",
		label="(Collision & ~r_FullD & (~RxColWindow | r_RecSmall))",
		lineno=347];
	"345:NS" -> "Leaf_339:AL"	 [cond="[]",
		lineno=None];
	"339:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7882385990>",
		clk_sens=True,
		fillcolor=gold,
		label="339:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'LoadRxStatus', 'RxColWindow', 'Collision', 'r_RecSmall', 'r_FullD']"];
	"340:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7882385b10>",
		fillcolor=turquoise,
		label="340:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"339:AL" -> "340:BL"	 [cond="[]",
		lineno=None];
	"342:NS" -> "Leaf_339:AL"	 [cond="[]",
		lineno=None];
	"340:BL" -> "341:IF"	 [cond="[]",
		lineno=None];
}
