// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_hept_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        query_0_val1,
        query_1_val2,
        query_2_val3,
        query_3_val4,
        query_4_val5,
        query_5_val6,
        query_6_val7,
        query_7_val8,
        query_8_val9,
        query_9_val10,
        query_10_val11,
        query_11_val12,
        query_12_val13,
        query_13_val14,
        query_14_val15,
        query_15_val16,
        query_16_val17,
        query_17_val18,
        query_18_val19,
        query_19_val20,
        query_20_val21,
        query_21_val22,
        query_22_val23,
        query_23_val24,
        query_24_val25,
        query_25_val26,
        query_26_val27,
        query_27_val28,
        query_28_val29,
        query_29_val30,
        query_30_val31,
        query_31_val32,
        key_0_val33,
        key_1_val34,
        key_2_val35,
        key_3_val36,
        key_4_val37,
        key_5_val38,
        key_6_val39,
        key_7_val40,
        key_8_val41,
        key_9_val42,
        key_10_val43,
        key_11_val44,
        key_12_val45,
        key_13_val46,
        key_14_val47,
        key_15_val48,
        key_16_val49,
        key_17_val50,
        key_18_val51,
        key_19_val52,
        key_20_val53,
        key_21_val54,
        key_22_val55,
        key_23_val56,
        key_24_val57,
        key_25_val58,
        key_26_val59,
        key_27_val60,
        key_28_val61,
        key_29_val62,
        key_30_val63,
        key_31_val64,
        value_0_val,
        value_1_val,
        value_2_val,
        value_3_val,
        value_4_val,
        value_5_val,
        value_6_val,
        value_7_val,
        padding_mask_0_val65,
        padding_mask_1_val66,
        padding_mask_2_val67,
        padding_mask_3_val68,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [12:0] query_0_val1;
input  [12:0] query_1_val2;
input  [12:0] query_2_val3;
input  [12:0] query_3_val4;
input  [12:0] query_4_val5;
input  [12:0] query_5_val6;
input  [12:0] query_6_val7;
input  [12:0] query_7_val8;
input  [12:0] query_8_val9;
input  [12:0] query_9_val10;
input  [12:0] query_10_val11;
input  [12:0] query_11_val12;
input  [12:0] query_12_val13;
input  [12:0] query_13_val14;
input  [12:0] query_14_val15;
input  [12:0] query_15_val16;
input  [12:0] query_16_val17;
input  [12:0] query_17_val18;
input  [12:0] query_18_val19;
input  [12:0] query_19_val20;
input  [12:0] query_20_val21;
input  [12:0] query_21_val22;
input  [12:0] query_22_val23;
input  [12:0] query_23_val24;
input  [12:0] query_24_val25;
input  [12:0] query_25_val26;
input  [12:0] query_26_val27;
input  [12:0] query_27_val28;
input  [12:0] query_28_val29;
input  [12:0] query_29_val30;
input  [12:0] query_30_val31;
input  [12:0] query_31_val32;
input  [12:0] key_0_val33;
input  [12:0] key_1_val34;
input  [12:0] key_2_val35;
input  [12:0] key_3_val36;
input  [12:0] key_4_val37;
input  [12:0] key_5_val38;
input  [12:0] key_6_val39;
input  [12:0] key_7_val40;
input  [12:0] key_8_val41;
input  [12:0] key_9_val42;
input  [12:0] key_10_val43;
input  [12:0] key_11_val44;
input  [12:0] key_12_val45;
input  [12:0] key_13_val46;
input  [12:0] key_14_val47;
input  [12:0] key_15_val48;
input  [12:0] key_16_val49;
input  [12:0] key_17_val50;
input  [12:0] key_18_val51;
input  [12:0] key_19_val52;
input  [12:0] key_20_val53;
input  [12:0] key_21_val54;
input  [12:0] key_22_val55;
input  [12:0] key_23_val56;
input  [12:0] key_24_val57;
input  [12:0] key_25_val58;
input  [12:0] key_26_val59;
input  [12:0] key_27_val60;
input  [12:0] key_28_val61;
input  [12:0] key_29_val62;
input  [12:0] key_30_val63;
input  [12:0] key_31_val64;
input  [12:0] value_0_val;
input  [12:0] value_1_val;
input  [12:0] value_2_val;
input  [12:0] value_3_val;
input  [12:0] value_4_val;
input  [12:0] value_5_val;
input  [12:0] value_6_val;
input  [12:0] value_7_val;
input  [12:0] padding_mask_0_val65;
input  [12:0] padding_mask_1_val66;
input  [12:0] padding_mask_2_val67;
input  [12:0] padding_mask_3_val68;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
output  [12:0] ap_return_4;
output  [12:0] ap_return_5;
output  [12:0] ap_return_6;
output  [12:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
reg   [12:0] padding_mask_3_val68_read_reg_984;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter1_reg;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter2_reg;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter3_reg;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter4_reg;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter5_reg;
reg   [12:0] padding_mask_3_val68_read_reg_984_pp0_iter6_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter1_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter2_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter3_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter4_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter5_reg;
reg   [12:0] padding_mask_2_val67_read_reg_989_pp0_iter6_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter1_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter2_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter3_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter4_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter5_reg;
reg   [12:0] padding_mask_1_val66_read_reg_994_pp0_iter6_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter1_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter2_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter3_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter4_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter5_reg;
reg   [12:0] padding_mask_0_val65_read_reg_999_pp0_iter6_reg;
reg   [12:0] value_7_val_read_reg_1004;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter1_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter2_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter3_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter4_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter5_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter6_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter7_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter8_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter9_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter10_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter11_reg;
reg   [12:0] value_7_val_read_reg_1004_pp0_iter12_reg;
reg   [12:0] value_6_val_read_reg_1010;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter1_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter2_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter3_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter4_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter5_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter6_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter7_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter8_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter9_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter10_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter11_reg;
reg   [12:0] value_6_val_read_reg_1010_pp0_iter12_reg;
reg   [12:0] value_5_val_read_reg_1016;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter1_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter2_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter3_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter4_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter5_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter6_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter7_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter8_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter9_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter10_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter11_reg;
reg   [12:0] value_5_val_read_reg_1016_pp0_iter12_reg;
reg   [12:0] value_4_val_read_reg_1022;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter1_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter2_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter3_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter4_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter5_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter6_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter7_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter8_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter9_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter10_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter11_reg;
reg   [12:0] value_4_val_read_reg_1022_pp0_iter12_reg;
reg   [12:0] value_3_val_read_reg_1028;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter1_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter2_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter3_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter4_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter5_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter6_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter7_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter8_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter9_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter10_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter11_reg;
reg   [12:0] value_3_val_read_reg_1028_pp0_iter12_reg;
reg   [12:0] value_2_val_read_reg_1034;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter1_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter2_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter3_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter4_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter5_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter6_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter7_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter8_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter9_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter10_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter11_reg;
reg   [12:0] value_2_val_read_reg_1034_pp0_iter12_reg;
reg   [12:0] value_1_val_read_reg_1040;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter1_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter2_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter3_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter4_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter5_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter6_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter7_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter8_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter9_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter10_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter11_reg;
reg   [12:0] value_1_val_read_reg_1040_pp0_iter12_reg;
reg   [12:0] value_0_val_read_reg_1046;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter1_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter2_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter3_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter4_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter5_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter6_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter7_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter8_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter9_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter10_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter11_reg;
reg   [12:0] value_0_val_read_reg_1046_pp0_iter12_reg;
reg   [12:0] qk_reg_1052;
reg   [12:0] qk_1_reg_1057;
reg   [12:0] qk_2_reg_1062;
reg   [12:0] qk_3_reg_1067;
reg   [12:0] qk_4_reg_1072;
reg   [12:0] qk_5_reg_1077;
reg   [12:0] qk_6_reg_1082;
reg   [12:0] qk_7_reg_1087;
reg   [12:0] qk_norm_reg_1092;
reg   [12:0] qk_norm_1_reg_1098;
reg   [12:0] qk_norm_2_reg_1104;
reg   [12:0] qk_norm_3_reg_1110;
reg   [12:0] qk_norm_4_reg_1116;
reg   [12:0] qk_norm_5_reg_1122;
reg   [12:0] qk_norm_6_reg_1128;
reg   [12:0] qk_norm_7_reg_1134;
reg    grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_start;
wire    grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_done;
wire    grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_idle;
wire    grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ready;
reg    grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ce;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_0;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_1;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_2;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_3;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_4;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_5;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_6;
wire   [12:0] grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp92;
wire    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start;
wire    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_done;
wire    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_idle;
wire    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ready;
reg    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ce;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_0;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_1;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_2;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_3;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_4;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_5;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_6;
wire   [12:0] grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_7;
wire    ap_block_pp0_stage0_11001_ignoreCallOp107;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_1;
reg    grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp121;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_1;
reg    grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_1;
reg    grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp123;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_0;
wire   [12:0] grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_1;
reg    grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_ce;
wire    ap_block_pp0_stage0_11001_ignoreCallOp124;
wire    ap_block_pp0_stage0;
reg    grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to13;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg = 1'b0;
end

myproject_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_start),
    .ap_done(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_done),
    .ap_idle(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_idle),
    .ap_ready(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ready),
    .ap_ce(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ce),
    .query_0_val(query_0_val1),
    .query_1_val(query_1_val2),
    .query_2_val(query_2_val3),
    .query_3_val(query_3_val4),
    .query_4_val(query_4_val5),
    .query_5_val(query_5_val6),
    .query_6_val(query_6_val7),
    .query_7_val(query_7_val8),
    .query_8_val(query_8_val9),
    .query_9_val(query_9_val10),
    .query_10_val(query_10_val11),
    .query_11_val(query_11_val12),
    .query_12_val(query_12_val13),
    .query_13_val(query_13_val14),
    .query_14_val(query_14_val15),
    .query_15_val(query_15_val16),
    .query_16_val(query_16_val17),
    .query_17_val(query_17_val18),
    .query_18_val(query_18_val19),
    .query_19_val(query_19_val20),
    .query_20_val(query_20_val21),
    .query_21_val(query_21_val22),
    .query_22_val(query_22_val23),
    .query_23_val(query_23_val24),
    .query_24_val(query_24_val25),
    .query_25_val(query_25_val26),
    .query_26_val(query_26_val27),
    .query_27_val(query_27_val28),
    .query_28_val(query_28_val29),
    .query_29_val(query_29_val30),
    .query_30_val(query_30_val31),
    .query_31_val(query_31_val32),
    .key_0_val(key_0_val33),
    .key_1_val(key_1_val34),
    .key_2_val(key_2_val35),
    .key_3_val(key_3_val36),
    .key_4_val(key_4_val37),
    .key_5_val(key_5_val38),
    .key_6_val(key_6_val39),
    .key_7_val(key_7_val40),
    .key_8_val(key_8_val41),
    .key_9_val(key_9_val42),
    .key_10_val(key_10_val43),
    .key_11_val(key_11_val44),
    .key_12_val(key_12_val45),
    .key_13_val(key_13_val46),
    .key_14_val(key_14_val47),
    .key_15_val(key_15_val48),
    .key_16_val(key_16_val49),
    .key_17_val(key_17_val50),
    .key_18_val(key_18_val51),
    .key_19_val(key_19_val52),
    .key_20_val(key_20_val53),
    .key_21_val(key_21_val54),
    .key_22_val(key_22_val55),
    .key_23_val(key_23_val56),
    .key_24_val(key_24_val57),
    .key_25_val(key_25_val58),
    .key_26_val(key_26_val59),
    .key_27_val(key_27_val60),
    .key_28_val(key_28_val61),
    .key_29_val(key_29_val62),
    .key_30_val(key_30_val63),
    .key_31_val(key_31_val64),
    .ap_return_0(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_0),
    .ap_return_1(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_1),
    .ap_return_2(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_2),
    .ap_return_3(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_3),
    .ap_return_4(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_4),
    .ap_return_5(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_5),
    .ap_return_6(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_6),
    .ap_return_7(grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_7)
);

myproject_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start),
    .ap_done(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_done),
    .ap_idle(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_idle),
    .ap_ready(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ready),
    .ap_ce(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ce),
    .kernel_0_val(qk_reg_1052),
    .kernel_1_val(qk_1_reg_1057),
    .kernel_2_val(qk_2_reg_1062),
    .kernel_3_val(qk_3_reg_1067),
    .kernel_4_val(qk_4_reg_1072),
    .kernel_5_val(qk_5_reg_1077),
    .kernel_6_val(qk_6_reg_1082),
    .kernel_7_val(qk_7_reg_1087),
    .padding_mask_0_val(padding_mask_0_val65_read_reg_999_pp0_iter6_reg),
    .padding_mask_1_val(padding_mask_1_val66_read_reg_994_pp0_iter6_reg),
    .padding_mask_2_val(padding_mask_2_val67_read_reg_989_pp0_iter6_reg),
    .padding_mask_3_val(padding_mask_3_val68_read_reg_984_pp0_iter6_reg),
    .ap_return_0(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_0),
    .ap_return_1(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_1),
    .ap_return_2(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_2),
    .ap_return_3(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_3),
    .ap_return_4(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_4),
    .ap_return_5(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_5),
    .ap_return_6(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_6),
    .ap_return_7(grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_7)
);

myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val(qk_norm_reg_1092),
    .data_1_val(qk_norm_1_reg_1098),
    .data_2_val(qk_norm_2_reg_1104),
    .data_3_val(qk_norm_3_reg_1110),
    .weights_0_val(value_0_val_read_reg_1046_pp0_iter12_reg),
    .weights_1_val(value_1_val_read_reg_1040_pp0_iter12_reg),
    .weights_2_val(value_2_val_read_reg_1034_pp0_iter12_reg),
    .weights_3_val(value_3_val_read_reg_1028_pp0_iter12_reg),
    .idx(2'd0),
    .ap_return_0(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_1),
    .ap_ce(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_ce)
);

myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_0_val(qk_norm_reg_1092),
    .data_1_val(qk_norm_1_reg_1098),
    .data_2_val(qk_norm_2_reg_1104),
    .data_3_val(qk_norm_3_reg_1110),
    .weights_0_val(value_0_val_read_reg_1046_pp0_iter12_reg),
    .weights_1_val(value_1_val_read_reg_1040_pp0_iter12_reg),
    .weights_2_val(value_2_val_read_reg_1034_pp0_iter12_reg),
    .weights_3_val(value_3_val_read_reg_1028_pp0_iter12_reg),
    .idx(2'd2),
    .ap_return_0(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_1),
    .ap_ce(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_ce)
);

myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1 grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_4_val(qk_norm_4_reg_1116),
    .data_5_val(qk_norm_5_reg_1122),
    .data_6_val(qk_norm_6_reg_1128),
    .data_7_val(qk_norm_7_reg_1134),
    .weights_4_val(value_4_val_read_reg_1022_pp0_iter12_reg),
    .weights_5_val(value_5_val_read_reg_1016_pp0_iter12_reg),
    .weights_6_val(value_6_val_read_reg_1010_pp0_iter12_reg),
    .weights_7_val(value_7_val_read_reg_1004_pp0_iter12_reg),
    .idx(3'd4),
    .ap_return_0(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_1),
    .ap_ce(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_ce)
);

myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1 grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_4_val(qk_norm_4_reg_1116),
    .data_5_val(qk_norm_5_reg_1122),
    .data_6_val(qk_norm_6_reg_1128),
    .data_7_val(qk_norm_7_reg_1134),
    .weights_4_val(value_4_val_read_reg_1022_pp0_iter12_reg),
    .weights_5_val(value_5_val_read_reg_1016_pp0_iter12_reg),
    .weights_6_val(value_6_val_read_reg_1010_pp0_iter12_reg),
    .weights_7_val(value_7_val_read_reg_1004_pp0_iter12_reg),
    .idx(3'd6),
    .ap_return_0(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_0),
    .ap_return_1(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_1),
    .ap_ce(grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce))) begin
            grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg <= 1'b1;
        end else if ((grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ready == 1'b1)) begin
            grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padding_mask_0_val65_read_reg_999 <= padding_mask_0_val65;
        padding_mask_0_val65_read_reg_999_pp0_iter1_reg <= padding_mask_0_val65_read_reg_999;
        padding_mask_1_val66_read_reg_994 <= padding_mask_1_val66;
        padding_mask_1_val66_read_reg_994_pp0_iter1_reg <= padding_mask_1_val66_read_reg_994;
        padding_mask_2_val67_read_reg_989 <= padding_mask_2_val67;
        padding_mask_2_val67_read_reg_989_pp0_iter1_reg <= padding_mask_2_val67_read_reg_989;
        padding_mask_3_val68_read_reg_984 <= padding_mask_3_val68;
        padding_mask_3_val68_read_reg_984_pp0_iter1_reg <= padding_mask_3_val68_read_reg_984;
        value_0_val_read_reg_1046 <= value_0_val;
        value_0_val_read_reg_1046_pp0_iter1_reg <= value_0_val_read_reg_1046;
        value_1_val_read_reg_1040 <= value_1_val;
        value_1_val_read_reg_1040_pp0_iter1_reg <= value_1_val_read_reg_1040;
        value_2_val_read_reg_1034 <= value_2_val;
        value_2_val_read_reg_1034_pp0_iter1_reg <= value_2_val_read_reg_1034;
        value_3_val_read_reg_1028 <= value_3_val;
        value_3_val_read_reg_1028_pp0_iter1_reg <= value_3_val_read_reg_1028;
        value_4_val_read_reg_1022 <= value_4_val;
        value_4_val_read_reg_1022_pp0_iter1_reg <= value_4_val_read_reg_1022;
        value_5_val_read_reg_1016 <= value_5_val;
        value_5_val_read_reg_1016_pp0_iter1_reg <= value_5_val_read_reg_1016;
        value_6_val_read_reg_1010 <= value_6_val;
        value_6_val_read_reg_1010_pp0_iter1_reg <= value_6_val_read_reg_1010;
        value_7_val_read_reg_1004 <= value_7_val;
        value_7_val_read_reg_1004_pp0_iter1_reg <= value_7_val_read_reg_1004;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        padding_mask_0_val65_read_reg_999_pp0_iter2_reg <= padding_mask_0_val65_read_reg_999_pp0_iter1_reg;
        padding_mask_0_val65_read_reg_999_pp0_iter3_reg <= padding_mask_0_val65_read_reg_999_pp0_iter2_reg;
        padding_mask_0_val65_read_reg_999_pp0_iter4_reg <= padding_mask_0_val65_read_reg_999_pp0_iter3_reg;
        padding_mask_0_val65_read_reg_999_pp0_iter5_reg <= padding_mask_0_val65_read_reg_999_pp0_iter4_reg;
        padding_mask_0_val65_read_reg_999_pp0_iter6_reg <= padding_mask_0_val65_read_reg_999_pp0_iter5_reg;
        padding_mask_1_val66_read_reg_994_pp0_iter2_reg <= padding_mask_1_val66_read_reg_994_pp0_iter1_reg;
        padding_mask_1_val66_read_reg_994_pp0_iter3_reg <= padding_mask_1_val66_read_reg_994_pp0_iter2_reg;
        padding_mask_1_val66_read_reg_994_pp0_iter4_reg <= padding_mask_1_val66_read_reg_994_pp0_iter3_reg;
        padding_mask_1_val66_read_reg_994_pp0_iter5_reg <= padding_mask_1_val66_read_reg_994_pp0_iter4_reg;
        padding_mask_1_val66_read_reg_994_pp0_iter6_reg <= padding_mask_1_val66_read_reg_994_pp0_iter5_reg;
        padding_mask_2_val67_read_reg_989_pp0_iter2_reg <= padding_mask_2_val67_read_reg_989_pp0_iter1_reg;
        padding_mask_2_val67_read_reg_989_pp0_iter3_reg <= padding_mask_2_val67_read_reg_989_pp0_iter2_reg;
        padding_mask_2_val67_read_reg_989_pp0_iter4_reg <= padding_mask_2_val67_read_reg_989_pp0_iter3_reg;
        padding_mask_2_val67_read_reg_989_pp0_iter5_reg <= padding_mask_2_val67_read_reg_989_pp0_iter4_reg;
        padding_mask_2_val67_read_reg_989_pp0_iter6_reg <= padding_mask_2_val67_read_reg_989_pp0_iter5_reg;
        padding_mask_3_val68_read_reg_984_pp0_iter2_reg <= padding_mask_3_val68_read_reg_984_pp0_iter1_reg;
        padding_mask_3_val68_read_reg_984_pp0_iter3_reg <= padding_mask_3_val68_read_reg_984_pp0_iter2_reg;
        padding_mask_3_val68_read_reg_984_pp0_iter4_reg <= padding_mask_3_val68_read_reg_984_pp0_iter3_reg;
        padding_mask_3_val68_read_reg_984_pp0_iter5_reg <= padding_mask_3_val68_read_reg_984_pp0_iter4_reg;
        padding_mask_3_val68_read_reg_984_pp0_iter6_reg <= padding_mask_3_val68_read_reg_984_pp0_iter5_reg;
        qk_1_reg_1057 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_1;
        qk_2_reg_1062 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_2;
        qk_3_reg_1067 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_3;
        qk_4_reg_1072 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_4;
        qk_5_reg_1077 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_5;
        qk_6_reg_1082 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_6;
        qk_7_reg_1087 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_7;
        qk_norm_1_reg_1098 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_1;
        qk_norm_2_reg_1104 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_2;
        qk_norm_3_reg_1110 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_3;
        qk_norm_4_reg_1116 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_4;
        qk_norm_5_reg_1122 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_5;
        qk_norm_6_reg_1128 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_6;
        qk_norm_7_reg_1134 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_7;
        qk_norm_reg_1092 <= grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_return_0;
        qk_reg_1052 <= grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_return_0;
        value_0_val_read_reg_1046_pp0_iter10_reg <= value_0_val_read_reg_1046_pp0_iter9_reg;
        value_0_val_read_reg_1046_pp0_iter11_reg <= value_0_val_read_reg_1046_pp0_iter10_reg;
        value_0_val_read_reg_1046_pp0_iter12_reg <= value_0_val_read_reg_1046_pp0_iter11_reg;
        value_0_val_read_reg_1046_pp0_iter2_reg <= value_0_val_read_reg_1046_pp0_iter1_reg;
        value_0_val_read_reg_1046_pp0_iter3_reg <= value_0_val_read_reg_1046_pp0_iter2_reg;
        value_0_val_read_reg_1046_pp0_iter4_reg <= value_0_val_read_reg_1046_pp0_iter3_reg;
        value_0_val_read_reg_1046_pp0_iter5_reg <= value_0_val_read_reg_1046_pp0_iter4_reg;
        value_0_val_read_reg_1046_pp0_iter6_reg <= value_0_val_read_reg_1046_pp0_iter5_reg;
        value_0_val_read_reg_1046_pp0_iter7_reg <= value_0_val_read_reg_1046_pp0_iter6_reg;
        value_0_val_read_reg_1046_pp0_iter8_reg <= value_0_val_read_reg_1046_pp0_iter7_reg;
        value_0_val_read_reg_1046_pp0_iter9_reg <= value_0_val_read_reg_1046_pp0_iter8_reg;
        value_1_val_read_reg_1040_pp0_iter10_reg <= value_1_val_read_reg_1040_pp0_iter9_reg;
        value_1_val_read_reg_1040_pp0_iter11_reg <= value_1_val_read_reg_1040_pp0_iter10_reg;
        value_1_val_read_reg_1040_pp0_iter12_reg <= value_1_val_read_reg_1040_pp0_iter11_reg;
        value_1_val_read_reg_1040_pp0_iter2_reg <= value_1_val_read_reg_1040_pp0_iter1_reg;
        value_1_val_read_reg_1040_pp0_iter3_reg <= value_1_val_read_reg_1040_pp0_iter2_reg;
        value_1_val_read_reg_1040_pp0_iter4_reg <= value_1_val_read_reg_1040_pp0_iter3_reg;
        value_1_val_read_reg_1040_pp0_iter5_reg <= value_1_val_read_reg_1040_pp0_iter4_reg;
        value_1_val_read_reg_1040_pp0_iter6_reg <= value_1_val_read_reg_1040_pp0_iter5_reg;
        value_1_val_read_reg_1040_pp0_iter7_reg <= value_1_val_read_reg_1040_pp0_iter6_reg;
        value_1_val_read_reg_1040_pp0_iter8_reg <= value_1_val_read_reg_1040_pp0_iter7_reg;
        value_1_val_read_reg_1040_pp0_iter9_reg <= value_1_val_read_reg_1040_pp0_iter8_reg;
        value_2_val_read_reg_1034_pp0_iter10_reg <= value_2_val_read_reg_1034_pp0_iter9_reg;
        value_2_val_read_reg_1034_pp0_iter11_reg <= value_2_val_read_reg_1034_pp0_iter10_reg;
        value_2_val_read_reg_1034_pp0_iter12_reg <= value_2_val_read_reg_1034_pp0_iter11_reg;
        value_2_val_read_reg_1034_pp0_iter2_reg <= value_2_val_read_reg_1034_pp0_iter1_reg;
        value_2_val_read_reg_1034_pp0_iter3_reg <= value_2_val_read_reg_1034_pp0_iter2_reg;
        value_2_val_read_reg_1034_pp0_iter4_reg <= value_2_val_read_reg_1034_pp0_iter3_reg;
        value_2_val_read_reg_1034_pp0_iter5_reg <= value_2_val_read_reg_1034_pp0_iter4_reg;
        value_2_val_read_reg_1034_pp0_iter6_reg <= value_2_val_read_reg_1034_pp0_iter5_reg;
        value_2_val_read_reg_1034_pp0_iter7_reg <= value_2_val_read_reg_1034_pp0_iter6_reg;
        value_2_val_read_reg_1034_pp0_iter8_reg <= value_2_val_read_reg_1034_pp0_iter7_reg;
        value_2_val_read_reg_1034_pp0_iter9_reg <= value_2_val_read_reg_1034_pp0_iter8_reg;
        value_3_val_read_reg_1028_pp0_iter10_reg <= value_3_val_read_reg_1028_pp0_iter9_reg;
        value_3_val_read_reg_1028_pp0_iter11_reg <= value_3_val_read_reg_1028_pp0_iter10_reg;
        value_3_val_read_reg_1028_pp0_iter12_reg <= value_3_val_read_reg_1028_pp0_iter11_reg;
        value_3_val_read_reg_1028_pp0_iter2_reg <= value_3_val_read_reg_1028_pp0_iter1_reg;
        value_3_val_read_reg_1028_pp0_iter3_reg <= value_3_val_read_reg_1028_pp0_iter2_reg;
        value_3_val_read_reg_1028_pp0_iter4_reg <= value_3_val_read_reg_1028_pp0_iter3_reg;
        value_3_val_read_reg_1028_pp0_iter5_reg <= value_3_val_read_reg_1028_pp0_iter4_reg;
        value_3_val_read_reg_1028_pp0_iter6_reg <= value_3_val_read_reg_1028_pp0_iter5_reg;
        value_3_val_read_reg_1028_pp0_iter7_reg <= value_3_val_read_reg_1028_pp0_iter6_reg;
        value_3_val_read_reg_1028_pp0_iter8_reg <= value_3_val_read_reg_1028_pp0_iter7_reg;
        value_3_val_read_reg_1028_pp0_iter9_reg <= value_3_val_read_reg_1028_pp0_iter8_reg;
        value_4_val_read_reg_1022_pp0_iter10_reg <= value_4_val_read_reg_1022_pp0_iter9_reg;
        value_4_val_read_reg_1022_pp0_iter11_reg <= value_4_val_read_reg_1022_pp0_iter10_reg;
        value_4_val_read_reg_1022_pp0_iter12_reg <= value_4_val_read_reg_1022_pp0_iter11_reg;
        value_4_val_read_reg_1022_pp0_iter2_reg <= value_4_val_read_reg_1022_pp0_iter1_reg;
        value_4_val_read_reg_1022_pp0_iter3_reg <= value_4_val_read_reg_1022_pp0_iter2_reg;
        value_4_val_read_reg_1022_pp0_iter4_reg <= value_4_val_read_reg_1022_pp0_iter3_reg;
        value_4_val_read_reg_1022_pp0_iter5_reg <= value_4_val_read_reg_1022_pp0_iter4_reg;
        value_4_val_read_reg_1022_pp0_iter6_reg <= value_4_val_read_reg_1022_pp0_iter5_reg;
        value_4_val_read_reg_1022_pp0_iter7_reg <= value_4_val_read_reg_1022_pp0_iter6_reg;
        value_4_val_read_reg_1022_pp0_iter8_reg <= value_4_val_read_reg_1022_pp0_iter7_reg;
        value_4_val_read_reg_1022_pp0_iter9_reg <= value_4_val_read_reg_1022_pp0_iter8_reg;
        value_5_val_read_reg_1016_pp0_iter10_reg <= value_5_val_read_reg_1016_pp0_iter9_reg;
        value_5_val_read_reg_1016_pp0_iter11_reg <= value_5_val_read_reg_1016_pp0_iter10_reg;
        value_5_val_read_reg_1016_pp0_iter12_reg <= value_5_val_read_reg_1016_pp0_iter11_reg;
        value_5_val_read_reg_1016_pp0_iter2_reg <= value_5_val_read_reg_1016_pp0_iter1_reg;
        value_5_val_read_reg_1016_pp0_iter3_reg <= value_5_val_read_reg_1016_pp0_iter2_reg;
        value_5_val_read_reg_1016_pp0_iter4_reg <= value_5_val_read_reg_1016_pp0_iter3_reg;
        value_5_val_read_reg_1016_pp0_iter5_reg <= value_5_val_read_reg_1016_pp0_iter4_reg;
        value_5_val_read_reg_1016_pp0_iter6_reg <= value_5_val_read_reg_1016_pp0_iter5_reg;
        value_5_val_read_reg_1016_pp0_iter7_reg <= value_5_val_read_reg_1016_pp0_iter6_reg;
        value_5_val_read_reg_1016_pp0_iter8_reg <= value_5_val_read_reg_1016_pp0_iter7_reg;
        value_5_val_read_reg_1016_pp0_iter9_reg <= value_5_val_read_reg_1016_pp0_iter8_reg;
        value_6_val_read_reg_1010_pp0_iter10_reg <= value_6_val_read_reg_1010_pp0_iter9_reg;
        value_6_val_read_reg_1010_pp0_iter11_reg <= value_6_val_read_reg_1010_pp0_iter10_reg;
        value_6_val_read_reg_1010_pp0_iter12_reg <= value_6_val_read_reg_1010_pp0_iter11_reg;
        value_6_val_read_reg_1010_pp0_iter2_reg <= value_6_val_read_reg_1010_pp0_iter1_reg;
        value_6_val_read_reg_1010_pp0_iter3_reg <= value_6_val_read_reg_1010_pp0_iter2_reg;
        value_6_val_read_reg_1010_pp0_iter4_reg <= value_6_val_read_reg_1010_pp0_iter3_reg;
        value_6_val_read_reg_1010_pp0_iter5_reg <= value_6_val_read_reg_1010_pp0_iter4_reg;
        value_6_val_read_reg_1010_pp0_iter6_reg <= value_6_val_read_reg_1010_pp0_iter5_reg;
        value_6_val_read_reg_1010_pp0_iter7_reg <= value_6_val_read_reg_1010_pp0_iter6_reg;
        value_6_val_read_reg_1010_pp0_iter8_reg <= value_6_val_read_reg_1010_pp0_iter7_reg;
        value_6_val_read_reg_1010_pp0_iter9_reg <= value_6_val_read_reg_1010_pp0_iter8_reg;
        value_7_val_read_reg_1004_pp0_iter10_reg <= value_7_val_read_reg_1004_pp0_iter9_reg;
        value_7_val_read_reg_1004_pp0_iter11_reg <= value_7_val_read_reg_1004_pp0_iter10_reg;
        value_7_val_read_reg_1004_pp0_iter12_reg <= value_7_val_read_reg_1004_pp0_iter11_reg;
        value_7_val_read_reg_1004_pp0_iter2_reg <= value_7_val_read_reg_1004_pp0_iter1_reg;
        value_7_val_read_reg_1004_pp0_iter3_reg <= value_7_val_read_reg_1004_pp0_iter2_reg;
        value_7_val_read_reg_1004_pp0_iter4_reg <= value_7_val_read_reg_1004_pp0_iter3_reg;
        value_7_val_read_reg_1004_pp0_iter5_reg <= value_7_val_read_reg_1004_pp0_iter4_reg;
        value_7_val_read_reg_1004_pp0_iter6_reg <= value_7_val_read_reg_1004_pp0_iter5_reg;
        value_7_val_read_reg_1004_pp0_iter7_reg <= value_7_val_read_reg_1004_pp0_iter6_reg;
        value_7_val_read_reg_1004_pp0_iter8_reg <= value_7_val_read_reg_1004_pp0_iter7_reg;
        value_7_val_read_reg_1004_pp0_iter9_reg <= value_7_val_read_reg_1004_pp0_iter8_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to13 = 1'b1;
    end else begin
        ap_idle_pp0_0to13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to13 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_ce = 1'b1;
    end else begin
        grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp107) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ce = 1'b1;
    end else begin
        grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ce = 1'b1;
    end else begin
        grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_start = 1'b1;
    end else begin
        grp_pairwise_dist_sq_rbf_ap_fixed_ap_fixed_13_4_4_0_0_config5_s_fu_632_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp107 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp121 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp122 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp123 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp124 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp92 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_0;

assign ap_return_1 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_784_ap_return_1;

assign ap_return_2 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_0;

assign ap_return_3 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s_fu_798_ap_return_1;

assign ap_return_4 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_0;

assign ap_return_5 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_812_ap_return_1;

assign ap_return_6 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_0;

assign ap_return_7 = grp_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1_fu_826_ap_return_1;

assign grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start = grp_mask_and_normalize_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s_fu_766_ap_start_reg;

endmodule //myproject_hept_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_s
