Sunplus u'nSP Assembler - Ver. 1.8.1
              Listing File Has Been Relocated
                            	//========================================================================================
                            	// Progarm: Standard function definition
                            	// Writen by: Andy
                            	//
                            	// Last modified date: 
                            	// 		2000/06/23: first version
                            	//		2000/07/15: modified
                            	//		2000/07/24: modified
                            	//
                            	// Note: update hardware.inc with hardware.asm synchorously.
                            	//	
                            	//
                            	//========================================================================================
                            	
                            	.PUBLIC F_SP_Send_PWM;
                            	.PUBLIC F_SP_Send_DAC1;
                            	.PUBLIC F_SP_Send_DAC2;
                            	.PUBLIC F_SP_Send_Two_DAC;
                            	.PUBLIC F_SP_Send_Out;
                            	.public F_SP_Get_ADC;
                            	.PUBLIC F_SP_Set_P_TimerA_Ctrl	
                            	.PUBLIC F_SP_Set_P_TimerA_Data
                            	.PUBLIC F_SP_Set_P_TimerB_Ctrl	
                            	.PUBLIC F_SP_Set_P_TimerB_Data
                            	.PUBLIC F_SP_Set_P_INT_Ctrl
                            	.PUBLIC F_SP_Set_P_INT_Clear
                            	.PUBLIC F_SP_Set_P_SystemClock
                            	.PUBLIC F_SP_Set_P_DAC_Ctrl
                            	.PUBLIC F_SP_Set_P_ADC_Ctrl
                            	.PUBLIC F_SP_Write_INT_Status;        
                            	.PUBLIC F_SP_Read_INT_Status;				
                            	.public	F_SP_RampUpDAC1;
                            	.public	F_SP_RampDnDAC1;
                            	.public	F_SP_RampUpDAC2;
                            	.public	F_SP_RampDnDAC2;
                            	.public	_SP_RampUpDAC1;
                            	.public	_SP_RampDnDAC1;
                            	.public	_SP_RampUpDAC2;
                            	.public	_SP_RampDnDAC2;
                            	.public F_SP_Delay;
                            	.public	F_SP_InitQueue;
                            	.public	F_SP_ReadQueue;
                            	.public	F_SP_WriteQueue;	
                            	.public F_SP_TestQueue;
                            	.PUBLIC _SP_Export; 
                            	.PUBLIC	_SP_Import;
                            	.PUBLIC _SP_Init_IOB;
                            	.PUBLIC _SP_Init_IOA;
                            	
                            	.public	_SP_GetResource	
                            	//////////////////////////////////////////////////////////////////
                            	// Define Area for I/O									
                            	//////////////////////////////////////////////////////////////////
                            	.DEFINE	P_IOA_Data   		0x7000;        // Write Data into data register and read from IOA pad
                            	.DEFINE P_IOA_Buffer        0x7001;        // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOA_Dir           0x7002;        // Direction vector for IOA
                            	.DEFINE P_IOA_Attrib        0x7003;        // Attribute vector for IOA
                            	.DEFINE P_IOA_Latch         0x7004;        // Latch PortA data for key change wake-up
                            	
                            	.DEFINE P_IOB_Data         	0x7005;        // Write Data into the data register and read from IOB pad
                            	.DEFINE P_IOB_Buffer        0x7006;        // Write Data into buffer register and read from buffer register
                            	.DEFINE P_IOB_Dir           0x7007;        // Direction vector for IOB
                            	.DEFINE P_IOB_Attrib        0x7008;        // Attribute vector for IOB
                            	
                            	.DEFINE P_FeedBack          0x7009;        // Clock form external R,C
                            	.DEFINE P_TimerA_Data       0x700A;        // Data port for TimerA 
                            	.DEFINE P_TimerA_Ctrl       0x700B;        // Control Port for TimerA
                            	.DEFINE P_TimerB_Data       0x700C;        // Data port for TimerB
                            	.DEFINE P_TimerB_Ctrl       0x700D;        // Control Port for TimerB
                            	.DEFINE P_TimeBase_Setup    0x700E;        // TimerBase Freq. Set
                            	.DEFINE P_TimeBase_Clear	0x700F;		   // Reset Timerbase counter
                            	.DEFINE P_INT_Ctrl          0x7010;        // Control port for interrupt source
                            	.DEFINE P_INT_Clear         0x7011;        // Clear interrupt source
                            	.DEFINE P_Watchdog_Clear    0x7012;        // Watchdog Reset
                            	.DEFINE P_SystemClock       0x7013;        // Change system clock frequency(include go to standby mode)
                            	
                            	
                            	//... PA6442 New version MC52A (For EC-03)....
                            	.DEFINE P_ADC 	        	0x7014;        	// Data Port for AD
                            	.DEFINE P_ADC_Ctrl          0x7015;        	// Control Port for AD control
                            	.DEFINE P_ADC_Status        0x7015;        	// AD Port Status
                            	.DEFINE P_DAC2              0x7016;        	// Data Port for DAC2
                            	.DEFINE P_PWM               0x7016;        	// Data Port for PWM
                            	.DEFINE P_DAC1	        	0x7017;        	// Data Port for DAC1
                            	.DEFINE P_DAC_Ctrl			0x702A;			// Control Port for two DAC and audio output mode
                            	//............................................
                            	
                            	.DEFINE P_IR_Ctrl			0x7018;			// Control Port for IR
                            	.DEFINE P_LVD_Ctrl          0x7019;        	// Control Port for LVD
                            	
                            	.DEFINE P_SIO_Addr_Low		0x701B;			// Address Port low
                            	.DEFINE P_SIO_Addr_Mid		0x701C;			// Address Port middle
                            	.DEFINE P_SIO_Addr_High	 	0x701D;			// Address Port high
                            	.DEFINE P_SIO_Ctrl			0x701E;			// Control Port
                            	.DEFINE P_SIO_Start			0x701F;			// Start port for serial interface
                            	.DEFINE P_SIO_Stop			0x7020;			// Stop port for serial interface
                            	
                            	.DEFINE P_UART_Command1		 0x7021;		// Command1 Port for UART
                            	.DEFINE P_UART_Command2		 0x7022;		// Command2 Port for UART
                            	.DEFINE P_UART_Data			 0x7023; 		// Data Port for UART
                            	.DEFINE	P_UART_BaudScalarLow 0x7024;		// Set Baud Rate scalar low
                            	.DEFINE	P_UART_BaudScalarHigh 0x7025;		// Set Baud Rate scalar high
                            	
                            	
                            	// Define for P_INT_Ctrl 
                            	.DEFINE C_IRQ_TMB2              0x0001;        //Timer B IRQ6
                            	.DEFINE C_IRQ_TMB1              0x0002;        //Timer A IRQ6
                            	.DEFINE C_IRQ_2Hz               0x0004;        //2Hz IRQ5
                            	.DEFINE C_IRQ_4Hz               0x0008;        //4Hz IRQ5
                            	.DEFINE C_IRQ_1024Hz            0x0010;        //1024Hz IRQ4
                            	.DEFINE C_IRQ_2048Hz            0x0020;        //2048 IRQ4
                            	.DEFINE C_IRQ_4096Hz            0x0040;        //4096 IRQ4
                            	.DEFINE C_IRQ_KeyChange         0x0080;        //Key Change IRQ3
                            	.DEFINE C_IRQ_Ext1              0x0100;        //Ext1 IRQ3
                            	.DEFINE C_IRQ_Ext2              0x0200;        //Ext2 IRQ3
                            	.DEFINE C_IRQ_TimerB            0x0400;        //Timer B IRQ2
                            	.DEFINE C_FIQ_TimerB            0x0800;        //Timer B FIQ
                            	.DEFINE C_IRQ_TimerA            0x1000;        //Timer A IRQ1
                            	.DEFINE C_FIQ_TimerA            0x2000;        //Timer A FIQ
                            	.DEFINE C_IRQ_PWM               0x4000;        //PWM IRQ0
                            	.DEFINE C_FIQ_PWM               0x8000;        //PWM FIQ
                            	
                            	// Define for P_TimerA_Ctrl, P_TimerB_Ctrl                               
                            	.DEFINE	C_Fosc_2				0x0000;			// Timer A
                            	.DEFINE	C_Fosc_256		   	 	0x0001;			//
                            	.DEFINE	C_32768Hz				0x0002;			//
                            	.DEFINE	C_8192Hz				0x0003;			//
                            	.DEFINE	C_4096Hz				0x0004;			//
                            	.DEFINE	C_A1					0x0005;			//
                            	.DEFINE C_A0					0x0006;			//
                            	.DEFINE C_Ext1					0x0007;			//
                            	
                            	.DEFINE	C_2048Hz				0x0000;			//
                            	.DEFINE	C_1024Hz				0x0008;			//
                            	.DEFINE	C_256Hz					0x0010;			//
                            	.DEFINE	C_TMB1Hz				0x0018;			//
                            	.DEFINE	C_4Hz					0x0020;			//
                            	.DEFINE	C_2Hz					0x0028;			//
                            	.DEFINE	C_B1					0x0030;			//
                            	.DEFINE	C_Ext2					0x0038;			//
                            	
                            	.DEFINE	C_Off					0x0000;			//
                            	.DEFINE C_D1					0x0040;			//
                            	.DEFINE C_D2					0x0080;			//
                            	.DEFINE C_D3					0x00C0;			//
                            	.DEFINE C_D4					0x0100;			//
                            	.DEFINE C_D5					0x0140;			//
                            	.DEFINE C_D6					0x0180;			//
                            	.DEFINE C_D7					0x01C0;			//
                            	.DEFINE C_D8					0x0200;			//
                            	.DEFINE C_D9					0x0240;			//
                            	.DEFINE C_D10					0x0280;			//
                            	.DEFINE C_D11					0x02C0;			//
                            	.DEFINE C_D12					0x0300;			//
                            	.DEFINE C_D13					0x0340;			//
                            	.DEFINE C_D14					0x0380;			//
                            	.DEFINE C_TA_Div_2				0x03C0;			// Timer A
                            	
                            	.DEFINE C_TB_Div_2				0x03C0;			// Timer B
                            	
                            	// Define for P_SystemClock
                            	.DEFINE C_Fosc					0x0000;			// b3..b0
                            	.DEFINE C_Fosc_Div_2			0x0001;			//
                            	.DEFINE C_Fosc_Div_4			0x0002;			//
                            	.DEFINE C_Fosc_Div_8			0x0003;			// (default)
                            	.DEFINE C_Fosc_Div_16			0x0004;			//
                            	.DEFINE C_Fosc_Div_32			0x0005;			//
                            	.DEFINE C_Fosc_Div_64			0x0006;			//
                            	.DEFINE C_Sleep					0x0007;		 	//
                            	
                            	.DEFINE	C_32K_Work				0x0000;			// b4
                            	.DEFINE C_32K_Off				0x0000;			// 
                            	.DEFINE C_StrongMode			0x0000;			// b5
                            	.DEFINE C_AutoMode				0x0000;			//
                            	
                            	// Define for P_AD_Ctrl
                            	.DEFINE	C_AD					0x0001;			//
                            	.DEFINE C_DA					0x0000;			//
                            	.DEFINE C_MIC					0x0000;			//
                            	.DEFINE C_LINE					0x0002;			//
                            	
                            	// Define for P_DA_Ctrl
                            	.DEFINE C_PushPull				0x0000;			// b0, (default) 
                            	.DEFINE C_DoubleEnd				0x0001;			// b0
                            	.DEFINE	C_DAC_Mode				0x0000;			// b1, (default)
                            	.DEFINE C_PWM_Mode				0x0002;			// b1
                            	
                            	.DEFINE	C_D1_Direct				0x0000;			// DAC1 latch
                            	.DEFINE C_D1_LatchA				0x0008;			// 
                            	.DEFINE C_D1_LatchB				0x0010;			//
                            	.DEFINE C_D1_LatchAB			0x0018;			//
                            	
                            	.DEFINE	C_D2_Direct				0x0000;			// DAC2 latch
                            	.DEFINE C_D2_LatchA				0x0020;			// 
                            	.DEFINE C_D2_LatchB				0x0040;			//
                            	.DEFINE C_D2_LatchAB			0x00C0;			//
                            	
                            	// Define for P_LVD_Ctrl
                            	.DEFINE C_LVD24V				0x0000;			// LVD = 2.4V 
                            	.DEFINE C_LVD28V				0x0001;			// LVD = 2.8V
                            	.DEFINE C_LVD32V				0x0002;			// LVD = 3.2V
                            	.DEFINE C_LVD36V				0x0003;			// LVD = 3.6V
                            	
                            	
0000031D                    	.IRAM
                            	.public	R_InterruptStatus;					//
0000031D 00 00              	.VAR	R_InterruptStatus = 0;					// for feature using
                            	.public R_FIQTemp;
0000031E 00 00              	.VAR	R_FIQTemp;							// for temparity used in FIQ interrupt routine
                            	
                            	
                            	.define C_QueueSize 50						// update hardware.inc synchoroneously
0000031F 00 00              	.VAR 	R_Queue;
00000320 00 00 00 00        	.DW		C_QueueSize-1	DUP(0);
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00      
00000351 00 00              	.VAR	R_ReadIndex;
00000352 00 00              	.VAR	R_WriteIndex;
                            	
00009297                    	.CODE
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: Send data to speech driver(PWM/DAC)                                   
                            	// Destory register: r4                                            
                            	//////////////////////////////////////////////////////////////////        
                            	
                            	F_SP_Send_PWM:    							//
00009297 1C D9 16 70        	       [P_PWM] = r4;						//
00009299 90 9A              	       retf;           						//
                            	
                            	F_SP_Send_DAC1:								//
0000929A 1C D9 17 70        			[P_DAC1] = r4;						//
0000929C 90 9A              			retf;        						//
                            	F_SP_Send_DAC2:								//
0000929D 1C D9 16 70        			[P_DAC2] = r4;						//
0000929F 90 9A              			retf;        						//
                            	F_SP_Send_Two_DAC:
000092A0 1C D9 17 70        			[P_DAC1] = r4;						//
000092A2 1C D9 16 70        			[P_DAC2] = r4;						//
000092A4 90 9A              			retf;
                            	
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_PWM;
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_DAC1;
                            	//.DEFINE	F_SP_Send_Out  F_SP_Send_DAC2;
                            	.DEFINE	F_SP_Send_Out  F_SP_Send_Two_DAC;		// Send to both DAC1 and DAC2
                            	
                            	
                            	F_SP_Get_ADC:
000092A5 14 99 14 70        			R4 = [P_ADC]
000092A7 90 9A              			retf
                            	
                            	
                            	F_SP_Set_P_TimerA_Ctrl:
000092A8 19 D3 0B 70        		[P_TimerA_Ctrl] = R1
000092AA 90 9A              		RETF
                            	F_SP_Set_P_TimerA_Data:
000092AB 19 D3 0A 70        		[P_TimerA_Data] = R1
000092AD 90 9A              		RETF
                            	F_SP_Set_P_TimerB_Ctrl:
000092AE 19 D3 0D 70        		[P_TimerB_Ctrl] = R1
000092B0 90 9A              		RETF
                            	F_SP_Set_P_TimerB_Data:
000092B1 19 D3 0C 70        		[P_TimerB_Data] = R1
000092B3 90 9A              		RETF
                            	
                            	F_SP_Set_P_INT_Ctrl:
000092B4 19 D3 10 70        		[P_INT_Ctrl] = R1
000092B6 90 9A              		RETF
                            	F_SP_Set_P_INT_Clear:
000092B7 19 D3 11 70        		[P_INT_Clear] = R1
000092B9 90 9A              		RETF
                            	
                            	F_SP_Set_P_SystemClock:
000092BA 19 D3 13 70        		[P_SystemClock] = R1
000092BC 90 9A              		RETF
                            	
                            	F_SP_Set_P_DAC_Ctrl:
000092BD 19 D3 2A 70        		[P_DAC_Ctrl] = R1
000092BF 90 9A              		RETF	
                            	
                            	F_SP_Set_P_ADC_Ctrl:
000092C0 19 D3 15 70        		[P_ADC_Ctrl] = R1
000092C2 90 9A              		RETF
                            	
                            	//////////////////////////////////////////////////////////////////
                            	// Function: Interrupt vector setting
                            	// Used register: R1                                                                                    
                            	////////////////////////////////////////////////////////////////// 
                            	
                            	F_SP_Write_INT_Status:						//write interrupt status
000092C3 19 D3 1D 03        	        [R_InterruptStatus] = R1;       	//
000092C5 90 9A              	        retf;								
                            	        
                            	F_SP_Read_INT_Status:						//read interrupt status
000092C6 11 93 1D 03        	        R1 = [R_InterruptStatus];       	//
000092C8 90 9A              	        retf;
                            	
                            	
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	//
                            	//////////////////////////////////////////////////////////////////    
                            	_SP_Init_IOA: .PROC
000092C9 88 DA              			PUSH BP,BP TO [SP];
000092CA 08 0B 01 00        	        BP = SP + 1;
000092CC 88 D2              			PUSH R1,R1 TO [SP];
000092CD 03 92              			R1 = [BP+3];						// Port direction
000092CE 19 D3 02 70        			[P_IOA_Dir] = R1;
000092D0 04 92              			R1 = [BP+4];
000092D1 19 D3 00 70        			[P_IOA_Data] = R1;
000092D3 05 92              			R1 = [BP+5];
000092D4 19 D3 03 70        			[P_IOA_Attrib] = R1;
                            			
000092D6 88 90              			POP R1,R1 FROM [SP];
000092D7 88 98              	        POP BP,BP FROM [SP];
000092D8 90 9A              	        RETF;
                            			.ENDP
                            	
                            	////////////////////////////////////////////////////////////////// 
                            	// SP_Inti_IOB
                            	//////////////////////////////////////////////////////////////////    
                            	
                            	_SP_Init_IOB: .PROC
000092D9 88 DA              			PUSH BP,BP TO [SP];
000092DA 08 0B 01 00        	        BP = SP + 1;
000092DC 88 D2              			PUSH R1,R1 TO [SP];
000092DD 03 92              			R1 = [BP+3];						// Port direction
000092DE 19 D3 07 70        			[P_IOB_Dir] = R1;
000092E0 04 92              			R1 = [BP+4];
000092E1 19 D3 05 70        			[P_IOB_Data] = R1;
000092E3 05 92              			R1 = [BP+5];
000092E4 19 D3 08 70        			[P_IOB_Attrib] = R1;
                            			
000092E6 88 90              			POP R1,R1 FROM [SP];
000092E7 88 98              	        POP BP,BP FROM [SP];
000092E8 90 9A              	        RETF;
                            			.ENDP
                            	
                            	
                            	
                            	_SP_Import: .PROC
000092E9 88 DA              	        PUSH BP,BP TO [SP];
000092EA 08 0B 01 00        	        BP = SP + 1;
000092EC 90 D4              			PUSH R1,R2 TO [SP];
000092ED 03 92              			R1 = [BP+3]; 						// Port Number
000092EE 04 94              			R2 = [BP+4]; 						// Data Buffer Pointer
000092EF C1 92              			R1 = [R1] ;
000092F0 C2 D2              			[R2] = R1 ;
000092F1 90 90              			POP R1,R2 FROM [SP];
000092F2 88 98              	        POP BP,BP FROM [SP];
000092F3 90 9A              	        RETF;
                            			.ENDP
                            	
                            	_SP_Export: .PROC
000092F4 88 DA              	        PUSH BP,BP TO [SP];
000092F5 08 0B 01 00        	        BP = SP + 1;
000092F7 90 D4              			PUSH R1,R2 TO [SP];
000092F8 03 92              			R1 = [BP+3]; 						// Port Number
000092F9 04 94              			R2 = [BP+4]; 						// Value
000092FA C1 D4              			[R1] = R2 ;
000092FB 90 90              			POP R1,R2 FROM [SP];
000092FC 88 98              	        POP BP,BP FROM [SP];
000092FD 90 9A              	        RETF;        
                            	 		.ENDP
                            			 
                            	
                            	
                            		 
                            	///////////////////////////////////////
                            	_SP_RampUpDAC1:	.PROC
                            	F_SP_RampUpDAC1:
000092FE 90 D4              	                push r1,r2 to [sp];
000092FF 11 93 17 70        	                r1=[P_DAC1];
00009301 09 B3 C0 FF        	                r1 &= ~0x003f;
00009303 09 43 00 80        	                cmp     r1,0x8000
00009305 0E 0E              	                jb     	L_RU_NormalUp;  
00009306 19 5E              	                je      L_RU_End;
                            	                
                            	L_RU_DownLoop:
00009307 40 F0 6A 93        	                call    F_Delay;        
00009309 41 94              	                r2 = 0x0001;
0000930A 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
0000930C 09 23 40 00        	                r1 -= 0x40;
0000930E 19 D3 17 70        	                [P_DAC1] = r1;
00009310 09 43 00 80        	                cmp     r1,0x8000;
00009312 4C 4E              	                jne     L_RU_DownLoop;  
                            	L_RD_DownEnd:
00009313 0C EE              	                jmp     L_RU_End;
                            	
                            	L_RU_NormalUp:
                            	L_RU_Loop:
00009314 40 F0 6A 93        	                call    F_Delay;
00009316 41 94              	                r2 = 0x0001;
00009317 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
00009319 09 03 40 00        	                r1 += 0x40;
0000931B 19 D3 17 70        	                [P_DAC1] = r1;
0000931D 09 43 00 80        	                cmp     r1, 0x8000;
0000931F 4C 4E              	                jne     L_RU_Loop;
                            	                
                            	
                            	L_RU_End:
00009320 90 90              	                pop     r1,r2 from [sp];
00009321 90 9A              	                retf;
                            	                .ENDP
                            	/////////////////////////////////////// 
                            	_SP_RampDnDAC1:	.PROC
                            	F_SP_RampDnDAC1:
00009322 90 D4              					push r1,r2 to [sp];
                            	                //int off;
00009323 11 93 17 70        	                r1 = [P_DAC1];
00009325 09 B3 C0 FF        	                r1 &= ~0x003F;
00009327 0A 5E              	                jz      L_RD_End;
                            	L_RD_Loop:                
00009328 40 F0 6A 93        	                call    F_Delay;        
0000932A 41 94              	                r2 = 0x0001;
0000932B 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
0000932D 09 23 40 00        	                r1 -= 0x40;
0000932F 19 D3 17 70        	                [P_DAC1] = r1;  
00009331 4A 4E              	                jnz     L_RD_Loop;
                            	L_RD_End:       
                            	                
00009332 90 90              	                pop     r1,r2 from [sp];
00009333 90 9A              	                retf;
                            					.ENDP
                            	
                            	///////////////////////////////////////
                            	_SP_RampUpDAC2:	.PROC
                            	F_SP_RampUpDAC2:
00009334 90 D4              	                push r1,r2 to [sp];
00009335 11 93 16 70        	                r1=[P_DAC2];
00009337 09 B3 C0 FF        	                r1 &= ~0x003f;
00009339 09 43 00 80        	                cmp     r1,0x8000
0000933B 0E 0E              	                jb     	L_RU_NormalUp_;  
0000933C 5D 5E              	                je      L_RU_End;
                            	                
                            	L_RU_DownLoop_:
0000933D 40 F0 6A 93        	                call    F_Delay;        
0000933F 41 94              	                r2 = 0x0001;
00009340 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
00009342 09 23 40 00        	                r1 -= 0x40;
00009344 19 D3 16 70        	                [P_DAC2] = r1;
00009346 09 43 00 80        	                cmp     r1,0x8000;
00009348 4C 4E              	                jne     L_RU_DownLoop_;  
                            	L_RD_DownEnd_:
00009349 0C EE              	                jmp     L_RU_End_;
                            	
                            	L_RU_NormalUp_:
                            	L_RU_Loop_:
0000934A 40 F0 6A 93        	                call    F_Delay;
0000934C 41 94              	                r2 = 0x0001;
0000934D 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
0000934F 09 03 40 00        	                r1 += 0x40;
00009351 19 D3 16 70        	                [P_DAC2] = r1;
00009353 09 43 00 80        	                cmp     r1, 0x8000;
00009355 4C 4E              	                jne     L_RU_Loop_;
                            	                
                            	
                            	L_RU_End_:
00009356 90 90              	                pop     r1,r2 from [sp];
00009357 90 9A              	                retf;
                            	                .ENDP
                            	/////////////////////////////////////// 
                            	_SP_RampDnDAC2:	.PROC
                            	F_SP_RampDnDAC2:
                            					//int off;
00009358 90 D4              					push r1,r2 to [sp];
                            	                
00009359 11 93 16 70        	                r1 = [P_DAC2];
0000935B 09 B3 C0 FF        	                r1 &= ~0x003F;
0000935D 0A 5E              	                jz      L_RD_End_;
                            	L_RD_Loop_:                
0000935E 40 F0 6A 93        	                call    F_Delay;        
00009360 41 94              	                r2 = 0x0001;
00009361 1A D5 12 70        	                [P_Watchdog_Clear] = r2;
00009363 09 23 40 00        	                r1 -= 0x40;
00009365 19 D3 16 70        	                [P_DAC2] = r1;  
00009367 4A 4E              	                jnz     L_RD_Loop_;
                            	L_RD_End_:       
                            	                
00009368 90 90              	                pop     r1,r2 from [sp];
00009369 90 9A              	                retf;
                            					.ENDP
                            	////////////////////////////////////////
                            	
                            	F_Delay:
0000936A 88 D2              	                push r1 to [sp];
0000936B 48 92              	                r1 = 8;
                            	L_D_Loop:
0000936C 41 22              	                r1 -= 1;
0000936D 42 4E              	                jnz     L_D_Loop; 
0000936E 88 90              	                pop     r1 from [sp];
0000936F 90 9A              	                retf;	 
                            	                
                            	                
                            	///////////////////////////////////////////
                            	// Function: Initial Queue
                            	// Destory: R1,R2
                            	///////////////////////////////////////////	
                            	
                            	F_SP_InitQueue:
00009370 09 93 1F 03        			R1 = R_Queue;
00009372 40 94              			R2 = 0;
                            	L_ClearQueueLoop:		
00009373 D1 D4              			[R1++] = R2;
00009374 09 43 51 03        			cmp	R1, R_Queue+C_QueueSize;
00009376 44 4E              			jne	L_ClearQueueLoop;
                            				
00009377 40 92              			R1 = 0;
00009378 19 D3 51 03        			[R_ReadIndex] = R1;
0000937A 19 D3 52 03        			[R_WriteIndex] = R1;
                            					
0000937C 90 9A              			retf;
                            			
                            	///////////////////////////////////////////
                            	// Function: Get a data form Queue
                            	// Output:  R1: Data
                            	//			R2: return value
                            	// Destory: R1,R2
                            	///////////////////////////////////////////		
                            	F_SP_ReadQueue:
                            	
0000937D 12 95 51 03        			R2 = [R_ReadIndex];
0000937F 12 45 52 03        			cmp R2,[R_WriteIndex];
00009381 0C 5E              			je	L_RQ_QueueEmpty;
                            	
00009382 0A 05 1F 03        			R2 += R_Queue;				// get queue data address
00009384 C2 92              			R1 = [R2];
                            			
00009385 12 95 51 03        			R2 = [R_ReadIndex];
00009387 41 04              			R2 += 1;
00009388 72 44              			cmp	R2, C_QueueSize;
00009389 01 4E              			jne	L_RQ_NotQueueBottom;
0000938A 40 94              			R2 = 0;
                            	L_RQ_NotQueueBottom:	
0000938B 1A D5 51 03        			[R_ReadIndex] = R2;			
                            			//r2 = 0x0000;						// get queue data
0000938D 90 9A              			retf;
                            	
                            	L_RQ_QueueEmpty:
                            			//r2 = 0x8000;						// queue empty
0000938E 90 9A              			retf;
                            	///////////////////////////////////////////
                            	// Function: Put a data to Queue
                            	// R1: Input
                            	// Destory: R1,R2,R3
                            	///////////////////////////////////////////	
                            				
                            	F_SP_WriteQueue:
0000938F 12 95 52 03        			R2 = [R_WriteIndex];			// put data to queue
00009391 0A 05 1F 03        			R2 += R_Queue;
00009393 C2 D2              			[R2] = R1;
                            	
00009394 12 95 52 03        			R2 = [R_WriteIndex];
00009396 41 04              			R2 += 1;
00009397 72 44              			cmp	R2, C_QueueSize;
00009398 01 4E              			jne	L_WQ_NotQueueBottom;
00009399 40 94              			R2 = 0;
                            	L_WQ_NotQueueBottom:
0000939A 1A D5 52 03        			[R_WriteIndex] = R2;
0000939C 90 9A              			retf;
                            			
                            	//..........................................
                            	F_SP_TestQueue:
                            			//... Test Queue Empty ...
0000939D 11 93 51 03        			R1 = [R_ReadIndex];
0000939F 11 43 52 03        			cmp R1,[R_WriteIndex];
000093A1 11 5E              			je	L_TQ_QueueEmpty;
                            	
                            			//... Test Queue Full ...
000093A2 11 93 51 03        			R1 = [R_ReadIndex];				// For N Queue Full: 1. W=R-1 2.R=0/W=N-1
000093A4 04 4E              			jnz	L_TQ_JudgeCond2;
000093A5 11 93 52 03        			R1 = [R_WriteIndex];
000093A7 71 42              			cmp	R1, C_QueueSize-1;			// Cond1
000093A8 08 5E              			je	L_TQ_QueueFull;			
                            	L_TQ_JudgeCond2:		
000093A9 11 93 51 03        			R1 = [R_ReadIndex];
000093AB 41 22              			R1 -=1;
000093AC 11 43 52 03        			cmp R1,[R_WriteIndex];
000093AE 02 5E              			je	L_TQ_QueueFull;	
                            	
000093AF 40 92              			r1 = 0;							// not Full, not empty
000093B0 90 9A              			retf;
                            	L_TQ_QueueFull:
000093B1 41 92              			r1 = 1;							// full
000093B2 90 9A              			retf;
                            	L_TQ_QueueEmpty:
000093B3 42 92              			r1 = 2;							// empty
000093B4 90 9A              			retf;
                            	//.........................................                
                            	
                            	//////////////////////////////////////////////////////
                            	// SACM_GetResource(Address,Page,offset);
                            	//////////////////////////////////////////////////////
                            	
                            	_SP_GetResource:	.PROC
000093B5 88 DA              			push bp to [sp];
000093B6 08 0B 01 00        			bp = sp + 1;
                            			//push r2 to [sp];
000093B8 03 92              			r1 = [bp+3];					// address
000093B9 04 94              			r2 = [bp+4];					// bank
                            			
000093BA 5A 95              			r2 = r2 lsl 4;
000093BB 5A 95              			r2 = r2 lsl 4;
000093BC 4A 95              			r2 = r2 lsl 2;
                            			
000093BD 7F BC              			sr &= 0x03f;
000093BE 06 A5              	        r2 |=sr;
000093BF 02 9D              	        sr = r2;
                            	  
000093C0 E1 92              	  		r1 = D:[r1];
                            	       
                            			//pop	r2 from [sp];
000093C1 88 98              			pop	 bp from [sp];
000093C2 90 9A              			retf;
                            			.ENDP 
                            	
                            	_SP_Delay:	.PROC
                            	F_SP_Delay:
                            	
                            	
000093C3 90 9A              			retf;
                            			.ENDP
                            	                
                            	//========================================================================================        
                            	// End of hardware.asm
                            	//========================================================================================
                            	
                            	
                            	
                            	        
                            	        
                            	        
0 error(s), 0 warning(s).

