@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@N: MF180 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":18:16:18:19|Generating type mult multiplier 
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|Replicating instance FTDI.TXstate[3] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[2] (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[4] (in view: work.top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|Replicating instance a[10] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":10:15:10:17|SB_GB_IO inserted on the port CLK.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\MULT\icecube\MULT\MULT_Implmnt\MULT.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
