<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: C:/nxpdrv/LPC1700CMSIS/Core/CM3/DeviceSupport/NXP/LPC17xx/LPC17xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>C:/nxpdrv/LPC1700CMSIS/Core/CM3/DeviceSupport/NXP/LPC17xx/LPC17xx.h</h1><a href="_l_p_c17xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00026"></a>00026 <span class="preprocessor">#ifndef __LPC17xx_H__</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define __LPC17xx_H__</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="comment">/*</span>
<a name="l00030"></a>00030 <span class="comment"> * ==========================================================================</span>
<a name="l00031"></a>00031 <span class="comment"> * ---------- Interrupt Number Definition -----------------------------------</span>
<a name="l00032"></a>00032 <span class="comment"> * ==========================================================================</span>
<a name="l00033"></a>00033 <span class="comment"> */</span>
<a name="l00034"></a>00034 
<a name="l00040"></a><a class="code" href="group___l_p_c17xx___system.html#g666eb0caeb12ec0e281415592ae89083">00040</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group___l_p_c17xx___system.html#g666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>
<a name="l00041"></a>00041 {
<a name="l00042"></a>00042 <span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span>
<a name="l00043"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083de177d9c70c89e084093024b932a4e30">00043</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083de177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>           = -14,      
<a name="l00044"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908333ff1cf7098de65d61b6354fee6cd5aa">00044</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908333ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>         = -12,      
<a name="l00045"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838693500eff174f16119e96234fee73af">00045</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838693500eff174f16119e96234fee73af">BusFault_IRQn</a>                 = -11,      
<a name="l00046"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836895237c9443601ac832efa635dd8bbf">00046</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>               = -10,      
<a name="l00047"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834ce820b3cc6cf3a796b41aadc0cf1237">00047</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                   = -5,       
<a name="l00048"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838e033fcef7aed98a31c60a7de206722c">00048</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>             = -4,       
<a name="l00049"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908303c3cc89984928816d81793fc7bce4a2">00049</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908303c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                   = -2,       
<a name="l00050"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836dbff8f8543325f3474cbae2446776e7">00050</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                  = -1,       
<a name="l00052"></a>00052 <span class="comment">/******  LPC17xx Specific Interrupt Numbers *******************************************************/</span>
<a name="l00053"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908378573b84a4133ef5812b33ce10dcba12">00053</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908378573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>                      = 0,        
<a name="l00054"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890832336220ce1e39507eb592958064a2b87">00054</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890832336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a>                   = 1,        
<a name="l00055"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830b751a83bbf254701e0d5a1d863010d9">00055</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a>                   = 2,        
<a name="l00056"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083d97a34027a8b1017d42d1d6320381e48">00056</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083d97a34027a8b1017d42d1d6320381e48">TIMER2_IRQn</a>                   = 3,        
<a name="l00057"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890837d15b5c33e51350d11303db7d4bc3381">00057</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890837d15b5c33e51350d11303db7d4bc3381">TIMER3_IRQn</a>                   = 4,        
<a name="l00058"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083e9122b85b58f7c24033a8515615a7b74">00058</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083e9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>                    = 5,        
<a name="l00059"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890839650ab92e46bc16f333d4c63ad0459b4">00059</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890839650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>                    = 6,        
<a name="l00060"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083b051fac6b15b88454713bb36d96e5dd5">00060</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083b051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>                    = 7,        
<a name="l00061"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908311614a227a56dc01859bf803013e6358">00061</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908311614a227a56dc01859bf803013e6358">UART3_IRQn</a>                    = 8,        
<a name="l00062"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830cd5b403aa037bacf964fd1a60c3f08f">00062</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830cd5b403aa037bacf964fd1a60c3f08f">PWM1_IRQn</a>                     = 9,        
<a name="l00063"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830f1945c7372a6de732306ea3801c8e2a">00063</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                     = 10,       
<a name="l00064"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083f651b1769e03e4653b1a4a7c88132398">00064</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083f651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                     = 11,       
<a name="l00065"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830e9ff46d0a6311ca3cc43a71702d638d">00065</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>                     = 12,       
<a name="l00066"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838f5f99956cf9765f17bcba6865b93ce2">00066</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890838f5f99956cf9765f17bcba6865b93ce2">SPI_IRQn</a>                      = 13,       
<a name="l00067"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836c8d6262fd7ecedc57b2fe9209be9765">00067</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890836c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a>                     = 14,       
<a name="l00068"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083dcc0cfa46f0d13c2de0f3e826c10a789">00068</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083dcc0cfa46f0d13c2de0f3e826c10a789">SSP1_IRQn</a>                     = 15,       
<a name="l00069"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890837726163ff47c899c26ce68f99eb937a9">00069</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890837726163ff47c899c26ce68f99eb937a9">PLL0_IRQn</a>                     = 16,       
<a name="l00070"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083dcc0f2770f7f57f75fac3d8bcac0e858">00070</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083dcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                      = 17,       
<a name="l00071"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830a3db3233549f012f8ecb88f0510adcf">00071</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a>                    = 18,       
<a name="l00072"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083d855ae101e21a04054a9844066900d7c">00072</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083d855ae101e21a04054a9844066900d7c">EINT1_IRQn</a>                    = 19,       
<a name="l00073"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908340ab356422a691418668d6bbfd9f17b9">00073</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908340ab356422a691418668d6bbfd9f17b9">EINT2_IRQn</a>                    = 20,       
<a name="l00074"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908314098dd2e0d0331c1e5f1f80dde14371">00074</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908314098dd2e0d0331c1e5f1f80dde14371">EINT3_IRQn</a>                    = 21,       
<a name="l00075"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834d69175258ae261dd545001e810421b3">00075</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834d69175258ae261dd545001e810421b3">ADC_IRQn</a>                      = 22,       
<a name="l00076"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083c2ee5960aed41ff349aa7a86c37e9ab2">00076</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083c2ee5960aed41ff349aa7a86c37e9ab2">BOD_IRQn</a>                      = 23,       
<a name="l00077"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890835078f46ddc47f29eae4aa40bd57d1692">00077</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890835078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a>                      = 24,       
<a name="l00078"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908320d0bdfa1654b723493895e3ea617cdb">00078</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908320d0bdfa1654b723493895e3ea617cdb">CAN_IRQn</a>                      = 25,       
<a name="l00079"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834968eb85558b7cd25e0f0fa1b839f881">00079</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890834968eb85558b7cd25e0f0fa1b839f881">DMA_IRQn</a>                      = 26,       
<a name="l00080"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083133fe4eabad3ed7b1959daddaace94b3">00080</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083133fe4eabad3ed7b1959daddaace94b3">I2S_IRQn</a>                      = 27,       
<a name="l00081"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083f3a2a999d58e47ed39ed1bd9c877aee6">00081</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083f3a2a999d58e47ed39ed1bd9c877aee6">ENET_IRQn</a>                     = 28,       
<a name="l00082"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083075f80f900f31c166defe2a4aef99e77">00082</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083075f80f900f31c166defe2a4aef99e77">RIT_IRQn</a>                      = 29,       
<a name="l00083"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908366a11398b7cc13d7c525945b0a86a2f0">00083</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908366a11398b7cc13d7c525945b0a86a2f0">MCPWM_IRQn</a>                    = 30,       
<a name="l00084"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908382471ba65527ad3f3da8af38acb953bf">00084</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908382471ba65527ad3f3da8af38acb953bf">QEI_IRQn</a>                      = 31,       
<a name="l00085"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830f0e46a33c20be148ef16fe7ed4dcd4b">00085</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae890830f0e46a33c20be148ef16fe7ed4dcd4b">PLL1_IRQn</a>                     = 32,       
<a name="l00086"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083a3c495fabd97a50818dc748f738c71e7">00086</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae89083a3c495fabd97a50818dc748f738c71e7">USBActivity_IRQn</a>                              = 33,           
<a name="l00087"></a><a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908325ef61f3d4a0d5f2bcf0525702b872b7">00087</a>   <a class="code" href="group___l_p_c17xx___system.html#gg666eb0caeb12ec0e281415592ae8908325ef61f3d4a0d5f2bcf0525702b872b7">CANActivity_IRQn</a>                              = 34            
<a name="l00088"></a>00088 } <a class="code" href="group___l_p_c17xx___system.html#gc3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a>;
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <span class="comment">/*</span>
<a name="l00092"></a>00092 <span class="comment"> * ==========================================================================</span>
<a name="l00093"></a>00093 <span class="comment"> * ----------- Processor and Core Peripheral Section ------------------------</span>
<a name="l00094"></a>00094 <span class="comment"> * ==========================================================================</span>
<a name="l00095"></a>00095 <span class="comment"> */</span>
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="comment">/* Configuration of the Cortex-M3 Processor and Core Peripherals */</span>
<a name="l00098"></a><a class="code" href="group___l_p_c17xx___system.html#g4127d1b31aaf336fab3d7329d117f448">00098</a> <span class="preprocessor">#define __MPU_PRESENT             1         </span>
<a name="l00099"></a><a class="code" href="group___l_p_c17xx___system.html#ge3fe3587d5100c787e02102ce3944460">00099</a> <span class="preprocessor">#define __NVIC_PRIO_BITS          5         </span>
<a name="l00100"></a><a class="code" href="group___l_p_c17xx___system.html#gb58771b4ec03f9bdddc84770f7c95c68">00100</a> <span class="preprocessor">#define __Vendor_SysTickConfig    0         </span>
<a name="l00103"></a>00103 <span class="preprocessor">#include "core_cm3.h"                       </span><span class="comment">/* Cortex-M3 processor and core peripherals           */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#include "<a class="code" href="system___l_p_c17xx_8h.html" title="CMSIS Cortex-M3 Device Peripheral Access Layer Header File for the NXP LPC17xx Device...">system_LPC17xx.h</a>"</span>                 <span class="comment">/* System Header                                      */</span>
<a name="l00105"></a>00105 
<a name="l00106"></a>00106 
<a name="l00107"></a>00107 <span class="comment">/******************************************************************************/</span>
<a name="l00108"></a>00108 <span class="comment">/*                Device Specific Peripheral registers structures             */</span>
<a name="l00109"></a>00109 <span class="comment">/******************************************************************************/</span>
<a name="l00110"></a>00110 
<a name="l00111"></a>00111 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#pragma anon_unions</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="comment">/*------------- System Control (SC) ------------------------------------------*/</span>
<a name="l00117"></a><a class="code" href="struct_l_p_c___s_c___type_def.html">00117</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00118"></a>00118 {
<a name="l00119"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#8284295323d16d3565c47edf439ee676">00119</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLASHCFG;               <span class="comment">/* Flash Accelerator Module           */</span>
<a name="l00120"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#03c9ef255da9ec52ad195ff310267707">00120</a>        uint32_t RESERVED0[31];
<a name="l00121"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#e59abe48677d67f68cb656b01586a16e">00121</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL0CON;                <span class="comment">/* Clocking and Power Control         */</span>
<a name="l00122"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#e32c1695bab7a148df52dda344395ff0">00122</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL0CFG;
<a name="l00123"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#b7dcbbdf4513cd28672b4048b7015abd">00123</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PLL0STAT;
<a name="l00124"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#8095691d73da732e142aad11afc64ddd">00124</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PLL0FEED;
<a name="l00125"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#4b817fd10262467b40d071836277e39d">00125</a>        uint32_t RESERVED1[4];
<a name="l00126"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#42c07575047e32e67e29c93bb8ff0be2">00126</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1CON;
<a name="l00127"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#b0897bfe92f5c8f6c3a9805c61165d45">00127</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1CFG;
<a name="l00128"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#1c4aefd1c109371039b372bccd1cabc9">00128</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PLL1STAT;
<a name="l00129"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#2390a9e6a4e9e46a37ca51fa2936639f">00129</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t PLL1FEED;
<a name="l00130"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#6f5da9a4bd236721b4dae0a04987d684">00130</a>        uint32_t RESERVED2[4];
<a name="l00131"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#7e05310c08aef36772c83730159154ab">00131</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCON;
<a name="l00132"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#42a3fdf81567617a1dea7828cbfb7ed0">00132</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCONP;
<a name="l00133"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#015b8b0d80a3f9030deb9421251bea86">00133</a>        uint32_t RESERVED3[15];
<a name="l00134"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#2669764fa2a2d24b356eb01d87529a2c">00134</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCLKCFG;
<a name="l00135"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#de84e68189c9a3eac5c61388d64844de">00135</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBCLKCFG;
<a name="l00136"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#85877f6991700b760d8b705bc492254b">00136</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKSRCSEL;
<a name="l00137"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#f808f16c5cb63bb29ee1bbe0935b64f0">00137</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CANSLEEPCLR;
<a name="l00138"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#a041189d348256cc73f5df4368fe315c">00138</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CANWAKEFLAGS;
<a name="l00139"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#f455959ce5f8e1756f62bd905ab22c06">00139</a>        uint32_t RESERVED4[10];
<a name="l00140"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#cbe76a9da98162b3dde7ed589b75fd7d">00140</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTINT;                 <span class="comment">/* External Interrupts                */</span>
<a name="l00141"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#db4bebbe6b0ac5c1518bc6efb1086fd9">00141</a>        uint32_t RESERVED5;
<a name="l00142"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#16d0cb3795a8a5677aacd008dc77762e">00142</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTMODE;
<a name="l00143"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#ec03274bdbe2be46e013115d98c53442">00143</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTPOLAR;
<a name="l00144"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#0ce9bd1ddcd4546d045cbd30cf75a961">00144</a>        uint32_t RESERVED6[12];
<a name="l00145"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#2971747199ddcd381bfadbbf54572c35">00145</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSID;                   <span class="comment">/* Reset                              */</span>
<a name="l00146"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#4db81817c38d5f9d3fefdffb09d417ea">00146</a>        uint32_t RESERVED7[7];
<a name="l00147"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#4452e331669d3717c1805da283822265">00147</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCS;                    <span class="comment">/* Syscon Miscellaneous Registers     */</span>
<a name="l00148"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#ed65258c6b5413c77161da2c7acb1f68">00148</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IRCTRIM;                <span class="comment">/* Clock Dividers                     */</span>
<a name="l00149"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#546b04eef9639efb3df575261400bf68">00149</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCLKSEL0;
<a name="l00150"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#12320d6d0ce4fb9d8fcdb04ee611940e">00150</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCLKSEL1;
<a name="l00151"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#ab28c8a5709cabff2b6918765ee30bfe">00151</a>        uint32_t RESERVED8[4];
<a name="l00152"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#8d84a860f45a01cbeedb9e5f67d1f07b">00152</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBIntSt;               <span class="comment">/* USB Device/OTG Interrupt Register  */</span>
<a name="l00153"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#bef2c388103b03eddfacdf254789cbb1">00153</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">DMAREQSEL</a>;
<a name="l00154"></a><a class="code" href="struct_l_p_c___s_c___type_def.html#34ab28cb9c98cb012498997deb15d5cf">00154</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKOUTCFG;              <span class="comment">/* Clock Output Configuration         */</span>
<a name="l00155"></a>00155  } <a class="code" href="struct_l_p_c___s_c___type_def.html" title="System Control (SC) register structure definition.">LPC_SC_TypeDef</a>;
<a name="l00156"></a>00156 
<a name="l00157"></a>00157 <span class="comment">/*------------- Pin Connect Block (PINCON) -----------------------------------*/</span>
<a name="l00159"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html">00159</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00160"></a>00160 {
<a name="l00161"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#47533630c184123af5b22e152bb5ed00">00161</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL0;
<a name="l00162"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#779b5ad6b0eafa7c556cf2197bafb3ca">00162</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL1;
<a name="l00163"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#5520bfb3ac950dee6307e79e182bf466">00163</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL2;
<a name="l00164"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#bb62234660750039af74a7c8fac7cdf1">00164</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL3;
<a name="l00165"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#b8fbd43eb8eebf93ecda7641b6a5eeb7">00165</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL4;
<a name="l00166"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#9e6ef92caaef822a8eb6e8f14d396efe">00166</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL5;
<a name="l00167"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#18657e9d761a4d7d1c058f312a44626c">00167</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL6;
<a name="l00168"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#0305686256ad5fa1eed78dd6ef9f1017">00168</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL7;
<a name="l00169"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#cd65951b761bc845bd5edaedbbad95d7">00169</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL8;
<a name="l00170"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#06f383659ec4c724bd2b08fa0aeaf5fb">00170</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL9;
<a name="l00171"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#88ac97e98e355fbcc38829ce9c6b61aa">00171</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINSEL10;
<a name="l00172"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#92bdd34d0bb3e2d14a3ce60040036510">00172</a>        uint32_t RESERVED0[5];
<a name="l00173"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#c8eb7822417aee662d89c1fae7680277">00173</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE0;
<a name="l00174"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#a8b183a7991ec4c92947b22ebde1fe55">00174</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE1;
<a name="l00175"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#5302f451b32f26759780fcbefbc95012">00175</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE2;
<a name="l00176"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#8ebbd3c7e7295468c9624b06ac4d16f0">00176</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE3;
<a name="l00177"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#586bd5d8096170add61b83cba57948eb">00177</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE4;
<a name="l00178"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#3c576c11a2f1f9fe5d1c38ebcf1df033">00178</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE5;
<a name="l00179"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#4fd81804f6c732fe8ea33e7334c1261c">00179</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE6;
<a name="l00180"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#7a93a33cd67b7410dbd7fae8ceacf674">00180</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE7;
<a name="l00181"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#4514a8121fa8309f3d91692e608c5c6e">00181</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE8;
<a name="l00182"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#26ca29c3481177c28d6a7658c207acb3">00182</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE9;
<a name="l00183"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#81e5e8bfc1c4e9e936931d72685117f4">00183</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD0;
<a name="l00184"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#014a3c2e06b2f1b41a56b569c14a1613">00184</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD1;
<a name="l00185"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#77b82c18c20bbf9970b0df5d6b49f91d">00185</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD2;
<a name="l00186"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#73a4a7b799d817ed92178d63b0f537e6">00186</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD3;
<a name="l00187"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#33046b185bf8967bc4961831f97e7bae">00187</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PINMODE_OD4;
<a name="l00188"></a><a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html#3c4cb16bc870f534b032f432586fff8d">00188</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2CPADCFG;
<a name="l00189"></a>00189 } <a class="code" href="struct_l_p_c___p_i_n_c_o_n___type_def.html" title="Pin Connect Block (PINCON) register structure definition.">LPC_PINCON_TypeDef</a>;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 <span class="comment">/*------------- General Purpose Input/Output (GPIO) --------------------------*/</span>
<a name="l00193"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html">00193</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00194"></a>00194 {
<a name="l00195"></a>00195   <span class="keyword">union </span>{
<a name="l00196"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#1c73944ea1e755852daba9f96565d733">00196</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIODIR;
<a name="l00197"></a>00197     <span class="keyword">struct </span>{
<a name="l00198"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#226984c401d32181df98671dd7625689">00198</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIODIRL;
<a name="l00199"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#0e02ea179e730dd18c9c971d401de951">00199</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIODIRH;
<a name="l00200"></a>00200     };
<a name="l00201"></a>00201     <span class="keyword">struct </span>{
<a name="l00202"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#8e272f84cef22cb65aec6ea50fba7fbc">00202</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR0;
<a name="l00203"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#98030e8b11d25fb432825ab5a5883e5d">00203</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR1;
<a name="l00204"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#c5a6e3660b2c3f41f550f9086da14139">00204</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR2;
<a name="l00205"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#8e3e73c3ff9b294e7ca2327a2e5f49e2">00205</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIODIR3;
<a name="l00206"></a>00206     };
<a name="l00207"></a>00207   };
<a name="l00208"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#8d5872ef46261e096eae509eec8bc5c3">00208</a>   uint32_t RESERVED0[3];
<a name="l00209"></a>00209   <span class="keyword">union </span>{
<a name="l00210"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#400d6480645235d6f5aff07339e7583a">00210</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOMASK;
<a name="l00211"></a>00211     <span class="keyword">struct </span>{
<a name="l00212"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#6899ec6685b35582132b36295620cd54">00212</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOMASKL;
<a name="l00213"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#6bee41739d88d36b87f10e381625b35b">00213</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOMASKH;
<a name="l00214"></a>00214     };
<a name="l00215"></a>00215     <span class="keyword">struct </span>{
<a name="l00216"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#23a21f0d3f754185b8bd34bff1077677">00216</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK0;
<a name="l00217"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#2c8a3a0038189728eba5a9b7757d41c2">00217</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK1;
<a name="l00218"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#d79b178072bda02a5f4a4bc2e0a9f74e">00218</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK2;
<a name="l00219"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#f0422b29deb6283c0894a85ab7b9dde1">00219</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOMASK3;
<a name="l00220"></a>00220     };
<a name="l00221"></a>00221   };
<a name="l00222"></a>00222   <span class="keyword">union </span>{
<a name="l00223"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#2830bc3de153f8b0635da1dfab0baaa3">00223</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOPIN;
<a name="l00224"></a>00224     <span class="keyword">struct </span>{
<a name="l00225"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#c30b648187bb59619e97595f5fc7a277">00225</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOPINL;
<a name="l00226"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#a75c5254d6f595067e515ccf4064e6f4">00226</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOPINH;
<a name="l00227"></a>00227     };
<a name="l00228"></a>00228     <span class="keyword">struct </span>{
<a name="l00229"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#de25da5859f163f2fc0fdd25fdf6cc10">00229</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN0;
<a name="l00230"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#419d4847a54ee0c9176dc4dd1c4d47fe">00230</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN1;
<a name="l00231"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#b401afd1e739e97dd42317ae181049b3">00231</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN2;
<a name="l00232"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#be1e4610dac4ed6c7b3549f6cfb37278">00232</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOPIN3;
<a name="l00233"></a>00233     };
<a name="l00234"></a>00234   };
<a name="l00235"></a>00235   <span class="keyword">union </span>{
<a name="l00236"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#3985a0520096776d66d0076f792661ce">00236</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIOSET;
<a name="l00237"></a>00237     <span class="keyword">struct </span>{
<a name="l00238"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#17a7ea60382903291087b1c921485818">00238</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOSETL;
<a name="l00239"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#93e6442499d4eed00a33256ea201b41d">00239</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t FIOSETH;
<a name="l00240"></a>00240     };
<a name="l00241"></a>00241     <span class="keyword">struct </span>{
<a name="l00242"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#da6835dcdda4a0d03abb7b27605ca22b">00242</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET0;
<a name="l00243"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#a6e0db4a148d14f779d0208e97ed7859">00243</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET1;
<a name="l00244"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#0a37dc6b4118671285b9f7ce9ac712bd">00244</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET2;
<a name="l00245"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#5990e4900cdf4d18be2e848f1574b8a4">00245</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FIOSET3;
<a name="l00246"></a>00246     };
<a name="l00247"></a>00247   };
<a name="l00248"></a>00248   <span class="keyword">union </span>{
<a name="l00249"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#d8caa206223e0cbdff5c59a8b19ed298">00249</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t FIOCLR;
<a name="l00250"></a>00250     <span class="keyword">struct </span>{
<a name="l00251"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#6e60e990aaf3ae084df7bf7d77e50bcd">00251</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t FIOCLRL;
<a name="l00252"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#955ab65a0f47542aa7cb52dff533a19f">00252</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t FIOCLRH;
<a name="l00253"></a>00253     };
<a name="l00254"></a>00254     <span class="keyword">struct </span>{
<a name="l00255"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#fdd2576f93aceefa365a0039e175696c">00255</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR0;
<a name="l00256"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#3e35d31c85e4da506aa64845829e3cc3">00256</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR1;
<a name="l00257"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#dec9e10ea0a389f946aadcd8d17262e5">00257</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR2;
<a name="l00258"></a><a class="code" href="struct_l_p_c___g_p_i_o___type_def.html#0265698d5ac29067c20babfe207ddf37">00258</a>       <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FIOCLR3;
<a name="l00259"></a>00259     };
<a name="l00260"></a>00260   };
<a name="l00261"></a>00261 } <a class="code" href="struct_l_p_c___g_p_i_o___type_def.html" title="General Purpose Input/Output (GPIO) register structure definition.">LPC_GPIO_TypeDef</a>;
<a name="l00262"></a>00262 
<a name="l00264"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html">00264</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00265"></a>00265 {
<a name="l00266"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#7f005f1d85f85d5b1d0fc959a5cac009">00266</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a>;
<a name="l00267"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#69277f12e34859538c673007ea30fac0">00267</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO0IntStatR;
<a name="l00268"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#560c5b00d473566ca041950f377e45aa">00268</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO0IntStatF;
<a name="l00269"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#f3aee3b5683863856a34f6d47c4c4444">00269</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IO0IntClr;
<a name="l00270"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#6272d7ef2dd5cf84dab4b6ea05e17241">00270</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO0IntEnR;
<a name="l00271"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#5ddb38d59bc7a2fc192cc34a24d5780a">00271</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO0IntEnF;
<a name="l00272"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#8d5872ef46261e096eae509eec8bc5c3">00272</a>        uint32_t RESERVED0[3];
<a name="l00273"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#4d99ff3c2f0810c6969227f7ffe79763">00273</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO2IntStatR;
<a name="l00274"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#1bc316257613bab59af4bdb57d9492fd">00274</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IO2IntStatF;
<a name="l00275"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#b132b9639b9c6b99c98de1c96b902bfa">00275</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IO2IntClr;
<a name="l00276"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#2581e23a40646353826510e947a6a239">00276</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO2IntEnR;
<a name="l00277"></a><a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#3aac5a12f6787a9cf94ea28d7b034d09">00277</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO2IntEnF;
<a name="l00278"></a>00278 } <a class="code" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html" title="General Purpose Input/Output interrupt (GPIOINT) register structure definition.">LPC_GPIOINT_TypeDef</a>;
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="comment">/*------------- Timer (TIM) --------------------------------------------------*/</span>
<a name="l00282"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html">00282</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00283"></a>00283 {
<a name="l00284"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#6615bc39cfcd7131bdc8662583cc6714">00284</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR;
<a name="l00285"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#e9dd9282fab299d0cd6e119564688e53">00285</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;
<a name="l00286"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#bb0bc781f4dc091c913978e313c03d25">00286</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TC;
<a name="l00287"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#f8d25514079514d38c104402f46470af">00287</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l00288"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#84724e7860a32fe120a1627483dfa5c5">00288</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PC;
<a name="l00289"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#27af4e9f888f0b7b1e8da7e002d98798">00289</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;
<a name="l00290"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#a030eda602f2092e529986543d7960f9">00290</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR0;
<a name="l00291"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#d73ee839cf686a7e99bd84568b141abb">00291</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR1;
<a name="l00292"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#78152aa5e334b29c2250a743a8236177">00292</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR2;
<a name="l00293"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#1f182356ee462571fc5231fc4a71db1d">00293</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR3;
<a name="l00294"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#5e1322e27c40bf91d172f9673f205c97">00294</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;
<a name="l00295"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#8fcdfe4a20b47fa19a5952c4dcaf035a">00295</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR0;
<a name="l00296"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#19a45439780bc0b82fe8fecd9e1ed637">00296</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR1;
<a name="l00297"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#8be676577db129a84a9a2689519a8502">00297</a>        uint32_t RESERVED0[2];
<a name="l00298"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#6034c7458d8e6030f6dacecf0f1a3a89">00298</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;
<a name="l00299"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#4bb07a7828fbd5fe86f6a5a3545c177d">00299</a>        uint32_t RESERVED1[12];
<a name="l00300"></a><a class="code" href="struct_l_p_c___t_i_m___type_def.html#5cde523b810fab496eb0619abc06764d">00300</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTCR;
<a name="l00301"></a>00301 } <a class="code" href="struct_l_p_c___t_i_m___type_def.html" title="Timer (TIM) register structure definition.">LPC_TIM_TypeDef</a>;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303 <span class="comment">/*------------- Pulse-Width Modulation (PWM) ---------------------------------*/</span>
<a name="l00305"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html">00305</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00306"></a>00306 {
<a name="l00307"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#6615bc39cfcd7131bdc8662583cc6714">00307</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR;
<a name="l00308"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#e9dd9282fab299d0cd6e119564688e53">00308</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;
<a name="l00309"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#bb0bc781f4dc091c913978e313c03d25">00309</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TC;
<a name="l00310"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#f8d25514079514d38c104402f46470af">00310</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;
<a name="l00311"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#84724e7860a32fe120a1627483dfa5c5">00311</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PC;
<a name="l00312"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#27af4e9f888f0b7b1e8da7e002d98798">00312</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCR;
<a name="l00313"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#a030eda602f2092e529986543d7960f9">00313</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR0;
<a name="l00314"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#d73ee839cf686a7e99bd84568b141abb">00314</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR1;
<a name="l00315"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#78152aa5e334b29c2250a743a8236177">00315</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR2;
<a name="l00316"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#1f182356ee462571fc5231fc4a71db1d">00316</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR3;
<a name="l00317"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#5e1322e27c40bf91d172f9673f205c97">00317</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;
<a name="l00318"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#8fcdfe4a20b47fa19a5952c4dcaf035a">00318</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR0;
<a name="l00319"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#19a45439780bc0b82fe8fecd9e1ed637">00319</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR1;
<a name="l00320"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#503aa563a27ffd04750ea61bd56a3421">00320</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR2;
<a name="l00321"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#cf24fc30547762ad0ed82d22155e8a62">00321</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CR3;
<a name="l00322"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#f86c61a5d38a4fc9cef942a12744486b">00322</a>        uint32_t RESERVED0;
<a name="l00323"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#5d847891e891c62d9b5da1f4fb96205d">00323</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR4;
<a name="l00324"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#bd367f5f1385c222bb10f969b45205f3">00324</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR5;
<a name="l00325"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#270e5f3ee0986be522bf7f1cb7997de1">00325</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MR6;
<a name="l00326"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#6091bd215b74df162dd3bc51621c63ca">00326</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR;
<a name="l00327"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#698de8a4a3eb0f6c30ebad25e0917c99">00327</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LER;
<a name="l00328"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#3e736a9dfe42dcb10217f5f9e2e3a0f6">00328</a>        uint32_t RESERVED1[7];
<a name="l00329"></a><a class="code" href="struct_l_p_c___p_w_m___type_def.html#5cde523b810fab496eb0619abc06764d">00329</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTCR;
<a name="l00330"></a>00330 } <a class="code" href="struct_l_p_c___p_w_m___type_def.html" title="Pulse-Width Modulation (PWM) register structure definition.">LPC_PWM_TypeDef</a>;
<a name="l00331"></a>00331 
<a name="l00332"></a>00332 <span class="comment">/*------------- Universal Asynchronous Receiver Transmitter (UART) -----------*/</span>
<a name="l00334"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html">00334</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00335"></a>00335 {
<a name="l00336"></a>00336   <span class="keyword">union </span>{
<a name="l00337"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#a20b56592acd94dc5526b0ac5e8dea1e">00337</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00338"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#7824146963ba37d60dd75ae1a13e650d">00338</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00339"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#39198746ce75689ff1e0324d8e28afe5">00339</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00340"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#f86c61a5d38a4fc9cef942a12744486b">00340</a>        uint32_t RESERVED0;
<a name="l00341"></a>00341   };
<a name="l00342"></a>00342   <span class="keyword">union </span>{
<a name="l00343"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#47c5741e71400b5fb574b7a9e109accc">00343</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00344"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#6566f8cfbd1d8aa7e8db046aa35e77db">00344</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00345"></a>00345   };
<a name="l00346"></a>00346   <span class="keyword">union </span>{
<a name="l00347"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#2cab358d182aaf444bd1e2e6fa824d15">00347</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00348"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#95da54034efc1b39c135d88cede37bfb">00348</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00349"></a>00349   };
<a name="l00350"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#5f855de5ad502ecb09ae4a038feb4d5f">00350</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00351"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#0fab79785221a82906637b181ca704e5">00351</a>        uint8_t  RESERVED1[7];
<a name="l00352"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#573615f4a61289f083173114b3dac919">00352</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00353"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#59ba54c04bd07c827945c43582871a81">00353</a>        uint8_t  RESERVED2[7];
<a name="l00354"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#3fa18be8bc25b11eff5d36fbad087a91">00354</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00355"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#1936698394c9e65033538255b609f5d5">00355</a>        uint8_t  RESERVED3[3];
<a name="l00356"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#9cb55206b29a8c16354747c556ab8bea">00356</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00357"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#748980d41e2145cd5cec0317ef4990c0">00357</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ICR;
<a name="l00358"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#23568af560875ec74b660f1860e06d3b">00358</a>        uint8_t  RESERVED4[3];
<a name="l00359"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#b1424661e47cf560fc294bef93964180">00359</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FDR;
<a name="l00360"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#20d8236c4977e318372398caf1b1a595">00360</a>        uint8_t  RESERVED5[7];
<a name="l00361"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#3a6e44664231b6cc96676c55a56d2e0c">00361</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00362"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#5ef58c5c248d8706791ceaf3049c5401">00362</a>        uint8_t  RESERVED6[39];
<a name="l00363"></a><a class="code" href="struct_l_p_c___u_a_r_t___type_def.html#4eaa7743f381e0a275f60cb98fce433c">00363</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00364"></a>00364 } <a class="code" href="struct_l_p_c___u_a_r_t___type_def.html" title="Universal Asynchronous Receiver Transmitter (UART) register structure definition...">LPC_UART_TypeDef</a>;
<a name="l00365"></a>00365 
<a name="l00367"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html">00367</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369   <span class="keyword">union </span>{
<a name="l00370"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#a20b56592acd94dc5526b0ac5e8dea1e">00370</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00371"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#7824146963ba37d60dd75ae1a13e650d">00371</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00372"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#39198746ce75689ff1e0324d8e28afe5">00372</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00373"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#f86c61a5d38a4fc9cef942a12744486b">00373</a>        uint32_t RESERVED0;
<a name="l00374"></a>00374   };
<a name="l00375"></a>00375   <span class="keyword">union </span>{
<a name="l00376"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#47c5741e71400b5fb574b7a9e109accc">00376</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00377"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#6566f8cfbd1d8aa7e8db046aa35e77db">00377</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00378"></a>00378   };
<a name="l00379"></a>00379   <span class="keyword">union </span>{
<a name="l00380"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#2cab358d182aaf444bd1e2e6fa824d15">00380</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00381"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#95da54034efc1b39c135d88cede37bfb">00381</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00382"></a>00382   };
<a name="l00383"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#5f855de5ad502ecb09ae4a038feb4d5f">00383</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00384"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#0fab79785221a82906637b181ca704e5">00384</a>        uint8_t  RESERVED1[7];
<a name="l00385"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#573615f4a61289f083173114b3dac919">00385</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00386"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#59ba54c04bd07c827945c43582871a81">00386</a>        uint8_t  RESERVED2[7];
<a name="l00387"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#3fa18be8bc25b11eff5d36fbad087a91">00387</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00388"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#1936698394c9e65033538255b609f5d5">00388</a>        uint8_t  RESERVED3[3];
<a name="l00389"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#9cb55206b29a8c16354747c556ab8bea">00389</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00390"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#748980d41e2145cd5cec0317ef4990c0">00390</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ICR;
<a name="l00391"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#23568af560875ec74b660f1860e06d3b">00391</a>        uint8_t  RESERVED4[3];
<a name="l00392"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#b1424661e47cf560fc294bef93964180">00392</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  FDR;
<a name="l00393"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#20d8236c4977e318372398caf1b1a595">00393</a>        uint8_t  RESERVED5[7];
<a name="l00394"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#3a6e44664231b6cc96676c55a56d2e0c">00394</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00395"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#5ef58c5c248d8706791ceaf3049c5401">00395</a>        uint8_t  RESERVED6[39];
<a name="l00396"></a><a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html#4eaa7743f381e0a275f60cb98fce433c">00396</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00397"></a>00397 } <a class="code" href="struct_l_p_c___u_a_r_t0___type_def.html" title="Universal Asynchronous Receiver Transmitter 0 (UART0) register structure definition...">LPC_UART0_TypeDef</a>;
<a name="l00398"></a>00398 
<a name="l00400"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html">00400</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00401"></a>00401 {
<a name="l00402"></a>00402   <span class="keyword">union </span>{
<a name="l00403"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#a20b56592acd94dc5526b0ac5e8dea1e">00403</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  RBR;
<a name="l00404"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#7824146963ba37d60dd75ae1a13e650d">00404</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  THR;
<a name="l00405"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#39198746ce75689ff1e0324d8e28afe5">00405</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLL;
<a name="l00406"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#f86c61a5d38a4fc9cef942a12744486b">00406</a>        uint32_t RESERVED0;
<a name="l00407"></a>00407   };
<a name="l00408"></a>00408   <span class="keyword">union </span>{
<a name="l00409"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#47c5741e71400b5fb574b7a9e109accc">00409</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DLM;
<a name="l00410"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#6566f8cfbd1d8aa7e8db046aa35e77db">00410</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00411"></a>00411   };
<a name="l00412"></a>00412   <span class="keyword">union </span>{
<a name="l00413"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#2cab358d182aaf444bd1e2e6fa824d15">00413</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IIR;
<a name="l00414"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#95da54034efc1b39c135d88cede37bfb">00414</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  FCR;
<a name="l00415"></a>00415   };
<a name="l00416"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#5f855de5ad502ecb09ae4a038feb4d5f">00416</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  LCR;
<a name="l00417"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#d9fb3ef44fb733b524dcad0dfe34290e">00417</a>        uint8_t  RESERVED1[3];
<a name="l00418"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#9e6decdff1ebf2d4adce6327cdf8193f">00418</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  MCR;
<a name="l00419"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#ff8b921ce3122ac6c22dc654a4f1b7ca">00419</a>        uint8_t  RESERVED2[3];
<a name="l00420"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#573615f4a61289f083173114b3dac919">00420</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  LSR;
<a name="l00421"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#1936698394c9e65033538255b609f5d5">00421</a>        uint8_t  RESERVED3[3];
<a name="l00422"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#44aa30719cf42323b8e5e5ab15b5b5e3">00422</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  MSR;
<a name="l00423"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#23568af560875ec74b660f1860e06d3b">00423</a>        uint8_t  RESERVED4[3];
<a name="l00424"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#3fa18be8bc25b11eff5d36fbad087a91">00424</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SCR;
<a name="l00425"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#17b8ef27f4663f5d6b0fe9c46ab9bc3d">00425</a>        uint8_t  RESERVED5[3];
<a name="l00426"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#9cb55206b29a8c16354747c556ab8bea">00426</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;
<a name="l00427"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#540dca302294444f48c31655a7496a3a">00427</a>        uint32_t RESERVED6;
<a name="l00428"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#616cc6e68c464708de180402999a93d6">00428</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FDR;
<a name="l00429"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#6be3d40baea405ecaf6b38462357dac0">00429</a>        uint32_t RESERVED7;
<a name="l00430"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#3a6e44664231b6cc96676c55a56d2e0c">00430</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  TER;
<a name="l00431"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#d6b382ff6d0540f2bbcb868a006d0bff">00431</a>        uint8_t  RESERVED8[27];
<a name="l00432"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#7f8d8c4207df40830170e6d6e3cc2b01">00432</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RS485CTRL;
<a name="l00433"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#23c820063e856b40f732584bfaecaaea">00433</a>        uint8_t  RESERVED9[3];
<a name="l00434"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#86dcb8021522f682ba87ce1290250768">00434</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ADRMATCH;
<a name="l00435"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#2d9caf1d8be9f2169521470b6ccd0377">00435</a>        uint8_t  RESERVED10[3];
<a name="l00436"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#6005fde5e3871d453bf2a988bb00d998">00436</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RS485DLY;
<a name="l00437"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#73cba5137ff07e5eba94e4bc12e7115b">00437</a>        uint8_t  RESERVED11[3];
<a name="l00438"></a><a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html#4eaa7743f381e0a275f60cb98fce433c">00438</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t  FIFOLVL;
<a name="l00439"></a>00439 } <a class="code" href="struct_l_p_c___u_a_r_t1___type_def.html" title="Universal Asynchronous Receiver Transmitter 1 (UART1) register structure definition...">LPC_UART1_TypeDef</a>;
<a name="l00440"></a>00440 
<a name="l00441"></a>00441 <span class="comment">/*------------- Serial Peripheral Interface (SPI) ----------------------------*/</span>
<a name="l00443"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html">00443</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00444"></a>00444 {
<a name="l00445"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#737f35c8435335a6f6c75c71c2464932">00445</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPCR;
<a name="l00446"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#18bc1b854190063c55e5d954401f53b3">00446</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SPSR;
<a name="l00447"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#8dafcf5fadf33cea3a4f7203a669243f">00447</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPDR;
<a name="l00448"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#8d23dd507e641699b972905a3051546b">00448</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPCCR;
<a name="l00449"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#8d5872ef46261e096eae509eec8bc5c3">00449</a>        uint32_t RESERVED0[3];
<a name="l00450"></a><a class="code" href="struct_l_p_c___s_p_i___type_def.html#32ab2747e4706008314229032d8b4ee2">00450</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPINT;
<a name="l00451"></a>00451 } <a class="code" href="struct_l_p_c___s_p_i___type_def.html" title="Serial Peripheral Interface (SPI) register structure definition.">LPC_SPI_TypeDef</a>;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="comment">/*------------- Synchronous Serial Communication (SSP) -----------------------*/</span>
<a name="l00455"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html">00455</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00456"></a>00456 {
<a name="l00457"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#8fe50f18067c0ecfea3157c1720a671f">00457</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR0;
<a name="l00458"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#b0ec7102960640751d44e92ddac994f0">00458</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;
<a name="l00459"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#3df0d8dfcd1ec958659ffe21eb64fa94">00459</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;
<a name="l00460"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#a4e5f09c578d8d5c138b41a1e740df3f">00460</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SR;
<a name="l00461"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#140588a82bafbf0bf0c983111aadb351">00461</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPSR;
<a name="l00462"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#adaeb8eaf11a1ac2952008e4f5aea459">00462</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMSC;
<a name="l00463"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#6deac9db4276f5f49e6c450bb85f08c9">00463</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIS;
<a name="l00464"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#8ba38fabf19f3281498431e76b2b4eb4">00464</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MIS;
<a name="l00465"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#0a8c8230846fd8ff154b9fde8dfa0399">00465</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR;
<a name="l00466"></a><a class="code" href="struct_l_p_c___s_s_p___type_def.html#082219a924d748e9c6092582aec06226">00466</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACR;
<a name="l00467"></a>00467 } <a class="code" href="struct_l_p_c___s_s_p___type_def.html" title="Synchronous Serial Communication (SSP) register structure definition.">LPC_SSP_TypeDef</a>;
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="comment">/*------------- Inter-Integrated Circuit (I2C) -------------------------------*/</span>
<a name="l00471"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html">00471</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00472"></a>00472 {
<a name="l00473"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#d84770992196d46f6293f908e66963de">00473</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2CONSET;
<a name="l00474"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#2a09f39bce73931b86d4622cdfa10835">00474</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2STAT;
<a name="l00475"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#c8ec35f7911d133683c9ae8f084a6910">00475</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2DAT;
<a name="l00476"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#f85260a4fe70df7416fa237724746220">00476</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR0;
<a name="l00477"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#03a0a56ef08d0d59275a7531eceaff96">00477</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCLH;
<a name="l00478"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#6f50de6ff51122bcef6a2c4b0a60d1e3">00478</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCLL;
<a name="l00479"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#0e7d222bb0f8ca1993c8a83490a42eb9">00479</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2CONCLR;
<a name="l00480"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#7b8c95de23b4a42be73bcfe8f434b61e">00480</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMCTRL;
<a name="l00481"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#5c165b86b2fe7ad801527da86383968f">00481</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR1;
<a name="l00482"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#8912df6f13a6ce5a68f2764e2f9dad4c">00482</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR2;
<a name="l00483"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#d19d57ef6d53f71208c9087d99223b99">00483</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2ADR3;
<a name="l00484"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#712d81f6c517ee9d9069f3a8695cbf09">00484</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2DATA_BUFFER;
<a name="l00485"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#f7801f1d7c26af0236ab95d08fca1dfc">00485</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK0;
<a name="l00486"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#303cbd023964c7a7bb61093983082356">00486</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK1;
<a name="l00487"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#2fa9b16e7f2554c154b81fdb6f1fb02c">00487</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK2;
<a name="l00488"></a><a class="code" href="struct_l_p_c___i2_c___type_def.html#71d746955fd744b1e5d368fded6e68c1">00488</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2MASK3;
<a name="l00489"></a>00489 } <a class="code" href="struct_l_p_c___i2_c___type_def.html" title="Inter-Integrated Circuit (I2C) register structure definition.">LPC_I2C_TypeDef</a>;
<a name="l00490"></a>00490 
<a name="l00491"></a>00491 <span class="comment">/*------------- Inter IC Sound (I2S) -----------------------------------------*/</span>
<a name="l00493"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html">00493</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00494"></a>00494 {
<a name="l00495"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#60f13d9b501f8730e4094abc66a4b012">00495</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDAO;
<a name="l00496"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#b948e38ee5bc3091e753d12958caae1a">00496</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDAI;
<a name="l00497"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#7b2e8dfb9f03f796e61ea80f1cb12906">00497</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2STXFIFO;
<a name="l00498"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#e801f6d1d090779f7c3525225a518552">00498</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2SRXFIFO;
<a name="l00499"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#3294672365656d50e7363f4b1ab67c55">00499</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2SSTATE;
<a name="l00500"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#89ac60618cf0f34e26bacc4f2125fcc3">00500</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDMA1;
<a name="l00501"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#c5f99cd3163139763bf666bc080a67ee">00501</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SDMA2;
<a name="l00502"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#5f0b7d607f6d582ca7300849261b1835">00502</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SIRQ;
<a name="l00503"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#35213dc2080df29fb092b0f31a50037f">00503</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXRATE;
<a name="l00504"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#51df14eb323aa2ef34d2d5598bb33a22">00504</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXRATE;
<a name="l00505"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#28bb5eb9dbf937f3ab88c569a1d6fa32">00505</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXBITRATE;
<a name="l00506"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#48fff5f919d38a409b43f5804fe8f383">00506</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXBITRATE;
<a name="l00507"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#1ad2e7c989581a3aeb35d98cacab3e0a">00507</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2STXMODE;
<a name="l00508"></a><a class="code" href="struct_l_p_c___i2_s___type_def.html#ebe523222599a64b7b003138040969c9">00508</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SRXMODE;
<a name="l00509"></a>00509 } <a class="code" href="struct_l_p_c___i2_s___type_def.html" title="Inter IC Sound (I2S) register structure definition.">LPC_I2S_TypeDef</a>;
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 <span class="comment">/*------------- Repetitive Interrupt Timer (RIT) -----------------------------*/</span>
<a name="l00513"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html">00513</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00514"></a>00514 {
<a name="l00515"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html#b66eeb9cd9d4302a37d5e7b57c4dad7f">00515</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RICOMPVAL;
<a name="l00516"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html#83539675e6f606b1f43e0d51b86e1195">00516</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RIMASK;
<a name="l00517"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html#dc5b6b63cd43999517fcd8dbe56725a3">00517</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RICTRL;
<a name="l00518"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html#3f180a2670ed071b9276ef384c3d4bd8">00518</a>        uint8_t  RESERVED0[3];
<a name="l00519"></a><a class="code" href="struct_l_p_c___r_i_t___type_def.html#e00a1677ba6a3198c86213360d320c1c">00519</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RICOUNTER;
<a name="l00520"></a>00520 } <a class="code" href="struct_l_p_c___r_i_t___type_def.html" title="Repetitive Interrupt Timer (RIT) register structure definition.">LPC_RIT_TypeDef</a>;
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="comment">/*------------- Real-Time Clock (RTC) ----------------------------------------*/</span>
<a name="l00524"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html">00524</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00525"></a>00525 {
<a name="l00526"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#ba869620e961b6eb9280229dad81e458">00526</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ILR;
<a name="l00527"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#d539ffa4484980685ca2da36b54fe61d">00527</a>        uint8_t  RESERVED0[7];
<a name="l00528"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#f959ddb88caef28108c2926e310a72bd">00528</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  CCR;
<a name="l00529"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#d9fb3ef44fb733b524dcad0dfe34290e">00529</a>        uint8_t  RESERVED1[3];
<a name="l00530"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#0df12e53986b72fbfcdceb537f7bf20e">00530</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  CIIR;
<a name="l00531"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#ff8b921ce3122ac6c22dc654a4f1b7ca">00531</a>        uint8_t  RESERVED2[3];
<a name="l00532"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#13f4e9721184b326043e6c6596f87790">00532</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  AMR;
<a name="l00533"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#1936698394c9e65033538255b609f5d5">00533</a>        uint8_t  RESERVED3[3];
<a name="l00534"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#97fa06b91b698236cb770d9618707bef">00534</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME0;
<a name="l00535"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#5b1a1b981a72c6d1cd482e75f1d44de4">00535</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME1;
<a name="l00536"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#411e06dfdcddd3fc19170231aa3a98be">00536</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CTIME2;
<a name="l00537"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#77f4a78b486ec068e5ced41419805802">00537</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SEC;
<a name="l00538"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#23568af560875ec74b660f1860e06d3b">00538</a>        uint8_t  RESERVED4[3];
<a name="l00539"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#7a07167f54a5412387ee581fcd6dd2e0">00539</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="group___l_p_c___types___public___macros.html#g3acffbd305ee72dcd4593c0d8af64a4f">MIN</a>;
<a name="l00540"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#17b8ef27f4663f5d6b0fe9c46ab9bc3d">00540</a>        uint8_t  RESERVED5[3];
<a name="l00541"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#76b8d6a8b13febe4289797f34ba73998">00541</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  HOUR;
<a name="l00542"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#585b017c54971fb297a30e3927437015">00542</a>        uint8_t  RESERVED6[3];
<a name="l00543"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#7c70513eabbefbc5c5dd865a01ecc487">00543</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DOM;
<a name="l00544"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#f2e6e355909e4223f7665881b0514716">00544</a>        uint8_t  RESERVED7[3];
<a name="l00545"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#61f22d3ccb1c82db258f66d7d930db35">00545</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  DOW;
<a name="l00546"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#8cb0d97b1d31d1921acc7aa587d1c60b">00546</a>        uint8_t  RESERVED8[3];
<a name="l00547"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#7b4a3d5692df3c5062ec927cedd16734">00547</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DOY;
<a name="l00548"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#d8b1fadb520f7a200ee0046e110edc79">00548</a>        uint16_t RESERVED9;
<a name="l00549"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#28fb9798e07b54b1098e9efe96ac244a">00549</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  MONTH;
<a name="l00550"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#2d9caf1d8be9f2169521470b6ccd0377">00550</a>        uint8_t  RESERVED10[3];
<a name="l00551"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#af0ddcf6e202e34e9cf7b35c584f9849">00551</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t YEAR;
<a name="l00552"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#11e504ee49142f46dcc67740ae9235e5">00552</a>        uint16_t RESERVED11;
<a name="l00553"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#be224f8608ae3d2c5b1036bf943b6c27">00553</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBRATION;
<a name="l00554"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#c42f0d8452c678fa007f0e0b862fb0c6">00554</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG0;
<a name="l00555"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#bee4ae6eab2c33bdf38985d3b8a439f1">00555</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG1;
<a name="l00556"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#75f852bb2980febd2af7cc583e1445ec">00556</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG2;
<a name="l00557"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#ad058be0cc120fffbbc66ad6f7c0c731">00557</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG3;
<a name="l00558"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#fcc8f7898dce77fdb1082ff681387692">00558</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GPREG4;
<a name="l00559"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#4f807cc73e86fa24a247e0dce31512a4">00559</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RTC_AUXEN;
<a name="l00560"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#06137f06d699f26661c55209218bcada">00560</a>        uint8_t  RESERVED12[3];
<a name="l00561"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#8a91a5b909fbba65b28d972c3164a4ed">00561</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  RTC_AUX;
<a name="l00562"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#17672e7a5546cef19ee778266224c193">00562</a>        uint8_t  RESERVED13[3];
<a name="l00563"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#f3ff64ab3671109971425a05194acc7c">00563</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALSEC;
<a name="l00564"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#1b9781efee5466ce7886eae907f24e60">00564</a>        uint8_t  RESERVED14[3];
<a name="l00565"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#7e45902fca36066b22f41d0ef60d3c36">00565</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALMIN;
<a name="l00566"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#781148146471db4cd7d04029e383d115">00566</a>        uint8_t  RESERVED15[3];
<a name="l00567"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#c56690c26258c2cf9d28d09cc3447c1d">00567</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALHOUR;
<a name="l00568"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#f3ff60ce094e476f447a8046d873acb0">00568</a>        uint8_t  RESERVED16[3];
<a name="l00569"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#ae1199a3f1f40f90aba18aee4d6325fd">00569</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALDOM;
<a name="l00570"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#e98d0c41e0bb8aef875fa8b53b25af54">00570</a>        uint8_t  RESERVED17[3];
<a name="l00571"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#5f56710f005f96878defbdb8ef1333c2">00571</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALDOW;
<a name="l00572"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#ae0a4a7536dc03a352e8c48436b10263">00572</a>        uint8_t  RESERVED18[3];
<a name="l00573"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#4c7ceb477c4a865ae51f5052dd558667">00573</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALDOY;
<a name="l00574"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#5552e97d80fc1a5bd195a9c81b270ffc">00574</a>        uint16_t RESERVED19;
<a name="l00575"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#d22f635b8c8b51dad2956e797a4dd9d3">00575</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  ALMON;
<a name="l00576"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#f7fcad34b88077879694c020956bf69b">00576</a>        uint8_t  RESERVED20[3];
<a name="l00577"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#b7f49ad885a354164adc263629d3a555">00577</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t ALYEAR;
<a name="l00578"></a><a class="code" href="struct_l_p_c___r_t_c___type_def.html#e26a65f4079b1f3af0490c463e6f6e90">00578</a>        uint16_t RESERVED21;
<a name="l00579"></a>00579 } <a class="code" href="struct_l_p_c___r_t_c___type_def.html" title="Real-Time Clock (RTC) register structure definition.">LPC_RTC_TypeDef</a>;
<a name="l00580"></a>00580 
<a name="l00581"></a>00581 <span class="comment">/*------------- Watchdog Timer (WDT) -----------------------------------------*/</span>
<a name="l00583"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html">00583</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00584"></a>00584 {
<a name="l00585"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#edf1a5f50d3a4923cbf454de63fca451">00585</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  WDMOD;
<a name="l00586"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#3f180a2670ed071b9276ef384c3d4bd8">00586</a>        uint8_t  RESERVED0[3];
<a name="l00587"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#3e4722b26163b9b032bd38869c2f0dfc">00587</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDTC;
<a name="l00588"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#36bcba4f3e747aef79dfb6749d2e765c">00588</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t  WDFEED;
<a name="l00589"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#d9fb3ef44fb733b524dcad0dfe34290e">00589</a>        uint8_t  RESERVED1[3];
<a name="l00590"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#11679b03835526dd8d8ff4174f7aa57a">00590</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t WDTV;
<a name="l00591"></a><a class="code" href="struct_l_p_c___w_d_t___type_def.html#dc42013de7281d845c89ea7c24bbcb1f">00591</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WDCLKSEL;
<a name="l00592"></a>00592 } <a class="code" href="struct_l_p_c___w_d_t___type_def.html" title="Watchdog Timer (WDT) register structure definition.">LPC_WDT_TypeDef</a>;
<a name="l00593"></a>00593 
<a name="l00594"></a>00594 <span class="comment">/*------------- Analog-to-Digital Converter (ADC) ----------------------------*/</span>
<a name="l00596"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html">00596</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00597"></a>00597 {
<a name="l00598"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#598694a95e7107ad455a0e4864829d56">00598</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADCR;
<a name="l00599"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#b168db54f1820b6527f58533cb78601b">00599</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADGDR;
<a name="l00600"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#f86c61a5d38a4fc9cef942a12744486b">00600</a>        uint32_t RESERVED0;
<a name="l00601"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#78fcb7e320ac2218d43e2b1ca65cb69d">00601</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADINTEN;
<a name="l00602"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#d0519d7cc8ebca2622557d8b07b32633">00602</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR0;
<a name="l00603"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#3a2ba2fb5c893d7c3826885499226539">00603</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR1;
<a name="l00604"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#889f46a630abe537cdb2287b8e6ce996">00604</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR2;
<a name="l00605"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#fb6de84e3a8afeddcaef85835bf98c74">00605</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR3;
<a name="l00606"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#212d9e4d156917ed7d6c46f602b7bbfb">00606</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR4;
<a name="l00607"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#4fd6e4917b5344fc8563648af8f17325">00607</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR5;
<a name="l00608"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#6fc8f9ab304d6cfe7d186740f477aeda">00608</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR6;
<a name="l00609"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#00882399124b3fec3e901d3435d7531e">00609</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADDR7;
<a name="l00610"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#683515fd1e59ceb6138184e71fd93f49">00610</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ADSTAT;
<a name="l00611"></a><a class="code" href="struct_l_p_c___a_d_c___type_def.html#4d7e844c4d00a10383fb16b8c5456b51">00611</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADTRM;
<a name="l00612"></a>00612 } <a class="code" href="struct_l_p_c___a_d_c___type_def.html" title="Analog-to-Digital Converter (ADC) register structure definition.">LPC_ADC_TypeDef</a>;
<a name="l00613"></a>00613 
<a name="l00614"></a>00614 <span class="comment">/*------------- Digital-to-Analog Converter (DAC) ----------------------------*/</span>
<a name="l00616"></a><a class="code" href="struct_l_p_c___d_a_c___type_def.html">00616</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00617"></a>00617 {
<a name="l00618"></a><a class="code" href="struct_l_p_c___d_a_c___type_def.html#6524c190a3c34c810769e8e8d9cee87f">00618</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DACR;
<a name="l00619"></a><a class="code" href="struct_l_p_c___d_a_c___type_def.html#dc18eb4d4a31f4000078d68f0796ff98">00619</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DACCTRL;
<a name="l00620"></a><a class="code" href="struct_l_p_c___d_a_c___type_def.html#e55572ed6c2680f129d810692c582ba0">00620</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DACCNTVAL;
<a name="l00621"></a>00621 } <a class="code" href="struct_l_p_c___d_a_c___type_def.html" title="Digital-to-Analog Converter (DAC) register structure definition.">LPC_DAC_TypeDef</a>;
<a name="l00622"></a>00622 
<a name="l00623"></a>00623 <span class="comment">/*------------- Motor Control Pulse-Width Modulation (MCPWM) -----------------*/</span>
<a name="l00625"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html">00625</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00626"></a>00626 {
<a name="l00627"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#163707d79daf739bc53fabe26213590a">00627</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCON;
<a name="l00628"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#82c2c3a1cdb3425aeb9cb7fd83fefcad">00628</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCON_SET;
<a name="l00629"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#c640b1807f7c216fe856db2a6d2f519b">00629</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCON_CLR;
<a name="l00630"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#822cb23605e8ef80fc0260c36abc2fa9">00630</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCAPCON;
<a name="l00631"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#cec41084c9be604af74d4ac4f0a7df3f">00631</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAPCON_SET;
<a name="l00632"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#863e78d7965c80556e8990247d2f0ffe">00632</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAPCON_CLR;
<a name="l00633"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#fc04f37946342fa90fbcdbc89c7f0deb">00633</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM0;
<a name="l00634"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#de3755488db942e9e4484882c5b8f827">00634</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM1;
<a name="l00635"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#87827c3f03c84cfbf4ed0dff5ae3e849">00635</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCTIM2;
<a name="l00636"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#22ca31777b3c76534d6038fc367a26de">00636</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER0;
<a name="l00637"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#80ac57339544ec49695c35ed56508f5f">00637</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER1;
<a name="l00638"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#f05b9ee331d34799b00d747d90fd1891">00638</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPER2;
<a name="l00639"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#fd68b88359f2e8ee3b338b6a23750232">00639</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW0;
<a name="l00640"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#ffc3516b98a2ae4eba7b2399fe5cbfcb">00640</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW1;
<a name="l00641"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#8dc9bf3dfb87f538e41b42f454c805c0">00641</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCPW2;
<a name="l00642"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#ab40dafd636aa70df2fdb5486689d14e">00642</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCDEADTIME;
<a name="l00643"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#c05ec2d269881c88146c682df4474f23">00643</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCCP;
<a name="l00644"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#bc04dda9d74befbceb2baad724fb360c">00644</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR0;
<a name="l00645"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#86ac063ec76d708c9220a2035b07c0c9">00645</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR1;
<a name="l00646"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#f3ec2a0a35a831a423a9c3b8b3d9ed24">00646</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCCR2;
<a name="l00647"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#d3570e0cb4efa38258b438f623917218">00647</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCINTEN;
<a name="l00648"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#d939b1c24b86755178059c1d12670bbf">00648</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTEN_SET;
<a name="l00649"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#86f073608a83c8ca946bc47f1df25531">00649</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTEN_CLR;
<a name="l00650"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#f086117964903eab8004802c2daf66ab">00650</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCCNTCON;
<a name="l00651"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#606e880a3424a8bfad93afffb846227d">00651</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCNTCON_SET;
<a name="l00652"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#f207f92b68b348967be2b2e6f55fa790">00652</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCNTCON_CLR;
<a name="l00653"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#8be816d1f2862f0fe5b99374ec313e61">00653</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MCINTFLAG;
<a name="l00654"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#ef71e71c0a5c0351a4411f9a086597ee">00654</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTFLAG_SET;
<a name="l00655"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#79b33e9db3a0396b28ef4a83f2b0f8bd">00655</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCINTFLAG_CLR;
<a name="l00656"></a><a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html#8551eb7ecad21e0f8c35ac6dfb0dbf53">00656</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MCCAP_CLR;
<a name="l00657"></a>00657 } <a class="code" href="struct_l_p_c___m_c_p_w_m___type_def.html" title="Motor Control Pulse-Width Modulation (MCPWM) register structure definition.">LPC_MCPWM_TypeDef</a>;
<a name="l00658"></a>00658 
<a name="l00659"></a>00659 <span class="comment">/*------------- Quadrature Encoder Interface (QEI) ---------------------------*/</span>
<a name="l00661"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html">00661</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00662"></a>00662 {
<a name="l00663"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#4a4c1a57e5c4b5c5f6492c4c712e3f94">00663</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEICON;
<a name="l00664"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#20547b5e87e6474bbb9cc8e23e6f8d48">00664</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEISTAT;
<a name="l00665"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#e61ebfee4f38818e4d59316c21069cd4">00665</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEICONF;
<a name="l00666"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#e92694bbaba92347c10add056432992d">00666</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIPOS;
<a name="l00667"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#81429ddcab122cafe68dfebca819dda9">00667</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEIMAXPOS;
<a name="l00668"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#7217ba8693f2641760f2d4404c854e04">00668</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS0;
<a name="l00669"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#d6681721dc510a40cadb8649e377a0ae">00669</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS1;
<a name="l00670"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#41e0350ea2e9b26c95c50e1d239bd5b8">00670</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPOS2;
<a name="l00671"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#586b72a615b09965fd5e590f234d87bd">00671</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t INXCNT;
<a name="l00672"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#3428c2a4e4344077a4e7ebced636c0a1">00672</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t INXCMP;
<a name="l00673"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#9ab5a96be24e0811050aa054aa59e6ca">00673</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t QEILOAD;
<a name="l00674"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#fb050a3321506b37037ff9e6a87c4c70">00674</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEITIME;
<a name="l00675"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#289d8a4ef4c3dbe09e6d6f4f626b0788">00675</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIVEL;
<a name="l00676"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#998c446d094eb9dee6f9c2b0bc84b64b">00676</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEICAP;
<a name="l00677"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#3b8a3061fc289eae7164720f46967be2">00677</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VELCOMP;
<a name="l00678"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#4db3bd27e96389911d0d4b7f88f56f67">00678</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FILTER;
<a name="l00679"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#91fc2932b0c93bf0373d2847ec92db42">00679</a>        uint32_t RESERVED0[998];
<a name="l00680"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#dddabdef85c25a8d3974c5e2b12a7695">00680</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEIIEC;
<a name="l00681"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#79e85b989e5b1596715d4d44d1423ba9">00681</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEIIES;
<a name="l00682"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#c034769b56431e846b80b2489ee4ca90">00682</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIINTSTAT;
<a name="l00683"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#cae09ec473131f291eb56ce8a5c7e689">00683</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t QEIIE;
<a name="l00684"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#690f33eec5537f0fac060058fe316986">00684</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEICLR;
<a name="l00685"></a><a class="code" href="struct_l_p_c___q_e_i___type_def.html#46be1cfe46f74ae93ebd87298c4072bd">00685</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t QEISET;
<a name="l00686"></a>00686 } <a class="code" href="struct_l_p_c___q_e_i___type_def.html" title="Quadrature Encoder Interface (QEI) register structure definition.">LPC_QEI_TypeDef</a>;
<a name="l00687"></a>00687 
<a name="l00688"></a>00688 <span class="comment">/*------------- Controller Area Network (CAN) --------------------------------*/</span>
<a name="l00690"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html">00690</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00691"></a>00691 {
<a name="l00692"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html#0b08737a08bc35ce07a4bd3f1455ca6d">00692</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t mask[512];              <span class="comment">/* ID Masks                           */</span>
<a name="l00693"></a>00693 } <a class="code" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html" title="Controller Area Network Acceptance Filter RAM (CANAF_RAM)structure definition.">LPC_CANAF_RAM_TypeDef</a>;
<a name="l00694"></a>00694 
<a name="l00696"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html">00696</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Acceptance Filter Registers        */</span>
<a name="l00697"></a>00697 {
<a name="l00698"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#b0ab6d11917b07a5f3b3805284bf2ac2">00698</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFMR;
<a name="l00699"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#baf2067f23994aa789a25a34bc0ca6e0">00699</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFF_sa;
<a name="l00700"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#6309d85a371f17dd981f024e37ad01b8">00700</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SFF_GRP_sa;
<a name="l00701"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#fca2a11791d7a9f17ff9b8f7807652ec">00701</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFF_sa;
<a name="l00702"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#fbd7d4e865e26445c86a3f018e86c596">00702</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFF_GRP_sa;
<a name="l00703"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#953b8c953e3443f81eb60b9cac98a9fb">00703</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENDofTable;
<a name="l00704"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#f42d78ccc4a0ff20642b359182ae55a8">00704</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LUTerrAd;
<a name="l00705"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#25c178a597a3d00ce4284a526f8df11f">00705</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LUTerr;
<a name="l00706"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#ff4002d3a84a184ad022630d2b556191">00706</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIE;
<a name="l00707"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#a47ac327209137b49f1f3627ae1b6bec">00707</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIC0;
<a name="l00708"></a><a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html#569b0460e26c0c57dd47c33c367b166d">00708</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCANIC1;
<a name="l00709"></a>00709 } <a class="code" href="struct_l_p_c___c_a_n_a_f___type_def.html" title="Controller Area Network Acceptance Filter(CANAF) register structure definition.">LPC_CANAF_TypeDef</a>;
<a name="l00710"></a>00710 
<a name="l00712"></a><a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html">00712</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Central Registers                  */</span>
<a name="l00713"></a>00713 {
<a name="l00714"></a><a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html#b898f55f7ad8c88ed45c15c07291a890">00714</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANTxSR;
<a name="l00715"></a><a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html#b51206ebbcf385302315edf10320aae6">00715</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANRxSR;
<a name="l00716"></a><a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html#3b83e4198f91f2e98d63a2e009c92307">00716</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CANMSR;
<a name="l00717"></a>00717 } <a class="code" href="struct_l_p_c___c_a_n_c_r___type_def.html" title="Controller Area Network Central (CANCR) register structure definition.">LPC_CANCR_TypeDef</a>;
<a name="l00718"></a>00718 
<a name="l00720"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html">00720</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Controller Registers               */</span>
<a name="l00721"></a>00721 {
<a name="l00722"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#a35a6713b1e2aafa0749f986730795cb">00722</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MOD;
<a name="l00723"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#dacf240d4a07f358f6ee54607e60538f">00723</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t CMR;
<a name="l00724"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#9debf2c8cf712ac53a034fd2c2e02993">00724</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GSR;
<a name="l00725"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#04b04a38147baa70675bc6d859fcbcbc">00725</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICR;
<a name="l00726"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#6566f8cfbd1d8aa7e8db046aa35e77db">00726</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IER;
<a name="l00727"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#5c0fcd3e7b4c59ab1dd68f6bd8f74e07">00727</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTR;
<a name="l00728"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#f38f9a3f6116df3d52059e178d404b92">00728</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EWL;
<a name="l00729"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#a4e5f09c578d8d5c138b41a1e740df3f">00729</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t SR;
<a name="l00730"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#94bd64a3395e9788502db7aa60380144">00730</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RFS;
<a name="l00731"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#8c912b336c317a5cfd38a8b7d0de1d9f">00731</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RID;
<a name="l00732"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#b6ce508e83a5d52a45e8ee8c214d9b23">00732</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDA;
<a name="l00733"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#e1dd4e651a2f3078a162c2336aecf64f">00733</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDB;
<a name="l00734"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#a35f8c17f2a29fe719a5d1e4b12be6c7">00734</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI1;
<a name="l00735"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#f18d8f3b1a0d79c7986ec5021a565809">00735</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID1;
<a name="l00736"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#d864f07357c52d78002cd5259fe5dde8">00736</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA1;
<a name="l00737"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#f07b5d4ea3bffbd24189b61552235cdb">00737</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB1;
<a name="l00738"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#3f1a3afe936503e05bf19ec71dc131f3">00738</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI2;
<a name="l00739"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#cb66d502383e7b5ab534f04577fbb22a">00739</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID2;
<a name="l00740"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#2d3a67398e644adfdde3a7822c541ab0">00740</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA2;
<a name="l00741"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#c6b45b3ba8892859b39cf399e43495f7">00741</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB2;
<a name="l00742"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#79e9418569f45a2c8f7826bb919932dd">00742</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TFI3;
<a name="l00743"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#6a5306b76a59c60eafd596cdb7692f97">00743</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TID3;
<a name="l00744"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#8a4dbd51727aa15be424f4d523937640">00744</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDA3;
<a name="l00745"></a><a class="code" href="struct_l_p_c___c_a_n___type_def.html#cee312194042220fcb526e3605d87160">00745</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDB3;
<a name="l00746"></a>00746 } <a class="code" href="struct_l_p_c___c_a_n___type_def.html" title="Controller Area Network Controller (CAN) register structure definition.">LPC_CAN_TypeDef</a>;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748 <span class="comment">/*------------- General Purpose Direct Memory Access (GPDMA) -----------------*/</span>
<a name="l00750"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html">00750</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Common Registers                   */</span>
<a name="l00751"></a>00751 {
<a name="l00752"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#4dffb343a7777b480e8968e5027094d5">00752</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntStat;
<a name="l00753"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#3f1562af5a509e750f76af96015105ba">00753</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntTCStat;
<a name="l00754"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#4e4d5f5279d392e71d879551e7830789">00754</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DMACIntTCClear;
<a name="l00755"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#7468f0412ccb1d22f105b314b831a6d3">00755</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACIntErrStat;
<a name="l00756"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#00e5c0c251de484d74c746f4f371e782">00756</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DMACIntErrClr;
<a name="l00757"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#dcadd354fc4aed9abf9c29c38ea2a43b">00757</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACRawIntTCStat;
<a name="l00758"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#4dc20930dd2cdb9a3a520bf8a930ba73">00758</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACRawIntErrStat;
<a name="l00759"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#7a085c78cda228a49bc3088688b35cf2">00759</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DMACEnbldChns;
<a name="l00760"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#d7f87b9affb7cf0284e2e0cb80e2210f">00760</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftBReq;
<a name="l00761"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#f1fd88ebb617f028aeac34ad2bbebac9">00761</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftSReq;
<a name="l00762"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#e8af9ec707f10cfea3bd0141745f70d1">00762</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftLBReq;
<a name="l00763"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#a36ce3afdd300362a80c8038feac3e78">00763</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSoftLSReq;
<a name="l00764"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#1efc60d2c169e257d9042ed640784624">00764</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACConfig;
<a name="l00765"></a><a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html#a2a321accdb53cef1e82e12b45c0542c">00765</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACSync;
<a name="l00766"></a>00766 } <a class="code" href="struct_l_p_c___g_p_d_m_a___type_def.html" title="General Purpose Direct Memory Access (GPDMA) register structure definition.">LPC_GPDMA_TypeDef</a>;
<a name="l00767"></a>00767 
<a name="l00769"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">00769</a> <span class="keyword">typedef</span> <span class="keyword">struct                          </span><span class="comment">/* Channel Registers                  */</span>
<a name="l00770"></a>00770 {
<a name="l00771"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#fab2ef6f10ff0d3335b82f2e775fb282">00771</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCSrcAddr;
<a name="l00772"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#7e4ca141503fa010faa94fdfdd23be7b">00772</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCDestAddr;
<a name="l00773"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#cf017145f4b2c113c1ee76cb609abb20">00773</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCLLI;
<a name="l00774"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#67c5fc745b455ca13e5ab515f0bfdb92">00774</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCControl;
<a name="l00775"></a><a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#407cf11c2f5d788cc283b1821b86e45c">00775</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACCConfig;
<a name="l00776"></a>00776 } <a class="code" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html" title="General Purpose Direct Memory Access Channel (GPDMACH) register structure definition...">LPC_GPDMACH_TypeDef</a>;
<a name="l00777"></a>00777 
<a name="l00778"></a>00778 <span class="comment">/*------------- Universal Serial Bus (USB) -----------------------------------*/</span>
<a name="l00780"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html">00780</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00781"></a>00781 {
<a name="l00782"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#8c8b827b6fc8e90642f4bf627a0ba1ac">00782</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcRevision;             <span class="comment">/* USB Host Registers                 */</span>
<a name="l00783"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#fdaa5f07b863463df8677f90b4acda87">00783</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControl;
<a name="l00784"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#8e8e1e213dfc6c9922e55eba8e1f8d9a">00784</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcCommandStatus;
<a name="l00785"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#382bffa64ccb59b5d0f3e09dc97069c3">00785</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptStatus;
<a name="l00786"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#162e4629ef38c771859a749ec4ad4b0f">00786</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptEnable;
<a name="l00787"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ee9def47d37d7e92dee8a49aa235b9ea">00787</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcInterruptDisable;
<a name="l00788"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#74762cd942da1577cac28704b39bf5eb">00788</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcHCCA;
<a name="l00789"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a56d1d871f77f030aedec2bad5b65b34">00789</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcPeriodCurrentED;
<a name="l00790"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#78c9196cde329b8a416db11232f5aac7">00790</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControlHeadED;
<a name="l00791"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#9d34ad4739543849f7a071848ef9ab73">00791</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcControlCurrentED;
<a name="l00792"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#caed05c0a921013e9a65edc161f182ca">00792</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcBulkHeadED;
<a name="l00793"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#d6123ad49944c27377645a6f7c97b15c">00793</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcBulkCurrentED;
<a name="l00794"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#46ea3f1e3cd1f27046afe84c743ead31">00794</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcDoneHead;
<a name="l00795"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#b778ae131f371711b63ca0b8332a1a83">00795</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcFmInterval;
<a name="l00796"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#06ff7e6067e458155a1c48e9e4d21b82">00796</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcFmRemaining;
<a name="l00797"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#03e38f9c8b1e75987007371a2f16c611">00797</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t HcFmNumber;
<a name="l00798"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#0fb1acd62fa9b4828c13c719c2885e78">00798</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcPeriodicStart;
<a name="l00799"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#cfdeae91de99bca5edda6ed4ab49afab">00799</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcLSTreshold;
<a name="l00800"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#9382338cdf9a77bc431a97d2a81f78be">00800</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhDescriptorA;
<a name="l00801"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#527dfe56c66c0920f17aa80c662d639b">00801</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhDescriptorB;
<a name="l00802"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#6994282ad3e93de6d8da6163b9c6bb2b">00802</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhStatus;
<a name="l00803"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#de3634ec9069eeecbbc531781fec6301">00803</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhPortStatus1;
<a name="l00804"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#dfa360a0373c65ad22bd8007d989b05c">00804</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HcRhPortStatus2;
<a name="l00805"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#84539d9537219572d41cbbf59739c261">00805</a>        uint32_t RESERVED0[40];
<a name="l00806"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#1eff1c31a7089561f5230ae9dace5cee">00806</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Module_ID;
<a name="l00807"></a>00807 
<a name="l00808"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#615a71707ebd85ecc034f0bb839235e9">00808</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OTGIntSt;               <span class="comment">/* USB On-The-Go Registers            */</span>
<a name="l00809"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#7a5986a42aedbc48c9049e504721e8eb">00809</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGIntEn;
<a name="l00810"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ec41f2865b534a4b2f68fed5ba2c2e84">00810</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t OTGIntSet;
<a name="l00811"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#2d247cc02d72e74d722d0ca1e5fec3ae">00811</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t OTGIntClr;
<a name="l00812"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#b141f9b9189071708326093a9bc0e1ce">00812</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGStCtrl;
<a name="l00813"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a2becb50cedad97a37fe1cc8666902c2">00813</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGTmr;
<a name="l00814"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#fe55d647d4b63179331fef7cdff6b9b7">00814</a>        uint32_t RESERVED1[58];
<a name="l00815"></a>00815 
<a name="l00816"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a49a2ac4918ce0f5a124748b0824674b">00816</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDevIntSt;            <span class="comment">/* USB Device Interrupt Registers     */</span>
<a name="l00817"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#833b23a3a08bf6f8bde8a154ae5be294">00817</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBDevIntEn;
<a name="l00818"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#701c185ce2cd07abd6c71800d68d1e90">00818</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntClr;
<a name="l00819"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#b3024dffc6ff9c7fa73c28c583bc9c96">00819</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntSet;
<a name="l00820"></a>00820 
<a name="l00821"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#d41da4b02f8821a4c1f4f9ea3f43bcbb">00821</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBCmdCode;             <span class="comment">/* USB Device SIE Command Registers   */</span>
<a name="l00822"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#d253e4eb952285079a961198ff4c64ed">00822</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBCmdData;
<a name="l00823"></a>00823 
<a name="l00824"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ff9c57aacda230b10d9902e920a5a971">00824</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBRxData;              <span class="comment">/* USB Device Transfer Registers      */</span>
<a name="l00825"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#f254f1f556303d0174fb6df994bb7a61">00825</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBTxData;
<a name="l00826"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#7c9e344319e66646f840f2554f621576">00826</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBRxPLen;
<a name="l00827"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#533b407467ecc132bf603887c55cfa37">00827</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBTxPLen;
<a name="l00828"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#50d95895f5d0213f2ee3a5a4dc77b770">00828</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBCtrl;
<a name="l00829"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#6a957039d7fae3923d59c6736aec8a93">00829</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDevIntPri;
<a name="l00830"></a>00830 
<a name="l00831"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#3fb72d5dc618efaf22b7c88a6ab46c1f">00831</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEpIntSt;             <span class="comment">/* USB Device Endpoint Interrupt Regs */</span>
<a name="l00832"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#2bf30831e16508ccd847a1c26f4332ba">00832</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBEpIntEn;
<a name="l00833"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ed7ecd670141c431a40a64d7a37eacd2">00833</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntClr;
<a name="l00834"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#3e4f2436634594c884c3faf796b3ab84">00834</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntSet;
<a name="l00835"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#55fe5f4149c32a05370cfff74990b7a6">00835</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpIntPri;
<a name="l00836"></a>00836 
<a name="l00837"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#04740d4002fab96df2e9d307bba78385">00837</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBReEp;                <span class="comment">/* USB Device Endpoint Realization Reg*/</span>
<a name="l00838"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#cd1996f0d7c64d2556827563e8ec3aeb">00838</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpInd;
<a name="l00839"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#79bf63d98f251692a37c1103049b6759">00839</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBMaxPSize;
<a name="l00840"></a>00840 
<a name="l00841"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ed9f1555a5d2919723e25b6fdddcdd5d">00841</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDMARSt;              <span class="comment">/* USB Device DMA Registers           */</span>
<a name="l00842"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a7a4328e01d3e301ec4a73cdf67b312f">00842</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDMARClr;
<a name="l00843"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#91ccc43f21957bc313c57a9ce469b19e">00843</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBDMARSet;
<a name="l00844"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#9ac7a69e9c5dba0b2a762600543fcf42">00844</a>        uint32_t RESERVED2[9];
<a name="l00845"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#0e3804174a17b2a3fcf5c79551ac6781">00845</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBUDCAH;
<a name="l00846"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a48289afaf5ab69b9889833b01beab5b">00846</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEpDMASt;
<a name="l00847"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#9c748b9255e92737dfd56b0c269f877a">00847</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpDMAEn;
<a name="l00848"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#fee99270c8ed093cbb18a729fcf5d032">00848</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEpDMADis;
<a name="l00849"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#a53f27936ed9f35385d6dbb540a656fc">00849</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBDMAIntSt;
<a name="l00850"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#912c3a5c160afc9938b4d8cb8dc21a67">00850</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBDMAIntEn;
<a name="l00851"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#b6f0f833dbe064708de75d95c68c32fd">00851</a>        uint32_t RESERVED3[2];
<a name="l00852"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#17a3e4fbab53eb3bdf4ef1a0eb6f9ea1">00852</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBEoTIntSt;
<a name="l00853"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#53f362b2d9536fb576efa9a083a53513">00853</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEoTIntClr;
<a name="l00854"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#eecf87918d8adcdf2fdf4a3b38199f98">00854</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBEoTIntSet;
<a name="l00855"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#fa24d750c924e57ca371326e5ffdb9ef">00855</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBNDDRIntSt;
<a name="l00856"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#4676d33a8da3554334a90dbaf8a409a5">00856</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBNDDRIntClr;
<a name="l00857"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#bcf96cec42c6674332a409d2b66d8249">00857</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBNDDRIntSet;
<a name="l00858"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#26b60d267d018c841e60f600bfab3ffb">00858</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBSysErrIntSt;
<a name="l00859"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#9c47a10099bcccefb5d6a6695e14cff5">00859</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBSysErrIntClr;
<a name="l00860"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#22aacd76cae901fdfa448629c1d47772">00860</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t USBSysErrIntSet;
<a name="l00861"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#94e2892a6a150f17e2713402409e41f2">00861</a>        uint32_t RESERVED4[15];
<a name="l00862"></a>00862 
<a name="l00863"></a>00863   <span class="keyword">union </span>{
<a name="l00864"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#81898ee0f287aa290f5a02697ca722f9">00864</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2C_RX;                 <span class="comment">/* USB OTG I2C Registers              */</span>
<a name="l00865"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#e067e6b75bdb350322e65776495123f2">00865</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2C_TX;
<a name="l00866"></a>00866   };
<a name="l00867"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#5f097b4e0984ed6d71e083ba8d9b9371">00867</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t I2C_STS;
<a name="l00868"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#7e78aea9b77ce30f1e3210025a236ab0">00868</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_CTL;
<a name="l00869"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#4e46a6ce65a233c240e9c1f10d3a22bc">00869</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2C_CLKHI;
<a name="l00870"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#3e3645c04b0c4bd8bb81e85bcb1dc2dc">00870</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t I2C_CLKLO;
<a name="l00871"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#ea5f0bdc7e33030c1eee2a7ade19df3c">00871</a>        uint32_t RESERVED5[824];
<a name="l00872"></a>00872 
<a name="l00873"></a>00873   <span class="keyword">union </span>{
<a name="l00874"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#8aabe2b671a987cf207afec4e227ca97">00874</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USBClkCtrl;             <span class="comment">/* USB Clock Control Registers        */</span>
<a name="l00875"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#cb972a8aebdf33834009e80238900936">00875</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTGClkCtrl;
<a name="l00876"></a>00876   };
<a name="l00877"></a>00877   <span class="keyword">union </span>{
<a name="l00878"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#4c3640028e7f13eec40a5598aedfd4f7">00878</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t USBClkSt;
<a name="l00879"></a><a class="code" href="struct_l_p_c___u_s_b___type_def.html#d43b8a3fb3890ac2db6b2cba8ce70b2d">00879</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t OTGClkSt;
<a name="l00880"></a>00880   };
<a name="l00881"></a>00881 } <a class="code" href="struct_l_p_c___u_s_b___type_def.html" title="Universal Serial Bus (USB) register structure definition.">LPC_USB_TypeDef</a>;
<a name="l00882"></a>00882 
<a name="l00883"></a>00883 <span class="comment">/*------------- Ethernet Media Access Controller (EMAC) ----------------------*/</span>
<a name="l00885"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html">00885</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00886"></a>00886 {
<a name="l00887"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#eb5436dd46e0ea37e072c6619abbca87">00887</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAC1;                   <span class="comment">/* MAC Registers                      */</span>
<a name="l00888"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#51c0ae9b4404a2be74d519e0a74c546a">00888</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAC2;
<a name="l00889"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#bb55953646c6fadad5e9e0caa444c848">00889</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPGT;
<a name="l00890"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#0e3a36c59afe37757db127fe2fed88f4">00890</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IPGR;
<a name="l00891"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#c1161cd6b2278604052652eb57a20aa9">00891</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLRT;
<a name="l00892"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#4730675779abd8b2a263b9470441706b">00892</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAXF;
<a name="l00893"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#1a6030395d4d7a3d041a53ee7dafd9eb">00893</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SUPP;
<a name="l00894"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#071509075a20265b5c09b13d91247a9c">00894</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TEST;
<a name="l00895"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#2ff2000d3d7c86ad560a39f73f68d671">00895</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCFG;
<a name="l00896"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#4ee10a1644b4966be3e879df919eb3d7">00896</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MCMD;
<a name="l00897"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#bac84370f7a6d72a79b03559f0701e47">00897</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MADR;
<a name="l00898"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#a7b5a3f4d117a8b431ce7639acf80b28">00898</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t MWTD;
<a name="l00899"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#e0ecbb51a499f9c92266ae3e211e4569">00899</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MRDD;
<a name="l00900"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#638358d854f94b2d499c964d8d50f65a">00900</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MIND;
<a name="l00901"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8be676577db129a84a9a2689519a8502">00901</a>        uint32_t RESERVED0[2];
<a name="l00902"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#49e31b301f8cdf2ee1b4fb6bbbf6d93f">00902</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA0;
<a name="l00903"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#21e3a836d8850232091660b092b61c15">00903</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA1;
<a name="l00904"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#ccdcc40aaa838414db4954777291b42a">00904</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SA2;
<a name="l00905"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#10c2861a4a1f762118e1bebead0d08c2">00905</a>        uint32_t RESERVED1[45];
<a name="l00906"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#310b0e50c8b6de5dd74cd0c0bc596e7c">00906</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Command;                <span class="comment">/* Control Registers                  */</span>
<a name="l00907"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#b56a4d7b13ad6b04d15bd6d7819ed0fc">00907</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group___l_p_c___types___public___types.html#g67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>;
<a name="l00908"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#99d1c6cd983df36e8f28695dab660922">00908</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxDescriptor;
<a name="l00909"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#6c4d51a1c15afa2561d42bfa10953777">00909</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxStatus;
<a name="l00910"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#3490cad9b3eefd871870d9315631d3d0">00910</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxDescriptorNumber;
<a name="l00911"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#0b19cae7631e06cb7ff5a86423d8f556">00911</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RxProduceIndex;
<a name="l00912"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#6e9ef2563338deb35e1c1ac9dd9e48be">00912</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxConsumeIndex;
<a name="l00913"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#5049ca91a13b895ed2a580f62c6641be">00913</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxDescriptor;
<a name="l00914"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#b66a2ab4aac8c18305d5bc9c7253985e">00914</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxStatus;
<a name="l00915"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#3ef08d5d66da6455bbb40dba8612989d">00915</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxDescriptorNumber;
<a name="l00916"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#968f98beb05feb01b6e6342b2c781fc5">00916</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TxProduceIndex;
<a name="l00917"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8c9014731cc80747e112a317335a4640">00917</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TxConsumeIndex;
<a name="l00918"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#1b8db476d2f152499f3014c8db1dca5a">00918</a>        uint32_t RESERVED2[10];
<a name="l00919"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#409416472e2cd40f18ab49df6895cc3e">00919</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TSV0;
<a name="l00920"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#574e1ca3e75437fa620a6242986c06ea">00920</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TSV1;
<a name="l00921"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8940beb09d74750bd5f7efd4ac6ea28f">00921</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t RSV;
<a name="l00922"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#de4069984b217d62abbb647830016682">00922</a>        uint32_t RESERVED3[3];
<a name="l00923"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8a850afa9d481d5e737cee5496e2c578">00923</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FlowControlCounter;
<a name="l00924"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#095188cb1b5afd913bb39eb7ef546887">00924</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FlowControlStatus;
<a name="l00925"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#b4973b923824bc92588df70d316b4126">00925</a>        uint32_t RESERVED4[34];
<a name="l00926"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#f1668b8585a04e975a05dea08be4c7ff">00926</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterCtrl;           <span class="comment">/* Rx Filter Registers                */</span>
<a name="l00927"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#4b39638e3d9ebd27f62eb4663bea2da6">00927</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterWoLStatus;
<a name="l00928"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#a1f630dcb90c1d09a3e4c749a30d610a">00928</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RxFilterWoLClear;
<a name="l00929"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#db4bebbe6b0ac5c1518bc6efb1086fd9">00929</a>        uint32_t RESERVED5;
<a name="l00930"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#5e44573d79b8c86527b999396a1f2c07">00930</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HashFilterL;
<a name="l00931"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8012cf8eddbeba6d0e832ea05f08664d">00931</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HashFilterH;
<a name="l00932"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8a938fc4379b6cfa0ee590caa3b1015d">00932</a>        uint32_t RESERVED6[882];
<a name="l00933"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#7f005f1d85f85d5b1d0fc959a5cac009">00933</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="group___l_p_c___types___public___types.html#gb7d263072f745b4f3913fb0afc434c4e">IntStatus</a>;              <span class="comment">/* Module Control Registers           */</span>
<a name="l00934"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#23ff6e835215d4d5da4e42bd008e7881">00934</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IntEnable;
<a name="l00935"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#cd691bf81173ebed70989f5689e6d622">00935</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IntClear;
<a name="l00936"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#10a1677272ad825739c523d0565ee57e">00936</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#g7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IntSet;
<a name="l00937"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#6be3d40baea405ecaf6b38462357dac0">00937</a>        uint32_t RESERVED7;
<a name="l00938"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#44e817927e3da6b968510aee4ea792aa">00938</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PowerDown;
<a name="l00939"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#f9aea66fa3452ae47d2b938898b1c094">00939</a>        uint32_t RESERVED8;
<a name="l00940"></a><a class="code" href="struct_l_p_c___e_m_a_c___type_def.html#8579cba8b33d72f3b271f30656dc9570">00940</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Module_ID;
<a name="l00941"></a>00941 } <a class="code" href="struct_l_p_c___e_m_a_c___type_def.html" title="Ethernet Media Access Controller (EMAC) register structure definition.">LPC_EMAC_TypeDef</a>;
<a name="l00942"></a>00942 
<a name="l00943"></a>00943 
<a name="l00944"></a>00944 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#pragma no_anon_unions</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span>
<a name="l00948"></a>00948 
<a name="l00949"></a>00949 <span class="comment">/******************************************************************************/</span>
<a name="l00950"></a>00950 <span class="comment">/*                         Peripheral memory map                              */</span>
<a name="l00951"></a>00951 <span class="comment">/******************************************************************************/</span>
<a name="l00952"></a>00952 <span class="comment">/* Base addresses                                                             */</span>
<a name="l00953"></a><a class="code" href="group___l_p_c17xx___system.html#g7d7417b6cd6c6975fa03de03920d27e8">00953</a> <span class="preprocessor">#define LPC_FLASH_BASE        (0x00000000UL)</span>
<a name="l00954"></a><a class="code" href="group___l_p_c17xx___system.html#g9782814ad6434f200b65440d2ac01c2a">00954</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_RAM_BASE          (0x10000000UL)</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#ifdef __LPC17XX_REV00</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM0_BASE      (0x20000000UL)</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM1_BASE      (0x20004000UL)</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00959"></a><a class="code" href="group___l_p_c17xx___system.html#g3364e6e629d92b647ead5b64146ca383">00959</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM0_BASE      (0x2007C000UL)</span>
<a name="l00960"></a><a class="code" href="group___l_p_c17xx___system.html#gc4e369c1f5ce40107b7ea38cbd012592">00960</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHBRAM1_BASE      (0x20080000UL)</span>
<a name="l00961"></a>00961 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00962"></a><a class="code" href="group___l_p_c17xx___system.html#g5feb4a6692784a25eaed627661bd8f36">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO_BASE         (0x2009C000UL)</span>
<a name="l00963"></a><a class="code" href="group___l_p_c17xx___system.html#g55cab996c3594a0f4cc459ec8e10daea">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_APB0_BASE         (0x40000000UL)</span>
<a name="l00964"></a><a class="code" href="group___l_p_c17xx___system.html#g0be6ea6a9e30a53b98bbff6502ea59dc">00964</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_APB1_BASE         (0x40080000UL)</span>
<a name="l00965"></a><a class="code" href="group___l_p_c17xx___system.html#g8e0d25ffe3428ed27f963e83089046a8">00965</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_AHB_BASE          (0x50000000UL)</span>
<a name="l00966"></a><a class="code" href="group___l_p_c17xx___system.html#ga42e7b1f24aad42d5102e3efcaee6bfa">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CM3_BASE          (0xE0000000UL)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span>
<a name="l00968"></a>00968 <span class="comment">/* APB0 peripherals                                                           */</span>
<a name="l00969"></a><a class="code" href="group___l_p_c17xx___system.html#g02a30b0be4672972c3af9e5aebdcfea1">00969</a> <span class="preprocessor">#define LPC_WDT_BASE          (LPC_APB0_BASE + 0x00000)</span>
<a name="l00970"></a><a class="code" href="group___l_p_c17xx___system.html#g1700e34b157bbb09165bb65d63df2032">00970</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM0_BASE         (LPC_APB0_BASE + 0x04000)</span>
<a name="l00971"></a><a class="code" href="group___l_p_c17xx___system.html#g0ea4655a35b46532f1811d8a1cbe66ab">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM1_BASE         (LPC_APB0_BASE + 0x08000)</span>
<a name="l00972"></a><a class="code" href="group___l_p_c17xx___system.html#ga96fb70405a1298b350fc6f0ad0af997">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART0_BASE        (LPC_APB0_BASE + 0x0C000)</span>
<a name="l00973"></a><a class="code" href="group___l_p_c17xx___system.html#g18e8f96b25e3f343bdd7ba552ae7a617">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART1_BASE        (LPC_APB0_BASE + 0x10000)</span>
<a name="l00974"></a><a class="code" href="group___l_p_c17xx___system.html#gbb885bd92b4a003b94dc27c4700818bb">00974</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_PWM1_BASE         (LPC_APB0_BASE + 0x18000)</span>
<a name="l00975"></a><a class="code" href="group___l_p_c17xx___system.html#gb4476c9e874621194369f74fcf26ce92">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C0_BASE         (LPC_APB0_BASE + 0x1C000)</span>
<a name="l00976"></a><a class="code" href="group___l_p_c17xx___system.html#gf611188188574ba805b6de71acc88c6c">00976</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SPI_BASE          (LPC_APB0_BASE + 0x20000)</span>
<a name="l00977"></a><a class="code" href="group___l_p_c17xx___system.html#g4618213cf968f8245814d7d3e7aa2e2e">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_RTC_BASE          (LPC_APB0_BASE + 0x24000)</span>
<a name="l00978"></a><a class="code" href="group___l_p_c17xx___system.html#gdf88491f4b83b5af99eaf30778cb62fa">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIOINT_BASE      (LPC_APB0_BASE + 0x28080)</span>
<a name="l00979"></a><a class="code" href="group___l_p_c17xx___system.html#gf4bd6baff731c0a23231ad37e133d705">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_PINCON_BASE       (LPC_APB0_BASE + 0x2C000)</span>
<a name="l00980"></a><a class="code" href="group___l_p_c17xx___system.html#g05d118997f53f596d3a087f8b91a1969">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP1_BASE         (LPC_APB0_BASE + 0x30000)</span>
<a name="l00981"></a><a class="code" href="group___l_p_c17xx___system.html#g2396e0d0c565e4c1c3b2fc593bd6c37f">00981</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_ADC_BASE          (LPC_APB0_BASE + 0x34000)</span>
<a name="l00982"></a><a class="code" href="group___l_p_c17xx___system.html#g9d4f2bac61e26b32ad64d62f2be50e49">00982</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_RAM_BASE    (LPC_APB0_BASE + 0x38000)</span>
<a name="l00983"></a><a class="code" href="group___l_p_c17xx___system.html#gbc6943f9e943d63ecf4e236b4ce7c344">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_BASE        (LPC_APB0_BASE + 0x3C000)</span>
<a name="l00984"></a><a class="code" href="group___l_p_c17xx___system.html#gc22b88e108d620661add143c174f8f11">00984</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANCR_BASE        (LPC_APB0_BASE + 0x40000)</span>
<a name="l00985"></a><a class="code" href="group___l_p_c17xx___system.html#gf2407c1927ebddd767832aefa74c3398">00985</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN1_BASE         (LPC_APB0_BASE + 0x44000)</span>
<a name="l00986"></a><a class="code" href="group___l_p_c17xx___system.html#gb9608b3b72dd843a25910dd2a809106b">00986</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN2_BASE         (LPC_APB0_BASE + 0x48000)</span>
<a name="l00987"></a><a class="code" href="group___l_p_c17xx___system.html#ge59f73cf24ff126be3b9a8b921926676">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C1_BASE         (LPC_APB0_BASE + 0x5C000)</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span>
<a name="l00989"></a>00989 <span class="comment">/* APB1 peripherals                                                           */</span>
<a name="l00990"></a><a class="code" href="group___l_p_c17xx___system.html#g53fb1af80b541545988f2a966681abfd">00990</a> <span class="preprocessor">#define LPC_SSP0_BASE         (LPC_APB1_BASE + 0x08000)</span>
<a name="l00991"></a><a class="code" href="group___l_p_c17xx___system.html#g3bbaedad584252212d4704bb419489f6">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_DAC_BASE          (LPC_APB1_BASE + 0x0C000)</span>
<a name="l00992"></a><a class="code" href="group___l_p_c17xx___system.html#gf2375790bfdbe5e09c34321cf20d8bcc">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM2_BASE         (LPC_APB1_BASE + 0x10000)</span>
<a name="l00993"></a><a class="code" href="group___l_p_c17xx___system.html#g4a15d8a4becdf0dd64a7e2fc01d9f4d3">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM3_BASE         (LPC_APB1_BASE + 0x14000)</span>
<a name="l00994"></a><a class="code" href="group___l_p_c17xx___system.html#g8c3873ab74db743465b038c74b365281">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART2_BASE        (LPC_APB1_BASE + 0x18000)</span>
<a name="l00995"></a><a class="code" href="group___l_p_c17xx___system.html#gc8dc517d5e03d4ca7666c18c89d5052e">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART3_BASE        (LPC_APB1_BASE + 0x1C000)</span>
<a name="l00996"></a><a class="code" href="group___l_p_c17xx___system.html#g00796bd1f1fa200bbffcd9e7e8679eaa">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C2_BASE         (LPC_APB1_BASE + 0x20000)</span>
<a name="l00997"></a><a class="code" href="group___l_p_c17xx___system.html#gcff8b54e3924910d381e6b8ba804050c">00997</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2S_BASE          (LPC_APB1_BASE + 0x28000)</span>
<a name="l00998"></a><a class="code" href="group___l_p_c17xx___system.html#g52453209af89a83df47df77d262d9ab8">00998</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_RIT_BASE          (LPC_APB1_BASE + 0x30000)</span>
<a name="l00999"></a><a class="code" href="group___l_p_c17xx___system.html#gd8a41dc802e3ea0ba9457d42a6927c03">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_MCPWM_BASE        (LPC_APB1_BASE + 0x38000)</span>
<a name="l01000"></a><a class="code" href="group___l_p_c17xx___system.html#g80fa25b18324c10c8e5c26893e6f0a67">01000</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_QEI_BASE          (LPC_APB1_BASE + 0x3C000)</span>
<a name="l01001"></a><a class="code" href="group___l_p_c17xx___system.html#gdb3d235d9617660037e1115ee0ad2c3a">01001</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SC_BASE           (LPC_APB1_BASE + 0x7C000)</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span>
<a name="l01003"></a>01003 <span class="comment">/* AHB peripherals                                                            */</span>
<a name="l01004"></a><a class="code" href="group___l_p_c17xx___system.html#gab3f5a2a26c956606a43fc437007aec6">01004</a> <span class="preprocessor">#define LPC_EMAC_BASE         (LPC_AHB_BASE  + 0x00000)</span>
<a name="l01005"></a><a class="code" href="group___l_p_c17xx___system.html#g51ba8e3f33730fa2b78be3f892d8c278">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMA_BASE        (LPC_AHB_BASE  + 0x04000)</span>
<a name="l01006"></a><a class="code" href="group___l_p_c17xx___system.html#g08781dde70e77f12630a885aeb555aaf">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH0_BASE     (LPC_AHB_BASE  + 0x04100)</span>
<a name="l01007"></a><a class="code" href="group___l_p_c17xx___system.html#gfef63f5c3c6c206c3f3295ba3abf303a">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH1_BASE     (LPC_AHB_BASE  + 0x04120)</span>
<a name="l01008"></a><a class="code" href="group___l_p_c17xx___system.html#g1c607916ebf4fa23ddefd37675366b5d">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH2_BASE     (LPC_AHB_BASE  + 0x04140)</span>
<a name="l01009"></a><a class="code" href="group___l_p_c17xx___system.html#g85913a69e6267017d35d98b24b9c5aee">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH3_BASE     (LPC_AHB_BASE  + 0x04160)</span>
<a name="l01010"></a><a class="code" href="group___l_p_c17xx___system.html#g7daad69ecd947ed94b48e29f2bdbfdaf">01010</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH4_BASE     (LPC_AHB_BASE  + 0x04180)</span>
<a name="l01011"></a><a class="code" href="group___l_p_c17xx___system.html#g20fdee18f2ce4126747d597f98eeb4c9">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH5_BASE     (LPC_AHB_BASE  + 0x041A0)</span>
<a name="l01012"></a><a class="code" href="group___l_p_c17xx___system.html#gb4f5fa13ccc2c91d5d9ef48916e6b34c">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH6_BASE     (LPC_AHB_BASE  + 0x041C0)</span>
<a name="l01013"></a><a class="code" href="group___l_p_c17xx___system.html#gf8515b7ffd05d964f79b0a287f861c9f">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH7_BASE     (LPC_AHB_BASE  + 0x041E0)</span>
<a name="l01014"></a><a class="code" href="group___l_p_c17xx___system.html#ga619008881e9f76dc31131313eff1b79">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_USB_BASE          (LPC_AHB_BASE  + 0x0C000)</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>
<a name="l01016"></a>01016 <span class="comment">/* GPIOs                                                                      */</span>
<a name="l01017"></a><a class="code" href="group___l_p_c17xx___system.html#g09e0e964ea1abf3b991772df2aa52405">01017</a> <span class="preprocessor">#define LPC_GPIO0_BASE        (LPC_GPIO_BASE + 0x00000)</span>
<a name="l01018"></a><a class="code" href="group___l_p_c17xx___system.html#g9fb0536853721a3073bd69d94d0b7ec2">01018</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO1_BASE        (LPC_GPIO_BASE + 0x00020)</span>
<a name="l01019"></a><a class="code" href="group___l_p_c17xx___system.html#ge5524b2d728167194033ec7a1841a36b">01019</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO2_BASE        (LPC_GPIO_BASE + 0x00040)</span>
<a name="l01020"></a><a class="code" href="group___l_p_c17xx___system.html#g56c68c5326b521b3278a35f4d81369a9">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO3_BASE        (LPC_GPIO_BASE + 0x00060)</span>
<a name="l01021"></a><a class="code" href="group___l_p_c17xx___system.html#ga54352e7745932e78b56bcbc1d70fa21">01021</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO4_BASE        (LPC_GPIO_BASE + 0x00080)</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span>
<a name="l01023"></a>01023 <span class="comment">/******************************************************************************/</span>
<a name="l01024"></a>01024 <span class="comment">/*                         Peripheral declaration                             */</span>
<a name="l01025"></a>01025 <span class="comment">/******************************************************************************/</span>
<a name="l01026"></a><a class="code" href="group___l_p_c17xx___system.html#gc01c7f61bb84ad209eec22ec5c05446d">01026</a> <span class="preprocessor">#define LPC_SC                ((LPC_SC_TypeDef        *) LPC_SC_BASE       )</span>
<a name="l01027"></a><a class="code" href="group___l_p_c17xx___system.html#g92f3de6ff5cfd5b8c290696fad07b18a">01027</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO0             ((LPC_GPIO_TypeDef      *) LPC_GPIO0_BASE    )</span>
<a name="l01028"></a><a class="code" href="group___l_p_c17xx___system.html#g335587dad4e6d0da56c1f3ad1c087d10">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO1             ((LPC_GPIO_TypeDef      *) LPC_GPIO1_BASE    )</span>
<a name="l01029"></a><a class="code" href="group___l_p_c17xx___system.html#g27a09e8c08f9e209c6af70b0a3c56b39">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO2             ((LPC_GPIO_TypeDef      *) LPC_GPIO2_BASE    )</span>
<a name="l01030"></a><a class="code" href="group___l_p_c17xx___system.html#g6e961eb01d0f1e61dd9b9d5979d2aafc">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO3             ((LPC_GPIO_TypeDef      *) LPC_GPIO3_BASE    )</span>
<a name="l01031"></a><a class="code" href="group___l_p_c17xx___system.html#g652a560a972d4edec8a67cd85ad4bd60">01031</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIO4             ((LPC_GPIO_TypeDef      *) LPC_GPIO4_BASE    )</span>
<a name="l01032"></a><a class="code" href="group___l_p_c17xx___system.html#g7d68cf0829652bd8c1f837c697653c5f">01032</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_WDT               ((LPC_WDT_TypeDef       *) LPC_WDT_BASE      )</span>
<a name="l01033"></a><a class="code" href="group___l_p_c17xx___system.html#g6002a8a8684b782ae7345834f6dcbf36">01033</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM0              ((LPC_TIM_TypeDef       *) LPC_TIM0_BASE     )</span>
<a name="l01034"></a><a class="code" href="group___l_p_c17xx___system.html#g01fc9c608a87fe135cbe8799a3908119">01034</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM1              ((LPC_TIM_TypeDef       *) LPC_TIM1_BASE     )</span>
<a name="l01035"></a><a class="code" href="group___l_p_c17xx___system.html#g459250a0031a3c6c45d033faf8a7a39a">01035</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM2              ((LPC_TIM_TypeDef       *) LPC_TIM2_BASE     )</span>
<a name="l01036"></a><a class="code" href="group___l_p_c17xx___system.html#g12f449e7f05cf8ab3f066cf490335a87">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_TIM3              ((LPC_TIM_TypeDef       *) LPC_TIM3_BASE     )</span>
<a name="l01037"></a><a class="code" href="group___l_p_c17xx___system.html#gfdf2cd2149b37f8021a1c19191f8ec50">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_RIT               ((LPC_RIT_TypeDef       *) LPC_RIT_BASE      )</span>
<a name="l01038"></a><a class="code" href="group___l_p_c17xx___system.html#g6ba29f0f9b8af2f72e303533185bcc82">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART0             ((LPC_UART_TypeDef      *) LPC_UART0_BASE    )</span>
<a name="l01039"></a><a class="code" href="group___l_p_c17xx___system.html#g83ea0dab4dcb7411c2e1de20050a4d2d">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART1             ((LPC_UART1_TypeDef     *) LPC_UART1_BASE    )</span>
<a name="l01040"></a><a class="code" href="group___l_p_c17xx___system.html#gc8badf231948fc9216d416c71a34e924">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART2             ((LPC_UART_TypeDef      *) LPC_UART2_BASE    )</span>
<a name="l01041"></a><a class="code" href="group___l_p_c17xx___system.html#g61c2bf57d66b50108cdec6878f9e8ee5">01041</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_UART3             ((LPC_UART_TypeDef      *) LPC_UART3_BASE    )</span>
<a name="l01042"></a><a class="code" href="group___l_p_c17xx___system.html#g6e400c5c011db85f452eb2fb4a1ee7c2">01042</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_PWM1              ((LPC_PWM_TypeDef       *) LPC_PWM1_BASE     )</span>
<a name="l01043"></a><a class="code" href="group___l_p_c17xx___system.html#g14b6c56857e970a682a9bb22a0cb6716">01043</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C0              ((LPC_I2C_TypeDef       *) LPC_I2C0_BASE     )</span>
<a name="l01044"></a><a class="code" href="group___l_p_c17xx___system.html#gd6d6333e47875813be171cffef258837">01044</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C1              ((LPC_I2C_TypeDef       *) LPC_I2C1_BASE     )</span>
<a name="l01045"></a><a class="code" href="group___l_p_c17xx___system.html#g6bcdaa0ab66f4e3d213a488b34055557">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2C2              ((LPC_I2C_TypeDef       *) LPC_I2C2_BASE     )</span>
<a name="l01046"></a><a class="code" href="group___l_p_c17xx___system.html#g1d2800cab1a50bdf99efe66d6028b663">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_I2S               ((LPC_I2S_TypeDef       *) LPC_I2S_BASE      )</span>
<a name="l01047"></a><a class="code" href="group___l_p_c17xx___system.html#g9b593f008d0061052e90a8865d702ce5">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SPI               ((LPC_SPI_TypeDef       *) LPC_SPI_BASE      )</span>
<a name="l01048"></a><a class="code" href="group___l_p_c17xx___system.html#g8303d3e5135b2a039f0dc5f93c194f78">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_RTC               ((LPC_RTC_TypeDef       *) LPC_RTC_BASE      )</span>
<a name="l01049"></a><a class="code" href="group___l_p_c17xx___system.html#gefe2f52407c1ce58395766dc760525b5">01049</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPIOINT           ((LPC_GPIOINT_TypeDef   *) LPC_GPIOINT_BASE  )</span>
<a name="l01050"></a><a class="code" href="group___l_p_c17xx___system.html#ge30bef900c4cccded0c66548b38591f9">01050</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_PINCON            ((LPC_PINCON_TypeDef    *) LPC_PINCON_BASE   )</span>
<a name="l01051"></a><a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">01051</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP0              ((LPC_SSP_TypeDef       *) LPC_SSP0_BASE     )</span>
<a name="l01052"></a><a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">01052</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_SSP1              ((LPC_SSP_TypeDef       *) LPC_SSP1_BASE     )</span>
<a name="l01053"></a><a class="code" href="group___l_p_c17xx___system.html#gb6eaf639d3a1eec83583a9e11ab7336f">01053</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_ADC               ((LPC_ADC_TypeDef       *) LPC_ADC_BASE      )</span>
<a name="l01054"></a><a class="code" href="group___l_p_c17xx___system.html#g5b94918e9ea326d84ab862a5d377903b">01054</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_DAC               ((LPC_DAC_TypeDef       *) LPC_DAC_BASE      )</span>
<a name="l01055"></a><a class="code" href="group___l_p_c17xx___system.html#gf02b7bcdc41a045910b3f0bae8a8f4b0">01055</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF_RAM         ((LPC_CANAF_RAM_TypeDef *) LPC_CANAF_RAM_BASE)</span>
<a name="l01056"></a><a class="code" href="group___l_p_c17xx___system.html#g4f738c971938302f38d54e662c9f7774">01056</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANAF             ((LPC_CANAF_TypeDef     *) LPC_CANAF_BASE    )</span>
<a name="l01057"></a><a class="code" href="group___l_p_c17xx___system.html#gdc209557a5736e29149b96018056fc29">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CANCR             ((LPC_CANCR_TypeDef     *) LPC_CANCR_BASE    )</span>
<a name="l01058"></a><a class="code" href="group___l_p_c17xx___system.html#g2f006d6888921f8336dce504eb56f4aa">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN1              ((LPC_CAN_TypeDef       *) LPC_CAN1_BASE     )</span>
<a name="l01059"></a><a class="code" href="group___l_p_c17xx___system.html#g838776140ad5e0156715278f8bb0652d">01059</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_CAN2              ((LPC_CAN_TypeDef       *) LPC_CAN2_BASE     )</span>
<a name="l01060"></a><a class="code" href="group___l_p_c17xx___system.html#g6fe8e415821195a786b3f0dc5e7fc9fa">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_MCPWM             ((LPC_MCPWM_TypeDef     *) LPC_MCPWM_BASE    )</span>
<a name="l01061"></a><a class="code" href="group___l_p_c17xx___system.html#g71347b58898f54f8e9f00a6c652c7d49">01061</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_QEI               ((LPC_QEI_TypeDef       *) LPC_QEI_BASE      )</span>
<a name="l01062"></a><a class="code" href="group___l_p_c17xx___system.html#g75e74c74e4b52e53d56b9e13be2bc5b5">01062</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_EMAC              ((LPC_EMAC_TypeDef      *) LPC_EMAC_BASE     )</span>
<a name="l01063"></a><a class="code" href="group___l_p_c17xx___system.html#gf9d4b843ddff8d08a27880f90e2dbf18">01063</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMA             ((LPC_GPDMA_TypeDef     *) LPC_GPDMA_BASE    )</span>
<a name="l01064"></a><a class="code" href="group___l_p_c17xx___system.html#g026df42ac9515b2f8271e562a4d4f3ba">01064</a> <span class="preprocessor"></span><span class="preprocessor">#define DMAREQSEL             (*(__IO uint32_t *)  ( 0x4000C1C4))</span>
<a name="l01065"></a><a class="code" href="group___l_p_c17xx___system.html#g1faf7af762ef1c89d7c9cca935fbfdb6">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH0          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH0_BASE )</span>
<a name="l01066"></a><a class="code" href="group___l_p_c17xx___system.html#g663e789f3e8396669882e7d338116a87">01066</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH1          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH1_BASE )</span>
<a name="l01067"></a><a class="code" href="group___l_p_c17xx___system.html#g10facbb9af335faa6898e205715fe91a">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH2          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH2_BASE )</span>
<a name="l01068"></a><a class="code" href="group___l_p_c17xx___system.html#ga4f54bce7705a81c84a357cbfc4757ed">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH3          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH3_BASE )</span>
<a name="l01069"></a><a class="code" href="group___l_p_c17xx___system.html#g8571e9cf7175bae6faf7963a271f48d4">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH4          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH4_BASE )</span>
<a name="l01070"></a><a class="code" href="group___l_p_c17xx___system.html#g3037ac33f3f1cbfaa0623bd73085bd37">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH5          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH5_BASE )</span>
<a name="l01071"></a><a class="code" href="group___l_p_c17xx___system.html#gfe18efb195eb0e8bf265b97bb4520848">01071</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH6          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH6_BASE )</span>
<a name="l01072"></a><a class="code" href="group___l_p_c17xx___system.html#g53536fc136007bcb4dd9e9a0257bf4fa">01072</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_GPDMACH7          ((LPC_GPDMACH_TypeDef   *) LPC_GPDMACH7_BASE )</span>
<a name="l01073"></a><a class="code" href="group___l_p_c17xx___system.html#ge77538a7f3f4850715c95283e38b423f">01073</a> <span class="preprocessor"></span><span class="preprocessor">#define LPC_USB               ((LPC_USB_TypeDef       *) LPC_USB_BASE      )</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span>
<a name="l01079"></a>01079 <span class="preprocessor">#endif  // __LPC17xx_H__</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:58:55 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
