module wideexpr_00709(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?((ctrl[7]?s7:(ctrl[1]?-(((3'sb000)>>(u2))<<<($signed(5'b01010))):$signed(s0))))<<<({$signed(!($signed(2'sb11))),($signed($signed((s0)|(2'sb00))))|((ctrl[0]?6'sb100011:+(s1)))}):6'sb111101);
  assign y1 = (ctrl[2]?~|(u4):u6);
  assign y2 = ~|(2'sb00);
  assign y3 = (ctrl[5]?{(ctrl[0]?(ctrl[2]?$signed((-(s0))-($signed(1'sb0))):3'sb011):s5),s1}:({!(($signed((ctrl[6]?3'sb111:s0)))<=(((2'sb00)>>(2'b00))>>>({3{s7}}))),1'sb1,($unsigned((s7)!=((6'sb101111)<<(s6))))+(u4)})>>>(({u3,(ctrl[7]?~&((ctrl[2]?s7:6'sb000101)):(ctrl[1]?(5'sb10111)^~(3'b101):2'b00)),(s2)<<<(6'sb001000),(ctrl[5]?((2'sb10)>>>(s7))^(5'sb10010):(+(2'b10))-($signed(6'b010100)))})>>>(s1)));
  assign y4 = s6;
  assign y5 = $signed(1'sb0);
  assign y6 = ($signed(s3))^~((ctrl[6]?(ctrl[4]?((-((3'sb111)^~(((ctrl[2]?3'sb100:s7))!=((ctrl[6]?s0:s0)))))^~(((3'sb000)>>((s6)<=((ctrl[4]?5'sb00110:s4))))&((1'sb1)|(+(|(6'sb101100))))))^(-(1'sb1)):5'sb01100):(ctrl[1]?s3:+((+(-((s2)|(3'sb010))))<((((u1)<<({1'b0}))>=({4{$signed(u5)}}))|(u7))))));
  assign y7 = -(-((((ctrl[1]?(ctrl[6]?s4:$signed(((u1)<(u6))^((u4)!=(u7)))):$signed((ctrl[6]?s1:(s4)-((ctrl[0]?4'sb0110:5'sb00001))))))>>>({(-((s4)^((2'sb10)<<<(6'b100100))))<=($signed($signed(-(2'b00)))),(({(s7)>(2'sb00),(s0)&(4'sb0011),$signed(1'b1),2'sb00})<((ctrl[0]?2'sb00:{3{s2}})))<({1{{1{s4}}}})}))<=(+(s5))));
endmodule
