

================================================================
== Vitis HLS Report for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'
================================================================
* Date:           Wed Nov 19 13:55:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gauss_loop_VITIS_LOOP_28_1  |        ?|        ?|        36|          9|          1|     ?|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 9, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [edge_detect.cpp:28]   --->   Operation 39 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar1 = alloca i32 1"   --->   Operation 40 'alloca' 'indvar1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:27]   --->   Operation 41 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 42 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_img"   --->   Operation 45 'read' 'in_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27"   --->   Operation 46 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27"   --->   Operation 47 'read' 'add_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %indvar"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln27 = store i31 1, i31 %r" [edge_detect.cpp:27]   --->   Operation 50 'store' 'store_ln27' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %indvar1"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln28 = store i31 1, i31 %c" [edge_detect.cpp:28]   --->   Operation 52 'store' 'store_ln28' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_2"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%c_2 = load i31 %c" [edge_detect.cpp:28]   --->   Operation 54 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i63 %indvar_flatten" [edge_detect.cpp:27]   --->   Operation 55 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i31 %c_2" [edge_detect.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.88ns)   --->   "%icmp_ln28 = icmp_slt  i32 %zext_ln28_2, i32 %add_ln27_read" [edge_detect.cpp:28]   --->   Operation 58 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln27 = icmp_eq  i63 %indvar_flatten_load, i63 %mul_ln27_read" [edge_detect.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.13ns)   --->   "%add_ln27_3 = add i63 %indvar_flatten_load, i63 1" [edge_detect.cpp:27]   --->   Operation 60 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc35.loopexit, void %VITIS_LOOP_44_5.preheader.exitStub" [edge_detect.cpp:27]   --->   Operation 61 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar1_load = load i31 %indvar1" [edge_detect.cpp:27]   --->   Operation 62 'load' 'indvar1_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:27]   --->   Operation 63 'load' 'r_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_load = load i31 %indvar" [edge_detect.cpp:27]   --->   Operation 64 'load' 'indvar_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.87ns)   --->   "%add_ln27_1 = add i31 %r_load, i31 1" [edge_detect.cpp:27]   --->   Operation 65 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln27_2 = add i31 %indvar_load, i31 1" [edge_detect.cpp:27]   --->   Operation 66 'add' 'add_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.25ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i31 %indvar1_load, i31 0" [edge_detect.cpp:27]   --->   Operation 67 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.25ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i31 %indvar_load, i31 %add_ln27_2" [edge_detect.cpp:27]   --->   Operation 68 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.25ns)   --->   "%select_ln27_3 = select i1 %icmp_ln28, i31 %r_load, i31 %add_ln27_1" [edge_detect.cpp:27]   --->   Operation 69 'select' 'select_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [35/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 70 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %select_ln27" [edge_detect.cpp:28]   --->   Operation 71 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i31.i10, i31 %select_ln27_2, i10 0" [edge_detect.cpp:27]   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i41 %p_shl" [edge_detect.cpp:27]   --->   Operation 73 'zext' 'p_shl_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i31.i6, i31 %select_ln27_2, i6 0" [edge_detect.cpp:27]   --->   Operation 74 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i37 %p_shl3" [edge_detect.cpp:27]   --->   Operation 75 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.96ns)   --->   "%empty = sub i42 %p_shl_cast, i42 %p_shl3_cast" [edge_detect.cpp:27]   --->   Operation 76 'sub' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast = sext i42 %empty" [edge_detect.cpp:27]   --->   Operation 77 'sext' 'p_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i64 %zext_ln28, i64 %in_img_read" [edge_detect.cpp:28]   --->   Operation 78 'add' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%empty_23 = add i64 %tmp, i64 %p_cast" [edge_detect.cpp:28]   --->   Operation 79 'add' 'empty_23' <Predicate = (!icmp_ln27)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty_23" [edge_detect.cpp:31]   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.14ns)   --->   "%tmp1 = add i64 %p_cast, i64 %in_img_read" [edge_detect.cpp:27]   --->   Operation 81 'add' 'tmp1' <Predicate = (!icmp_ln27)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 82 [1/1] (0.25ns)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i31 %c_2, i31 1" [edge_detect.cpp:27]   --->   Operation 82 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i31 %select_ln27_3" [edge_detect.cpp:27]   --->   Operation 83 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (3.14ns)   --->   "%mul_ln27_1 = mul i63 %zext_ln27, i63 2863311531" [edge_detect.cpp:27]   --->   Operation 84 'mul' 'mul_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24_cast1 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln27_1, i32 33, i32 42" [edge_detect.cpp:35]   --->   Operation 85 'partselect' 'tmp_24_cast1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_24_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln27_1, i32 33, i32 40" [edge_detect.cpp:35]   --->   Operation 86 'partselect' 'tmp_24_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 87 [34/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 87 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i31 %select_ln27" [edge_detect.cpp:28]   --->   Operation 88 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 89 [35/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 89 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [8/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 90 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 91 [1/1] (0.87ns)   --->   "%tmp2 = add i32 %zext_ln28_1, i32 960" [edge_detect.cpp:28]   --->   Operation 91 'add' 'tmp2' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i32 %tmp2" [edge_detect.cpp:28]   --->   Operation 92 'zext' 'tmp2_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.14ns)   --->   "%empty_25 = add i64 %tmp2_cast, i64 %tmp1" [edge_detect.cpp:28]   --->   Operation 93 'add' 'empty_25' <Predicate = (!icmp_ln27)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %empty_25" [edge_detect.cpp:31]   --->   Operation 94 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.87ns)   --->   "%tmp4 = add i32 %zext_ln28_1, i32 1920" [edge_detect.cpp:28]   --->   Operation 95 'add' 'tmp4' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i32 %tmp4" [edge_detect.cpp:28]   --->   Operation 96 'zext' 'tmp4_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.14ns)   --->   "%empty_27 = add i64 %tmp4_cast, i64 %tmp1" [edge_detect.cpp:28]   --->   Operation 97 'add' 'empty_27' <Predicate = (!icmp_ln27)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %empty_27" [edge_detect.cpp:31]   --->   Operation 98 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 99 [33/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 99 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i31 %select_ln27_1" [edge_detect.cpp:28]   --->   Operation 100 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (3.14ns)   --->   "%mul_ln28 = mul i63 %zext_ln28_3, i63 2863311531" [edge_detect.cpp:28]   --->   Operation 101 'mul' 'mul_ln28' <Predicate = (!icmp_ln27)> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln28, i32 33, i32 48" [edge_detect.cpp:35]   --->   Operation 102 'partselect' 'udiv_ln_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 103 [34/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 103 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [7/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 104 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_24_cast, i8 0" [edge_detect.cpp:35]   --->   Operation 105 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_24_cast1, i6 0" [edge_detect.cpp:35]   --->   Operation 106 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i16 %tmp_25, i16 %tmp_27" [edge_detect.cpp:35]   --->   Operation 107 'add' 'add_ln35' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [32/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 108 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln35_1 = add i16 %add_ln35, i16 %udiv_ln_cast" [edge_detect.cpp:35]   --->   Operation 109 'add' 'add_ln35_1' <Predicate = (!icmp_ln27)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [33/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 110 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [6/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 111 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 112 [31/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 112 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [32/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 113 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [5/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 114 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 115 [8/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 115 'readreq' 'empty_26' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 116 [30/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 116 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [31/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 117 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [4/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 118 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [7/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 119 'readreq' 'empty_26' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 120 [29/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 120 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [30/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 121 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [3/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 122 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [6/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 123 'readreq' 'empty_26' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 124 [28/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 124 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [29/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 125 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [2/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 126 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 127 [5/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 127 'readreq' 'empty_26' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 128 [8/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 128 'readreq' 'empty_28' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 129 [27/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 129 'urem' 'urem_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [28/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 130 'urem' 'urem_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/8] (3.65ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 3" [edge_detect.cpp:31]   --->   Operation 131 'readreq' 'empty_24' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 132 [4/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 132 'readreq' 'empty_26' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 133 [7/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 133 'readreq' 'empty_28' <Predicate = (!icmp_ln27)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [1/1] (0.87ns)   --->   "%add_ln28 = add i31 %select_ln27_1, i31 1" [edge_detect.cpp:28]   --->   Operation 134 'add' 'add_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.87ns)   --->   "%add_ln28_1 = add i31 %select_ln27, i31 1" [edge_detect.cpp:28]   --->   Operation 135 'add' 'add_ln28_1' <Predicate = (!icmp_ln27)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.38ns)   --->   "%store_ln27 = store i63 %add_ln27_3, i63 %indvar_flatten" [edge_detect.cpp:27]   --->   Operation 136 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_10 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln27 = store i31 %select_ln27_2, i31 %indvar" [edge_detect.cpp:27]   --->   Operation 137 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_10 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln27 = store i31 %select_ln27_3, i31 %r" [edge_detect.cpp:27]   --->   Operation 138 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_10 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln28 = store i31 %add_ln28_1, i31 %indvar1" [edge_detect.cpp:28]   --->   Operation 139 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_10 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln28 = store i31 %add_ln28, i31 %c" [edge_detect.cpp:28]   --->   Operation 140 'store' 'store_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.38>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln28 = br void %VITIS_LOOP_30_2" [edge_detect.cpp:28]   --->   Operation 141 'br' 'br_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 142 [26/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 142 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [27/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 143 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (3.65ns)   --->   "%sum = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [edge_detect.cpp:32]   --->   Operation 144 'read' 'sum' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 145 'readreq' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 146 [6/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 146 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 147 [25/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 147 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [26/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 148 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [edge_detect.cpp:32]   --->   Operation 149 'read' 'gmem_addr_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 150 [2/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 150 'readreq' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 151 [5/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 151 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 152 [24/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 152 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [25/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 153 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (3.65ns)   --->   "%gmem_addr_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [edge_detect.cpp:32]   --->   Operation 154 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 155 [1/8] (3.65ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i32 3" [edge_detect.cpp:31]   --->   Operation 155 'readreq' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 156 [4/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 156 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 157 [23/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 157 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [24/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 158 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (3.65ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [edge_detect.cpp:32]   --->   Operation 159 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 160 [3/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 160 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 161 [22/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 161 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [23/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 162 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (3.65ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [edge_detect.cpp:32]   --->   Operation 163 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 164 [2/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 164 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%gmem_addr_read_1_cast = zext i8 %gmem_addr_read" [edge_detect.cpp:32]   --->   Operation 165 'zext' 'gmem_addr_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%gmem_addr_1_read_cast = zext i8 %gmem_addr_1_read" [edge_detect.cpp:32]   --->   Operation 166 'zext' 'gmem_addr_1_read_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.70ns)   --->   "%tmp8 = add i9 %gmem_addr_1_read_cast, i9 %gmem_addr_read_1_cast" [edge_detect.cpp:32]   --->   Operation 167 'add' 'tmp8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 168 [21/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 168 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [22/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 169 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (3.65ns)   --->   "%gmem_addr_1_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [edge_detect.cpp:32]   --->   Operation 170 'read' 'gmem_addr_1_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 171 [1/8] (3.65ns)   --->   "%empty_28 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i32 3" [edge_detect.cpp:31]   --->   Operation 171 'readreq' 'empty_28' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 172 [20/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 172 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [21/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 173 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (3.65ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [edge_detect.cpp:32]   --->   Operation 174 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 175 [19/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 175 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [20/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 176 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (3.65ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [edge_detect.cpp:32]   --->   Operation 177 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 178 [18/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 178 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [19/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 179 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%gmem_addr_read_2_cast = zext i8 %gmem_addr_read_1" [edge_detect.cpp:32]   --->   Operation 180 'zext' 'gmem_addr_read_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (3.65ns)   --->   "%gmem_addr_2_read_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [edge_detect.cpp:32]   --->   Operation 181 'read' 'gmem_addr_2_read_2' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%gmem_addr_1_read_2_cast = zext i8 %gmem_addr_1_read_2" [edge_detect.cpp:32]   --->   Operation 182 'zext' 'gmem_addr_1_read_2_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%gmem_addr_2_read_1_cast = zext i8 %gmem_addr_2_read_1" [edge_detect.cpp:32]   --->   Operation 183 'zext' 'gmem_addr_2_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i9 %tmp8" [edge_detect.cpp:32]   --->   Operation 184 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.70ns)   --->   "%tmp9 = add i9 %gmem_addr_1_read_2_cast, i9 %gmem_addr_2_read_1_cast" [edge_detect.cpp:32]   --->   Operation 185 'add' 'tmp9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i9 %tmp9" [edge_detect.cpp:32]   --->   Operation 186 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.71ns)   --->   "%tmp41 = add i10 %tmp9_cast, i10 %tmp8_cast" [edge_detect.cpp:32]   --->   Operation 187 'add' 'tmp41' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp41, i1 0" [edge_detect.cpp:32]   --->   Operation 188 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i11 %tmp5" [edge_detect.cpp:32]   --->   Operation 189 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.73ns)   --->   "%add_ln32 = add i12 %zext_ln32_2, i12 %gmem_addr_read_2_cast" [edge_detect.cpp:32]   --->   Operation 190 'add' 'add_ln32' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.17>
ST_20 : Operation 191 [17/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 191 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [18/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 192 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i8 %sum" [edge_detect.cpp:29]   --->   Operation 193 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %gmem_addr_1_read_1, i2 0" [edge_detect.cpp:32]   --->   Operation 194 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %shl_ln" [edge_detect.cpp:32]   --->   Operation 195 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %gmem_addr_2_read" [edge_detect.cpp:32]   --->   Operation 196 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%gmem_addr_2_read_2_cast = zext i8 %gmem_addr_2_read_2" [edge_detect.cpp:32]   --->   Operation 197 'zext' 'gmem_addr_2_read_2_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_1 = add i12 %add_ln32, i12 %zext_ln32" [edge_detect.cpp:32]   --->   Operation 198 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 199 [1/1] (0.70ns)   --->   "%add_ln32_2 = add i9 %zext_ln32_1, i9 %gmem_addr_2_read_2_cast" [edge_detect.cpp:32]   --->   Operation 199 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i9 %add_ln32_2" [edge_detect.cpp:32]   --->   Operation 200 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (0.71ns)   --->   "%add_ln32_3 = add i10 %zext_ln32_3, i10 %zext_ln29" [edge_detect.cpp:32]   --->   Operation 201 'add' 'add_ln32_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i10 %add_ln32_3" [edge_detect.cpp:32]   --->   Operation 202 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 203 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sum_1 = add i12 %zext_ln32_4, i12 %add_ln32_1" [edge_detect.cpp:32]   --->   Operation 203 'add' 'sum_1' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sum_1, i32 4, i32 11" [edge_detect.cpp:35]   --->   Operation 204 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 205 [16/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 205 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [17/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 206 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 207 [15/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 207 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [16/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 208 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 209 [14/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 209 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [15/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 210 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 211 [13/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 211 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [14/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 212 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 213 [12/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 213 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [13/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 214 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 215 [11/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 215 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 216 [12/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 216 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 217 [10/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 217 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 218 [11/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 218 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 219 [9/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 219 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 220 [10/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 220 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 277 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 277 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 221 [8/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 221 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [9/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 222 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 223 [7/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 223 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 224 [8/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 224 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 225 [6/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 225 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 226 [7/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 226 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 227 [5/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 227 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [6/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 228 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 229 [4/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 229 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 230 [5/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 230 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 231 [3/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 231 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [4/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 232 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.16>
ST_35 : Operation 233 [2/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 233 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 234 [3/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 234 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.83>
ST_36 : Operation 235 [1/35] (1.16ns)   --->   "%urem_ln27 = urem i31 %select_ln27_3, i31 3" [edge_detect.cpp:27]   --->   Operation 235 'urem' 'urem_ln27' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %urem_ln27" [edge_detect.cpp:27]   --->   Operation 236 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 237 [2/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 237 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 238 [1/1] (0.66ns)   --->   "%switch_ln35 = switch i2 %trunc_ln27, void %arrayidx319.case.2, i2 0, void %arrayidx319.case.0, i2 1, void %arrayidx319.case.1" [edge_detect.cpp:35]   --->   Operation 238 'switch' 'switch_ln35' <Predicate = true> <Delay = 0.66>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit" [edge_detect.cpp:35]   --->   Operation 239 'br' 'br_ln35' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit" [edge_detect.cpp:35]   --->   Operation 240 'br' 'br_ln35' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit" [edge_detect.cpp:35]   --->   Operation 241 'br' 'br_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 3.08>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @gauss_loop_VITIS_LOOP_28_1_str"   --->   Operation 242 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [edge_detect.cpp:28]   --->   Operation 243 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i16 %add_ln35_1" [edge_detect.cpp:35]   --->   Operation 244 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%blur_addr = getelementptr i8 %blur, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 245 'getelementptr' 'blur_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%blur_1_addr = getelementptr i8 %blur_1, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 246 'getelementptr' 'blur_1_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%blur_2_addr = getelementptr i8 %blur_2, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 247 'getelementptr' 'blur_2_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%blur_3_addr = getelementptr i8 %blur_3, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 248 'getelementptr' 'blur_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%blur_4_addr = getelementptr i8 %blur_4, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 249 'getelementptr' 'blur_4_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%blur_5_addr = getelementptr i8 %blur_5, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 250 'getelementptr' 'blur_5_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 251 [1/1] (0.00ns)   --->   "%blur_6_addr = getelementptr i8 %blur_6, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 251 'getelementptr' 'blur_6_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 252 [1/1] (0.00ns)   --->   "%blur_7_addr = getelementptr i8 %blur_7, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 252 'getelementptr' 'blur_7_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 253 [1/1] (0.00ns)   --->   "%blur_8_addr = getelementptr i8 %blur_8, i64 0, i64 %zext_ln35" [edge_detect.cpp:35]   --->   Operation 253 'getelementptr' 'blur_8_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 254 [1/35] (1.16ns)   --->   "%urem_ln28 = urem i31 %select_ln27_1, i31 3" [edge_detect.cpp:28]   --->   Operation 254 'urem' 'urem_ln28' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i2 %urem_ln28" [edge_detect.cpp:28]   --->   Operation 255 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 256 [1/1] (0.66ns)   --->   "%switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2130, i2 0, void %arrayidx319.case.0128, i2 1, void %arrayidx319.case.1129" [edge_detect.cpp:35]   --->   Operation 256 'switch' 'switch_ln35' <Predicate = (trunc_ln27 == 1)> <Delay = 0.66>
ST_37 : Operation 257 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_4_addr" [edge_detect.cpp:35]   --->   Operation 257 'store' 'store_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit127" [edge_detect.cpp:35]   --->   Operation 258 'br' 'br_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_37 : Operation 259 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_3_addr" [edge_detect.cpp:35]   --->   Operation 259 'store' 'store_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit127" [edge_detect.cpp:35]   --->   Operation 260 'br' 'br_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 == 0)> <Delay = 0.00>
ST_37 : Operation 261 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_5_addr" [edge_detect.cpp:35]   --->   Operation 261 'store' 'store_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit127" [edge_detect.cpp:35]   --->   Operation 262 'br' 'br_ln35' <Predicate = (trunc_ln27 == 1 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>
ST_37 : Operation 263 [1/1] (0.66ns)   --->   "%switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2125, i2 0, void %arrayidx319.case.0123, i2 1, void %arrayidx319.case.1124" [edge_detect.cpp:35]   --->   Operation 263 'switch' 'switch_ln35' <Predicate = (trunc_ln27 == 0)> <Delay = 0.66>
ST_37 : Operation 264 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_1_addr" [edge_detect.cpp:35]   --->   Operation 264 'store' 'store_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit122" [edge_detect.cpp:35]   --->   Operation 265 'br' 'br_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 == 1)> <Delay = 0.00>
ST_37 : Operation 266 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_addr" [edge_detect.cpp:35]   --->   Operation 266 'store' 'store_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit122" [edge_detect.cpp:35]   --->   Operation 267 'br' 'br_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 == 0)> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_2_addr" [edge_detect.cpp:35]   --->   Operation 268 'store' 'store_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit122" [edge_detect.cpp:35]   --->   Operation 269 'br' 'br_ln35' <Predicate = (trunc_ln27 == 0 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (0.66ns)   --->   "%switch_ln35 = switch i2 %trunc_ln28, void %arrayidx319.case.2135, i2 0, void %arrayidx319.case.0133, i2 1, void %arrayidx319.case.1134" [edge_detect.cpp:35]   --->   Operation 270 'switch' 'switch_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1)> <Delay = 0.66>
ST_37 : Operation 271 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_7_addr" [edge_detect.cpp:35]   --->   Operation 271 'store' 'store_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit132" [edge_detect.cpp:35]   --->   Operation 272 'br' 'br_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 == 1)> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_6_addr" [edge_detect.cpp:35]   --->   Operation 273 'store' 'store_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit132" [edge_detect.cpp:35]   --->   Operation 274 'br' 'br_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 == 0)> <Delay = 0.00>
ST_37 : Operation 275 [1/1] (1.24ns)   --->   "%store_ln35 = store i8 %trunc_ln2, i16 %blur_8_addr" [edge_detect.cpp:35]   --->   Operation 275 'store' 'store_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx319.exit132" [edge_detect.cpp:35]   --->   Operation 276 'br' 'br_ln35' <Predicate = (trunc_ln27 != 0 & trunc_ln27 != 1 & trunc_ln28 != 0 & trunc_ln28 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten') [18]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [23]  (0.387 ns)

 <State 2>: 3.241ns
The critical path consists of the following:
	'load' operation 31 bit ('c', edge_detect.cpp:28) on local variable 'c', edge_detect.cpp:28 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', edge_detect.cpp:28) [34]  (0.880 ns)
	'select' operation 31 bit ('select_ln27_2', edge_detect.cpp:27) [47]  (0.251 ns)
	'sub' operation 42 bit ('empty', edge_detect.cpp:27) [81]  (0.963 ns)
	'add' operation 64 bit ('tmp1', edge_detect.cpp:27) [92]  (1.147 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 10>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty_24', edge_detect.cpp:31) on port 'gmem' (edge_detect.cpp:31) [86]  (3.650 ns)

 <State 11>: 3.650ns
The critical path consists of the following:
	bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [87]  (3.650 ns)

 <State 12>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [89]  (3.650 ns)

 <State 13>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [90]  (3.650 ns)

 <State 14>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [98]  (3.650 ns)

 <State 15>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [99]  (3.650 ns)

 <State 16>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [102]  (3.650 ns)

 <State 17>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [108]  (3.650 ns)

 <State 18>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [110]  (3.650 ns)

 <State 19>: 3.650ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) [111]  (3.650 ns)

 <State 20>: 2.176ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln32_2', edge_detect.cpp:32) [126]  (0.705 ns)
	'add' operation 10 bit ('add_ln32_3', edge_detect.cpp:32) [128]  (0.715 ns)
	'add' operation 12 bit ('sum', edge_detect.cpp:32) [130]  (0.756 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 34>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 35>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)

 <State 36>: 1.832ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln27', edge_detect.cpp:27) [56]  (1.165 ns)
	blocking operation 0.666906 ns on control path)

 <State 37>: 3.080ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln28', edge_detect.cpp:28) [75]  (1.165 ns)
	'store' operation 0 bit ('store_ln35', edge_detect.cpp:35) of variable 'trunc_ln2', edge_detect.cpp:35 on array 'blur_4' [136]  (1.248 ns)
	blocking operation 0.666906 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
