From from From
: : :
whit whit whit
@ @ @
carson carson carson
. . .
u u u
. . .
washington washington washington
. . .
edu edu edu
( ( (
John john John
Whitmore whitmor Whitmore
) ) )
Subject subject Subject
: : :
Re re Re
: : :
minimal minim minimal
boolean boolean boolean
circuit circuit circuit
Article articl Article
- - -
I i I
. . .
D d D
. . .
: : :
shelley shelley shelley
. . .
1 1 1
r r r
2717 2717 2717
INNdjh inndjh INNdjh
Distribution distribut Distribution
: : :
usa usa usa
Organization organ Organization
: : :
University univers University
of of of
Washington washington Washington
, , ,
Seattle seattl Seattle
Lines line Lines
: : :
41 41 41
NNTP nntp NNTP
- - -
Posting post Posting
- - -
Host host Host
: : :
carson carson carson
. . .
u u u
. . .
washington washington washington
. . .
edu edu edu
In in In
article articl article
< < <
1993 1993 1993
Apr apr Apr
9 9 9
. . .
041505 041505 041505
. . .
8593 8593 8593
@ @ @
ringer ringer ringer
. . .
cs cs c
. . .
utsa utsa utsa
. . .
edu edu edu
> > >
djimenez djimenez djimenez
@ @ @
ringer ringer ringer
. . .
cs cs c
. . .
utsa utsa utsa
. . .
edu edu edu
( ( (
Daniel daniel Daniel
Jimenez jimenez Jimenez
) ) )
writes write write
: : :
> > >
Suppose suppos Suppose
we we we
have have have
a a a
boolean boolean boolean
function function function
which which which
is is be
a a a
minimal minim minimal
sum sum sum
- - -
of of of
- - -
products product product
> > >
( ( (
derived deriv derive
from from from
a a a
K k K
- - -
map map map
or or or
something someth something
) ) )
, , ,
like like like
this this this
: : :
> > >
f f f
( ( (
a a a
, , ,
b b b
, , ,
c c c
, , ,
d d d
) ) )
= = =
bc bc bc
' ' '
d d d
' ' '
+ + +
acd acd acd
' ' '
+ + +
abc abc abc
' ' '
+ + +
ab ab ab
' ' '
c c c
> > >
> > >
The the The
books book book
on on on
logic logic logic
design design design
I i I
have have have
consulted consult consult
all all all
seem seem seem
to to to
imply impli imply
that that that
this this this
> > >
is is be
where where where
the the the
analysis analysi analysis
ends end end
. . .
. . .
. . .
But but But
by by by
factoring factor factor
out out out
the the the
> > >
` ` `
a a a
' ' '
term term term
in in in
the the the
function function function
, , ,
we we we
can can can
get get get
fewer fewer few
gates gate gate
: : :
> > >
f f f
( ( (
a a a
, , ,
b b b
, , ,
c c c
, , ,
d d d
) ) )
= = =
bc bc bc
' ' '
d d d
' ' '
+ + +
a a a
( ( (
cd cd cd
' ' '
+ + +
bc bc bc
' ' '
+ + +
b b b
' ' '
c c c
) ) )
, , ,
> > >
which which which
yields yield yield
9 9 9
gates gate gate
. . .
Yes yes Yes
, , ,
but but but
. . .
. . .
. . .
the the the
minimization minim minimization
of of of
gates gate gate
is is be
important import important
in in in
part part part
because becaus because
of of of
TIMING time TIMING
considerations consider consideration
. . .
A a A
TTL ttl TTL
gate gate gate
has has have
the the the
basic basic basic
structure structur structure
of of of
AND and AND
/ / /
OR or OR
/ / /
INVERT invert INVERT
, , ,
and and and
an an an
inversion invers inversion
of of of
a a a
sum sum sum
of of of
a a a
product product product
is is be
just just just
exactly exact exactly
ONE one ONE
gate gate gate
delay delay delay
. . .
The the The
reason reason reason
to to to
find find find
a a a
minimal minim minimal
sum sum sum
of of of
products product product
is is be
that that that
this this this
matches match match
a a a
hardware hardwar hardware
optimization optim optimization
. . .
A a A
positive posit positive
- - -
OR or OR
gate gate gate
( ( (
such such such
as as a
the the the
9 9 9
- - -
gate gate gate
solution solut solution
uses use use
) ) )
has has have
TWO two TWO
gate gate gate
delays delay delay
( ( (
and and and
there there there
' ' '
s s s
another anoth another
gate gate gate
delay delay delay
in in in
the the the
second second second
term term term
) ) )
so so so
that that that
the the the
second second second
solution solut solution
, , ,
while while while
simpler simpler simpler
in in in
logic logic logic
symbols symbol symbol
, , ,
can can can
be be be
expected expect expect
to to to
be be be
something someth something
less less less
than than than
optimal optim optimal
in in in
the the the
real real real
world world world
. . .
ECL ecl ECL
is is be
similar similar similar
to to to
TTL ttl TTL
, , ,
in in in
that that that
it it it
can can can
support support support
an an an
OR or OR
/ / /
AND and AND
gate gate gate
with with with
the the the
minimum minimum minimum
delay delay delay
( ( (
unlike unlik unlike
TTL ttl TTL
, , ,
you you you
get get get
both both both
true true true
and and and
inverse invers inverse
outputs output output
for for for
' ' '
free free free
' ' '
when when when
using use use
ECL ecl ECL
) ) )
. . .
PALs pal PALs
are are be
basically basic basically
large larg large
programmable programm programmable
AND and AND
/ / /
OR or OR
/ / /
INVERT invert INVERT
gates gate gate
( ( (
with with with
your your your
choice choic choice
of of of
internal intern internal
connections connect connection
between between between
the the the
various various various
sections section section
, , ,
and and and
perhaps perhap perhaps
some some some
latches latch latch
) ) )
, , ,
so so so
a a a
minimum minimum minimum
sum sum sum
of of of
products product product
ALSO also ALSO
is is be
a a a
way way way
to to to
shoehorn shoehorn shoehorn
a a a
logic logic logic
design design design
into into into
a a a
few few few
PALs pal PALs
. . .
It it It
' ' '
s s s
not not not
comparably compar comparably
easy easi easy
to to to
design design design
with with with
a a a
minimization minim minimization
of of of
logic logic logic
gates gate gate
, , ,
but but but
some some some
software softwar software
packages packag package
claim claim claim
to to to
allow allow allow
you you you
to to to
do do do
so so so
, , ,
and and and
will will will
take take take
just just just
about about about
any ani any
mess mess mess
of of of
gates gate gate
( ( (
as as a
a a a
nodelist nodelist nodelist
with with with
74 74 74
xxx xxx xxx
series seri series
logic logic logic
ICs ic ICs
) ) )
and and and
produce produc produce
a a a
description descript description
of of of
a a a
logic logic logic
cell cell cell
array array array
to to to
do do do
the the the
same same same
job job job
. . .
Xilinx xilinx Xilinx
' ' '
s s s
XACT xact XACT
software softwar software
does doe do
this this this
by by by
treating treat treat
each each each
logic logic logic
block block block
as as a
a a a
macro macro macro
, , ,
and and and
expanding expand expand
it it it
all all all
out out out
, , ,
then then then
simplifying simplifi simplify
. . .
John john John
Whitmore whitmor Whitmore
